Release 14.4 - xst P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Reading design: MulticycleMIPS.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MulticycleMIPS.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MulticycleMIPS"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : MulticycleMIPS
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/jorbuedo/DSD/mips/ipcore_dir/BlockRAM.vhd" into library work
Parsing entity <BlockRAM>.
Parsing architecture <BlockRAM_a> of entity <blockram>.
Parsing VHDL file "/home/jorbuedo/DSD/mips/SevenSegment.vhd" into library work
Parsing entity <SevenSegment>.
Parsing architecture <Behavioral> of entity <sevensegment>.
Parsing VHDL file "/home/jorbuedo/DSD/mips/Registers.vhd" into library work
Parsing entity <Registers>.
Parsing architecture <Behavioral> of entity <registers>.
Parsing VHDL file "/home/jorbuedo/DSD/mips/Register8Bits.vhd" into library work
Parsing entity <Register8Bits>.
Parsing architecture <Behavioral> of entity <register8bits>.
Parsing VHDL file "/home/jorbuedo/DSD/mips/PC.vhd" into library work
Parsing entity <PC>.
Parsing architecture <Behavioral> of entity <pc>.
Parsing VHDL file "/home/jorbuedo/DSD/mips/MemoryDataRegister.vhd" into library work
Parsing entity <MemoryDataRegister>.
Parsing architecture <Behavioral> of entity <memorydataregister>.
Parsing VHDL file "/home/jorbuedo/DSD/mips/Memory.vhd" into library work
Parsing entity <Memory>.
Parsing architecture <Behavioral> of entity <memory>.
Parsing architecture <Structural> of entity <memory>.
Parsing VHDL file "/home/jorbuedo/DSD/mips/InstructionRegister.vhd" into library work
Parsing entity <InstructionRegister>.
Parsing architecture <Behavioral> of entity <instructionregister>.
Parsing VHDL file "/home/jorbuedo/DSD/mips/DisplayManager.vhd" into library work
Parsing entity <DisplayManager>.
Parsing architecture <Structural> of entity <displaymanager>.
Parsing VHDL file "/home/jorbuedo/DSD/mips/Control.vhd" into library work
Parsing entity <Control>.
Parsing architecture <Behavioral> of entity <control>.
Parsing VHDL file "/home/jorbuedo/DSD/mips/ClockDivider.vhd" into library work
Parsing entity <ClockDivider>.
Parsing architecture <Behavioral> of entity <clockdivider>.
Parsing VHDL file "/home/jorbuedo/DSD/mips/ALUOut.vhd" into library work
Parsing entity <ALUOut>.
Parsing architecture <Behavioral> of entity <aluout>.
Parsing VHDL file "/home/jorbuedo/DSD/mips/ALUControl.vhd" into library work
Parsing entity <ALUControl>.
Parsing architecture <Behavioral> of entity <alucontrol>.
Parsing VHDL file "/home/jorbuedo/DSD/mips/ALU.vhd" into library work
Parsing entity <ALU>.
Parsing architecture <Behavioral> of entity <alu>.
Parsing VHDL file "/home/jorbuedo/DSD/mips/MulticycleMIPS.vhd" into library work
Parsing entity <MulticycleMIPS>.
Parsing architecture <Structural> of entity <multicyclemips>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <MulticycleMIPS> (architecture <Structural>) from library <work>.

Elaborating entity <PC> (architecture <Behavioral>) from library <work>.

Elaborating entity <Memory> (architecture <Structural>) from library <work>.
WARNING:HDLCompiler:92 - "/home/jorbuedo/DSD/mips/Memory.vhd" Line 337: memdata_s should be on the sensitivity list of the process

Elaborating entity <BlockRAM> (architecture <BlockRAM_a>) from library <work>.

Elaborating entity <InstructionRegister> (architecture <Behavioral>) from library <work>.

Elaborating entity <MemoryDataRegister> (architecture <Behavioral>) from library <work>.

Elaborating entity <Control> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "/home/jorbuedo/DSD/mips/Control.vhd" Line 228. Case statement is complete. others clause is never selected

Elaborating entity <Registers> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "/home/jorbuedo/DSD/mips/Registers.vhd" Line 45: registers_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/jorbuedo/DSD/mips/Registers.vhd" Line 46: registers_s should be on the sensitivity list of the process

Elaborating entity <Register8Bits> (architecture <Behavioral>) from library <work>.

Elaborating entity <ALUControl> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "/home/jorbuedo/DSD/mips/ALUControl.vhd" Line 69. Case statement is complete. others clause is never selected

Elaborating entity <ALU> (architecture <Behavioral>) from library <work>.

Elaborating entity <ALUOut> (architecture <Behavioral>) from library <work>.

Elaborating entity <ClockDivider> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <ClockDivider> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <ClockDivider> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <DisplayManager> (architecture <Structural>) from library <work>.
INFO:HDLCompiler:679 - "/home/jorbuedo/DSD/mips/DisplayManager.vhd" Line 79. Case statement is complete. others clause is never selected

Elaborating entity <SevenSegment> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "/home/jorbuedo/DSD/mips/SevenSegment.vhd" Line 56. Case statement is complete. others clause is never selected

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MulticycleMIPS>.
    Related source file is "/home/jorbuedo/DSD/mips/MulticycleMIPS.vhd".
    Found 8-bit 4-to-1 multiplexer for signal <s_NextPC> created at line 206.
    Found 8-bit 3-to-1 multiplexer for signal <s_SrcB> created at line 232.
    Summary:
	inferred   6 Multiplexer(s).
Unit <MulticycleMIPS> synthesized.

Synthesizing Unit <PC>.
    Related source file is "/home/jorbuedo/DSD/mips/PC.vhd".
    Found 8-bit register for signal <Address>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <PC> synthesized.

Synthesizing Unit <Memory>.
    Related source file is "/home/jorbuedo/DSD/mips/Memory.vhd".
    Found 8-bit register for signal <Port1>.
    Found 8-bit register for signal <Port2>.
    Found 8-bit register for signal <Port0>.
    Summary:
	inferred  24 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Memory> synthesized.

Synthesizing Unit <InstructionRegister>.
    Related source file is "/home/jorbuedo/DSD/mips/InstructionRegister.vhd".
    Found 24-bit register for signal <NextInstruction_s>.
    Found 32-bit register for signal <Instruction>.
    Summary:
	inferred  56 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <InstructionRegister> synthesized.

Synthesizing Unit <MemoryDataRegister>.
    Related source file is "/home/jorbuedo/DSD/mips/MemoryDataRegister.vhd".
    Found 8-bit register for signal <WriteData>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <MemoryDataRegister> synthesized.

Synthesizing Unit <Control>.
    Related source file is "/home/jorbuedo/DSD/mips/Control.vhd".
    Found 4-bit register for signal <current_s>.
    Found finite state machine <FSM_0> for signal <current_s>.
    -----------------------------------------------------------------------
    | States             | 14                                             |
    | Transitions        | 23                                             |
    | Inputs             | 8                                              |
    | Outputs            | 19                                             |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <Control> synthesized.

Synthesizing Unit <Registers>.
    Related source file is "/home/jorbuedo/DSD/mips/Registers.vhd".
    Found 8-bit register for signal <Registers_s<1>>.
    Found 8-bit register for signal <Registers_s<2>>.
    Found 8-bit register for signal <Registers_s<3>>.
    Found 8-bit register for signal <Registers_s<4>>.
    Found 8-bit register for signal <Registers_s<5>>.
    Found 8-bit register for signal <Registers_s<6>>.
    Found 8-bit register for signal <Registers_s<7>>.
    Found 8-bit register for signal <Registers_s<8>>.
    Found 8-bit register for signal <Registers_s<9>>.
    Found 8-bit register for signal <Registers_s<10>>.
    Found 8-bit register for signal <Registers_s<11>>.
    Found 8-bit register for signal <Registers_s<12>>.
    Found 8-bit register for signal <Registers_s<13>>.
    Found 8-bit register for signal <Registers_s<14>>.
    Found 8-bit register for signal <Registers_s<15>>.
    Found 8-bit register for signal <Registers_s<16>>.
    Found 8-bit register for signal <Registers_s<17>>.
    Found 8-bit register for signal <Registers_s<18>>.
    Found 8-bit register for signal <Registers_s<19>>.
    Found 8-bit register for signal <Registers_s<20>>.
    Found 8-bit register for signal <Registers_s<21>>.
    Found 8-bit register for signal <Registers_s<22>>.
    Found 8-bit register for signal <Registers_s<23>>.
    Found 8-bit register for signal <Registers_s<24>>.
    Found 8-bit register for signal <Registers_s<25>>.
    Found 8-bit register for signal <Registers_s<26>>.
    Found 8-bit register for signal <Registers_s<27>>.
    Found 8-bit register for signal <Registers_s<28>>.
    Found 8-bit register for signal <Registers_s<29>>.
    Found 8-bit register for signal <Registers_s<30>>.
    Found 8-bit register for signal <Registers_s<31>>.
    Found 8-bit 32-to-1 multiplexer for signal <ReadData1> created at line 45.
    Found 8-bit 32-to-1 multiplexer for signal <ReadData2> created at line 46.
    Summary:
	inferred 248 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <Registers> synthesized.

Synthesizing Unit <Register8Bits>.
    Related source file is "/home/jorbuedo/DSD/mips/Register8Bits.vhd".
    Found 8-bit register for signal <WriteData>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <Register8Bits> synthesized.

Synthesizing Unit <ALUControl>.
    Related source file is "/home/jorbuedo/DSD/mips/ALUControl.vhd".
    Summary:
	no macro.
Unit <ALUControl> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "/home/jorbuedo/DSD/mips/ALU.vhd".
    Found 8-bit adder for signal <SrcA[7]_SrcB[7]_add_1_OUT> created at line 44.
    Found 8-bit subtractor for signal <SrcA[7]_SrcB[7]_sub_3_OUT<7:0>> created at line 47.
    Found 8-bit 7-to-1 multiplexer for signal <Result_s> created at line 41.
    Found 8-bit comparator greater for signal <SrcB[7]_SrcA[7]_LessThan_6_o> created at line 56
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  11 Multiplexer(s).
Unit <ALU> synthesized.

Synthesizing Unit <ALUOut>.
    Related source file is "/home/jorbuedo/DSD/mips/ALUOut.vhd".
    Found 8-bit register for signal <WriteData>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <ALUOut> synthesized.

Synthesizing Unit <ClockDivider_1>.
    Related source file is "/home/jorbuedo/DSD/mips/ClockDivider.vhd".
        DIVIDER = 10000000
        PULSE = false
    Found 1-bit register for signal <final>.
    Found 23-bit register for signal <count>.
    Found 23-bit adder for signal <count[22]_GND_16_o_add_1_OUT> created at line 56.
    Found 23-bit comparator greater for signal <n0000> created at line 48
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <ClockDivider_1> synthesized.

Synthesizing Unit <ClockDivider_2>.
    Related source file is "/home/jorbuedo/DSD/mips/ClockDivider.vhd".
        DIVIDER = 416666
        PULSE = true
    Found 1-bit register for signal <final>.
    Found 18-bit register for signal <count>.
    Found 18-bit adder for signal <count[17]_GND_17_o_add_1_OUT> created at line 56.
    Found 18-bit comparator lessequal for signal <n0000> created at line 48
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <ClockDivider_2> synthesized.

Synthesizing Unit <ClockDivider_3>.
    Related source file is "/home/jorbuedo/DSD/mips/ClockDivider.vhd".
        DIVIDER = 5000000
        PULSE = false
    Found 1-bit register for signal <final>.
    Found 22-bit register for signal <count>.
    Found 22-bit adder for signal <count[21]_GND_18_o_add_1_OUT> created at line 56.
    Found 22-bit comparator greater for signal <n0000> created at line 48
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <ClockDivider_3> synthesized.

Synthesizing Unit <DisplayManager>.
    Related source file is "/home/jorbuedo/DSD/mips/DisplayManager.vhd".
    Found 2-bit register for signal <current_s>.
    Found finite state machine <FSM_1> for signal <current_s>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 1                                              |
    | Outputs            | 6                                              |
    | Clock              | Clk (rising_edge)                              |
    | Power Up State     | s0                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit 4-to-1 multiplexer for signal <Result> created at line 58.
    Summary:
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <DisplayManager> synthesized.

Synthesizing Unit <SevenSegment>.
    Related source file is "/home/jorbuedo/DSD/mips/SevenSegment.vhd".
    Found 16x8-bit Read Only RAM for signal <Segment>
    Summary:
	inferred   1 RAM(s).
Unit <SevenSegment> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x8-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 4
 18-bit adder                                          : 1
 22-bit adder                                          : 1
 23-bit adder                                          : 1
 8-bit addsub                                          : 1
# Registers                                            : 47
 1-bit register                                        : 3
 18-bit register                                       : 1
 22-bit register                                       : 1
 23-bit register                                       : 1
 24-bit register                                       : 1
 32-bit register                                       : 1
 8-bit register                                        : 39
# Comparators                                          : 4
 18-bit comparator lessequal                           : 1
 22-bit comparator greater                             : 1
 23-bit comparator greater                             : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 26
 18-bit 2-to-1 multiplexer                             : 1
 22-bit 2-to-1 multiplexer                             : 1
 23-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 2
 4-bit 4-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 15
 8-bit 3-to-1 multiplexer                              : 1
 8-bit 32-to-1 multiplexer                             : 2
 8-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 2

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/BlockRAM.ngc>.
Loading core <BlockRAM> for timing and area information for instance <BlockRAM_0>.
WARNING:Xst:2677 - Node <Instruction_8> of sequential type is unconnected in block <InstructionRegister_0>.
WARNING:Xst:2677 - Node <Instruction_9> of sequential type is unconnected in block <InstructionRegister_0>.
WARNING:Xst:2677 - Node <Instruction_10> of sequential type is unconnected in block <InstructionRegister_0>.

Synthesizing (advanced) Unit <ClockDivider_1>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <ClockDivider_1> synthesized (advanced).

Synthesizing (advanced) Unit <ClockDivider_2>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <ClockDivider_2> synthesized (advanced).

Synthesizing (advanced) Unit <ClockDivider_3>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <ClockDivider_3> synthesized (advanced).

Synthesizing (advanced) Unit <SevenSegment>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Segment> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Digit>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Segment>       |          |
    -----------------------------------------------------------------------
Unit <SevenSegment> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x8-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 1
 8-bit addsub                                          : 1
# Counters                                             : 3
 18-bit up counter                                     : 1
 22-bit up counter                                     : 1
 23-bit up counter                                     : 1
# Registers                                            : 371
 Flip-Flops                                            : 371
# Comparators                                          : 4
 18-bit comparator lessequal                           : 1
 22-bit comparator greater                             : 1
 23-bit comparator greater                             : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 37
 1-bit 32-to-1 multiplexer                             : 16
 24-bit 2-to-1 multiplexer                             : 2
 4-bit 4-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 15
 8-bit 3-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <current_s[1:14]> with one-hot encoding.
-------------------------
 State | Encoding
-------------------------
 s0    | 00000000000001
 s1    | 00000000000010
 s2    | 00000000000100
 s3    | 00000000001000
 s4    | 00000000010000
 s5    | 00000100000000
 s6    | 00100000000000
 s7    | 01000000000000
 s8    | 00010000000000
 s9    | 00001000000000
 s10   | 00000000100000
 s11   | 10000000000000
 s12   | 00000010000000
 s13   | 00000001000000
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <current_s[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 s0    | 00
 s1    | 01
 s2    | 10
 s3    | 11
-------------------

Optimizing unit <Register8Bits> ...

Optimizing unit <PC> ...

Optimizing unit <MemoryDataRegister> ...

Optimizing unit <ALUOut> ...

Optimizing unit <MulticycleMIPS> ...

Optimizing unit <InstructionRegister> ...

Optimizing unit <Registers> ...

Optimizing unit <Memory> ...

Optimizing unit <ALU> ...
WARNING:Xst:2677 - Node <InstructionRegister_0/Instruction_10> of sequential type is unconnected in block <MulticycleMIPS>.
WARNING:Xst:2677 - Node <InstructionRegister_0/Instruction_9> of sequential type is unconnected in block <MulticycleMIPS>.
WARNING:Xst:2677 - Node <InstructionRegister_0/Instruction_8> of sequential type is unconnected in block <MulticycleMIPS>.
WARNING:Xst:2677 - Node <InstructionRegister_0/NextInstruction_s_2> of sequential type is unconnected in block <MulticycleMIPS>.
WARNING:Xst:2677 - Node <InstructionRegister_0/NextInstruction_s_1> of sequential type is unconnected in block <MulticycleMIPS>.
WARNING:Xst:2677 - Node <InstructionRegister_0/NextInstruction_s_0> of sequential type is unconnected in block <MulticycleMIPS>.
INFO:Xst:2261 - The FF/Latch <ClockDivider_CPU/count_0> in Unit <MulticycleMIPS> is equivalent to the following FF/Latch, which will be removed : <ClockDivider_Memory/count_0> 
INFO:Xst:2261 - The FF/Latch <ClockDivider_CPU/count_1> in Unit <MulticycleMIPS> is equivalent to the following FF/Latch, which will be removed : <ClockDivider_Memory/count_1> 
INFO:Xst:2261 - The FF/Latch <ClockDivider_CPU/count_2> in Unit <MulticycleMIPS> is equivalent to the following FF/Latch, which will be removed : <ClockDivider_Memory/count_2> 
INFO:Xst:2261 - The FF/Latch <ClockDivider_CPU/count_3> in Unit <MulticycleMIPS> is equivalent to the following FF/Latch, which will be removed : <ClockDivider_Memory/count_3> 
INFO:Xst:2261 - The FF/Latch <ClockDivider_CPU/count_4> in Unit <MulticycleMIPS> is equivalent to the following FF/Latch, which will be removed : <ClockDivider_Memory/count_4> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MulticycleMIPS, actual ratio is 7.
FlipFlop Control_0/current_s_FSM_FFd13 has been replicated 1 time(s)
FlipFlop Control_0/current_s_FSM_FFd14 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 442
 Flip-Flops                                            : 442

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : MulticycleMIPS.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 605
#      GND                         : 2
#      INV                         : 1
#      LUT2                        : 8
#      LUT3                        : 71
#      LUT4                        : 58
#      LUT5                        : 74
#      LUT6                        : 226
#      MUXCY                       : 76
#      MUXF7                       : 21
#      VCC                         : 2
#      XORCY                       : 66
# FlipFlops/Latches                : 442
#      FD                          : 2
#      FDC                         : 115
#      FDCE                        : 298
#      FDE                         : 24
#      FDP                         : 3
# RAMS                             : 1
#      RAMB8BWER                   : 1
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 21
#      IBUF                        : 1
#      OBUF                        : 20

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             434  out of  18224     2%  
 Number of Slice LUTs:                  438  out of   9112     4%  
    Number used as Logic:               438  out of   9112     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    647
   Number with an unused Flip Flop:     213  out of    647    32%  
   Number with an unused LUT:           209  out of    647    32%  
   Number of fully used LUT-FF pairs:   225  out of    647    34%  
   Number of unique control sets:        39

IO Utilization: 
 Number of IOs:                          22
 Number of bonded IOBs:                  22  out of    232     9%  
    IOB Flip Flops/Latches:               8

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 71    |
ClockDivider_CPU/final             | BUFG                   | 347   |
ClockDivider_Memory/final          | BUFG                   | 25    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 8.056ns (Maximum Frequency: 124.137MHz)
   Minimum input arrival time before clock: 3.733ns
   Maximum output required time after clock: 6.244ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 5.603ns (frequency: 178.465MHz)
  Total number of paths / destination ports: 24877 / 63
-------------------------------------------------------------------------
Delay:               5.603ns (Levels of Logic = 22)
  Source:            ClockDivider_Display/count_7 (FF)
  Destination:       ClockDivider_Display/count_17 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: ClockDivider_Display/count_7 to ClockDivider_Display/count_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  ClockDivider_Display/count_7 (ClockDivider_Display/count_7)
     LUT6:I0->O            1   0.203   0.684  ClockDivider_Display/PWR_19_o_count[17]_LessThan_1_o23_SW0 (N50)
     LUT6:I4->O            2   0.203   0.617  ClockDivider_Display/PWR_19_o_count[17]_LessThan_1_o23 (ClockDivider_Display/PWR_19_o_count[17]_LessThan_1_o22)
     LUT6:I5->O           19   0.205   1.300  ClockDivider_Display/PWR_19_o_count[17]_LessThan_1_o24 (ClockDivider_Display/PWR_19_o_count[17]_LessThan_1_o)
     LUT3:I0->O            1   0.205   0.000  ClockDivider_Display/Mcount_count_lut<0> (ClockDivider_Display/Mcount_count_lut<0>)
     MUXCY:S->O            1   0.172   0.000  ClockDivider_Display/Mcount_count_cy<0> (ClockDivider_Display/Mcount_count_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  ClockDivider_Display/Mcount_count_cy<1> (ClockDivider_Display/Mcount_count_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ClockDivider_Display/Mcount_count_cy<2> (ClockDivider_Display/Mcount_count_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ClockDivider_Display/Mcount_count_cy<3> (ClockDivider_Display/Mcount_count_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ClockDivider_Display/Mcount_count_cy<4> (ClockDivider_Display/Mcount_count_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ClockDivider_Display/Mcount_count_cy<5> (ClockDivider_Display/Mcount_count_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ClockDivider_Display/Mcount_count_cy<6> (ClockDivider_Display/Mcount_count_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ClockDivider_Display/Mcount_count_cy<7> (ClockDivider_Display/Mcount_count_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ClockDivider_Display/Mcount_count_cy<8> (ClockDivider_Display/Mcount_count_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  ClockDivider_Display/Mcount_count_cy<9> (ClockDivider_Display/Mcount_count_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  ClockDivider_Display/Mcount_count_cy<10> (ClockDivider_Display/Mcount_count_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  ClockDivider_Display/Mcount_count_cy<11> (ClockDivider_Display/Mcount_count_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  ClockDivider_Display/Mcount_count_cy<12> (ClockDivider_Display/Mcount_count_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  ClockDivider_Display/Mcount_count_cy<13> (ClockDivider_Display/Mcount_count_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  ClockDivider_Display/Mcount_count_cy<14> (ClockDivider_Display/Mcount_count_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  ClockDivider_Display/Mcount_count_cy<15> (ClockDivider_Display/Mcount_count_cy<15>)
     MUXCY:CI->O           0   0.019   0.000  ClockDivider_Display/Mcount_count_cy<16> (ClockDivider_Display/Mcount_count_cy<16>)
     XORCY:CI->O           1   0.180   0.000  ClockDivider_Display/Mcount_count_xor<17> (ClockDivider_Display/Mcount_count17)
     FDC:D                     0.102          ClockDivider_Display/count_17
    ----------------------------------------
    Total                      5.603ns (2.021ns logic, 3.582ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ClockDivider_CPU/final'
  Clock period: 8.056ns (frequency: 124.137MHz)
  Total number of paths / destination ports: 73973 / 645
-------------------------------------------------------------------------
Delay:               8.056ns (Levels of Logic = 10)
  Source:            Control_0/current_s_FSM_FFd10 (FF)
  Destination:       PC_0/Address_3 (FF)
  Source Clock:      ClockDivider_CPU/final rising
  Destination Clock: ClockDivider_CPU/final rising

  Data Path: Control_0/current_s_FSM_FFd10 to PC_0/Address_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.447   1.253  Control_0/current_s_FSM_FFd10 (Control_0/current_s_FSM_FFd10)
     LUT6:I1->O            7   0.203   0.774  Mmux_s_SrcB111 (Mmux_s_SrcB11)
     LUT5:I4->O            3   0.205   0.755  Mmux_s_SrcB71 (s_SrcB<1>)
     LUT6:I4->O            1   0.203   0.579  ALU_0/SrcB[7]_SrcA[7]_LessThan_6_o2 (ALU_0/SrcB[7]_SrcA[7]_LessThan_6_o1)
     MUXF7:S->O            2   0.148   0.617  ALU_0/SrcB[7]_SrcA[7]_LessThan_6_o1 (ALU_0/SrcB[7]_SrcA[7]_LessThan_6_o2)
     LUT6:I5->O            1   0.205   0.000  ALU_0/Mmux_Result_s6_rs_lut<0> (ALU_0/Mmux_Result_s6_rs_lut<0>)
     MUXCY:S->O            1   0.172   0.000  ALU_0/Mmux_Result_s6_rs_cy<0> (ALU_0/Mmux_Result_s6_rs_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  ALU_0/Mmux_Result_s6_rs_cy<1> (ALU_0/Mmux_Result_s6_rs_cy<1>)
     XORCY:CI->O           3   0.180   0.879  ALU_0/Mmux_Result_s6_rs_xor<2> (s_ALUResult<2>)
     LUT5:I2->O            8   0.205   0.907  Control_0/current_s_s_PCEn2 (Control_0/current_s_s_PCEn1)
     LUT6:I4->O            1   0.203   0.000  PC_0/Address_3_rstpot (PC_0/Address_3_rstpot)
     FDC:D                     0.102          PC_0/Address_3
    ----------------------------------------
    Total                      8.056ns (2.292ns logic, 5.764ns route)
                                       (28.5% logic, 71.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 69 / 69
-------------------------------------------------------------------------
Offset:              3.733ns (Levels of Logic = 1)
  Source:            Rst (PAD)
  Destination:       ClockDivider_Display/final (FF)
  Destination Clock: Clk rising

  Data Path: Rst to ClockDivider_Display/final
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           416   1.222   2.081  Rst_IBUF (Rst_IBUF)
     FDC:CLR                   0.430          ClockDivider_Display/final
    ----------------------------------------
    Total                      3.733ns (1.652ns logic, 2.081ns route)
                                       (44.3% logic, 55.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ClockDivider_CPU/final'
  Total number of paths / destination ports: 347 / 347
-------------------------------------------------------------------------
Offset:              3.733ns (Levels of Logic = 1)
  Source:            Rst (PAD)
  Destination:       Control_0/current_s_FSM_FFd14 (FF)
  Destination Clock: ClockDivider_CPU/final rising

  Data Path: Rst to Control_0/current_s_FSM_FFd14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           416   1.222   2.081  Rst_IBUF (Rst_IBUF)
     FDP:PRE                   0.430          Control_0/current_s_FSM_FFd14
    ----------------------------------------
    Total                      3.733ns (1.652ns logic, 2.081ns route)
                                       (44.3% logic, 55.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ClockDivider_Memory/final'
  Total number of paths / destination ports: 120 / 15
-------------------------------------------------------------------------
Offset:              5.850ns (Levels of Logic = 3)
  Source:            Memory_0/Port1_0 (FF)
  Destination:       Segment<7> (PAD)
  Source Clock:      ClockDivider_Memory/final rising

  Data Path: Memory_0/Port1_0 to Segment<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.827  Memory_0/Port1_0 (Memory_0/Port1_0)
     LUT6:I2->O            7   0.203   1.021  DisplayManager_0/Mmux_Result11 (DisplayManager_0/Result<0>)
     LUT4:I0->O            1   0.203   0.579  DisplayManager_0/SevenSegment_0/Mram_Segment31 (Segment_3_OBUF)
     OBUF:I->O                 2.571          Segment_3_OBUF (Segment<3>)
    ----------------------------------------
    Total                      5.850ns (3.424ns logic, 2.426ns route)
                                       (58.5% logic, 41.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 64 / 11
-------------------------------------------------------------------------
Offset:              6.244ns (Levels of Logic = 3)
  Source:            DisplayManager_0/current_s_FSM_FFd2 (FF)
  Destination:       Segment<7> (PAD)
  Source Clock:      Clk rising

  Data Path: DisplayManager_0/current_s_FSM_FFd2 to Segment<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              10   0.447   1.221  DisplayManager_0/current_s_FSM_FFd2 (DisplayManager_0/current_s_FSM_FFd2)
     LUT6:I0->O            7   0.203   1.021  DisplayManager_0/Mmux_Result11 (DisplayManager_0/Result<0>)
     LUT4:I0->O            1   0.203   0.579  DisplayManager_0/SevenSegment_0/Mram_Segment31 (Segment_3_OBUF)
     OBUF:I->O                 2.571          Segment_3_OBUF (Segment<3>)
    ----------------------------------------
    Total                      6.244ns (3.424ns logic, 2.820ns route)
                                       (54.8% logic, 45.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
Clk                   |    5.603|         |         |         |
ClockDivider_CPU/final|    3.933|         |         |         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ClockDivider_CPU/final
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
Clk                      |    7.712|         |         |         |
ClockDivider_CPU/final   |    8.056|         |         |         |
ClockDivider_Memory/final|    3.203|         |         |         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ClockDivider_Memory/final
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
Clk                   |    1.461|         |         |         |
ClockDivider_CPU/final|    5.121|         |         |         |
----------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 11.20 secs
 
--> 


Total memory usage is 390016 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :    7 (   0 filtered)

