<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0,viewport-fit=cover"><title>【IC设计】同步FIFO设计（Verilog源码、参数化设计、面试必备） | 潘业成的博客</title><meta name="author" content="TDppy"><meta name="copyright" content="TDppy"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="设计思想FIFO也就是先进先出的队列，是一种特殊的RAM，特殊在读写地址默认是自增1，所以FIFO内部管理读写地址，不需要暴露读写地址端口。同步FIFO指读写使用同一个时钟，异步FIFO则读写使用不同的时钟，同步FIFO相对简单一些，异步FIFO还涉及到亚稳态、格雷码和二进制的转化等问题。 FIFO的难点在于空满的判断，这里同步FIFO的空满判断有两种方式，一是使用计数器，这个很简单，fifo_c">
<meta property="og:type" content="article">
<meta property="og:title" content="【IC设计】同步FIFO设计（Verilog源码、参数化设计、面试必备）">
<meta property="og:url" content="https://www.whyc.fun/2024/Q2/ic-design-synchronous-fifo-design-verilog-source-parameterized-design-interview-essential/index.html">
<meta property="og:site_name" content="潘业成的博客">
<meta property="og:description" content="设计思想FIFO也就是先进先出的队列，是一种特殊的RAM，特殊在读写地址默认是自增1，所以FIFO内部管理读写地址，不需要暴露读写地址端口。同步FIFO指读写使用同一个时钟，异步FIFO则读写使用不同的时钟，同步FIFO相对简单一些，异步FIFO还涉及到亚稳态、格雷码和二进制的转化等问题。 FIFO的难点在于空满的判断，这里同步FIFO的空满判断有两种方式，一是使用计数器，这个很简单，fifo_c">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="https://www.whyc.fun/img/butterfly-icon.png">
<meta property="article:published_time" content="2024-05-19T20:45:20.000Z">
<meta property="article:modified_time" content="2026-01-18T08:18:03.172Z">
<meta property="article:author" content="TDppy">
<meta property="article:tag" content="Verilog">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://www.whyc.fun/img/butterfly-icon.png"><script type="application/ld+json">{
  "@context": "https://schema.org",
  "@type": "BlogPosting",
  "headline": "【IC设计】同步FIFO设计（Verilog源码、参数化设计、面试必备）",
  "url": "https://www.whyc.fun/2024/Q2/ic-design-synchronous-fifo-design-verilog-source-parameterized-design-interview-essential/",
  "image": "https://www.whyc.fun/img/butterfly-icon.png",
  "datePublished": "2024-05-19T20:45:20.000Z",
  "dateModified": "2026-01-18T08:18:03.172Z",
  "author": [
    {
      "@type": "Person",
      "name": "TDppy",
      "url": "https://www.whyc.fun"
    }
  ]
}</script><link rel="shortcut icon" href="/img/favicon.ico"><link rel="canonical" href="https://www.whyc.fun/2024/Q2/ic-design-synchronous-fifo-design-verilog-source-parameterized-design-interview-essential/index.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css?v=5.5.4-b1"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free@7.1.0/css/all.min.css"><script>
    (() => {
      
    const saveToLocal = {
      set: (key, value, ttl) => {
        if (!ttl) return
        const expiry = Date.now() + ttl * 86400000
        localStorage.setItem(key, JSON.stringify({ value, expiry }))
      },
      get: key => {
        const itemStr = localStorage.getItem(key)
        if (!itemStr) return undefined
        const { value, expiry } = JSON.parse(itemStr)
        if (Date.now() > expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return value
      }
    }

    window.btf = {
      saveToLocal,
      getScript: (url, attr = {}) => new Promise((resolve, reject) => {
        const script = document.createElement('script')
        script.src = url
        script.async = true
        Object.entries(attr).forEach(([key, val]) => script.setAttribute(key, val))
        script.onload = script.onreadystatechange = () => {
          if (!script.readyState || /loaded|complete/.test(script.readyState)) resolve()
        }
        script.onerror = reject
        document.head.appendChild(script)
      }),
      getCSS: (url, id) => new Promise((resolve, reject) => {
        const link = document.createElement('link')
        link.rel = 'stylesheet'
        link.href = url
        if (id) link.id = id
        link.onload = link.onreadystatechange = () => {
          if (!link.readyState || /loaded|complete/.test(link.readyState)) resolve()
        }
        link.onerror = reject
        document.head.appendChild(link)
      }),
      addGlobalFn: (key, fn, name = false, parent = window) => {
        if (!false && key.startsWith('pjax')) return
        const globalFn = parent.globalFn || {}
        globalFn[key] = globalFn[key] || {}
        globalFn[key][name || Object.keys(globalFn[key]).length] = fn
        parent.globalFn = globalFn
      }
    }
  
      
      const activateDarkMode = () => {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      const activateLightMode = () => {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }

      btf.activateDarkMode = activateDarkMode
      btf.activateLightMode = activateLightMode

      const theme = saveToLocal.get('theme')
    
          theme === 'dark' ? activateDarkMode() : theme === 'light' ? activateLightMode() : null
        
      
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        document.documentElement.classList.toggle('hide-aside', asideStatus === 'hide')
      }
    
      
    const detectApple = () => {
      if (/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)) {
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
  
    })()
  </script><script>const GLOBAL_CONFIG = {
  root: '/',
  algolia: undefined,
  localSearch: undefined,
  translate: undefined,
  highlight: {"plugin":"highlight.js","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":false,"highlightFullpage":false,"highlightMacStyle":false},
  copy: {
    success: '复制成功',
    error: '复制失败',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  dateSuffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'null',
  Snackbar: undefined,
  infinitegrid: {
    js: 'https://cdn.jsdelivr.net/npm/@egjs/infinitegrid@4.12.0/dist/infinitegrid.min.js',
    buttonText: '加载更多'
  },
  isPhotoFigcaption: false,
  islazyloadPlugin: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: false,
  },
  autoDarkmode: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: '【IC设计】同步FIFO设计（Verilog源码、参数化设计、面试必备）',
  isHighlightShrink: false,
  isToc: true,
  pageType: 'post'
}</script><meta name="generator" content="Hexo 6.3.0"></head><body><div class="bg-animation" id="web_bg" style="background-image: url(https://oss.012700.xyz/butterfly/2024/10/index.jpg);"></div><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img text-center"><img src="/img/butterfly-icon.png" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="site-data text-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">130</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">74</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">11</div></a></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><span> 时间轴</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><span> 标签</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url(https://oss.012700.xyz/butterfly/2024/10/index.jpg);"><nav id="nav"><span id="blog-info"><a class="nav-site-title" href="/"><span class="site-name">潘业成的博客</span></a><a class="nav-page-title" href="/"><span class="site-name">【IC设计】同步FIFO设计（Verilog源码、参数化设计、面试必备）</span><span class="site-name"><i class="fa-solid fa-circle-arrow-left"></i><span>  返回首页</span></span></a></span><div id="menus"><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><span> 时间轴</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><span> 标签</span></a></div></div><div id="toggle-menu"><span class="site-page"><i class="fas fa-bars fa-fw"></i></span></div></div></nav><div id="post-info"><h1 class="post-title">【IC设计】同步FIFO设计（Verilog源码、参数化设计、面试必备）</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2024-05-19T20:45:20.000Z" title="发表于 2024-05-19 20:45:20">2024-05-19</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2026-01-18T08:18:03.172Z" title="更新于 2026-01-18 08:18:03">2026-01-18</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/%E6%95%B0%E5%AD%97IC%E8%AE%BE%E8%AE%A1/">数字IC设计</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title=""><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">浏览量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="container post-content" id="article-container"><h1 id="设计思想"><a href="#设计思想" class="headerlink" title="设计思想"></a>设计思想</h1><p>FIFO也就是先进先出的队列，是一种特殊的RAM，特殊在读写地址默认是自增1，所以FIFO内部管理读写地址，不需要暴露读写地址端口。<br>同步FIFO指读写使用同一个时钟，异步FIFO则读写使用不同的时钟，同步FIFO相对简单一些，异步FIFO还涉及到亚稳态、格雷码和二进制的转化等问题。</p>
<p><strong>FIFO的难点</strong>在于空满的判断，这里同步FIFO的空满判断有两种方式，一是使用计数器，这个很简单，fifo_cnt等于0就为空，等于深度就满，二是使用读写指针进行判断，这里我使用第一种方式。</p>
<p>下面给出了经典同步fifo设计的源码，用来面试手撕，采用了参数化、$clog2函数，代码很规范也很好记。<br>总结一下博客，重点强调下记忆的方法，方便面试手撕代码，如有错误的地方恳请指正！</p>
<h2 id="端口"><a href="#端口" class="headerlink" title="端口"></a>端口</h2><p>分三方面记忆，时钟复位+读+写。注意读写不光有数据，还有使能和空满信号。</p>
<h2 id="代码块"><a href="#代码块" class="headerlink" title="代码块"></a>代码块</h2><p>一共可以分为六个代码块：</p>
<ul>
<li>读数据部分有读指针always块、读操作always块；</li>
<li>写数据部分有写指针always块、写操作always块；</li>
<li>空满判断部分有fifo元素数量always块、空满判断assign块；</li>
</ul>
<h2 id="寄存器"><a href="#寄存器" class="headerlink" title="寄存器"></a>寄存器</h2><p>包括：</p>
<ul>
<li>fifo_buffer存储数据</li>
<li>fifo_cnt记录当前fifo元素数量</li>
<li>rd_pointer和wr_pointer指针</li>
</ul>
<h1 id="同步FIFO代码"><a href="#同步FIFO代码" class="headerlink" title="同步FIFO代码"></a>同步FIFO代码</h1><figure class="highlight rust"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br></pre></td><td class="code"><pre><span class="line">module syn_fifo</span><br><span class="line">#</span><br><span class="line">(</span><br><span class="line">	parameter DATA_WIDTH = <span class="number">8</span>,</span><br><span class="line">	parameter DATA_DEPTH = <span class="number">8</span>,</span><br><span class="line">)</span><br><span class="line">(</span><br><span class="line">	input clk				,</span><br><span class="line">	input rst_n				,</span><br><span class="line">	</span><br><span class="line">	<span class="comment">// read</span></span><br><span class="line">	output [DATA_WIDTH - <span class="number">1</span> ：<span class="number">0</span>] read_data		,</span><br><span class="line">	input  rd_en								,</span><br><span class="line">	output rd_empty								,</span><br><span class="line">	</span><br><span class="line">	<span class="comment">// write</span></span><br><span class="line">	input [DATA_WIDTH - <span class="number">1</span> ：<span class="number">0</span>] write_data		,</span><br><span class="line">	input  wr_en								,</span><br><span class="line">	output wr_full								,</span><br><span class="line">);</span><br><span class="line">	</span><br><span class="line">	<span class="comment">// Parameters</span></span><br><span class="line">	parameter DEPTH_WIDTH = $<span class="title function_ invoke__">clog2</span>(DATA_DEPTH)  ;</span><br><span class="line"></span><br><span class="line">	<span class="comment">// Regs</span></span><br><span class="line">	reg [DATA_WIDTH - <span class="number">1</span> ：<span class="number">0</span>] fifo_buffer [<span class="number">0</span> : DATA_DEPTH - <span class="number">1</span>]  ;</span><br><span class="line">	reg [DATA_DEPTH     : <span class="number">0</span>] fifo_cnt						   ;</span><br><span class="line">	reg [DATA_DEPTH - <span class="number">1</span> : <span class="number">0</span>] wr_pointer,rd_pointer			   ;</span><br><span class="line"></span><br><span class="line">	<span class="comment">// read pointer</span></span><br><span class="line">	always@(posedge clk or negedge rst_n) begin</span><br><span class="line">		<span class="keyword">if</span>(~rst_n) begin</span><br><span class="line">			read_pointer &lt;= <span class="symbol">&#x27;b0</span>;</span><br><span class="line">		end</span><br><span class="line">		<span class="keyword">else</span> begin</span><br><span class="line">			<span class="keyword">if</span>( rd_en &amp;&amp; !rd_empty) begin</span><br><span class="line">				<span class="keyword">if</span>( rd_pointer == DATA_DEPTH - <span class="number">1</span>) begin</span><br><span class="line">					rd_pointer &lt;= <span class="symbol">&#x27;b0</span>;</span><br><span class="line">				end <span class="keyword">else</span> begin</span><br><span class="line">					rd_pointer &lt;= rd_pointer + <span class="number">1</span><span class="symbol">&#x27;b1</span>;</span><br><span class="line">				end</span><br><span class="line">			end</span><br><span class="line">		</span><br><span class="line">		end</span><br><span class="line">	end</span><br><span class="line">	</span><br><span class="line">	<span class="comment">// read operation</span></span><br><span class="line">	always@(posedge clk or negedge rst_n) begin</span><br><span class="line">		<span class="keyword">if</span>(~rst_n) begin</span><br><span class="line">			read_data &lt;= <span class="symbol">&#x27;b0</span>;</span><br><span class="line">		end</span><br><span class="line">		<span class="keyword">else</span> begin</span><br><span class="line">			read_data &lt;= fifo_buffer[rd_pointer];</span><br><span class="line">		end</span><br><span class="line">	end</span><br><span class="line">	</span><br><span class="line">	<span class="comment">// write pointer</span></span><br><span class="line">	always@(posedge clk or negedge rst_n) begin</span><br><span class="line">		<span class="keyword">if</span>(~rst_n) begin</span><br><span class="line">			wr_pointer &lt;= <span class="symbol">&#x27;b0</span>;</span><br><span class="line">		end</span><br><span class="line">		<span class="keyword">else</span> begin</span><br><span class="line">			<span class="keyword">if</span>( wr_en &amp;&amp; !wr_full) begin</span><br><span class="line">				<span class="keyword">if</span>( wr_pointer == DATA_DEPTH - <span class="number">1</span>) begin</span><br><span class="line">					wr_pointer &lt;= <span class="symbol">&#x27;b0</span>;</span><br><span class="line">				end <span class="keyword">else</span> begin</span><br><span class="line">					wr_pointer &lt;= wr_pointer + <span class="number">1</span><span class="symbol">&#x27;b1</span>;</span><br><span class="line">				end</span><br><span class="line">			end</span><br><span class="line">		</span><br><span class="line">		end</span><br><span class="line">	end</span><br><span class="line">	</span><br><span class="line">	<span class="comment">// write operation</span></span><br><span class="line">	always@(posedge clk or negedge rst_n) begin</span><br><span class="line">		<span class="keyword">if</span>(~rst_n) begin</span><br><span class="line">			fifo_buffer[wr_pointer] &lt;= <span class="symbol">&#x27;b0</span>;</span><br><span class="line">		end</span><br><span class="line">		<span class="keyword">else</span> begin</span><br><span class="line">			fifo_buffer[wr_pointer]  &lt;= read_data;</span><br><span class="line">		end</span><br><span class="line">	end</span><br><span class="line">	</span><br><span class="line">	<span class="comment">// current fifo_cnt in fifo_buffer</span></span><br><span class="line">	always@(posedge clk or negedge rst_n) begin</span><br><span class="line">		<span class="keyword">if</span>(~rst_n) begin</span><br><span class="line">			fifo_cnt &lt;= <span class="symbol">&#x27;b0</span>;</span><br><span class="line">		end</span><br><span class="line">		<span class="keyword">else</span> begin</span><br><span class="line">			fifo_cnt &lt;= fifo_cnt + <span class="number">1</span><span class="symbol">&#x27;b1</span>;</span><br><span class="line">		end</span><br><span class="line">	end</span><br><span class="line">	</span><br><span class="line">	</span><br><span class="line">	<span class="comment">// empty and full</span></span><br><span class="line">	assign full   = (fifo_cnt == DATA_DEPTH);</span><br><span class="line">	assign empty  = (fifo_cnt == <span class="number">0</span>	       );</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>

</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta"><i class="fas fa-circle-user fa-fw"></i>文章作者: </span><span class="post-copyright-info"><a href="https://www.whyc.fun">TDppy</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta"><i class="fas fa-square-arrow-up-right fa-fw"></i>文章链接: </span><span class="post-copyright-info"><a href="https://www.whyc.fun/2024/Q2/ic-design-synchronous-fifo-design-verilog-source-parameterized-design-interview-essential/">https://www.whyc.fun/2024/Q2/ic-design-synchronous-fifo-design-verilog-source-parameterized-design-interview-essential/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta"><i class="fas fa-circle-exclamation fa-fw"></i>版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来源 <a href="https://www.whyc.fun" target="_blank">潘业成的博客</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/Verilog/">Verilog</a></div><div class="post-share"><div class="social-share" data-image="/img/butterfly-icon.png" data-sites="facebook,x,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1.1.6/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1.1.6/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><a class="pagination-related" href="/2024/Q2/ic-design-niuke-net-sequence-detection-exercises-summary/" title="【IC设计】牛客网-序列检测习题总结"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info"><div class="info-1"><div class="info-item-1">上一篇</div><div class="info-item-2">【IC设计】牛客网-序列检测习题总结</div></div><div class="info-2"><div class="info-item-1">状态机基础知识              VL25 输入序列连续的序列检测1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859`timescale 1ns/1nsmodule sequence_detect(	input clk,	input rst_n,	input a,	output reg match	);         //这题就是普通的状态机，需要注意的是：    //  @当输入不能跳转到下一个状态时，可以复用前面的序列    //  @这题是的Moore状态机，输出只和当前状态有关	//定义状态空间(状态参数、状态寄存器)	parameter IDLE = 0 ;    parameter S0   = 1 ;	parameter S1   = 2 ;	parameter S2   = 3 ;	parameter S3   = 4 ;	parameter S4   = 5 ; 	parameter S...</div></div></div></a><a class="pagination-related" href="/2024/Q2/ic-design-digital-ic-fpga-autumn-recruitment-hand-tear-code-summary/" title="【IC设计】数字IC_FPGA秋招手撕代码总结"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-right"><div class="info-1"><div class="info-item-1">下一篇</div><div class="info-item-2">【IC设计】数字IC_FPGA秋招手撕代码总结</div></div><div class="info-2"><div class="info-item-1"> 总结下秋招需要学习的手撕代码题，还有很多不足之处陆续补充！  FIFO【IC设计】同步FIFO设计（Verilog源码、参数化设计、面试必备） 分频【IC设计】任意倍数占空比为50%的奇数分频和偶数分频（Verilog源码、仿真波形、讲解） 边沿检测【IC设计】边沿检测电路（上升沿、下降沿、双沿，附带源代码和仿真波形） 锁存器【IC设计】简要介绍锁存器原理与Verilog实践 状态机【IC设计】牛客网-序列检测习题总结 </div></div></div></a></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关推荐</span></div><div class="relatedPosts-list"><a class="pagination-related" href="/2023/Q2/ic-design-verilog-based-8-layer-matrix-multiplication-design/" title="【IC设计】基于Verilog的8层矩阵乘法设计"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2023-06-04</div><div class="info-item-2">【IC设计】基于Verilog的8层矩阵乘法设计</div></div><div class="info-2"><div class="info-item-1">项目要求基本要求输入有9个矩阵，权重矩阵有8个，分别是Weight I0I7，Input矩阵I ~-1。8个矩阵都是都是16行*16列的，且矩阵中的每个元素是16位补码形式的有符号定点数（1位符号位，6位整数位，9位小数位）  要求将Weight I0依次乘以Input I-1 ，Weight I1 ，Weight I2 ，Weight I3 ，Weight I4，  Weight I5，  Weight I6 ， Weight I7，依次得到Input I0 ，Input I1 ，Input I2 ，Input I3 ，Input I4 ，Input I5 ，Input I6 ，Input I7最终输出Input I7 截断要求对于矩阵AB&#x3D;C，C矩阵的第i行第j列元素是A的第i行和B的第j列进行乘加运算得到的，由于矩阵的元素是16位，两个16位元素相乘结果需要用216-1&#x3D;31位表示，再考虑相加，因此需要31+4&#x3D;35位来表示。在这个项目中不考虑相加后会超过31位的情况，只用31位表示。对于Weight I0 * Input I-1&#x3D;I...</div></div></div></a><a class="pagination-related" href="/2022/Q3/pre-master-one-study-crazy-work-15-hours-organized-verilog-language-entry-knowledge/" title="【准研一学习】狂肝15小时整理的Verilog语言入门知识"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2022-08-19</div><div class="info-item-2">【准研一学习】狂肝15小时整理的Verilog语言入门知识</div></div><div class="info-2"><div class="info-item-1">闲言稍叙Verilog和VHDL就是目前使用最多的两个硬件描述语言(HDL)，如果阅读本文的你也是Verilog新手，这部分闲言或许对你有所启发。 作者本科是计算机科学与技术专业，现在是准研一，方向和硬件相关。由于学艺不精，只会点C、Java，电路、信号、单片机等硬件课程都只懂皮毛。由于课题组研究需要，学习了Verilog语言并总结为本文。 C语言是软件描述语言，编码的核心目的在于经过编译、链接后能够产生机器能够识别的指令序列，进而完成代码功能。而Verilog是硬件描述语言，编码的核心目的在于描述门与门之间的连接，通过综合、实现所写的代码，产生可以转化为芯片的图纸，交由厂商通过光刻来生产所设计的电路，最终经过封装、测试，即通常所称的芯片。 要学习Verilog首先需要一个编程平台，有Vivado、Modelsim等，其中Vivado是用的最多的，但是运行比较慢，Modelsim运行的快，但是界面丑，这个看个人喜好安装就好。 有编程平台后，通过在网站上刷题和看书，逐渐就可以上手了。那么下面列举出我学习Verilog所使用过的网站、书籍： 网站：1.HDLBits网站地址该网站是全...</div></div></div></a><a class="pagination-related" href="/2024/Q1/ic-design-verilog-linear-sequence-machine-lighting-case-one-xiaomei-brother-course/" title="【IC设计】Verilog线性序列机点灯案例(一)（小梅哥课程）"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2024-03-15</div><div class="info-item-2">【IC设计】Verilog线性序列机点灯案例(一)（小梅哥课程）</div></div><div class="info-2"><div class="info-item-1"> 案例和代码来自小梅哥课程，本人仅对知识点做做笔记，如有学习需要请支持官方正版。  该系列目录：Verilog线性序列机点灯案例（一）Verilog线性序列机点灯案例（二）Verilog线性序列机点灯案例（三）Verilog线性序列机点灯案例（四） 设计目标让主频50MHz的FPGA每0.25s亮，0.75s灭，如图所示：可以看到其中1s对应50,000,000个周期，即50MHz，每个周期20ns50MHz时钟下度过的周期和时间对应关系如下：    周期数量 对应时间    12,500,000 0.25秒   50,000,000 1秒   37,500,000 0.75秒    思路由于需要计数到50,000,000-1，那么我们计数器的位宽可以设置为26位，2^26&#x3D;67,108,864，足够计数到50,000,000-1。 1reg [25:0] count; 我们的核心目标其实是让led亮12,500,000个周期，然后灭37,500,000个周期，如此反复。想象下现实中的秒表，从0开始计时，到59，再变为0，刚好是60秒，同理，我们的计数器也是从0开始计数...</div></div></div></a><a class="pagination-related" href="/2024/Q1/ic-design-vivado-single-port-ram-usage-and-timing-analysis/" title="【IC设计】Vivado单口RAM的使用和时序分析"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2024-01-25</div><div class="info-item-2">【IC设计】Vivado单口RAM的使用和时序分析</div></div><div class="info-2"><div class="info-item-1">创建单口RAM IPIP Catalog中选择单口RAM IP  Basic Port A Options Other Options  仿真找到IP例化原语IP Sources-Instantiation Template-veo文件中找到IP例化原语  编写Testbench创建single_port_ram_test.v，代码如下： 12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697`timescale 1ns / 1ps//功能：测试单口ram//ena means port a clock enable://enables read,write and reset operations through port A.Optional in all conf...</div></div></div></a><a class="pagination-related" href="/2024/Q1/ic-design-verilog-linear-sequence-machine-lighting-case-four-xiaomei-brother-course/" title="【IC设计】Verilog线性序列机点灯案例(四)（小梅哥课程）"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2024-03-18</div><div class="info-item-2">【IC设计】Verilog线性序列机点灯案例(四)（小梅哥课程）</div></div><div class="info-2"><div class="info-item-1"> 声明：案例和代码来自小梅哥课程，本人仅对知识点做做笔记，如有学习需要请支持官方正版。  该系列目录：Verilog线性序列机点灯案例（一）Verilog线性序列机点灯案例（二）Verilog线性序列机点灯案例（三）Verilog线性序列机点灯案例（四） 设计环境Vivado2018.3 软件Zynq-7000 xc7z010clg400-1 板卡 设计目标在案例（三）中提到让一个led根据8个拨码开关的值来循环变化，每个拨码开关负责0.25秒，一共是2秒。在任务（四）中我们需要在每次动态变化前加入1秒的空闲时间（空闲时间led是熄灭的）  设计思路1秒的空闲时间需要一个计数器来计算，假设为counter02秒的动态变化可以像案例（二）中一样用两个计数器来完成，假设为counter1和counter2counter1用来计数0.25秒，counter2在counter1每次计满时加1，最后将sw[counter2]输出给led。需要注意的是，动态变化是从1秒空闲时间后开始的，所以counter1和counter2必须在counter0计满以后才能开始工作。在动态变化完成后，即co...</div></div></div></a><a class="pagination-related" href="/2024/Q2/ic-design-50-duty-cycle-odd-even-frequency-division-verilog/" title="【IC设计】任意倍数占空比为50%的奇数分频和偶数分频（Verilog源码、仿真波形、讲解）"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2024-05-19</div><div class="info-item-2">【IC设计】任意倍数占空比为50%的奇数分频和偶数分频（Verilog源码、仿真波形、讲解）</div></div><div class="info-2"><div class="info-item-1">任意倍数占空比为50%的偶数分频以四分频为例，分频后的一个周期是分频前的四个周期，并且分频后的一个周期中，一半是高电平，一半是低电平，这就是占空比为50%的四分频。要实现该功能，使用一个计数器在0~3之间计数，clk_out在0和2时翻转即可。 12345678910111213141516171819202122232425262728293031323334353637383940module even_divider#( parameter DIVIDE_FACTOR = 4 )(    input clk_in   ,    input rst_n    ,    output reg clk_out);    parameter CNT_WIDTH = $clog2(DIVIDE_FACTOR) ;    reg [CNT_WIDTH : 0] cnt                     ;        // 1.计数器    always@(posedge clk_in or negedge rst_n) begin        if( ~rst_n ) be...</div></div></div></a></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info text-center"><div class="avatar-img"><img src="/img/butterfly-icon.png" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info-name">TDppy</div><div class="author-info-description"></div><div class="site-data"><a href="/archives/"><div class="headline">文章</div><div class="length-num">130</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">74</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">11</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/TDppy"><i class="fab fa-github"></i><span>Follow Me</span></a><div class="card-info-social-icons"><a class="social-icon" href="https://github.com/TDppy" target="_blank" title="Github"><i class="fab fa-github" style="color: #24292e;"></i></a><a class="social-icon" href="mailto:2287015934@qq.com" target="_blank" title="Email"><i class="fas fa-envelope" style="color: #4a7dbe;"></i></a></div></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>公告</span></div><div class="announcement_content">如何呢，又能怎。</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#%E8%AE%BE%E8%AE%A1%E6%80%9D%E6%83%B3"><span class="toc-number">1.</span> <span class="toc-text">设计思想</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E7%AB%AF%E5%8F%A3"><span class="toc-number">1.1.</span> <span class="toc-text">端口</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%BB%A3%E7%A0%81%E5%9D%97"><span class="toc-number">1.2.</span> <span class="toc-text">代码块</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%AF%84%E5%AD%98%E5%99%A8"><span class="toc-number">1.3.</span> <span class="toc-text">寄存器</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E5%90%8C%E6%AD%A5FIFO%E4%BB%A3%E7%A0%81"><span class="toc-number">2.</span> <span class="toc-text">同步FIFO代码</span></a></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2026/Q1/operating-system-riscv-plic/" title="【操作系统】RISC-V PLIC总结">【操作系统】RISC-V PLIC总结</a><time datetime="2026-01-18T15:25:18.000Z" title="发表于 2026-01-18 15:25:18">2026-01-18</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2026/Q1/hello-world/" title="欢迎来到潘业成的博客">欢迎来到潘业成的博客</a><time datetime="2026-01-12T00:00:00.000Z" title="发表于 2026-01-12 00:00:00">2026-01-12</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2026/Q1/operating-system-what-happens-after-pressing-enter-in-xv6-operating-system/" title="【操作系统】xv6操作系统中按下键盘回车后发生的事情">【操作系统】xv6操作系统中按下键盘回车后发生的事情</a><time datetime="2026-01-10T11:58:18.000Z" title="发表于 2026-01-10 11:58:18">2026-01-10</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2026/Q1/operating-system-hand-write-xv6-operating-system-types-h-param-h-memlayout-h-riscv-h-defs-h-header-file-analysis/" title="【操作系统】手撸xv6操作系统——types.h_param.h_memlayout.h_riscv.h_defs.h头文件解析">【操作系统】手撸xv6操作系统——types.h_param.h_memlayout.h_riscv.h_defs.h头文件解析</a><time datetime="2026-01-06T23:02:58.000Z" title="发表于 2026-01-06 23:02:58">2026-01-06</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2025/Q4/operating-system-hand-write-xv6-operating-system-entry-s-and-start-c-analysis/" title="【操作系统】手撸xv6操作系统——entry.S和start.c解析">【操作系统】手撸xv6操作系统——entry.S和start.c解析</a><time datetime="2025-12-30T15:57:42.000Z" title="发表于 2025-12-30 15:57:42">2025-12-30</time></div></div></div></div></div></div></main><footer id="footer"><div class="footer-other"><div class="footer-copyright"><span class="copyright">&copy;&nbsp;2025 - 2026 By TDppy</span><span class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo 6.3.0</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly 5.5.4-b1</a></span></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="日间和夜间模式切换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside-config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js?v=5.5.4-b1"></script><script src="/js/main.js?v=5.5.4-b1"></script><div class="js-pjax"></div><script defer="defer" id="ribbon" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1.1.6/dist/canvas-ribbon.min.js" size="150" alpha="0.6" zIndex="-1" mobile="false" data-click="false"></script><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>