// Seed: 3699320676
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = 1'b0;
  assign id_3 = $display(1 ^ id_3);
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    output wand id_0,
    input wor id_1,
    input supply0 id_2,
    input tri id_3,
    output wire id_4,
    input wand id_5,
    output tri0 id_6,
    input supply1 id_7,
    input tri0 id_8,
    output uwire id_9,
    output wand id_10,
    output supply0 id_11,
    input tri id_12,
    output wor id_13,
    input supply1 id_14
);
  wire id_16;
  supply1 id_17 = 1;
  wire id_18;
  supply1 id_19;
  assign id_13 = 1;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_17
  );
  id_20 :
  assert property (@(posedge id_19 == id_14) 1);
  wire id_21;
endmodule
