#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Jul 30 10:45:04 2020
# Process ID: 960
# Current directory: D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2656 D:\STUDY\GitHubWork\Verilog-learning\08_uart\uart\uart.xpr
# Log file: D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart/vivado.log
# Journal file: D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart/uart.xpr
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
refresh_design
launch_runs impl_1 -jobs 4
wait_on_run impl_1
set_property is_loc_fixed true [get_ports [list  {rx_data_o[7]} {rx_data_o[6]} {rx_data_o[5]} {rx_data_o[4]} {rx_data_o[3]} {rx_data_o[2]} {rx_data_o[1]} {rx_data_o[0]}]]
set_property is_loc_fixed true [get_ports [list  {rx_data_o[7]} {rx_data_o[6]} {rx_data_o[5]} {rx_data_o[4]} {rx_data_o[3]} {rx_data_o[2]} {rx_data_o[1]} {rx_data_o[0]}]]
set_property is_loc_fixed true [get_ports [list  {rx_data_o[7]} {rx_data_o[6]} {rx_data_o[5]} {rx_data_o[4]} {rx_data_o[3]} {rx_data_o[2]} {rx_data_o[1]} {rx_data_o[0]}]]
set_property is_loc_fixed true [get_ports [list  {rx_data_o[7]} {rx_data_o[6]} {rx_data_o[5]} {rx_data_o[4]} {rx_data_o[3]} {rx_data_o[2]} {rx_data_o[1]} {rx_data_o[0]}]]
set_property is_loc_fixed true [get_ports [list  {rx_data_o[7]} {rx_data_o[6]} {rx_data_o[5]} {rx_data_o[4]} {rx_data_o[3]} {rx_data_o[2]} {rx_data_o[1]} {rx_data_o[0]}]]
set_property is_loc_fixed true [get_ports [list  {tx_data_i[7]} {tx_data_i[6]} {tx_data_i[5]} {tx_data_i[4]} {tx_data_i[3]} {tx_data_i[2]} {tx_data_i[1]} {tx_data_i[0]}]]
set_property is_loc_fixed true [get_ports [list  {tx_data_i[7]} {tx_data_i[6]} {tx_data_i[5]} {tx_data_i[4]} {tx_data_i[3]} {tx_data_i[2]} {tx_data_i[1]} {tx_data_i[0]}]]
set_property is_loc_fixed true [get_ports [list  {tx_data_i[7]} {tx_data_i[6]} {tx_data_i[5]} {tx_data_i[4]} {tx_data_i[3]} {tx_data_i[2]} {tx_data_i[1]} {tx_data_i[0]}]]
set_property is_loc_fixed true [get_ports [list  {rx_data_o[7]} {rx_data_o[6]} {rx_data_o[5]} {rx_data_o[4]} {rx_data_o[3]} {rx_data_o[2]} {rx_data_o[1]} {rx_data_o[0]}]]
set_property is_loc_fixed true [get_ports [list  {rx_data_o[7]} {rx_data_o[6]} {rx_data_o[5]} {rx_data_o[4]} {rx_data_o[3]} {rx_data_o[2]} {rx_data_o[1]} {rx_data_o[0]}]]
set_property is_loc_fixed true [get_ports [list  {rx_data_o[7]} {rx_data_o[6]} {rx_data_o[5]} {rx_data_o[4]} {rx_data_o[3]} {rx_data_o[2]} {rx_data_o[1]} {rx_data_o[0]}]]
set_property is_loc_fixed true [get_ports [list  {rx_data_o[7]} {rx_data_o[6]} {rx_data_o[5]} {rx_data_o[4]} {rx_data_o[3]} {rx_data_o[2]} {rx_data_o[1]} {rx_data_o[0]}]]
set_property package_pin "" [get_ports [list  {rx_data_o[7]}]]
set_property package_pin "" [get_ports [list  {tx_data_i[7]}]]
place_ports {tx_data_i[0]} U9
place_ports {tx_data_i[1]} U8
place_ports {tx_data_i[2]} R7
place_ports {tx_data_i[3]} R6
place_ports {tx_data_i[4]} V7
place_ports {tx_data_i[5]} V6
place_ports {tx_data_i[6]} V5
place_ports {tx_data_i[4]} R5
place_ports {tx_data_i[5]} V7
place_ports {tx_data_i[6]} V6
place_ports {tx_data_i[7]} V5
place_ports {rx_data_o[7]} U6
set_property package_pin "" [get_ports [list  {rx_data_o[5]}]]
place_ports {rx_data_o[6]} U7
place_ports {rx_data_o[5]} T4
place_ports {rx_data_o[4]} T5
place_ports {rx_data_o[3]} T6
place_ports {rx_data_o[2]} R8
place_ports {rx_data_o[1]} V9
place_ports {rx_data_o[0]} T8
place_ports tx_ok H6
set_property package_pin "" [get_ports [list  sys_clk]]
place_ports rx_ok F13
place_ports rst_n P4
place_ports tx_start P3
set_property package_pin "" [get_ports [list  rxd]]
place_ports txd D4
place_ports rxd C4
place_ports sys_clk E3
set_property IOSTANDARD LVCMOS33 [get_ports [list {rx_data_o[7]} {rx_data_o[6]} {rx_data_o[5]} {rx_data_o[4]} {rx_data_o[3]} {rx_data_o[2]} {rx_data_o[1]} {rx_data_o[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {tx_data_i[7]} {tx_data_i[6]} {tx_data_i[5]} {tx_data_i[4]} {tx_data_i[3]} {tx_data_i[2]} {tx_data_i[1]} {tx_data_i[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list rst_n]]
set_property IOSTANDARD LVCMOS33 [get_ports [list rx_ok]]
set_property IOSTANDARD LVCMOS33 [get_ports [list rxd]]
set_property IOSTANDARD LVCMOS33 [get_ports [list sys_clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list tx_ok]]
set_property IOSTANDARD LVCMOS33 [get_ports [list tx_start]]
set_property IOSTANDARD LVCMOS33 [get_ports [list txd]]
set_property target_constrs_file D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart/uart.srcs/constrs_1/new/constrs_1.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart/uart.runs/impl_1/uart_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart/uart.runs/impl_1/uart_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
