[
	{
		"original_line": "  electrical demod_gnd, vrf, v_lo, vph_det,vdetect, vaf;", 
		"bug_line": "  electrical demod_gnd, vrf, v_lo, vph_det vdetect, vaf;",
		"error_description": "Missing comma between identifiers 'vph_det' and 'vdetect' in the electrical net declaration, causing a syntax error where the compiler expects either a comma separator or semicolon terminator."
	},
	{
		"original_line": "V(vrf) <+ rf_gain * V(vin);", 
		"bug_line": "V(vrf) <+ rf_gain * V(vin)",
		"error_description": "Missing semicolon at the end of the analog statement, which is required to terminate Verilog-A contribution statements."
	},
	{
		"original_line": "V(demod_gnd) <+ 0.0;", 
		"bug_line": "V(demod_gnd) <++ 0.0;",
		"error_description": "Invalid contribution operator '<++' - Verilog-A requires either '<+' or '+>' for analog contributions"
	},
	{
		"original_line": "module fm_demodulator(vin, vout);", 
		"bug_line": "module fm_demodulator(vin; vout);",
		"error_description": "Used semicolon instead of comma to separate port declarations, violating VerilogA port list syntax which requires comma-separated identifiers."
	},
	{
		"original_line": "parameter real rf_gain = 1;", 
		"bug_line": "parameter real rf_gain = 1",
		"error_description": "Missing semicolon at the end of the parameter declaration. VerilogA requires semicolons to terminate parameter statements."
	},
	{
		"original_line": "   svcvs #(.gain(1),.poles({-af_wn,0,-af_wn,0}))", 
		"bug_line": "   svcvs #(.gain(1),.poles({-af_wn,0,-af_wn,0])",
		"error_description": "Replaced closing brace '}' with bracket ']' in array declaration, creating mismatched braces in the poles parameter initialization."
	},
	{
		"original_line": "electrical  vin, vout;", 
		"bug_line": "electrica  vin, vout;",
		"error_description": "Misspelled keyword 'electrical' as 'electrica' (missing 'l'), causing unrecognized type declaration."
	},
	{
		"original_line": ".vco_center_freq(pll_vco_cf),.phase_detect_type(1))", 
		"bug_line": ".vco_center_freq(pll_vco_cf).phase_detect_type(1))",
		"error_description": "Missing comma between parameter assignments causes syntax error. The dot before 'phase_detect_type' becomes an illegal member access operator instead of a parameter separator."
	},
	{
		"original_line": "   svcvs #(.gain(1),.poles({-af_wn,0,-af_wn,0}))", 
		"bug_line": "   svcvs #(.gain(1),.poles({-af_wn,0,-af_wn,0})",
		"error_description": "Missing closing parenthesis for the parameter list. The line ends with only one parenthesis when two are required to close both the .poles argument and the entire #( ) parameter block."
	},
	{
		"original_line": "module fm_demodulator(vin, vout);", 
		"bug_line": "module fm_demodulator(vin, vout;",
		"error_description": "Missing closing parenthesis and misspelled module name: 'fm_demodulator' should be 'fm_demodulator' and parameter list lacks closing ')'"
	},
	{
		"original_line": "   pll #(.vout_filt_bandwidth(pll_out_bw),.vco_gain(pll_vco_gain), ", 
		"bug_line": "   pll #(.vout_filt_bandwidth(pll_out_bw).vco_gain(pll_vco_gain), ",
		"error_description": "Replaced comma separator with period between parameter assignments, creating invalid syntax for parameter list separation"
	},
	{
		"original_line": "   svcvs #(.gain(1),.poles({-af_wn,0,-af_wn,0}))", 
		"bug_line": "   svcvs #(.gain(1),.poles({-af_wn,0,-af_wn,0})",
		"error_description": "Missing closing parenthesis for parameter list and unmatched array brace due to removed closing parenthesis"
	},
	{
		"original_line": "  electrical demod_gnd, vrf, v_lo, vph_det,vdetect, vaf;", 
		"bug_line": "  electrical demod_gnd, vrf v_lo, vph_det,vdetect, vaf;",
		"error_description": "Missing comma between net identifiers 'vrf' and 'v_lo', causing syntax error where two identifiers appear consecutively without separation."
	},
	{
		"original_line": "parameter real rf_gain = 1;", 
		"bug_line": "parameter reel rf_gain = 1;",
		"error_description": "Misspelled 'real' as 'reel', which is not a valid data type in VerilogA."
	},
	{
		"original_line": "parameter real pll_vco_gain = 5K;", 
		"bug_line": "parameter real pll_vco_gain 5K;",
		"error_description": "Missing assignment operator '=' in parameter declaration"
	},
	{
		"original_line": "parameter real af_gain = 1;", 
		"bug_line": "parameter real af_gain = 1",
		"error_description": "Missing semicolon at end of parameter declaration"
	},
	{
		"original_line": "      V(demod_gnd) <+ 0.0;", 
		"bug_line": "      V(demod_gnd) <+ 0.0",
		"error_description": "Missing semicolon at the end of the analog block statement"
	},
	{
		"original_line": "parameter real pll_vco_cf = 1M;", 
		"bug_line": "parameter real pll_vco_cf = 1M",
		"error_description": "Missing semicolon at end of parameter declaration"
	},
	{
		"original_line": "                Pll (vrf,v_lo,vph_det,vdetect);", 
		"bug_line": "                Pll (vrf,v_lo vph_det,vdetect);",
		"error_description": "Missing comma between arguments v_lo and vph_det. This creates invalid token sequence 'v_lo vph_det' without operator, violating VerilogA argument separation rules."
	},
	{
		"original_line": "electrical  vin, vout;", 
		"bug_line": "electrical  vin, vout",
		"error_description": "Missing semicolon at the end of the port declaration"
	}
]