<profile>

<section name = "Vitis HLS Report for 'findCorner'" level="0">
<item name = "Date">Sun Nov 13 19:18:47 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">hls_harris_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.00 ns, 4.359 ns, 1.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2204, 2204, 13.224 us, 13.224 us, 2204, 2204, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2_fu_22">findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2, 2182, 2182, 13.092 us, 13.092 us, 2182, 2182, no</column>
<column name="grp_findCorner_Pipeline_VITIS_LOOP_452_9_fu_30">findCorner_Pipeline_VITIS_LOOP_452_9, 18, 18, 0.108 us, 0.108 us, 18, 18, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">22, -, 4453, 1884, 0</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 81, -</column>
<column name="Register">-, -, 9, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">7, 0, 4, 3, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2_fu_22">findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2, 22, 0, 4445, 1812, 0</column>
<column name="grp_findCorner_Pipeline_VITIS_LOOP_452_9_fu_30">findCorner_Pipeline_VITIS_LOOP_452_9, 0, 0, 8, 72, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="RStream_read">9, 2, 1, 2</column>
<column name="ap_NS_fsm">31, 6, 1, 6</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="outStream_din">9, 2, 256, 512</column>
<column name="outStream_write">14, 3, 1, 3</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="grp_findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2_fu_22_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_findCorner_Pipeline_VITIS_LOOP_452_9_fu_30_ap_start_reg">1, 0, 1, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_none, findCorner, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_none, findCorner, return value</column>
<column name="ap_start">in, 1, ap_ctrl_none, findCorner, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_none, findCorner, return value</column>
<column name="ap_done">out, 1, ap_ctrl_none, findCorner, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_none, findCorner, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_none, findCorner, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_none, findCorner, return value</column>
<column name="start_out">out, 1, ap_ctrl_none, findCorner, return value</column>
<column name="start_write">out, 1, ap_ctrl_none, findCorner, return value</column>
<column name="RStream_dout">in, 256, ap_fifo, RStream, pointer</column>
<column name="RStream_num_data_valid">in, 5, ap_fifo, RStream, pointer</column>
<column name="RStream_fifo_cap">in, 5, ap_fifo, RStream, pointer</column>
<column name="RStream_empty_n">in, 1, ap_fifo, RStream, pointer</column>
<column name="RStream_read">out, 1, ap_fifo, RStream, pointer</column>
<column name="outStream_din">out, 256, ap_fifo, outStream, pointer</column>
<column name="outStream_num_data_valid">in, 5, ap_fifo, outStream, pointer</column>
<column name="outStream_fifo_cap">in, 5, ap_fifo, outStream, pointer</column>
<column name="outStream_full_n">in, 1, ap_fifo, outStream, pointer</column>
<column name="outStream_write">out, 1, ap_fifo, outStream, pointer</column>
</table>
</item>
</section>
</profile>
