{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639129637339 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639129637347 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 10 10:47:17 2021 " "Processing started: Fri Dec 10 10:47:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639129637347 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639129637347 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off subtarea1 -c Practica3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off subtarea1 -c Practica3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639129637347 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1639129637891 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1639129637891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.v 1 1 " "Found 1 design units, including 1 entities, in source file contador.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica3/contador.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639129644606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639129644606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_SYNC " "Found entity 1: LCD_SYNC" {  } { { "LCD_SYNC.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica3/LCD_SYNC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639129644611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639129644611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lc_sync_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file lc_sync_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 LC_SYNC_TB " "Found entity 1: LC_SYNC_TB" {  } { { "LC_SYNC_TB.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica3/LC_SYNC_TB.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639129644615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639129644615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_ltm.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_ltm.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_ltm " "Found entity 1: pll_ltm" {  } { { "pll_ltm.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica3/pll_ltm.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639129644620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639129644620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barras_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file barras_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 BARRAS_LCD " "Found entity 1: BARRAS_LCD" {  } { { "BARRAS_LCD.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica3/BARRAS_LCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639129644625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639129644625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barras_lcd_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file barras_lcd_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 BARRAS_LCD_TB " "Found entity 1: BARRAS_LCD_TB" {  } { { "BARRAS_LCD_TB.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica3/BARRAS_LCD_TB.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639129644630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639129644630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imagen_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file imagen_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMAGEN_LCD " "Found entity 1: IMAGEN_LCD" {  } { { "IMAGEN_LCD.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica3/IMAGEN_LCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639129644635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639129644635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "caracteres_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file caracteres_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 CARACTERES_LCD " "Found entity 1: CARACTERES_LCD" {  } { { "CARACTERES_LCD.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica3/CARACTERES_LCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639129644640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639129644640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_char.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_char.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_char " "Found entity 1: ROM_char" {  } { { "ROM_char.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica3/ROM_char.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639129644645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639129644645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_image.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_image.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_image " "Found entity 1: ROM_image" {  } { { "ROM_image.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica3/ROM_image.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639129644650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639129644650 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CARACTERES_LCD " "Elaborating entity \"CARACTERES_LCD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1639129644746 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Datos CARACTERES_LCD.v(40) " "Verilog HDL Always Construct warning at CARACTERES_LCD.v(40): variable \"Datos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CARACTERES_LCD.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica3/CARACTERES_LCD.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639129644747 "|CARACTERES_LCD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Datos CARACTERES_LCD.v(41) " "Verilog HDL Always Construct warning at CARACTERES_LCD.v(41): variable \"Datos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CARACTERES_LCD.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica3/CARACTERES_LCD.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639129644747 "|CARACTERES_LCD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Datos CARACTERES_LCD.v(42) " "Verilog HDL Always Construct warning at CARACTERES_LCD.v(42): variable \"Datos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CARACTERES_LCD.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica3/CARACTERES_LCD.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639129644747 "|CARACTERES_LCD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Datos CARACTERES_LCD.v(43) " "Verilog HDL Always Construct warning at CARACTERES_LCD.v(43): variable \"Datos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CARACTERES_LCD.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica3/CARACTERES_LCD.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639129644747 "|CARACTERES_LCD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Datos CARACTERES_LCD.v(44) " "Verilog HDL Always Construct warning at CARACTERES_LCD.v(44): variable \"Datos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CARACTERES_LCD.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica3/CARACTERES_LCD.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639129644747 "|CARACTERES_LCD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Datos CARACTERES_LCD.v(45) " "Verilog HDL Always Construct warning at CARACTERES_LCD.v(45): variable \"Datos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CARACTERES_LCD.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica3/CARACTERES_LCD.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639129644747 "|CARACTERES_LCD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Datos CARACTERES_LCD.v(46) " "Verilog HDL Always Construct warning at CARACTERES_LCD.v(46): variable \"Datos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CARACTERES_LCD.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica3/CARACTERES_LCD.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639129644747 "|CARACTERES_LCD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Datos CARACTERES_LCD.v(47) " "Verilog HDL Always Construct warning at CARACTERES_LCD.v(47): variable \"Datos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CARACTERES_LCD.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica3/CARACTERES_LCD.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1639129644747 "|CARACTERES_LCD"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "Caracter\[4\] CARACTERES_LCD.v(57) " "Can't resolve multiple constant drivers for net \"Caracter\[4\]\" at CARACTERES_LCD.v(57)" {  } { { "CARACTERES_LCD.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica3/CARACTERES_LCD.v" 57 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639129644749 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "CARACTERES_LCD.v(11) " "Constant driver at CARACTERES_LCD.v(11)" {  } { { "CARACTERES_LCD.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica3/CARACTERES_LCD.v" 11 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639129644749 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "Caracter\[3\] CARACTERES_LCD.v(57) " "Can't resolve multiple constant drivers for net \"Caracter\[3\]\" at CARACTERES_LCD.v(57)" {  } { { "CARACTERES_LCD.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica3/CARACTERES_LCD.v" 57 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639129644749 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "Caracter\[1\] CARACTERES_LCD.v(57) " "Can't resolve multiple constant drivers for net \"Caracter\[1\]\" at CARACTERES_LCD.v(57)" {  } { { "CARACTERES_LCD.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica3/CARACTERES_LCD.v" 57 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639129644749 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "Caracter\[0\] CARACTERES_LCD.v(57) " "Can't resolve multiple constant drivers for net \"Caracter\[0\]\" at CARACTERES_LCD.v(57)" {  } { { "CARACTERES_LCD.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica3/CARACTERES_LCD.v" 57 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639129644749 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1639129644749 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4691 " "Peak virtual memory: 4691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639129644822 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 10 10:47:24 2021 " "Processing ended: Fri Dec 10 10:47:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639129644822 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639129644822 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639129644822 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639129644822 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 9 s " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 9 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639129645437 ""}
