{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1650201038208 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1650201038208 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "QuartProj2 5M1270ZT144C5 " "Selected device 5M1270ZT144C5 for design \"QuartProj2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1650201038224 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1650201038323 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1650201038323 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1650201038687 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1650201038725 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144C5 " "Device 5M240ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650201038910 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144I5 " "Device 5M240ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650201038910 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144C5 " "Device 5M570ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650201038910 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144I5 " "Device 5M570ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650201038910 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZT144I5 " "Device 5M1270ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650201038910 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1650201038910 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "130 130 " "No exact pin location assignment(s) for 130 pins of 130 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1650201038956 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "QuartProj2.sdc " "Synopsys Design Constraints File file not found: 'QuartProj2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1650201039041 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1650201039041 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1650201039041 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1650201039041 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1650201039041 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1650201039041 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Fitter" 0 -1 1650201039041 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1650201039041 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1650201039057 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1650201039057 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1650201039057 ""}
{ "Error" "EFYGR_FYGR_AUTO_GLOBAL_TOO_MANY_IOS" "130 0 114 " "Project requires 130 general-purpose I/O pins and 0 reserved I/O pins, but target device can contain only 114 general-purpose I/O pins" {  } {  } 0 186219 "Project requires %1!d! general-purpose I/O pins and %2!d! reserved I/O pins, but target device can contain only %3!d! general-purpose I/O pins" 0 0 "Fitter" 0 -1 1650201039072 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1650201039072 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650201039072 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1650201039126 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "124 " "Following 124 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[7\]\[4\] GND " "Pin regs_out\[7\]\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[7][4] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[7\]\[5\] GND " "Pin regs_out\[7\]\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[7][5] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[7\]\[6\] GND " "Pin regs_out\[7\]\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[7][6] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1535 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[7\]\[7\] GND " "Pin regs_out\[7\]\[7\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[7][7] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[7\]\[8\] GND " "Pin regs_out\[7\]\[8\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[7][8] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1537 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[7\]\[9\] GND " "Pin regs_out\[7\]\[9\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[7][9] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1538 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[7\]\[10\] GND " "Pin regs_out\[7\]\[10\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[7][10] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1539 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[7\]\[11\] GND " "Pin regs_out\[7\]\[11\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[7][11] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1540 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[7\]\[12\] GND " "Pin regs_out\[7\]\[12\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[7][12] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[7\]\[13\] GND " "Pin regs_out\[7\]\[13\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[7][13] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[7\]\[14\] GND " "Pin regs_out\[7\]\[14\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[7][14] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[7\]\[15\] GND " "Pin regs_out\[7\]\[15\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[7][15] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[6\]\[0\] GND " "Pin regs_out\[6\]\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[6][0] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1546 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[6\]\[1\] GND " "Pin regs_out\[6\]\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[6][1] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[6\]\[2\] GND " "Pin regs_out\[6\]\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[6][2] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1548 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[6\]\[3\] GND " "Pin regs_out\[6\]\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[6][3] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[6\]\[4\] GND " "Pin regs_out\[6\]\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[6][4] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[6\]\[5\] GND " "Pin regs_out\[6\]\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[6][5] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1551 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[6\]\[6\] GND " "Pin regs_out\[6\]\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[6][6] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1552 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[6\]\[7\] GND " "Pin regs_out\[6\]\[7\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[6][7] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1553 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[6\]\[8\] GND " "Pin regs_out\[6\]\[8\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[6][8] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1554 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[6\]\[9\] GND " "Pin regs_out\[6\]\[9\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[6][9] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1555 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[6\]\[10\] GND " "Pin regs_out\[6\]\[10\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[6][10] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1556 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[6\]\[11\] GND " "Pin regs_out\[6\]\[11\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[6][11] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1557 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[6\]\[12\] GND " "Pin regs_out\[6\]\[12\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[6][12] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[6\]\[13\] GND " "Pin regs_out\[6\]\[13\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[6][13] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1559 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[6\]\[14\] GND " "Pin regs_out\[6\]\[14\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[6][14] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1560 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[6\]\[15\] GND " "Pin regs_out\[6\]\[15\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[6][15] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1561 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[5\]\[0\] GND " "Pin regs_out\[5\]\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[5][0] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1563 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[5\]\[1\] GND " "Pin regs_out\[5\]\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[5][1] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[5\]\[2\] GND " "Pin regs_out\[5\]\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[5][2] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1565 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[5\]\[3\] GND " "Pin regs_out\[5\]\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[5][3] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1566 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[5\]\[4\] GND " "Pin regs_out\[5\]\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[5][4] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1567 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[5\]\[5\] GND " "Pin regs_out\[5\]\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[5][5] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1568 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[5\]\[6\] GND " "Pin regs_out\[5\]\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[5][6] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[5\]\[7\] GND " "Pin regs_out\[5\]\[7\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[5][7] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1570 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[5\]\[8\] GND " "Pin regs_out\[5\]\[8\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[5][8] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1571 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[5\]\[9\] GND " "Pin regs_out\[5\]\[9\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[5][9] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1572 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[5\]\[10\] GND " "Pin regs_out\[5\]\[10\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[5][10] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1573 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[5\]\[11\] GND " "Pin regs_out\[5\]\[11\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[5][11] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[5\]\[12\] GND " "Pin regs_out\[5\]\[12\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[5][12] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1575 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[5\]\[13\] GND " "Pin regs_out\[5\]\[13\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[5][13] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1576 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[5\]\[14\] GND " "Pin regs_out\[5\]\[14\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[5][14] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[5\]\[15\] GND " "Pin regs_out\[5\]\[15\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[5][15] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1578 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[4\]\[0\] GND " "Pin regs_out\[4\]\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[4][0] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[4\]\[1\] GND " "Pin regs_out\[4\]\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[4][1] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[4\]\[2\] GND " "Pin regs_out\[4\]\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[4][2] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[4\]\[3\] GND " "Pin regs_out\[4\]\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[4][3] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[4\]\[4\] GND " "Pin regs_out\[4\]\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[4][4] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[4\]\[5\] GND " "Pin regs_out\[4\]\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[4][5] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1585 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[4\]\[6\] GND " "Pin regs_out\[4\]\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[4][6] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1586 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[4\]\[7\] GND " "Pin regs_out\[4\]\[7\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[4][7] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1587 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[4\]\[8\] GND " "Pin regs_out\[4\]\[8\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[4][8] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1588 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[4\]\[9\] GND " "Pin regs_out\[4\]\[9\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[4][9] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1589 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[4\]\[10\] GND " "Pin regs_out\[4\]\[10\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[4][10] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1590 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[4\]\[11\] GND " "Pin regs_out\[4\]\[11\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[4][11] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1591 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[4\]\[12\] GND " "Pin regs_out\[4\]\[12\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[4][12] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1592 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[4\]\[13\] GND " "Pin regs_out\[4\]\[13\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[4][13] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[4\]\[14\] GND " "Pin regs_out\[4\]\[14\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[4][14] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1594 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[4\]\[15\] GND " "Pin regs_out\[4\]\[15\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[4][15] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1595 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[3\]\[0\] GND " "Pin regs_out\[3\]\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[3][0] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[3\]\[1\] GND " "Pin regs_out\[3\]\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[3][1] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[3\]\[2\] GND " "Pin regs_out\[3\]\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[3][2] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[3\]\[3\] GND " "Pin regs_out\[3\]\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[3][3] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[3\]\[4\] GND " "Pin regs_out\[3\]\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[3][4] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[3\]\[5\] GND " "Pin regs_out\[3\]\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[3][5] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1602 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[3\]\[6\] GND " "Pin regs_out\[3\]\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[3][6] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[3\]\[7\] GND " "Pin regs_out\[3\]\[7\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[3][7] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[3\]\[8\] GND " "Pin regs_out\[3\]\[8\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[3][8] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[3\]\[9\] GND " "Pin regs_out\[3\]\[9\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[3][9] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[3\]\[10\] GND " "Pin regs_out\[3\]\[10\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[3][10] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[3\]\[11\] GND " "Pin regs_out\[3\]\[11\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[3][11] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1608 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[3\]\[12\] GND " "Pin regs_out\[3\]\[12\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[3][12] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1609 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[3\]\[13\] GND " "Pin regs_out\[3\]\[13\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[3][13] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1610 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[3\]\[14\] GND " "Pin regs_out\[3\]\[14\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[3][14] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1611 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[3\]\[15\] GND " "Pin regs_out\[3\]\[15\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[3][15] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1612 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[2\]\[0\] GND " "Pin regs_out\[2\]\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[2][0] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1614 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[2\]\[1\] GND " "Pin regs_out\[2\]\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[2][1] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[2\]\[2\] GND " "Pin regs_out\[2\]\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[2][2] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[2\]\[3\] GND " "Pin regs_out\[2\]\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[2][3] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1617 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[2\]\[4\] GND " "Pin regs_out\[2\]\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[2][4] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1618 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[2\]\[5\] GND " "Pin regs_out\[2\]\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[2][5] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1619 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[2\]\[6\] GND " "Pin regs_out\[2\]\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[2][6] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[2\]\[7\] GND " "Pin regs_out\[2\]\[7\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[2][7] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[2\]\[8\] GND " "Pin regs_out\[2\]\[8\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[2][8] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1622 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[2\]\[9\] GND " "Pin regs_out\[2\]\[9\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[2][9] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1623 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[2\]\[10\] GND " "Pin regs_out\[2\]\[10\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[2][10] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[2\]\[11\] GND " "Pin regs_out\[2\]\[11\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[2][11] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1625 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[2\]\[12\] GND " "Pin regs_out\[2\]\[12\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[2][12] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1626 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[2\]\[13\] GND " "Pin regs_out\[2\]\[13\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[2][13] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[2\]\[14\] GND " "Pin regs_out\[2\]\[14\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[2][14] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1628 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[2\]\[15\] GND " "Pin regs_out\[2\]\[15\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[2][15] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[1\]\[0\] GND " "Pin regs_out\[1\]\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[1][0] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[1\]\[1\] GND " "Pin regs_out\[1\]\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[1][1] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[1\]\[2\] GND " "Pin regs_out\[1\]\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[1][2] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[1\]\[3\] GND " "Pin regs_out\[1\]\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[1][3] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[1\]\[4\] GND " "Pin regs_out\[1\]\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[1][4] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[1\]\[5\] GND " "Pin regs_out\[1\]\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[1][5] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[1\]\[6\] GND " "Pin regs_out\[1\]\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[1][6] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1637 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[1\]\[7\] GND " "Pin regs_out\[1\]\[7\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[1][7] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1638 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[1\]\[8\] GND " "Pin regs_out\[1\]\[8\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[1][8] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1639 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[1\]\[9\] GND " "Pin regs_out\[1\]\[9\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[1][9] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1640 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[1\]\[10\] GND " "Pin regs_out\[1\]\[10\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[1][10] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1641 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[1\]\[11\] GND " "Pin regs_out\[1\]\[11\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[1][11] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1642 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[1\]\[12\] GND " "Pin regs_out\[1\]\[12\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[1][12] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1643 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[1\]\[13\] GND " "Pin regs_out\[1\]\[13\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[1][13] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1644 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[1\]\[14\] GND " "Pin regs_out\[1\]\[14\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[1][14] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1645 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[1\]\[15\] GND " "Pin regs_out\[1\]\[15\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[1][15] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1646 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[0\]\[0\] VCC " "Pin regs_out\[0\]\[0\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[0][0] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1648 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[0\]\[1\] GND " "Pin regs_out\[0\]\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[0][1] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1649 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[0\]\[2\] GND " "Pin regs_out\[0\]\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[0][2] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1650 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[0\]\[3\] GND " "Pin regs_out\[0\]\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[0][3] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[0\]\[4\] GND " "Pin regs_out\[0\]\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[0][4] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1652 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[0\]\[5\] GND " "Pin regs_out\[0\]\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[0][5] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1653 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[0\]\[6\] GND " "Pin regs_out\[0\]\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[0][6] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1654 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[0\]\[7\] GND " "Pin regs_out\[0\]\[7\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[0][7] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[0\]\[8\] GND " "Pin regs_out\[0\]\[8\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[0][8] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1656 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[0\]\[9\] GND " "Pin regs_out\[0\]\[9\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[0][9] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[0\]\[10\] GND " "Pin regs_out\[0\]\[10\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[0][10] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[0\]\[11\] GND " "Pin regs_out\[0\]\[11\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[0][11] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[0\]\[12\] GND " "Pin regs_out\[0\]\[12\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[0][12] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1660 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[0\]\[13\] GND " "Pin regs_out\[0\]\[13\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[0][13] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1661 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[0\]\[14\] GND " "Pin regs_out\[0\]\[14\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[0][14] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1662 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "regs_out\[0\]\[15\] GND " "Pin regs_out\[0\]\[15\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { regs_out[0][15] } } } { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/risc_processor.vhdl" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/" { { 0 { 0 ""} 0 1663 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650201039126 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1650201039126 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1650201039141 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/output_files/QuartProj2.fit.smsg " "Generated suppressed messages file D:/Files/EE309/project/RISC_MulticycleProcessor/QuartProj2/output_files/QuartProj2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1650201039211 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 8 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4890 " "Peak virtual memory: 4890 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650201039242 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Apr 17 18:40:39 2022 " "Processing ended: Sun Apr 17 18:40:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650201039242 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650201039242 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650201039242 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1650201039242 ""}
