// Seed: 2119285490
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  output wire id_14;
  output wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wor id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_6 = 1;
  localparam id_16 = 1;
  wire id_17;
  wire id_18;
  ;
  wire id_19;
endmodule
module module_1 (
    output logic id_0,
    input supply1 id_1,
    output tri1 id_2
);
  assign id_2 = id_1;
  wire id_4;
  parameter id_5 = 1;
  parameter id_6 = id_5;
  wire id_7;
  assign id_7 = id_6;
  parameter id_8 = -1'd0;
  for (id_9 = -1; id_8; id_0 = 1 != 1) begin : LABEL_0
    logic [-1 : 1  *  1] id_10 = -1;
  end
  module_0 modCall_1 (
      id_4,
      id_9,
      id_5,
      id_9,
      id_6,
      id_4,
      id_7,
      id_7,
      id_4,
      id_5,
      id_9,
      id_6,
      id_6,
      id_7,
      id_4
  );
  logic id_11;
endmodule
