$date
	Tue Jan 13 22:32:11 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module app_tb $end
$var wire 1 ! oSDA $end
$var reg 1 " iCLK $end
$var reg 1 # iSDA $end
$scope module dut $end
$var wire 1 " iCLK $end
$var wire 1 # iSDA $end
$var parameter 32 $ ACK $end
$var parameter 32 % DATA $end
$var parameter 32 & IDLE $end
$var parameter 32 ' RW $end
$var reg 7 ( addr [6:0] $end
$var reg 4 ) i [3:0] $end
$var reg 7 * mem [6:0] $end
$var reg 1 ! oSDA $end
$var reg 1 + rw $end
$var reg 2 , state [1:0] $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 - i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 '
b0 &
b1 %
b11 $
$end
#0
$dumpvars
bx -
b1 ,
0+
b1 *
b110 )
b1111111 (
1#
1"
z!
$end
#10
0#
#12
0"
#15
1#
b0 -
#16
b101 )
b11 *
1"
#21
0"
#25
b1 -
#26
b100 )
b111 *
1"
#31
0"
#35
b10 -
#36
b11 )
b1111 *
1"
#41
0"
#45
b11 -
#46
b10 )
b11111 *
1"
#51
0"
#55
b100 -
#56
b1 )
b111111 *
1"
#61
0"
#65
b101 -
#66
b0 )
b1111111 *
1"
#71
0"
#75
b110 -
#76
b10 ,
b111 )
1"
#81
0"
#85
0#
b111 -
#86
b11 ,
1"
#91
1#
0"
#95
b0 ,
0!
1"
#100
0"
#105
b1 ,
z!
1"
#117
