

================================================================
== Vivado HLS Report for 'Seuil_calc2_do_gen'
================================================================
* Date:           Thu Mar 25 14:10:48 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        HLS_RECEIVER_FIXED_ACC
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.190 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6| 60.000 ns | 60.000 ns |    6|    6|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        5|        5|         5|          1|          1|  inf |    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_0343_0 = alloca i8"   --->   Operation 7 'alloca' 'p_0343_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x0_V = alloca i8"   --->   Operation 8 'alloca' 'x0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%buffer_1_V = alloca i8"   --->   Operation 9 'alloca' 'buffer_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%buffer_2_V = alloca i8"   --->   Operation 10 'alloca' 'buffer_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%buffer_3_V = alloca i8"   --->   Operation 11 'alloca' 'buffer_3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%buffer_4_V = alloca i8"   --->   Operation 12 'alloca' 'buffer_4_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%buffer_5_V = alloca i8"   --->   Operation 13 'alloca' 'buffer_5_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%buffer_6_V = alloca i8"   --->   Operation 14 'alloca' 'buffer_6_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%buffer_7_V = alloca i8"   --->   Operation 15 'alloca' 'buffer_7_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%buffer_8_V = alloca i8"   --->   Operation 16 'alloca' 'buffer_8_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%buffer_9_V = alloca i8"   --->   Operation 17 'alloca' 'buffer_9_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%buffer_10_V = alloca i8"   --->   Operation 18 'alloca' 'buffer_10_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%buffer_11_V = alloca i8"   --->   Operation 19 'alloca' 'buffer_11_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%buffer_12_V = alloca i8"   --->   Operation 20 'alloca' 'buffer_12_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%buffer_13_V = alloca i8"   --->   Operation 21 'alloca' 'buffer_13_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%buffer_14_V = alloca i8"   --->   Operation 22 'alloca' 'buffer_14_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%buffer_15_V = alloca i8"   --->   Operation 23 'alloca' 'buffer_15_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%buffer_16_V = alloca i8"   --->   Operation 24 'alloca' 'buffer_16_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%buffer_17_V = alloca i8"   --->   Operation 25 'alloca' 'buffer_17_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%buffer_18_V = alloca i8"   --->   Operation 26 'alloca' 'buffer_18_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%buffer_19_V = alloca i8"   --->   Operation 27 'alloca' 'buffer_19_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%buffer_20_V = alloca i8"   --->   Operation 28 'alloca' 'buffer_20_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%buffer_21_V = alloca i8"   --->   Operation 29 'alloca' 'buffer_21_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%buffer_22_V = alloca i8"   --->   Operation 30 'alloca' 'buffer_22_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%buffer_23_V = alloca i8"   --->   Operation 31 'alloca' 'buffer_23_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%buffer_24_V = alloca i8"   --->   Operation 32 'alloca' 'buffer_24_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%buffer_25_V = alloca i8"   --->   Operation 33 'alloca' 'buffer_25_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%buffer_26_V = alloca i8"   --->   Operation 34 'alloca' 'buffer_26_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%buffer_27_V = alloca i8"   --->   Operation 35 'alloca' 'buffer_27_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%buffer_28_V = alloca i8"   --->   Operation 36 'alloca' 'buffer_28_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%buffer_29_V = alloca i8"   --->   Operation 37 'alloca' 'buffer_29_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%buffer_30_V = alloca i8"   --->   Operation 38 'alloca' 'buffer_30_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %clock), !map !257"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !261"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %e), !map !265"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %detect), !map !269"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([12 x i8]* @p_str67, i32 0, [7 x i8]* @p_str26, [6 x i8]* @p_str27, i32 0, i32 0, i1* %clock) nounwind" [systemc/src/Seuil_calc2.hpp:36]   --->   Operation 43 'specport' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([12 x i8]* @p_str67, i32 0, [7 x i8]* @p_str26, [6 x i8]* @p_str28, i32 0, i32 0, i1* %reset) nounwind" [systemc/src/Seuil_calc2.hpp:37]   --->   Operation 44 'specport' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %e, [8 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30, [1 x i8]* @p_str30, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30) nounwind" [systemc/src/Seuil_calc2.hpp:38]   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %detect, [8 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30, [1 x i8]* @p_str30, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30) nounwind" [systemc/src/Seuil_calc2.hpp:39]   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProcessDef([12 x i8]* @p_str67, i32 2, [7 x i8]* @p_str42) nounwind" [systemc/src/Seuil_calc2.hpp:40]   --->   Operation 47 'specprocessdef' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str44)" [systemc/src/Seuil_calc2.hpp:40]   --->   Operation 48 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str30) nounwind" [systemc/src/Seuil_calc2.hpp:40]   --->   Operation 49 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_ssdm_reset_v = call i32 (...)* @_ssdm_op_SpecStateBegin(i32 0, i32 0, i32 1) nounwind" [systemc/src/Seuil_calc2.hpp:40]   --->   Operation 50 'specstatebegin' 'p_ssdm_reset_v' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecStateEnd(i32 %p_ssdm_reset_v) nounwind" [systemc/src/Seuil_calc2.hpp:48]   --->   Operation 51 'specstateend' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str44, i32 %tmp)" [systemc/src/Seuil_calc2.hpp:48]   --->   Operation 52 'specregionend' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.66ns)   --->   "br label %hls_label_0" [systemc/src/Seuil_calc2.hpp:48]   --->   Operation 53 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 3.90>
ST_2 : Operation 54 [1/1] (3.90ns)   --->   "%val_V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %e)" [systemc/src/Seuil_calc2.hpp:57]   --->   Operation 54 'read' 'val_V' <Predicate = true> <Delay = 3.90> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>

State 3 <SV = 2> <Delay = 8.19>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%p_0343_0_load = load i8* %p_0343_0" [systemc/src/Seuil_calc2.hpp:63]   --->   Operation 55 'load' 'p_0343_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%lhs_V_4 = zext i8 %p_0343_0_load to i16" [systemc/src/Seuil_calc2.hpp:63]   --->   Operation 56 'zext' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (3.36ns) (grouped into DSP with root node ret_V)   --->   "%ret_V_4 = mul i16 %lhs_V_4, %lhs_V_4" [systemc/src/Seuil_calc2.hpp:63]   --->   Operation 57 'mul' 'ret_V_4' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%lhs_V_5 = zext i8 %val_V to i16" [systemc/src/Seuil_calc2.hpp:64]   --->   Operation 58 'zext' 'lhs_V_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (4.37ns)   --->   "%ret_V_5 = mul i16 %lhs_V_5, %lhs_V_5" [systemc/src/Seuil_calc2.hpp:64]   --->   Operation 59 'mul' 'ret_V_5' <Predicate = true> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%lhs_V = zext i16 %ret_V_5 to i17" [systemc/src/Seuil_calc2.hpp:65]   --->   Operation 60 'zext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%rhs_V_2 = zext i16 %ret_V_4 to i17" [systemc/src/Seuil_calc2.hpp:65]   --->   Operation 61 'zext' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (3.82ns) (root node of the DSP)   --->   "%ret_V = sub i17 %lhs_V, %rhs_V_2" [systemc/src/Seuil_calc2.hpp:65]   --->   Operation 62 'sub' 'ret_V' <Predicate = true> <Delay = 3.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 6.35>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%p_0108_0 = phi i22 [ 0, %__ssdm_reset__ ], [ %sum_V, %hls_label_0 ]"   --->   Operation 63 'phi' 'p_0108_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%x0_V_load = load i8* %x0_V" [systemc/src/Seuil_calc2.hpp:60]   --->   Operation 64 'load' 'x0_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%buffer_1_V_load = load i8* %buffer_1_V" [systemc/src/Seuil_calc2.hpp:60]   --->   Operation 65 'load' 'buffer_1_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%buffer_2_V_load = load i8* %buffer_2_V"   --->   Operation 66 'load' 'buffer_2_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%buffer_3_V_load = load i8* %buffer_3_V"   --->   Operation 67 'load' 'buffer_3_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%buffer_4_V_load = load i8* %buffer_4_V" [systemc/src/Seuil_calc2.hpp:60]   --->   Operation 68 'load' 'buffer_4_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%buffer_5_V_load = load i8* %buffer_5_V" [systemc/src/Seuil_calc2.hpp:60]   --->   Operation 69 'load' 'buffer_5_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%buffer_6_V_load = load i8* %buffer_6_V"   --->   Operation 70 'load' 'buffer_6_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%buffer_7_V_load = load i8* %buffer_7_V"   --->   Operation 71 'load' 'buffer_7_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%buffer_8_V_load = load i8* %buffer_8_V"   --->   Operation 72 'load' 'buffer_8_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%buffer_9_V_load = load i8* %buffer_9_V"   --->   Operation 73 'load' 'buffer_9_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%buffer_10_V_load = load i8* %buffer_10_V"   --->   Operation 74 'load' 'buffer_10_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%buffer_11_V_load = load i8* %buffer_11_V"   --->   Operation 75 'load' 'buffer_11_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%buffer_12_V_load = load i8* %buffer_12_V"   --->   Operation 76 'load' 'buffer_12_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%buffer_13_V_load = load i8* %buffer_13_V"   --->   Operation 77 'load' 'buffer_13_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%buffer_14_V_load = load i8* %buffer_14_V" [systemc/src/Seuil_calc2.hpp:60]   --->   Operation 78 'load' 'buffer_14_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%buffer_15_V_load = load i8* %buffer_15_V" [systemc/src/Seuil_calc2.hpp:60]   --->   Operation 79 'load' 'buffer_15_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%buffer_16_V_load = load i8* %buffer_16_V"   --->   Operation 80 'load' 'buffer_16_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%buffer_17_V_load = load i8* %buffer_17_V"   --->   Operation 81 'load' 'buffer_17_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%buffer_18_V_load = load i8* %buffer_18_V" [systemc/src/Seuil_calc2.hpp:60]   --->   Operation 82 'load' 'buffer_18_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%buffer_19_V_load = load i8* %buffer_19_V" [systemc/src/Seuil_calc2.hpp:60]   --->   Operation 83 'load' 'buffer_19_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%buffer_20_V_load = load i8* %buffer_20_V"   --->   Operation 84 'load' 'buffer_20_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%buffer_21_V_load = load i8* %buffer_21_V"   --->   Operation 85 'load' 'buffer_21_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%buffer_22_V_load = load i8* %buffer_22_V"   --->   Operation 86 'load' 'buffer_22_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%buffer_23_V_load = load i8* %buffer_23_V"   --->   Operation 87 'load' 'buffer_23_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%buffer_24_V_load = load i8* %buffer_24_V"   --->   Operation 88 'load' 'buffer_24_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%buffer_25_V_load = load i8* %buffer_25_V"   --->   Operation 89 'load' 'buffer_25_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%buffer_26_V_load = load i8* %buffer_26_V"   --->   Operation 90 'load' 'buffer_26_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%buffer_27_V_load = load i8* %buffer_27_V"   --->   Operation 91 'load' 'buffer_27_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%buffer_28_V_load = load i8* %buffer_28_V"   --->   Operation 92 'load' 'buffer_28_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%buffer_29_V_load = load i8* %buffer_29_V"   --->   Operation 93 'load' 'buffer_29_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%buffer_30_V_load = load i8* %buffer_30_V"   --->   Operation 94 'load' 'buffer_30_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i8 %x0_V_load to i9" [systemc/src/Seuil_calc2.hpp:60]   --->   Operation 95 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i8 %buffer_1_V_load to i9" [systemc/src/Seuil_calc2.hpp:60]   --->   Operation 96 'zext' 'zext_ln215_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln215_2 = zext i8 %buffer_4_V_load to i9" [systemc/src/Seuil_calc2.hpp:60]   --->   Operation 97 'zext' 'zext_ln215_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln215_3 = zext i8 %buffer_5_V_load to i9" [systemc/src/Seuil_calc2.hpp:60]   --->   Operation 98 'zext' 'zext_ln215_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln215_4 = zext i8 %buffer_14_V_load to i9" [systemc/src/Seuil_calc2.hpp:60]   --->   Operation 99 'zext' 'zext_ln215_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln215_5 = zext i8 %buffer_15_V_load to i9" [systemc/src/Seuil_calc2.hpp:60]   --->   Operation 100 'zext' 'zext_ln215_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln215_6 = zext i8 %buffer_18_V_load to i9" [systemc/src/Seuil_calc2.hpp:60]   --->   Operation 101 'zext' 'zext_ln215_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln215_7 = zext i8 %buffer_19_V_load to i9" [systemc/src/Seuil_calc2.hpp:60]   --->   Operation 102 'zext' 'zext_ln215_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (2.11ns)   --->   "%add_ln215 = add i9 %zext_ln215, %zext_ln215_1" [systemc/src/Seuil_calc2.hpp:60]   --->   Operation 103 'add' 'add_ln215' <Predicate = true> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln215_8 = zext i9 %add_ln215 to i10" [systemc/src/Seuil_calc2.hpp:60]   --->   Operation 104 'zext' 'zext_ln215_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (2.11ns)   --->   "%add_ln215_1 = add i9 %zext_ln215_3, %zext_ln215_2" [systemc/src/Seuil_calc2.hpp:60]   --->   Operation 105 'add' 'add_ln215_1' <Predicate = true> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln215_9 = zext i9 %add_ln215_1 to i10" [systemc/src/Seuil_calc2.hpp:60]   --->   Operation 106 'zext' 'zext_ln215_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (2.11ns)   --->   "%add_ln215_2 = add i10 %zext_ln215_8, %zext_ln215_9" [systemc/src/Seuil_calc2.hpp:60]   --->   Operation 107 'add' 'add_ln215_2' <Predicate = true> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln215_10 = zext i10 %add_ln215_2 to i11" [systemc/src/Seuil_calc2.hpp:60]   --->   Operation 108 'zext' 'zext_ln215_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (2.11ns)   --->   "%add_ln215_3 = add i9 %zext_ln215_5, %zext_ln215_4" [systemc/src/Seuil_calc2.hpp:60]   --->   Operation 109 'add' 'add_ln215_3' <Predicate = true> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln215_11 = zext i9 %add_ln215_3 to i10" [systemc/src/Seuil_calc2.hpp:60]   --->   Operation 110 'zext' 'zext_ln215_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (2.11ns)   --->   "%add_ln215_4 = add i9 %zext_ln215_7, %zext_ln215_6" [systemc/src/Seuil_calc2.hpp:60]   --->   Operation 111 'add' 'add_ln215_4' <Predicate = true> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln215_12 = zext i9 %add_ln215_4 to i10" [systemc/src/Seuil_calc2.hpp:60]   --->   Operation 112 'zext' 'zext_ln215_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (2.11ns)   --->   "%add_ln215_5 = add i10 %zext_ln215_11, %zext_ln215_12" [systemc/src/Seuil_calc2.hpp:60]   --->   Operation 113 'add' 'add_ln215_5' <Predicate = true> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln215_13 = zext i10 %add_ln215_5 to i11" [systemc/src/Seuil_calc2.hpp:60]   --->   Operation 114 'zext' 'zext_ln215_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (2.12ns)   --->   "%ps_V = add i11 %zext_ln215_10, %zext_ln215_13" [systemc/src/Seuil_calc2.hpp:60]   --->   Operation 115 'add' 'ps_V' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%shl_ln = call i20 @_ssdm_op_BitConcatenate.i20.i17.i3(i17 %ret_V, i3 0)" [systemc/src/Seuil_calc2.hpp:66]   --->   Operation 116 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i20 %shl_ln to i22" [systemc/src/Seuil_calc2.hpp:66]   --->   Operation 117 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (2.35ns)   --->   "%sum_V = add i22 %p_0108_0, %sext_ln700" [systemc/src/Seuil_calc2.hpp:66]   --->   Operation 118 'add' 'sum_V' <Predicate = true> <Delay = 2.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln = call i17 @_ssdm_op_PartSelect.i17.i22.i32.i32(i22 %sum_V, i32 5, i32 21)" [systemc/src/Seuil_calc2.hpp:69]   --->   Operation 119 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (2.38ns)   --->   "%icmp_ln879 = icmp eq i17 %trunc_ln, 0" [systemc/src/Seuil_calc2.hpp:70]   --->   Operation 120 'icmp' 'icmp_ln879' <Predicate = true> <Delay = 2.38> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (1.31ns)   --->   "%res_2_V = select i1 %icmp_ln879, i17 31, i17 %trunc_ln" [systemc/src/Seuil_calc2.hpp:70]   --->   Operation 121 'select' 'res_2_V' <Predicate = true> <Delay = 1.31> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "store i8 %val_V, i8* %buffer_30_V" [systemc/src/Seuil_calc2.hpp:77]   --->   Operation 122 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "store i8 %buffer_30_V_load, i8* %buffer_29_V" [systemc/src/Seuil_calc2.hpp:77]   --->   Operation 123 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "store i8 %buffer_29_V_load, i8* %buffer_28_V" [systemc/src/Seuil_calc2.hpp:77]   --->   Operation 124 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "store i8 %buffer_28_V_load, i8* %buffer_27_V" [systemc/src/Seuil_calc2.hpp:77]   --->   Operation 125 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "store i8 %buffer_27_V_load, i8* %buffer_26_V" [systemc/src/Seuil_calc2.hpp:77]   --->   Operation 126 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "store i8 %buffer_26_V_load, i8* %buffer_25_V" [systemc/src/Seuil_calc2.hpp:77]   --->   Operation 127 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "store i8 %buffer_25_V_load, i8* %buffer_24_V" [systemc/src/Seuil_calc2.hpp:77]   --->   Operation 128 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "store i8 %buffer_24_V_load, i8* %buffer_23_V" [systemc/src/Seuil_calc2.hpp:77]   --->   Operation 129 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "store i8 %buffer_23_V_load, i8* %buffer_22_V" [systemc/src/Seuil_calc2.hpp:77]   --->   Operation 130 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "store i8 %buffer_22_V_load, i8* %buffer_21_V" [systemc/src/Seuil_calc2.hpp:77]   --->   Operation 131 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "store i8 %buffer_21_V_load, i8* %buffer_20_V" [systemc/src/Seuil_calc2.hpp:77]   --->   Operation 132 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "store i8 %buffer_20_V_load, i8* %buffer_19_V" [systemc/src/Seuil_calc2.hpp:77]   --->   Operation 133 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "store i8 %buffer_19_V_load, i8* %buffer_18_V" [systemc/src/Seuil_calc2.hpp:77]   --->   Operation 134 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "store i8 %buffer_18_V_load, i8* %buffer_17_V" [systemc/src/Seuil_calc2.hpp:77]   --->   Operation 135 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "store i8 %buffer_17_V_load, i8* %buffer_16_V" [systemc/src/Seuil_calc2.hpp:77]   --->   Operation 136 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "store i8 %buffer_16_V_load, i8* %buffer_15_V" [systemc/src/Seuil_calc2.hpp:77]   --->   Operation 137 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "store i8 %buffer_15_V_load, i8* %buffer_14_V" [systemc/src/Seuil_calc2.hpp:77]   --->   Operation 138 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "store i8 %buffer_14_V_load, i8* %buffer_13_V" [systemc/src/Seuil_calc2.hpp:77]   --->   Operation 139 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "store i8 %buffer_13_V_load, i8* %buffer_12_V" [systemc/src/Seuil_calc2.hpp:77]   --->   Operation 140 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "store i8 %buffer_12_V_load, i8* %buffer_11_V" [systemc/src/Seuil_calc2.hpp:77]   --->   Operation 141 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "store i8 %buffer_11_V_load, i8* %buffer_10_V" [systemc/src/Seuil_calc2.hpp:77]   --->   Operation 142 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "store i8 %buffer_10_V_load, i8* %buffer_9_V" [systemc/src/Seuil_calc2.hpp:77]   --->   Operation 143 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "store i8 %buffer_9_V_load, i8* %buffer_8_V" [systemc/src/Seuil_calc2.hpp:77]   --->   Operation 144 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "store i8 %buffer_8_V_load, i8* %buffer_7_V" [systemc/src/Seuil_calc2.hpp:77]   --->   Operation 145 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "store i8 %buffer_7_V_load, i8* %buffer_6_V" [systemc/src/Seuil_calc2.hpp:77]   --->   Operation 146 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "store i8 %buffer_6_V_load, i8* %buffer_5_V" [systemc/src/Seuil_calc2.hpp:77]   --->   Operation 147 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "store i8 %buffer_5_V_load, i8* %buffer_4_V" [systemc/src/Seuil_calc2.hpp:77]   --->   Operation 148 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "store i8 %buffer_4_V_load, i8* %buffer_3_V" [systemc/src/Seuil_calc2.hpp:77]   --->   Operation 149 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "store i8 %buffer_3_V_load, i8* %buffer_2_V" [systemc/src/Seuil_calc2.hpp:77]   --->   Operation 150 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "store i8 %buffer_2_V_load, i8* %buffer_1_V" [systemc/src/Seuil_calc2.hpp:77]   --->   Operation 151 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "store i8 %buffer_1_V_load, i8* %x0_V" [systemc/src/Seuil_calc2.hpp:77]   --->   Operation 152 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "store i8 %x0_V_load, i8* %p_0343_0" [systemc/src/Seuil_calc2.hpp:77]   --->   Operation 153 'store' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.18>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%lhs_V_6 = zext i11 %ps_V to i22" [systemc/src/Seuil_calc2.hpp:68]   --->   Operation 154 'zext' 'lhs_V_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (7.18ns) (root node of the DSP)   --->   "%ret_V_6 = mul i22 %lhs_V_6, %lhs_V_6" [systemc/src/Seuil_calc2.hpp:68]   --->   Operation 155 'mul' 'ret_V_6' <Predicate = true> <Delay = 7.18> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln895 = zext i17 %res_2_V to i27" [systemc/src/Seuil_calc2.hpp:72]   --->   Operation 156 'zext' 'zext_ln895' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (7.18ns) (root node of the DSP)   --->   "%mul_ln895 = mul i27 %zext_ln895, 27" [systemc/src/Seuil_calc2.hpp:72]   --->   Operation 157 'mul' 'mul_ln895' <Predicate = true> <Delay = 7.18> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 7.29>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%loop_begin = call i32 (...)* @_ssdm_op_SpecLoopBegin() nounwind"   --->   Operation 158 'specloopbegin' 'loop_begin' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str69)" [systemc/src/Seuil_calc2.hpp:50]   --->   Operation 159 'specregionbegin' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str30) nounwind" [systemc/src/Seuil_calc2.hpp:51]   --->   Operation 160 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln895_1 = zext i22 %ret_V_6 to i27" [systemc/src/Seuil_calc2.hpp:72]   --->   Operation 161 'zext' 'zext_ln895_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (2.40ns)   --->   "%icmp_ln895 = icmp ult i27 %zext_ln895_1, %mul_ln895" [systemc/src/Seuil_calc2.hpp:72]   --->   Operation 162 'icmp' 'icmp_ln895' <Predicate = true> <Delay = 2.40> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 163 [1/1] (0.97ns)   --->   "%condition = xor i1 %icmp_ln895, true" [systemc/src/Seuil_calc2.hpp:72]   --->   Operation 163 'xor' 'condition' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 164 [1/1] (3.90ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i1P(i1* %detect, i1 %condition)" [systemc/src/Seuil_calc2.hpp:73]   --->   Operation 164 'write' <Predicate = true> <Delay = 3.90> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str69, i32 %tmp_2)" [systemc/src/Seuil_calc2.hpp:77]   --->   Operation 165 'specregionend' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "br label %hls_label_0" [systemc/src/Seuil_calc2.hpp:77]   --->   Operation 166 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.66ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('sum.V') with incoming values : ('sum.V', systemc/src/Seuil_calc2.hpp:66) [53]  (1.66 ns)

 <State 2>: 3.91ns
The critical path consists of the following:
	fifo read on port 'e' (systemc/src/Seuil_calc2.hpp:57) [89]  (3.91 ns)

 <State 3>: 8.19ns
The critical path consists of the following:
	'mul' operation ('ret.V', systemc/src/Seuil_calc2.hpp:64) [114]  (4.37 ns)
	'sub' operation of DSP[117] ('ret.V', systemc/src/Seuil_calc2.hpp:65) [117]  (3.82 ns)

 <State 4>: 6.36ns
The critical path consists of the following:
	'load' operation ('x0_V_load', systemc/src/Seuil_calc2.hpp:60) on local variable 'x0.V' [55]  (0 ns)
	'add' operation ('add_ln215', systemc/src/Seuil_calc2.hpp:60) [98]  (2.12 ns)
	'add' operation ('add_ln215_2', systemc/src/Seuil_calc2.hpp:60) [102]  (2.12 ns)
	'add' operation ('ps.V', systemc/src/Seuil_calc2.hpp:60) [110]  (2.12 ns)

 <State 5>: 7.18ns
The critical path consists of the following:
	'mul' operation of DSP[122] ('ret.V', systemc/src/Seuil_calc2.hpp:68) [122]  (7.18 ns)

 <State 6>: 7.29ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln895', systemc/src/Seuil_calc2.hpp:72) [129]  (2.41 ns)
	'xor' operation ('condition', systemc/src/Seuil_calc2.hpp:72) [130]  (0.978 ns)
	fifo write on port 'detect' (systemc/src/Seuil_calc2.hpp:73) [131]  (3.91 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
