==39276== Cachegrind, a cache and branch-prediction profiler
==39276== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39276== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39276== Command: ./sift .
==39276== 
--39276-- warning: L3 cache found, using its data for the LL simulation.
--39276-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39276-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.031250
==39276== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39276== (see section Limitations in user manual)
==39276== NOTE: further instances of this message will not be shown
==39276== 
==39276== I   refs:      3,167,698,658
==39276== I1  misses:           20,984
==39276== LLi misses:            2,603
==39276== I1  miss rate:          0.00%
==39276== LLi miss rate:          0.00%
==39276== 
==39276== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39276== D1  misses:      128,092,274  (111,752,889 rd   +  16,339,385 wr)
==39276== LLd misses:        3,595,345  (  1,815,598 rd   +   1,779,747 wr)
==39276== D1  miss rate:          13.1% (       16.5%     +         5.5%  )
==39276== LLd miss rate:           0.4% (        0.3%     +         0.6%  )
==39276== 
==39276== LL refs:         128,113,258  (111,773,873 rd   +  16,339,385 wr)
==39276== LL misses:         3,597,948  (  1,818,201 rd   +   1,779,747 wr)
==39276== LL miss rate:            0.1% (        0.0%     +         0.6%  )
