{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 0, "design__inferred_latch__count": 0, "design__instance__count": 1895, "design__instance__area": 35805.9, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 8, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 1, "power__internal__total": 0.020573440939188004, "power__switching__total": 0.010706612840294838, "power__leakage__total": 4.779289497491845e-07, "power__total": 0.031280532479286194, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.2811279344444372, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.2809642875659792, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.689707088740906, "timing__setup__ws__corner:nom_tt_025C_5v00": 2.049781735698301, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.689707, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 2.049782, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 8, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.30210076961772464, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.3019365676277387, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.9564675988617549, "timing__setup__ws__corner:nom_ss_125C_4v50": -4.597763189200105, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -207.4023713698343, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -4.597763189200105, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.535635, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 62, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -4.597763, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 62, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 8, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.27145689242571414, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.2712894152777129, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.31618947244309803, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.923409375100961, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.316189, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 4.923409, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 8, "design__max_cap_violation__count": 1, "clock__skew__worst_hold": -0.26985567322316295, "clock__skew__worst_setup": 0.2697227795233568, "timing__hold__ws": 0.31193820631696934, "timing__setup__ws": -4.80699493816002, "timing__hold__tns": 0, "timing__setup__tns": -216.77170183538746, "timing__hold__wns": 0, "timing__setup__wns": -4.80699493816002, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.311938, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 187, "timing__setup_r2r__ws": -4.806995, "timing__setup_r2r_vio__count": 187, "design__die__bbox": "0.0 0.0 284.69 302.61", "design__core__bbox": "6.72 15.68 277.76 286.16", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 109, "design__die__area": 86150, "design__core__area": 73310.9, "design__instance__count__stdcell": 1895, "design__instance__area__stdcell": 35805.9, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.488412, "design__instance__utilization__stdcell": 0.488412, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 107, "design__io__hpwl": 17875209, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 38896.7, "design__violations": 0, "design__instance__count__setup_buffer": 29, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 1347, "route__net__special": 2, "route__drc_errors__iter:1": 362, "route__wirelength__iter:1": 43887, "route__drc_errors__iter:2": 24, "route__wirelength__iter:2": 43534, "route__drc_errors__iter:3": 18, "route__wirelength__iter:3": 43456, "route__drc_errors__iter:4": 1, "route__wirelength__iter:4": 43439, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 43440, "route__drc_errors": 0, "route__wirelength": 43440, "route__vias": 7714, "route__vias__singlecut": 7714, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 591.35, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 8, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.2789338006188161, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.2788009624301628, "timing__hold__ws__corner:min_tt_025C_5v00": 0.683020215274471, "timing__setup__ws__corner:min_tt_025C_5v00": 2.1488456067196915, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.68302, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 2.148846, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 8, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.298657967920993, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.2985245191096588, "timing__hold__ws__corner:min_ss_125C_4v50": 0.9717409374434827, "timing__setup__ws__corner:min_ss_125C_4v50": -4.423493696542066, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -199.76733366277352, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -4.423493696542066, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.523508, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 62, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -4.423494, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 62, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 8, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.26985567322316295, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.2697227795233568, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.31193820631696934, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.991821319813185, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.311938, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 4.991821, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 8, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.2837607729106463, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.28356126582747865, "timing__hold__ws__corner:max_tt_025C_5v00": 0.6953768868657171, "timing__setup__ws__corner:max_tt_025C_5v00": 1.9238753357175744, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.695377, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 1.923875, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 8, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.30622935609616264, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.30602907185685585, "timing__hold__ws__corner:max_ss_125C_4v50": 0.9396912403067813, "timing__setup__ws__corner:max_ss_125C_4v50": -4.80699493816002, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -216.77170183538746, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -4.80699493816002, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.547126, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 63, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -4.806995, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 63, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 8, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.27337968773644283, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.2731801806532752, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.3198413846524319, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.841243543081484, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.319841, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 4.841244, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 15, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99882, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99963, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00117578, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00164087, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.000378637, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00164087, "ir__voltage__worst": 5, "ir__drop__avg": 0.000372, "ir__drop__worst": 0.00118, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}