# do Procesador.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:05:16 on Nov 15,2016
# vlog -work work Procesador.vo 
# -- Compiling module Procesador
# 
# Top level modules:
# 	Procesador
# End time: 16:05:16 on Nov 15,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:05:16 on Nov 15,2016
# vlog -work work Prueba.vwf.vt 
# -- Compiling module Procesador_vlg_vec_tst
# 
# Top level modules:
# 	Procesador_vlg_vec_tst
# End time: 16:05:16 on Nov 15,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.Procesador_vlg_vec_tst -voptargs=""+acc"" 
# Start time: 16:05:16 on Nov 15,2016
# Loading work.Procesador_vlg_vec_tst
# Loading work.Procesador
# Loading sv_std.std
# Loading altera_lnsim_ver.generic_m10k
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.common_28nm_ram_block
# Loading altera_lnsim_ver.common_28nm_ram_register
# Loading altera_lnsim_ver.common_28nm_ram_pulse_generator
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# ** Note: $finish    : Prueba.vwf.vt(49)
#    Time: 1 us  Iteration: 0  Instance: /Procesador_vlg_vec_tst
# End time: 16:05:17 on Nov 15,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
