CLK_RATE_13MHZ,VAR_0
clk_reg_disable,FUNC_0
clk_reg_enable,FUNC_1
clk_wait_for_pll_lock,FUNC_2
pll1_set_rate,FUNC_3
clk,VAR_1
rate,VAR_2
