
module nottb;
reg a;
wire b;
not_gate dut (.a(a), .b(out));
initial begin
a=0;#10
a=1;#10
$finish;
end
endmodule
