`default_nettype id_0
module module_1;
  logic [id_0 : id_0] id_2 (
      id_0,
      .id_0(1)
  );
  id_3 id_4 (
      .id_3(id_0),
      .id_2(id_3)
  );
  always @(posedge id_3) begin
    id_2[id_0[1]] <= id_2;
  end
endmodule
