
---------- Begin Simulation Statistics ----------
final_tick                                 1987823000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 136593                       # Simulator instruction rate (inst/s)
host_mem_usage                                 731752                       # Number of bytes of host memory used
host_op_rate                                   251265                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    28.02                       # Real time elapsed on the host
host_tick_rate                               70948994                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3827003                       # Number of instructions simulated
sim_ops                                       7039847                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001988                       # Number of seconds simulated
sim_ticks                                  1987823000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   5089369                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3575067                       # number of cc regfile writes
system.cpu.committedInsts                     3827003                       # Number of Instructions Simulated
system.cpu.committedOps                       7039847                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.038841                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.038841                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    216605                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   142788                       # number of floating regfile writes
system.cpu.idleCycles                          126908                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                83788                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   979706                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.307807                       # Inst execution rate
system.cpu.iew.exec_refs                      1563855                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     485959                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  378765                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1216909                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                234                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              8607                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               620559                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            10335614                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1077896                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            172351                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               9175026                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   4372                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 94078                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  80091                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 99543                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            333                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        46567                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          37221                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12932335                       # num instructions consuming a value
system.cpu.iew.wb_count                       9064922                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.532107                       # average fanout of values written-back
system.cpu.iew.wb_producers                   6881392                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.280112                       # insts written-back per cycle
system.cpu.iew.wb_sent                        9123509                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 15168150                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8738492                       # number of integer regfile writes
system.cpu.ipc                               0.962611                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.962611                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            181795      1.94%      1.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6849589     73.28%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                20528      0.22%     75.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                632009      6.76%     82.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1298      0.01%     82.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2446      0.03%     82.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                31190      0.33%     82.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                12004      0.13%     82.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                8687      0.09%     82.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1232      0.01%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              16      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             549      0.01%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv             270      0.00%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1027184     10.99%     93.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              448478      4.80%     98.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           76812      0.82%     99.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          53296      0.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9347383                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  227024                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              436138                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       195463                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             354592                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      140062                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014984                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  111963     79.94%     79.94% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     79.94% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     79.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     79.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     79.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     79.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     79.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     79.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     79.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     79.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     79.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     79.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     79.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    425      0.30%     80.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     80.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     40      0.03%     80.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    66      0.05%     80.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     80.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     80.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     80.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     80.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     80.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     80.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     80.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     80.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     80.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     80.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     80.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     80.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     80.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     80.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     80.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     80.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     80.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     80.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     80.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     80.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     80.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     80.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     80.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     80.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     80.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     80.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     80.32% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3825      2.73%     83.05% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  5028      3.59%     86.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             12718      9.08%     95.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             5997      4.28%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                9078626                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           22265461                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      8869459                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          13277074                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   10332935                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   9347383                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2679                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         3295753                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18038                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2464                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      4193761                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       3848739                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.428687                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.376800                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1362571     35.40%     35.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              318038      8.26%     43.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              463555     12.04%     55.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              447417     11.63%     67.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              400453     10.40%     77.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              309062      8.03%     85.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              293173      7.62%     93.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              181936      4.73%     98.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               72534      1.88%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3848739                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.351160                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            219719                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           149218                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1216909                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              620559                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 3400687                       # number of misc regfile reads
system.cpu.numCycles                          3975647                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1672                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   419                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          4816                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        25847                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        52719                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               2005                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2811                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2811                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2005                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         9632                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total         9632                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   9632                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       308224                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       308224                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  308224                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4816                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4816    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4816                       # Request fanout histogram
system.membus.reqLayer2.occupancy             5833000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           25502000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1987823000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             17943                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        21516                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3806                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             525                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             8928                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            8928                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4319                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        13625                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        12443                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        67147                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 79590                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       519936                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2820416                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                3340352                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            26872                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000186                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.013640                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  26867     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      5      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              26872                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           51681500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          33830498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           6477998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1987823000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 2564                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                19490                       # number of demand (read+write) hits
system.l2.demand_hits::total                    22054                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                2564                       # number of overall hits
system.l2.overall_hits::.cpu.data               19490                       # number of overall hits
system.l2.overall_hits::total                   22054                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1755                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               3063                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4818                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1755                       # number of overall misses
system.l2.overall_misses::.cpu.data              3063                       # number of overall misses
system.l2.overall_misses::total                  4818                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    138474500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    233056000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        371530500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    138474500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    233056000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       371530500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             4319                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            22553                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                26872                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            4319                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           22553                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               26872                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.406344                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.135813                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.179294                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.406344                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.135813                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.179294                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78902.849003                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76087.495919                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77113.013699                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78902.849003                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76087.495919                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77113.013699                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1755                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          3062                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4817                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1755                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         3062                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4817                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    120934500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    202341500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    323276000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    120934500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    202341500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    323276000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.406344                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.135769                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.179257                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.406344                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.135769                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.179257                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68908.547009                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66081.482691                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67111.480174                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68908.547009                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66081.482691                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67111.480174                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        21516                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            21516                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        21516                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        21516                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3803                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3803                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3803                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3803                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              6117                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6117                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2811                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2811                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    211569000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     211569000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          8928                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              8928                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.314852                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.314852                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75264.674493                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75264.674493                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         2811                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2811                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    183459000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    183459000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.314852                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.314852                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65264.674493                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65264.674493                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           2564                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2564                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1755                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1755                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    138474500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    138474500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         4319                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4319                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.406344                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.406344                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78902.849003                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78902.849003                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1755                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1755                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    120934500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    120934500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.406344                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.406344                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68908.547009                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68908.547009                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         13373                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             13373                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          252                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             252                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     21487000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     21487000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        13625                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         13625                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.018495                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.018495                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85265.873016                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85265.873016                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          251                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          251                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     18882500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     18882500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.018422                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.018422                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75229.083665                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75229.083665                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1987823000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3667.136495                       # Cycle average of tags in use
system.l2.tags.total_refs                       52712                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4816                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.945183                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1418.521853                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2248.614641                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.043290                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.068622                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.111912                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4816                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          403                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4332                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.146973                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    426528                       # Number of tag accesses
system.l2.tags.data_accesses                   426528                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1987823000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.cpu.inst::samples      1754.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3062.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000601000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10081                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4816                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4816                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4816                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4048                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     591                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  308224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    155.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    1987723500                       # Total gap between requests
system.mem_ctrls.avgGap                     412733.28                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       112256                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       195968                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 56471828.729217842221                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 98584230.084871739149                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1754                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         3062                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     48814500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     76791000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27830.39                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     25078.71                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       112256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       195968                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        308224                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       112256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       112256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1754                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         3062                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           4816                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     56471829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     98584230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        155056059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     56471829                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     56471829                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     56471829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     98584230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       155056059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 4816                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          360                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          371                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          492                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          386                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          348                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          391                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          252                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          196                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          249                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          271                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          260                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          179                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          244                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          258                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          307                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          252                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                35305500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              24080000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          125605500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7330.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           26080.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                3949                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            82.00                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          861                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   356.868757                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   228.622624                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   319.465728                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          230     26.71%     26.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          193     22.42%     49.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          113     13.12%     62.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           73      8.48%     70.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           74      8.59%     79.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           36      4.18%     83.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           31      3.60%     87.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           23      2.67%     89.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           88     10.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          861                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                308224                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              155.056059                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.21                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               82.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy         2798880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         1472460                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       14422800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 156733200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    262321980                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    542421600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy     980170920                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   493.087624                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1407549750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     66300000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    513973250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy         3391500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         1795035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       19963440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 156733200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    278553870                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    528752640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy     989189685                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   497.624630                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1371979750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     66300000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    549543250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1987823000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1987823000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                  80091                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1003454                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  519353                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            774                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   1528591                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                716476                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               10920163                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   439                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 225651                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  49149                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 340226                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           31446                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            14789102                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    29451976                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 18415130                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    253996                       # Number of floating rename lookups
system.cpu.rename.committedMaps               9882922                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  4906166                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      10                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  10                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1206028                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1987823000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1987823000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       911492                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           911492                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       911492                       # number of overall hits
system.cpu.icache.overall_hits::total          911492                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5466                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5466                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5466                       # number of overall misses
system.cpu.icache.overall_misses::total          5466                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    228990999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    228990999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    228990999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    228990999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       916958                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       916958                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       916958                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       916958                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005961                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005961                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005961                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005961                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 41893.706367                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 41893.706367                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 41893.706367                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 41893.706367                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          493                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          208                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    49.300000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          208                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3806                       # number of writebacks
system.cpu.icache.writebacks::total              3806                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1147                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1147                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1147                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1147                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         4319                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4319                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4319                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4319                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    172184499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    172184499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    172184499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    172184499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004710                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004710                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004710                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004710                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 39866.751331                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 39866.751331                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 39866.751331                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 39866.751331                       # average overall mshr miss latency
system.cpu.icache.replacements                   3806                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       911492                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          911492                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5466                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5466                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    228990999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    228990999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       916958                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       916958                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005961                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005961                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 41893.706367                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 41893.706367                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1147                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1147                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4319                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4319                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    172184499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    172184499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004710                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004710                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 39866.751331                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 39866.751331                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1987823000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           506.104335                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              915810                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4318                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            212.091246                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   506.104335                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.988485                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.988485                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          220                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          180                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7339982                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7339982                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1987823000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       82738                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  423911                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1062                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 333                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 257362                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  602                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    154                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     1081198                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      486677                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           332                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           242                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1987823000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1987823000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1987823000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      917325                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           524                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1987823000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   876621                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               1212369                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   1387669                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                291989                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  80091                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               695014                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  4041                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               11227668                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 18140                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         13215780                       # The number of ROB reads
system.cpu.rob.writes                        20956945                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      1282145                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1282145                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1289909                       # number of overall hits
system.cpu.dcache.overall_hits::total         1289909                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        70856                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          70856                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        71470                       # number of overall misses
system.cpu.dcache.overall_misses::total         71470                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    982752997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    982752997                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    982752997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    982752997                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1353001                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1353001                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1361379                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1361379                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.052370                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.052370                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.052498                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.052498                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 13869.721647                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13869.721647                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 13750.566629                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13750.566629                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2130                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               208                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    10.240385                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        21516                       # number of writebacks
system.cpu.dcache.writebacks::total             21516                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        48739                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        48739                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        48739                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        48739                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        22117                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        22117                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        22553                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        22553                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    467912498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    467912498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    473216498                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    473216498                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.016347                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016347                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.016566                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016566                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 21156.237193                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 21156.237193                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 20982.419102                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 20982.419102                       # average overall mshr miss latency
system.cpu.dcache.replacements                  22041                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       927176                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          927176                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        61924                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         61924                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    683659000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    683659000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       989100                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       989100                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.062606                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.062606                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 11040.291325                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 11040.291325                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        48734                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        48734                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        13190                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        13190                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    177926000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    177926000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.013335                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.013335                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13489.461713                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13489.461713                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       354969                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         354969                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         8932                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         8932                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    299093997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    299093997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       363901                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       363901                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.024545                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.024545                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 33485.669167                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 33485.669167                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         8927                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         8927                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    289986498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    289986498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024531                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024531                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 32484.204996                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32484.204996                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         7764                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          7764                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          614                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          614                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8378                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8378                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.073287                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.073287                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          436                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          436                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      5304000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      5304000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.052041                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.052041                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 12165.137615                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12165.137615                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1987823000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           500.306178                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1312462                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             22553                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             58.194564                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   500.306178                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.977161                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.977161                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          404                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10913585                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10913585                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1987823000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   1987823000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1376416                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1202464                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80663                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               745139                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  738692                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.134792                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   40949                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 19                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           15464                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              11071                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             4393                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          766                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         3213008                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             215                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             77049                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      3399610                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.070781                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.668535                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         1395647     41.05%     41.05% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          650949     19.15%     60.20% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          307378      9.04%     69.24% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          325458      9.57%     78.82% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          152721      4.49%     83.31% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           68141      2.00%     85.31% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           49617      1.46%     86.77% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           49115      1.44%     88.22% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          400584     11.78%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      3399610                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted              3827003                       # Number of instructions committed
system.cpu.commit.opsCommitted                7039847                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     1156195                       # Number of memory references committed
system.cpu.commit.loads                        792998                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     810895                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     123616                       # Number of committed floating point instructions.
system.cpu.commit.integer                     6820128                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 29685                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       138426      1.97%      1.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu      5100124     72.45%     74.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        20125      0.29%     74.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       568663      8.08%     82.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          980      0.01%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.03%     82.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        30662      0.44%     83.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     83.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        11988      0.17%     83.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         8480      0.12%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.02%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd           16      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          393      0.01%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv          131      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead       765240     10.87%     94.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       343600      4.88%     99.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        27758      0.39%     99.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite        19597      0.28%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total      7039847                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        400584                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                   3827003                       # Number of Instructions committed
system.cpu.thread0.numOps                     7039847                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles            1055760                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                        6648359                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     1376416                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             790712                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       2706425                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  168004                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  323                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          2156                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            5                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           68                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    916958                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 29504                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            3848739                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.076576                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.465449                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  1902532     49.43%     49.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    84775      2.20%     51.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   150149      3.90%     55.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   165646      4.30%     59.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   121782      3.16%     63.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   151470      3.94%     66.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   137854      3.58%     70.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   188922      4.91%     75.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                   945609     24.57%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              3848739                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.346212                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.672271                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
