bram {{ module.name }}_wrapper
    init 0
    abits {{ module.ports.addr1|length }}
    dbits {{ module.ports.data1|length }}
    groups 2
    ports 1 1
    wrmode 1 0
    enable 1 1
    transp 0 0
    clocks 1 1
    clkpol 1 1
endbram

match {{ module.name }}_wrapper
    make_outreg
    {%- if not_last %}
    or_next_if_better
    {%- endif %}
endmatch

