// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "06/22/2024 00:10:27"

// 
// Device: Altera EP2C70F896C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module VGA_Draw (
	iCLK_50,
	oVGA_CLOCK,
	oVGA_HS,
	oVGA_VS,
	oVGA_BLANK_N,
	oVGA_SYNC_N,
	oVGA_R,
	oVGA_G,
	oVGA_B);
input 	iCLK_50;
output 	oVGA_CLOCK;
output 	oVGA_HS;
output 	oVGA_VS;
output 	oVGA_BLANK_N;
output 	oVGA_SYNC_N;
output 	[9:0] oVGA_R;
output 	[9:0] oVGA_G;
output 	[9:0] oVGA_B;

// Design Ports Information
// oVGA_CLOCK	=>  Location: PIN_D24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oVGA_HS	=>  Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oVGA_VS	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oVGA_BLANK_N	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oVGA_SYNC_N	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oVGA_R[0]	=>  Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oVGA_R[1]	=>  Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oVGA_R[2]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oVGA_R[3]	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oVGA_R[4]	=>  Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oVGA_R[5]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oVGA_R[6]	=>  Location: PIN_H20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oVGA_R[7]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oVGA_R[8]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oVGA_R[9]	=>  Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oVGA_G[0]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oVGA_G[1]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oVGA_G[2]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oVGA_G[3]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oVGA_G[4]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oVGA_G[5]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oVGA_G[6]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oVGA_G[7]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oVGA_G[8]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oVGA_G[9]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oVGA_B[0]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oVGA_B[1]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oVGA_B[2]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oVGA_B[3]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oVGA_B[4]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oVGA_B[5]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oVGA_B[6]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oVGA_B[7]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oVGA_B[8]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oVGA_B[9]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// iCLK_50	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("DE2_70_VGA_v_fast.sdo");
// synopsys translate_on

wire \u1|V_Cont[4]~18_combout ;
wire \u1|V_Cont[5]~20_combout ;
wire \r0|Cont[2]~21_combout ;
wire \r0|Cont[4]~25_combout ;
wire \r0|Cont[13]~43_combout ;
wire \r0|Cont[16]~49_combout ;
wire \r0|Equal0~1_combout ;
wire \r0|Cont[0]~57_combout ;
wire \iCLK_50~combout ;
wire \iCLK_50~clkctrl_outclk ;
wire \vga_clock|pixel_reg~0_combout ;
wire \r0|Cont[1]~19_combout ;
wire \r0|Cont[1]~20 ;
wire \r0|Cont[2]~22 ;
wire \r0|Cont[3]~23_combout ;
wire \r0|Cont[3]~24 ;
wire \r0|Cont[4]~26 ;
wire \r0|Cont[5]~27_combout ;
wire \r0|Cont[5]~28 ;
wire \r0|Cont[6]~30 ;
wire \r0|Cont[7]~31_combout ;
wire \r0|Cont[7]~32 ;
wire \r0|Cont[8]~33_combout ;
wire \r0|Cont[8]~34 ;
wire \r0|Cont[9]~35_combout ;
wire \r0|Cont[9]~36 ;
wire \r0|Cont[10]~37_combout ;
wire \r0|Cont[10]~38 ;
wire \r0|Cont[11]~39_combout ;
wire \r0|Cont[11]~40 ;
wire \r0|Cont[12]~41_combout ;
wire \r0|Cont[12]~42 ;
wire \r0|Cont[13]~44 ;
wire \r0|Cont[14]~45_combout ;
wire \r0|Cont[14]~46 ;
wire \r0|Cont[15]~48 ;
wire \r0|Cont[16]~50 ;
wire \r0|Cont[17]~51_combout ;
wire \r0|Cont[17]~52 ;
wire \r0|Cont[18]~53_combout ;
wire \r0|Cont[18]~54 ;
wire \r0|Cont[19]~55_combout ;
wire \r0|Equal0~0_combout ;
wire \r0|Equal0~3_combout ;
wire \r0|Cont[6]~29_combout ;
wire \r0|Equal0~2_combout ;
wire \r0|Cont[15]~47_combout ;
wire \r0|Equal0~4_combout ;
wire \r0|Equal0~5_combout ;
wire \r0|Equal0~6_combout ;
wire \r0|Equal0~6_wirecell_combout ;
wire \r0|oRESET~regout ;
wire \vga_clock|pixel_reg~regout ;
wire \vga_clock|pixel_reg~clkctrl_outclk ;
wire \u1|H_Cont[0]~10_combout ;
wire \u1|H_Cont[7]~25 ;
wire \u1|H_Cont[8]~27 ;
wire \u1|H_Cont[9]~28_combout ;
wire \u1|H_Cont[5]~20_combout ;
wire \u1|Equal6~3_combout ;
wire \u1|LessThan6~0_combout ;
wire \u1|H_Cont[0]~11 ;
wire \u1|H_Cont[1]~12_combout ;
wire \u1|H_Cont[1]~13 ;
wire \u1|H_Cont[2]~14_combout ;
wire \u1|H_Cont[2]~15 ;
wire \u1|H_Cont[3]~17 ;
wire \u1|H_Cont[4]~18_combout ;
wire \u1|H_Cont[4]~19 ;
wire \u1|H_Cont[5]~21 ;
wire \u1|H_Cont[6]~23 ;
wire \u1|H_Cont[7]~24_combout ;
wire \u1|H_Cont[8]~26_combout ;
wire \u1|H_Cont[6]~22_combout ;
wire \u1|LessThan7~0_combout ;
wire \u1|LessThan7~1_combout ;
wire \u1|oVGA_H_SYNC~regout ;
wire \u1|V_Cont[0]~10_combout ;
wire \u1|V_Cont[6]~23 ;
wire \u1|V_Cont[7]~25 ;
wire \u1|V_Cont[8]~26_combout ;
wire \u1|H_Cont[3]~16_combout ;
wire \u1|Equal6~1_combout ;
wire \u1|Equal6~0_combout ;
wire \u1|Equal6~2_combout ;
wire \u1|V_Cont[8]~27 ;
wire \u1|V_Cont[9]~28_combout ;
wire \u1|LessThan8~1_combout ;
wire \u1|LessThan8~2_combout ;
wire \u1|V_Cont[0]~11 ;
wire \u1|V_Cont[1]~12_combout ;
wire \u1|V_Cont[1]~13 ;
wire \u1|V_Cont[2]~15 ;
wire \u1|V_Cont[3]~16_combout ;
wire \u1|V_Cont[3]~17 ;
wire \u1|V_Cont[4]~19 ;
wire \u1|V_Cont[5]~21 ;
wire \u1|V_Cont[6]~22_combout ;
wire \u1|V_Cont[7]~24_combout ;
wire \u1|LessThan8~0_combout ;
wire \u1|V_Cont[2]~14_combout ;
wire \u1|LessThan2~0_combout ;
wire \u1|LessThan9~0_combout ;
wire \u1|oVGA_V_SYNC~0_combout ;
wire \u1|oVGA_V_SYNC~regout ;
wire \u1|oVGA_BLANK~combout ;
wire \u1|Cur_Color_G[7]~feeder_combout ;
wire \u1|LessThan2~1_combout ;
wire \u1|LessThan2~2_combout ;
wire \u1|G_G~1_combout ;
wire \u1|LessThan10~0_combout ;
wire \u1|LessThan10~1_combout ;
wire \u1|G_G~0_combout ;
wire \u1|G_G~2_combout ;
wire [19:0] \r0|Cont ;
wire [9:0] \u1|V_Cont ;
wire [9:0] \u1|H_Cont ;
wire [9:0] \u1|G_G ;
wire [9:0] \u1|Cur_Color_G ;


// Location: LCFF_X57_Y49_N13
cycloneii_lcell_ff \u1|V_Cont[5] (
	.clk(\vga_clock|pixel_reg~clkctrl_outclk ),
	.datain(\u1|V_Cont[5]~20_combout ),
	.sdata(gnd),
	.aclr(!\r0|oRESET~regout ),
	.sclr(\u1|LessThan8~2_combout ),
	.sload(gnd),
	.ena(\u1|Equal6~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u1|V_Cont [5]));

// Location: LCFF_X57_Y49_N11
cycloneii_lcell_ff \u1|V_Cont[4] (
	.clk(\vga_clock|pixel_reg~clkctrl_outclk ),
	.datain(\u1|V_Cont[4]~18_combout ),
	.sdata(gnd),
	.aclr(!\r0|oRESET~regout ),
	.sclr(\u1|LessThan8~2_combout ),
	.sload(gnd),
	.ena(\u1|Equal6~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u1|V_Cont [4]));

// Location: LCFF_X60_Y49_N13
cycloneii_lcell_ff \r0|Cont[16] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\r0|Cont[16]~49_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r0|Cont [16]));

// Location: LCFF_X60_Y50_N17
cycloneii_lcell_ff \r0|Cont[2] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\r0|Cont[2]~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r0|Cont [2]));

// Location: LCFF_X60_Y50_N21
cycloneii_lcell_ff \r0|Cont[4] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\r0|Cont[4]~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r0|Cont [4]));

// Location: LCFF_X60_Y49_N7
cycloneii_lcell_ff \r0|Cont[13] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\r0|Cont[13]~43_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r0|Cont [13]));

// Location: LCCOMB_X57_Y49_N10
cycloneii_lcell_comb \u1|V_Cont[4]~18 (
// Equation(s):
// \u1|V_Cont[4]~18_combout  = (\u1|V_Cont [4] & (\u1|V_Cont[3]~17  $ (GND))) # (!\u1|V_Cont [4] & (!\u1|V_Cont[3]~17  & VCC))
// \u1|V_Cont[4]~19  = CARRY((\u1|V_Cont [4] & !\u1|V_Cont[3]~17 ))

	.dataa(\u1|V_Cont [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u1|V_Cont[3]~17 ),
	.combout(\u1|V_Cont[4]~18_combout ),
	.cout(\u1|V_Cont[4]~19 ));
// synopsys translate_off
defparam \u1|V_Cont[4]~18 .lut_mask = 16'hA50A;
defparam \u1|V_Cont[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N12
cycloneii_lcell_comb \u1|V_Cont[5]~20 (
// Equation(s):
// \u1|V_Cont[5]~20_combout  = (\u1|V_Cont [5] & (!\u1|V_Cont[4]~19 )) # (!\u1|V_Cont [5] & ((\u1|V_Cont[4]~19 ) # (GND)))
// \u1|V_Cont[5]~21  = CARRY((!\u1|V_Cont[4]~19 ) # (!\u1|V_Cont [5]))

	.dataa(\u1|V_Cont [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u1|V_Cont[4]~19 ),
	.combout(\u1|V_Cont[5]~20_combout ),
	.cout(\u1|V_Cont[5]~21 ));
// synopsys translate_off
defparam \u1|V_Cont[5]~20 .lut_mask = 16'h5A5F;
defparam \u1|V_Cont[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N16
cycloneii_lcell_comb \r0|Cont[2]~21 (
// Equation(s):
// \r0|Cont[2]~21_combout  = (\r0|Cont [2] & (!\r0|Cont[1]~20 )) # (!\r0|Cont [2] & ((\r0|Cont[1]~20 ) # (GND)))
// \r0|Cont[2]~22  = CARRY((!\r0|Cont[1]~20 ) # (!\r0|Cont [2]))

	.dataa(\r0|Cont [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\r0|Cont[1]~20 ),
	.combout(\r0|Cont[2]~21_combout ),
	.cout(\r0|Cont[2]~22 ));
// synopsys translate_off
defparam \r0|Cont[2]~21 .lut_mask = 16'h5A5F;
defparam \r0|Cont[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N20
cycloneii_lcell_comb \r0|Cont[4]~25 (
// Equation(s):
// \r0|Cont[4]~25_combout  = (\r0|Cont [4] & (!\r0|Cont[3]~24 )) # (!\r0|Cont [4] & ((\r0|Cont[3]~24 ) # (GND)))
// \r0|Cont[4]~26  = CARRY((!\r0|Cont[3]~24 ) # (!\r0|Cont [4]))

	.dataa(\r0|Cont [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\r0|Cont[3]~24 ),
	.combout(\r0|Cont[4]~25_combout ),
	.cout(\r0|Cont[4]~26 ));
// synopsys translate_off
defparam \r0|Cont[4]~25 .lut_mask = 16'h5A5F;
defparam \r0|Cont[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N6
cycloneii_lcell_comb \r0|Cont[13]~43 (
// Equation(s):
// \r0|Cont[13]~43_combout  = (\r0|Cont [13] & (\r0|Cont[12]~42  $ (GND))) # (!\r0|Cont [13] & (!\r0|Cont[12]~42  & VCC))
// \r0|Cont[13]~44  = CARRY((\r0|Cont [13] & !\r0|Cont[12]~42 ))

	.dataa(\r0|Cont [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\r0|Cont[12]~42 ),
	.combout(\r0|Cont[13]~43_combout ),
	.cout(\r0|Cont[13]~44 ));
// synopsys translate_off
defparam \r0|Cont[13]~43 .lut_mask = 16'hA50A;
defparam \r0|Cont[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N12
cycloneii_lcell_comb \r0|Cont[16]~49 (
// Equation(s):
// \r0|Cont[16]~49_combout  = (\r0|Cont [16] & (!\r0|Cont[15]~48 )) # (!\r0|Cont [16] & ((\r0|Cont[15]~48 ) # (GND)))
// \r0|Cont[16]~50  = CARRY((!\r0|Cont[15]~48 ) # (!\r0|Cont [16]))

	.dataa(\r0|Cont [16]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\r0|Cont[15]~48 ),
	.combout(\r0|Cont[16]~49_combout ),
	.cout(\r0|Cont[16]~50 ));
// synopsys translate_off
defparam \r0|Cont[16]~49 .lut_mask = 16'h5A5F;
defparam \r0|Cont[16]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X60_Y50_N13
cycloneii_lcell_ff \r0|Cont[0] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\r0|Cont[0]~57_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r0|Cont [0]));

// Location: LCCOMB_X60_Y50_N10
cycloneii_lcell_comb \r0|Equal0~1 (
// Equation(s):
// \r0|Equal0~1_combout  = (\r0|Cont [0] & (\r0|Cont [1] & (\r0|Cont [2] & \r0|Cont [3])))

	.dataa(\r0|Cont [0]),
	.datab(\r0|Cont [1]),
	.datac(\r0|Cont [2]),
	.datad(\r0|Cont [3]),
	.cin(gnd),
	.combout(\r0|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~1 .lut_mask = 16'h8000;
defparam \r0|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N12
cycloneii_lcell_comb \r0|Cont[0]~57 (
// Equation(s):
// \r0|Cont[0]~57_combout  = ((\r0|Equal0~5_combout  & \r0|Equal0~0_combout )) # (!\r0|Cont [0])

	.dataa(vcc),
	.datab(\r0|Equal0~5_combout ),
	.datac(\r0|Cont [0]),
	.datad(\r0|Equal0~0_combout ),
	.cin(gnd),
	.combout(\r0|Cont[0]~57_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Cont[0]~57 .lut_mask = 16'hCF0F;
defparam \r0|Cont[0]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iCLK_50~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\iCLK_50~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iCLK_50));
// synopsys translate_off
defparam \iCLK_50~I .input_async_reset = "none";
defparam \iCLK_50~I .input_power_up = "low";
defparam \iCLK_50~I .input_register_mode = "none";
defparam \iCLK_50~I .input_sync_reset = "none";
defparam \iCLK_50~I .oe_async_reset = "none";
defparam \iCLK_50~I .oe_power_up = "low";
defparam \iCLK_50~I .oe_register_mode = "none";
defparam \iCLK_50~I .oe_sync_reset = "none";
defparam \iCLK_50~I .operation_mode = "input";
defparam \iCLK_50~I .output_async_reset = "none";
defparam \iCLK_50~I .output_power_up = "low";
defparam \iCLK_50~I .output_register_mode = "none";
defparam \iCLK_50~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G14
cycloneii_clkctrl \iCLK_50~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\iCLK_50~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\iCLK_50~clkctrl_outclk ));
// synopsys translate_off
defparam \iCLK_50~clkctrl .clock_type = "global clock";
defparam \iCLK_50~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N28
cycloneii_lcell_comb \vga_clock|pixel_reg~0 (
// Equation(s):
// \vga_clock|pixel_reg~0_combout  = !\vga_clock|pixel_reg~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\vga_clock|pixel_reg~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_clock|pixel_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_clock|pixel_reg~0 .lut_mask = 16'h0F0F;
defparam \vga_clock|pixel_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N14
cycloneii_lcell_comb \r0|Cont[1]~19 (
// Equation(s):
// \r0|Cont[1]~19_combout  = (\r0|Cont [0] & (\r0|Cont [1] $ (VCC))) # (!\r0|Cont [0] & (\r0|Cont [1] & VCC))
// \r0|Cont[1]~20  = CARRY((\r0|Cont [0] & \r0|Cont [1]))

	.dataa(\r0|Cont [0]),
	.datab(\r0|Cont [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\r0|Cont[1]~19_combout ),
	.cout(\r0|Cont[1]~20 ));
// synopsys translate_off
defparam \r0|Cont[1]~19 .lut_mask = 16'h6688;
defparam \r0|Cont[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y50_N15
cycloneii_lcell_ff \r0|Cont[1] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\r0|Cont[1]~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r0|Cont [1]));

// Location: LCCOMB_X60_Y50_N18
cycloneii_lcell_comb \r0|Cont[3]~23 (
// Equation(s):
// \r0|Cont[3]~23_combout  = (\r0|Cont [3] & (\r0|Cont[2]~22  $ (GND))) # (!\r0|Cont [3] & (!\r0|Cont[2]~22  & VCC))
// \r0|Cont[3]~24  = CARRY((\r0|Cont [3] & !\r0|Cont[2]~22 ))

	.dataa(vcc),
	.datab(\r0|Cont [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\r0|Cont[2]~22 ),
	.combout(\r0|Cont[3]~23_combout ),
	.cout(\r0|Cont[3]~24 ));
// synopsys translate_off
defparam \r0|Cont[3]~23 .lut_mask = 16'hC30C;
defparam \r0|Cont[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X60_Y50_N19
cycloneii_lcell_ff \r0|Cont[3] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\r0|Cont[3]~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r0|Cont [3]));

// Location: LCCOMB_X60_Y50_N22
cycloneii_lcell_comb \r0|Cont[5]~27 (
// Equation(s):
// \r0|Cont[5]~27_combout  = (\r0|Cont [5] & (\r0|Cont[4]~26  $ (GND))) # (!\r0|Cont [5] & (!\r0|Cont[4]~26  & VCC))
// \r0|Cont[5]~28  = CARRY((\r0|Cont [5] & !\r0|Cont[4]~26 ))

	.dataa(vcc),
	.datab(\r0|Cont [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\r0|Cont[4]~26 ),
	.combout(\r0|Cont[5]~27_combout ),
	.cout(\r0|Cont[5]~28 ));
// synopsys translate_off
defparam \r0|Cont[5]~27 .lut_mask = 16'hC30C;
defparam \r0|Cont[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X60_Y50_N23
cycloneii_lcell_ff \r0|Cont[5] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\r0|Cont[5]~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r0|Cont [5]));

// Location: LCCOMB_X60_Y50_N24
cycloneii_lcell_comb \r0|Cont[6]~29 (
// Equation(s):
// \r0|Cont[6]~29_combout  = (\r0|Cont [6] & (!\r0|Cont[5]~28 )) # (!\r0|Cont [6] & ((\r0|Cont[5]~28 ) # (GND)))
// \r0|Cont[6]~30  = CARRY((!\r0|Cont[5]~28 ) # (!\r0|Cont [6]))

	.dataa(\r0|Cont [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\r0|Cont[5]~28 ),
	.combout(\r0|Cont[6]~29_combout ),
	.cout(\r0|Cont[6]~30 ));
// synopsys translate_off
defparam \r0|Cont[6]~29 .lut_mask = 16'h5A5F;
defparam \r0|Cont[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N26
cycloneii_lcell_comb \r0|Cont[7]~31 (
// Equation(s):
// \r0|Cont[7]~31_combout  = (\r0|Cont [7] & (\r0|Cont[6]~30  $ (GND))) # (!\r0|Cont [7] & (!\r0|Cont[6]~30  & VCC))
// \r0|Cont[7]~32  = CARRY((\r0|Cont [7] & !\r0|Cont[6]~30 ))

	.dataa(vcc),
	.datab(\r0|Cont [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\r0|Cont[6]~30 ),
	.combout(\r0|Cont[7]~31_combout ),
	.cout(\r0|Cont[7]~32 ));
// synopsys translate_off
defparam \r0|Cont[7]~31 .lut_mask = 16'hC30C;
defparam \r0|Cont[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X60_Y50_N27
cycloneii_lcell_ff \r0|Cont[7] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\r0|Cont[7]~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r0|Cont [7]));

// Location: LCCOMB_X60_Y50_N28
cycloneii_lcell_comb \r0|Cont[8]~33 (
// Equation(s):
// \r0|Cont[8]~33_combout  = (\r0|Cont [8] & (!\r0|Cont[7]~32 )) # (!\r0|Cont [8] & ((\r0|Cont[7]~32 ) # (GND)))
// \r0|Cont[8]~34  = CARRY((!\r0|Cont[7]~32 ) # (!\r0|Cont [8]))

	.dataa(vcc),
	.datab(\r0|Cont [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\r0|Cont[7]~32 ),
	.combout(\r0|Cont[8]~33_combout ),
	.cout(\r0|Cont[8]~34 ));
// synopsys translate_off
defparam \r0|Cont[8]~33 .lut_mask = 16'h3C3F;
defparam \r0|Cont[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X60_Y50_N29
cycloneii_lcell_ff \r0|Cont[8] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\r0|Cont[8]~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r0|Cont [8]));

// Location: LCCOMB_X60_Y50_N30
cycloneii_lcell_comb \r0|Cont[9]~35 (
// Equation(s):
// \r0|Cont[9]~35_combout  = (\r0|Cont [9] & (\r0|Cont[8]~34  $ (GND))) # (!\r0|Cont [9] & (!\r0|Cont[8]~34  & VCC))
// \r0|Cont[9]~36  = CARRY((\r0|Cont [9] & !\r0|Cont[8]~34 ))

	.dataa(vcc),
	.datab(\r0|Cont [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\r0|Cont[8]~34 ),
	.combout(\r0|Cont[9]~35_combout ),
	.cout(\r0|Cont[9]~36 ));
// synopsys translate_off
defparam \r0|Cont[9]~35 .lut_mask = 16'hC30C;
defparam \r0|Cont[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X60_Y50_N31
cycloneii_lcell_ff \r0|Cont[9] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\r0|Cont[9]~35_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r0|Cont [9]));

// Location: LCCOMB_X60_Y49_N0
cycloneii_lcell_comb \r0|Cont[10]~37 (
// Equation(s):
// \r0|Cont[10]~37_combout  = (\r0|Cont [10] & (!\r0|Cont[9]~36 )) # (!\r0|Cont [10] & ((\r0|Cont[9]~36 ) # (GND)))
// \r0|Cont[10]~38  = CARRY((!\r0|Cont[9]~36 ) # (!\r0|Cont [10]))

	.dataa(vcc),
	.datab(\r0|Cont [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\r0|Cont[9]~36 ),
	.combout(\r0|Cont[10]~37_combout ),
	.cout(\r0|Cont[10]~38 ));
// synopsys translate_off
defparam \r0|Cont[10]~37 .lut_mask = 16'h3C3F;
defparam \r0|Cont[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X60_Y50_N5
cycloneii_lcell_ff \r0|Cont[10] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\r0|Cont[10]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r0|Cont [10]));

// Location: LCCOMB_X60_Y49_N2
cycloneii_lcell_comb \r0|Cont[11]~39 (
// Equation(s):
// \r0|Cont[11]~39_combout  = (\r0|Cont [11] & (\r0|Cont[10]~38  $ (GND))) # (!\r0|Cont [11] & (!\r0|Cont[10]~38  & VCC))
// \r0|Cont[11]~40  = CARRY((\r0|Cont [11] & !\r0|Cont[10]~38 ))

	.dataa(vcc),
	.datab(\r0|Cont [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\r0|Cont[10]~38 ),
	.combout(\r0|Cont[11]~39_combout ),
	.cout(\r0|Cont[11]~40 ));
// synopsys translate_off
defparam \r0|Cont[11]~39 .lut_mask = 16'hC30C;
defparam \r0|Cont[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X60_Y50_N7
cycloneii_lcell_ff \r0|Cont[11] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\r0|Cont[11]~39_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r0|Cont [11]));

// Location: LCCOMB_X60_Y49_N4
cycloneii_lcell_comb \r0|Cont[12]~41 (
// Equation(s):
// \r0|Cont[12]~41_combout  = (\r0|Cont [12] & (!\r0|Cont[11]~40 )) # (!\r0|Cont [12] & ((\r0|Cont[11]~40 ) # (GND)))
// \r0|Cont[12]~42  = CARRY((!\r0|Cont[11]~40 ) # (!\r0|Cont [12]))

	.dataa(vcc),
	.datab(\r0|Cont [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\r0|Cont[11]~40 ),
	.combout(\r0|Cont[12]~41_combout ),
	.cout(\r0|Cont[12]~42 ));
// synopsys translate_off
defparam \r0|Cont[12]~41 .lut_mask = 16'h3C3F;
defparam \r0|Cont[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X60_Y49_N5
cycloneii_lcell_ff \r0|Cont[12] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\r0|Cont[12]~41_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r0|Cont [12]));

// Location: LCCOMB_X60_Y49_N8
cycloneii_lcell_comb \r0|Cont[14]~45 (
// Equation(s):
// \r0|Cont[14]~45_combout  = (\r0|Cont [14] & (!\r0|Cont[13]~44 )) # (!\r0|Cont [14] & ((\r0|Cont[13]~44 ) # (GND)))
// \r0|Cont[14]~46  = CARRY((!\r0|Cont[13]~44 ) # (!\r0|Cont [14]))

	.dataa(vcc),
	.datab(\r0|Cont [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\r0|Cont[13]~44 ),
	.combout(\r0|Cont[14]~45_combout ),
	.cout(\r0|Cont[14]~46 ));
// synopsys translate_off
defparam \r0|Cont[14]~45 .lut_mask = 16'h3C3F;
defparam \r0|Cont[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X60_Y49_N9
cycloneii_lcell_ff \r0|Cont[14] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\r0|Cont[14]~45_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r0|Cont [14]));

// Location: LCCOMB_X60_Y49_N10
cycloneii_lcell_comb \r0|Cont[15]~47 (
// Equation(s):
// \r0|Cont[15]~47_combout  = (\r0|Cont [15] & (\r0|Cont[14]~46  $ (GND))) # (!\r0|Cont [15] & (!\r0|Cont[14]~46  & VCC))
// \r0|Cont[15]~48  = CARRY((\r0|Cont [15] & !\r0|Cont[14]~46 ))

	.dataa(\r0|Cont [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\r0|Cont[14]~46 ),
	.combout(\r0|Cont[15]~47_combout ),
	.cout(\r0|Cont[15]~48 ));
// synopsys translate_off
defparam \r0|Cont[15]~47 .lut_mask = 16'hA50A;
defparam \r0|Cont[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N14
cycloneii_lcell_comb \r0|Cont[17]~51 (
// Equation(s):
// \r0|Cont[17]~51_combout  = (\r0|Cont [17] & (\r0|Cont[16]~50  $ (GND))) # (!\r0|Cont [17] & (!\r0|Cont[16]~50  & VCC))
// \r0|Cont[17]~52  = CARRY((\r0|Cont [17] & !\r0|Cont[16]~50 ))

	.dataa(vcc),
	.datab(\r0|Cont [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\r0|Cont[16]~50 ),
	.combout(\r0|Cont[17]~51_combout ),
	.cout(\r0|Cont[17]~52 ));
// synopsys translate_off
defparam \r0|Cont[17]~51 .lut_mask = 16'hC30C;
defparam \r0|Cont[17]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X60_Y49_N15
cycloneii_lcell_ff \r0|Cont[17] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\r0|Cont[17]~51_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r0|Cont [17]));

// Location: LCCOMB_X60_Y49_N16
cycloneii_lcell_comb \r0|Cont[18]~53 (
// Equation(s):
// \r0|Cont[18]~53_combout  = (\r0|Cont [18] & (!\r0|Cont[17]~52 )) # (!\r0|Cont [18] & ((\r0|Cont[17]~52 ) # (GND)))
// \r0|Cont[18]~54  = CARRY((!\r0|Cont[17]~52 ) # (!\r0|Cont [18]))

	.dataa(\r0|Cont [18]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\r0|Cont[17]~52 ),
	.combout(\r0|Cont[18]~53_combout ),
	.cout(\r0|Cont[18]~54 ));
// synopsys translate_off
defparam \r0|Cont[18]~53 .lut_mask = 16'h5A5F;
defparam \r0|Cont[18]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X60_Y49_N17
cycloneii_lcell_ff \r0|Cont[18] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\r0|Cont[18]~53_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r0|Cont [18]));

// Location: LCCOMB_X60_Y49_N18
cycloneii_lcell_comb \r0|Cont[19]~55 (
// Equation(s):
// \r0|Cont[19]~55_combout  = \r0|Cont[18]~54  $ (!\r0|Cont [19])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\r0|Cont [19]),
	.cin(\r0|Cont[18]~54 ),
	.combout(\r0|Cont[19]~55_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Cont[19]~55 .lut_mask = 16'hF00F;
defparam \r0|Cont[19]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X60_Y49_N19
cycloneii_lcell_ff \r0|Cont[19] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\r0|Cont[19]~55_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r0|Cont [19]));

// Location: LCCOMB_X60_Y49_N24
cycloneii_lcell_comb \r0|Equal0~0 (
// Equation(s):
// \r0|Equal0~0_combout  = (\r0|Cont [16] & (\r0|Cont [17] & (\r0|Cont [18] & \r0|Cont [19])))

	.dataa(\r0|Cont [16]),
	.datab(\r0|Cont [17]),
	.datac(\r0|Cont [18]),
	.datad(\r0|Cont [19]),
	.cin(gnd),
	.combout(\r0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~0 .lut_mask = 16'h8000;
defparam \r0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N4
cycloneii_lcell_comb \r0|Equal0~3 (
// Equation(s):
// \r0|Equal0~3_combout  = (\r0|Cont [11] & (\r0|Cont [9] & (\r0|Cont [10] & \r0|Cont [8])))

	.dataa(\r0|Cont [11]),
	.datab(\r0|Cont [9]),
	.datac(\r0|Cont [10]),
	.datad(\r0|Cont [8]),
	.cin(gnd),
	.combout(\r0|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~3 .lut_mask = 16'h8000;
defparam \r0|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y50_N25
cycloneii_lcell_ff \r0|Cont[6] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\r0|Cont[6]~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r0|Cont [6]));

// Location: LCCOMB_X60_Y50_N8
cycloneii_lcell_comb \r0|Equal0~2 (
// Equation(s):
// \r0|Equal0~2_combout  = (\r0|Cont [4] & (\r0|Cont [5] & (\r0|Cont [6] & \r0|Cont [7])))

	.dataa(\r0|Cont [4]),
	.datab(\r0|Cont [5]),
	.datac(\r0|Cont [6]),
	.datad(\r0|Cont [7]),
	.cin(gnd),
	.combout(\r0|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~2 .lut_mask = 16'h8000;
defparam \r0|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y49_N11
cycloneii_lcell_ff \r0|Cont[15] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\r0|Cont[15]~47_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r0|Cont [15]));

// Location: LCCOMB_X60_Y49_N30
cycloneii_lcell_comb \r0|Equal0~4 (
// Equation(s):
// \r0|Equal0~4_combout  = (\r0|Cont [13] & (\r0|Cont [12] & (\r0|Cont [14] & \r0|Cont [15])))

	.dataa(\r0|Cont [13]),
	.datab(\r0|Cont [12]),
	.datac(\r0|Cont [14]),
	.datad(\r0|Cont [15]),
	.cin(gnd),
	.combout(\r0|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~4 .lut_mask = 16'h8000;
defparam \r0|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N2
cycloneii_lcell_comb \r0|Equal0~5 (
// Equation(s):
// \r0|Equal0~5_combout  = (\r0|Equal0~1_combout  & (\r0|Equal0~3_combout  & (\r0|Equal0~2_combout  & \r0|Equal0~4_combout )))

	.dataa(\r0|Equal0~1_combout ),
	.datab(\r0|Equal0~3_combout ),
	.datac(\r0|Equal0~2_combout ),
	.datad(\r0|Equal0~4_combout ),
	.cin(gnd),
	.combout(\r0|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~5 .lut_mask = 16'h8000;
defparam \r0|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N0
cycloneii_lcell_comb \r0|Equal0~6 (
// Equation(s):
// \r0|Equal0~6_combout  = (!\r0|Equal0~5_combout ) # (!\r0|Equal0~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\r0|Equal0~0_combout ),
	.datad(\r0|Equal0~5_combout ),
	.cin(gnd),
	.combout(\r0|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~6 .lut_mask = 16'h0FFF;
defparam \r0|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N26
cycloneii_lcell_comb \r0|Equal0~6_wirecell (
// Equation(s):
// \r0|Equal0~6_wirecell_combout  = !\r0|Equal0~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\r0|Equal0~6_combout ),
	.cin(gnd),
	.combout(\r0|Equal0~6_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~6_wirecell .lut_mask = 16'h00FF;
defparam \r0|Equal0~6_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y49_N27
cycloneii_lcell_ff \r0|oRESET (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\r0|Equal0~6_wirecell_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r0|oRESET~regout ));

// Location: LCFF_X60_Y49_N29
cycloneii_lcell_ff \vga_clock|pixel_reg (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\vga_clock|pixel_reg~0_combout ),
	.sdata(gnd),
	.aclr(!\r0|oRESET~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_clock|pixel_reg~regout ));

// Location: CLKCTRL_G8
cycloneii_clkctrl \vga_clock|pixel_reg~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\vga_clock|pixel_reg~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\vga_clock|pixel_reg~clkctrl_outclk ));
// synopsys translate_off
defparam \vga_clock|pixel_reg~clkctrl .clock_type = "global clock";
defparam \vga_clock|pixel_reg~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N0
cycloneii_lcell_comb \u1|H_Cont[0]~10 (
// Equation(s):
// \u1|H_Cont[0]~10_combout  = \u1|H_Cont [0] $ (VCC)
// \u1|H_Cont[0]~11  = CARRY(\u1|H_Cont [0])

	.dataa(vcc),
	.datab(\u1|H_Cont [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|H_Cont[0]~10_combout ),
	.cout(\u1|H_Cont[0]~11 ));
// synopsys translate_off
defparam \u1|H_Cont[0]~10 .lut_mask = 16'h33CC;
defparam \u1|H_Cont[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N14
cycloneii_lcell_comb \u1|H_Cont[7]~24 (
// Equation(s):
// \u1|H_Cont[7]~24_combout  = (\u1|H_Cont [7] & (!\u1|H_Cont[6]~23 )) # (!\u1|H_Cont [7] & ((\u1|H_Cont[6]~23 ) # (GND)))
// \u1|H_Cont[7]~25  = CARRY((!\u1|H_Cont[6]~23 ) # (!\u1|H_Cont [7]))

	.dataa(vcc),
	.datab(\u1|H_Cont [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u1|H_Cont[6]~23 ),
	.combout(\u1|H_Cont[7]~24_combout ),
	.cout(\u1|H_Cont[7]~25 ));
// synopsys translate_off
defparam \u1|H_Cont[7]~24 .lut_mask = 16'h3C3F;
defparam \u1|H_Cont[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N16
cycloneii_lcell_comb \u1|H_Cont[8]~26 (
// Equation(s):
// \u1|H_Cont[8]~26_combout  = (\u1|H_Cont [8] & (\u1|H_Cont[7]~25  $ (GND))) # (!\u1|H_Cont [8] & (!\u1|H_Cont[7]~25  & VCC))
// \u1|H_Cont[8]~27  = CARRY((\u1|H_Cont [8] & !\u1|H_Cont[7]~25 ))

	.dataa(\u1|H_Cont [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u1|H_Cont[7]~25 ),
	.combout(\u1|H_Cont[8]~26_combout ),
	.cout(\u1|H_Cont[8]~27 ));
// synopsys translate_off
defparam \u1|H_Cont[8]~26 .lut_mask = 16'hA50A;
defparam \u1|H_Cont[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N18
cycloneii_lcell_comb \u1|H_Cont[9]~28 (
// Equation(s):
// \u1|H_Cont[9]~28_combout  = \u1|H_Cont[8]~27  $ (\u1|H_Cont [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u1|H_Cont [9]),
	.cin(\u1|H_Cont[8]~27 ),
	.combout(\u1|H_Cont[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|H_Cont[9]~28 .lut_mask = 16'h0FF0;
defparam \u1|H_Cont[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X59_Y49_N19
cycloneii_lcell_ff \u1|H_Cont[9] (
	.clk(\vga_clock|pixel_reg~clkctrl_outclk ),
	.datain(\u1|H_Cont[9]~28_combout ),
	.sdata(gnd),
	.aclr(!\r0|oRESET~regout ),
	.sclr(\u1|LessThan6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u1|H_Cont [9]));

// Location: LCCOMB_X59_Y49_N10
cycloneii_lcell_comb \u1|H_Cont[5]~20 (
// Equation(s):
// \u1|H_Cont[5]~20_combout  = (\u1|H_Cont [5] & (!\u1|H_Cont[4]~19 )) # (!\u1|H_Cont [5] & ((\u1|H_Cont[4]~19 ) # (GND)))
// \u1|H_Cont[5]~21  = CARRY((!\u1|H_Cont[4]~19 ) # (!\u1|H_Cont [5]))

	.dataa(\u1|H_Cont [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u1|H_Cont[4]~19 ),
	.combout(\u1|H_Cont[5]~20_combout ),
	.cout(\u1|H_Cont[5]~21 ));
// synopsys translate_off
defparam \u1|H_Cont[5]~20 .lut_mask = 16'h5A5F;
defparam \u1|H_Cont[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X59_Y49_N11
cycloneii_lcell_ff \u1|H_Cont[5] (
	.clk(\vga_clock|pixel_reg~clkctrl_outclk ),
	.datain(\u1|H_Cont[5]~20_combout ),
	.sdata(gnd),
	.aclr(!\r0|oRESET~regout ),
	.sclr(\u1|LessThan6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u1|H_Cont [5]));

// Location: LCCOMB_X59_Y49_N24
cycloneii_lcell_comb \u1|Equal6~3 (
// Equation(s):
// \u1|Equal6~3_combout  = (!\u1|H_Cont [6] & (!\u1|H_Cont [7] & !\u1|H_Cont [5]))

	.dataa(\u1|H_Cont [6]),
	.datab(vcc),
	.datac(\u1|H_Cont [7]),
	.datad(\u1|H_Cont [5]),
	.cin(gnd),
	.combout(\u1|Equal6~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal6~3 .lut_mask = 16'h0005;
defparam \u1|Equal6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N22
cycloneii_lcell_comb \u1|LessThan6~0 (
// Equation(s):
// \u1|LessThan6~0_combout  = (\u1|H_Cont [8] & (\u1|H_Cont [9] & !\u1|Equal6~3_combout ))

	.dataa(\u1|H_Cont [8]),
	.datab(\u1|H_Cont [9]),
	.datac(\u1|Equal6~3_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|LessThan6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|LessThan6~0 .lut_mask = 16'h0808;
defparam \u1|LessThan6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y49_N1
cycloneii_lcell_ff \u1|H_Cont[0] (
	.clk(\vga_clock|pixel_reg~clkctrl_outclk ),
	.datain(\u1|H_Cont[0]~10_combout ),
	.sdata(gnd),
	.aclr(!\r0|oRESET~regout ),
	.sclr(\u1|LessThan6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u1|H_Cont [0]));

// Location: LCCOMB_X59_Y49_N2
cycloneii_lcell_comb \u1|H_Cont[1]~12 (
// Equation(s):
// \u1|H_Cont[1]~12_combout  = (\u1|H_Cont [1] & (!\u1|H_Cont[0]~11 )) # (!\u1|H_Cont [1] & ((\u1|H_Cont[0]~11 ) # (GND)))
// \u1|H_Cont[1]~13  = CARRY((!\u1|H_Cont[0]~11 ) # (!\u1|H_Cont [1]))

	.dataa(vcc),
	.datab(\u1|H_Cont [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u1|H_Cont[0]~11 ),
	.combout(\u1|H_Cont[1]~12_combout ),
	.cout(\u1|H_Cont[1]~13 ));
// synopsys translate_off
defparam \u1|H_Cont[1]~12 .lut_mask = 16'h3C3F;
defparam \u1|H_Cont[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X59_Y49_N3
cycloneii_lcell_ff \u1|H_Cont[1] (
	.clk(\vga_clock|pixel_reg~clkctrl_outclk ),
	.datain(\u1|H_Cont[1]~12_combout ),
	.sdata(gnd),
	.aclr(!\r0|oRESET~regout ),
	.sclr(\u1|LessThan6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u1|H_Cont [1]));

// Location: LCCOMB_X59_Y49_N4
cycloneii_lcell_comb \u1|H_Cont[2]~14 (
// Equation(s):
// \u1|H_Cont[2]~14_combout  = (\u1|H_Cont [2] & (\u1|H_Cont[1]~13  $ (GND))) # (!\u1|H_Cont [2] & (!\u1|H_Cont[1]~13  & VCC))
// \u1|H_Cont[2]~15  = CARRY((\u1|H_Cont [2] & !\u1|H_Cont[1]~13 ))

	.dataa(vcc),
	.datab(\u1|H_Cont [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u1|H_Cont[1]~13 ),
	.combout(\u1|H_Cont[2]~14_combout ),
	.cout(\u1|H_Cont[2]~15 ));
// synopsys translate_off
defparam \u1|H_Cont[2]~14 .lut_mask = 16'hC30C;
defparam \u1|H_Cont[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X59_Y49_N5
cycloneii_lcell_ff \u1|H_Cont[2] (
	.clk(\vga_clock|pixel_reg~clkctrl_outclk ),
	.datain(\u1|H_Cont[2]~14_combout ),
	.sdata(gnd),
	.aclr(!\r0|oRESET~regout ),
	.sclr(\u1|LessThan6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u1|H_Cont [2]));

// Location: LCCOMB_X59_Y49_N6
cycloneii_lcell_comb \u1|H_Cont[3]~16 (
// Equation(s):
// \u1|H_Cont[3]~16_combout  = (\u1|H_Cont [3] & (!\u1|H_Cont[2]~15 )) # (!\u1|H_Cont [3] & ((\u1|H_Cont[2]~15 ) # (GND)))
// \u1|H_Cont[3]~17  = CARRY((!\u1|H_Cont[2]~15 ) # (!\u1|H_Cont [3]))

	.dataa(\u1|H_Cont [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u1|H_Cont[2]~15 ),
	.combout(\u1|H_Cont[3]~16_combout ),
	.cout(\u1|H_Cont[3]~17 ));
// synopsys translate_off
defparam \u1|H_Cont[3]~16 .lut_mask = 16'h5A5F;
defparam \u1|H_Cont[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N8
cycloneii_lcell_comb \u1|H_Cont[4]~18 (
// Equation(s):
// \u1|H_Cont[4]~18_combout  = (\u1|H_Cont [4] & (\u1|H_Cont[3]~17  $ (GND))) # (!\u1|H_Cont [4] & (!\u1|H_Cont[3]~17  & VCC))
// \u1|H_Cont[4]~19  = CARRY((\u1|H_Cont [4] & !\u1|H_Cont[3]~17 ))

	.dataa(vcc),
	.datab(\u1|H_Cont [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u1|H_Cont[3]~17 ),
	.combout(\u1|H_Cont[4]~18_combout ),
	.cout(\u1|H_Cont[4]~19 ));
// synopsys translate_off
defparam \u1|H_Cont[4]~18 .lut_mask = 16'hC30C;
defparam \u1|H_Cont[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X59_Y49_N9
cycloneii_lcell_ff \u1|H_Cont[4] (
	.clk(\vga_clock|pixel_reg~clkctrl_outclk ),
	.datain(\u1|H_Cont[4]~18_combout ),
	.sdata(gnd),
	.aclr(!\r0|oRESET~regout ),
	.sclr(\u1|LessThan6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u1|H_Cont [4]));

// Location: LCCOMB_X59_Y49_N12
cycloneii_lcell_comb \u1|H_Cont[6]~22 (
// Equation(s):
// \u1|H_Cont[6]~22_combout  = (\u1|H_Cont [6] & (\u1|H_Cont[5]~21  $ (GND))) # (!\u1|H_Cont [6] & (!\u1|H_Cont[5]~21  & VCC))
// \u1|H_Cont[6]~23  = CARRY((\u1|H_Cont [6] & !\u1|H_Cont[5]~21 ))

	.dataa(\u1|H_Cont [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u1|H_Cont[5]~21 ),
	.combout(\u1|H_Cont[6]~22_combout ),
	.cout(\u1|H_Cont[6]~23 ));
// synopsys translate_off
defparam \u1|H_Cont[6]~22 .lut_mask = 16'hA50A;
defparam \u1|H_Cont[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X59_Y49_N15
cycloneii_lcell_ff \u1|H_Cont[7] (
	.clk(\vga_clock|pixel_reg~clkctrl_outclk ),
	.datain(\u1|H_Cont[7]~24_combout ),
	.sdata(gnd),
	.aclr(!\r0|oRESET~regout ),
	.sclr(\u1|LessThan6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u1|H_Cont [7]));

// Location: LCFF_X59_Y49_N17
cycloneii_lcell_ff \u1|H_Cont[8] (
	.clk(\vga_clock|pixel_reg~clkctrl_outclk ),
	.datain(\u1|H_Cont[8]~26_combout ),
	.sdata(gnd),
	.aclr(!\r0|oRESET~regout ),
	.sclr(\u1|LessThan6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u1|H_Cont [8]));

// Location: LCFF_X59_Y49_N13
cycloneii_lcell_ff \u1|H_Cont[6] (
	.clk(\vga_clock|pixel_reg~clkctrl_outclk ),
	.datain(\u1|H_Cont[6]~22_combout ),
	.sdata(gnd),
	.aclr(!\r0|oRESET~regout ),
	.sclr(\u1|LessThan6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u1|H_Cont [6]));

// Location: LCCOMB_X59_Y49_N26
cycloneii_lcell_comb \u1|LessThan7~0 (
// Equation(s):
// \u1|LessThan7~0_combout  = (!\u1|H_Cont [9] & (!\u1|H_Cont [8] & ((!\u1|H_Cont [6]) # (!\u1|H_Cont [5]))))

	.dataa(\u1|H_Cont [5]),
	.datab(\u1|H_Cont [9]),
	.datac(\u1|H_Cont [8]),
	.datad(\u1|H_Cont [6]),
	.cin(gnd),
	.combout(\u1|LessThan7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|LessThan7~0 .lut_mask = 16'h0103;
defparam \u1|LessThan7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N20
cycloneii_lcell_comb \u1|LessThan7~1 (
// Equation(s):
// \u1|LessThan7~1_combout  = (\u1|H_Cont [7]) # (!\u1|LessThan7~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u1|H_Cont [7]),
	.datad(\u1|LessThan7~0_combout ),
	.cin(gnd),
	.combout(\u1|LessThan7~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|LessThan7~1 .lut_mask = 16'hF0FF;
defparam \u1|LessThan7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y49_N21
cycloneii_lcell_ff \u1|oVGA_H_SYNC (
	.clk(\vga_clock|pixel_reg~clkctrl_outclk ),
	.datain(\u1|LessThan7~1_combout ),
	.sdata(gnd),
	.aclr(!\r0|oRESET~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u1|oVGA_H_SYNC~regout ));

// Location: LCCOMB_X57_Y49_N2
cycloneii_lcell_comb \u1|V_Cont[0]~10 (
// Equation(s):
// \u1|V_Cont[0]~10_combout  = \u1|V_Cont [0] $ (VCC)
// \u1|V_Cont[0]~11  = CARRY(\u1|V_Cont [0])

	.dataa(vcc),
	.datab(\u1|V_Cont [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|V_Cont[0]~10_combout ),
	.cout(\u1|V_Cont[0]~11 ));
// synopsys translate_off
defparam \u1|V_Cont[0]~10 .lut_mask = 16'h33CC;
defparam \u1|V_Cont[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N14
cycloneii_lcell_comb \u1|V_Cont[6]~22 (
// Equation(s):
// \u1|V_Cont[6]~22_combout  = (\u1|V_Cont [6] & (\u1|V_Cont[5]~21  $ (GND))) # (!\u1|V_Cont [6] & (!\u1|V_Cont[5]~21  & VCC))
// \u1|V_Cont[6]~23  = CARRY((\u1|V_Cont [6] & !\u1|V_Cont[5]~21 ))

	.dataa(vcc),
	.datab(\u1|V_Cont [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u1|V_Cont[5]~21 ),
	.combout(\u1|V_Cont[6]~22_combout ),
	.cout(\u1|V_Cont[6]~23 ));
// synopsys translate_off
defparam \u1|V_Cont[6]~22 .lut_mask = 16'hC30C;
defparam \u1|V_Cont[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N16
cycloneii_lcell_comb \u1|V_Cont[7]~24 (
// Equation(s):
// \u1|V_Cont[7]~24_combout  = (\u1|V_Cont [7] & (!\u1|V_Cont[6]~23 )) # (!\u1|V_Cont [7] & ((\u1|V_Cont[6]~23 ) # (GND)))
// \u1|V_Cont[7]~25  = CARRY((!\u1|V_Cont[6]~23 ) # (!\u1|V_Cont [7]))

	.dataa(\u1|V_Cont [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u1|V_Cont[6]~23 ),
	.combout(\u1|V_Cont[7]~24_combout ),
	.cout(\u1|V_Cont[7]~25 ));
// synopsys translate_off
defparam \u1|V_Cont[7]~24 .lut_mask = 16'h5A5F;
defparam \u1|V_Cont[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N18
cycloneii_lcell_comb \u1|V_Cont[8]~26 (
// Equation(s):
// \u1|V_Cont[8]~26_combout  = (\u1|V_Cont [8] & (\u1|V_Cont[7]~25  $ (GND))) # (!\u1|V_Cont [8] & (!\u1|V_Cont[7]~25  & VCC))
// \u1|V_Cont[8]~27  = CARRY((\u1|V_Cont [8] & !\u1|V_Cont[7]~25 ))

	.dataa(vcc),
	.datab(\u1|V_Cont [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u1|V_Cont[7]~25 ),
	.combout(\u1|V_Cont[8]~26_combout ),
	.cout(\u1|V_Cont[8]~27 ));
// synopsys translate_off
defparam \u1|V_Cont[8]~26 .lut_mask = 16'hC30C;
defparam \u1|V_Cont[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X59_Y49_N7
cycloneii_lcell_ff \u1|H_Cont[3] (
	.clk(\vga_clock|pixel_reg~clkctrl_outclk ),
	.datain(\u1|H_Cont[3]~16_combout ),
	.sdata(gnd),
	.aclr(!\r0|oRESET~regout ),
	.sclr(\u1|LessThan6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u1|H_Cont [3]));

// Location: LCCOMB_X58_Y49_N14
cycloneii_lcell_comb \u1|Equal6~1 (
// Equation(s):
// \u1|Equal6~1_combout  = (!\u1|H_Cont [2] & (!\u1|H_Cont [7] & (!\u1|H_Cont [6] & !\u1|H_Cont [5])))

	.dataa(\u1|H_Cont [2]),
	.datab(\u1|H_Cont [7]),
	.datac(\u1|H_Cont [6]),
	.datad(\u1|H_Cont [5]),
	.cin(gnd),
	.combout(\u1|Equal6~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal6~1 .lut_mask = 16'h0001;
defparam \u1|Equal6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N20
cycloneii_lcell_comb \u1|Equal6~0 (
// Equation(s):
// \u1|Equal6~0_combout  = (!\u1|H_Cont [8] & (!\u1|H_Cont [9] & (!\u1|H_Cont [0] & !\u1|H_Cont [1])))

	.dataa(\u1|H_Cont [8]),
	.datab(\u1|H_Cont [9]),
	.datac(\u1|H_Cont [0]),
	.datad(\u1|H_Cont [1]),
	.cin(gnd),
	.combout(\u1|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal6~0 .lut_mask = 16'h0001;
defparam \u1|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N28
cycloneii_lcell_comb \u1|Equal6~2 (
// Equation(s):
// \u1|Equal6~2_combout  = (!\u1|H_Cont [4] & (!\u1|H_Cont [3] & (\u1|Equal6~1_combout  & \u1|Equal6~0_combout )))

	.dataa(\u1|H_Cont [4]),
	.datab(\u1|H_Cont [3]),
	.datac(\u1|Equal6~1_combout ),
	.datad(\u1|Equal6~0_combout ),
	.cin(gnd),
	.combout(\u1|Equal6~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal6~2 .lut_mask = 16'h1000;
defparam \u1|Equal6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y49_N19
cycloneii_lcell_ff \u1|V_Cont[8] (
	.clk(\vga_clock|pixel_reg~clkctrl_outclk ),
	.datain(\u1|V_Cont[8]~26_combout ),
	.sdata(gnd),
	.aclr(!\r0|oRESET~regout ),
	.sclr(\u1|LessThan8~2_combout ),
	.sload(gnd),
	.ena(\u1|Equal6~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u1|V_Cont [8]));

// Location: LCCOMB_X57_Y49_N20
cycloneii_lcell_comb \u1|V_Cont[9]~28 (
// Equation(s):
// \u1|V_Cont[9]~28_combout  = \u1|V_Cont [9] $ (\u1|V_Cont[8]~27 )

	.dataa(\u1|V_Cont [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u1|V_Cont[8]~27 ),
	.combout(\u1|V_Cont[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|V_Cont[9]~28 .lut_mask = 16'h5A5A;
defparam \u1|V_Cont[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X57_Y49_N21
cycloneii_lcell_ff \u1|V_Cont[9] (
	.clk(\vga_clock|pixel_reg~clkctrl_outclk ),
	.datain(\u1|V_Cont[9]~28_combout ),
	.sdata(gnd),
	.aclr(!\r0|oRESET~regout ),
	.sclr(\u1|LessThan8~2_combout ),
	.sload(gnd),
	.ena(\u1|Equal6~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u1|V_Cont [9]));

// Location: LCCOMB_X57_Y49_N24
cycloneii_lcell_comb \u1|LessThan8~1 (
// Equation(s):
// \u1|LessThan8~1_combout  = (((!\u1|V_Cont [1] & !\u1|V_Cont [0])) # (!\u1|V_Cont [3])) # (!\u1|V_Cont [2])

	.dataa(\u1|V_Cont [2]),
	.datab(\u1|V_Cont [3]),
	.datac(\u1|V_Cont [1]),
	.datad(\u1|V_Cont [0]),
	.cin(gnd),
	.combout(\u1|LessThan8~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|LessThan8~1 .lut_mask = 16'h777F;
defparam \u1|LessThan8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N30
cycloneii_lcell_comb \u1|LessThan8~2 (
// Equation(s):
// \u1|LessThan8~2_combout  = (\u1|V_Cont [9] & ((\u1|V_Cont [5]) # ((!\u1|LessThan8~0_combout ) # (!\u1|LessThan8~1_combout ))))

	.dataa(\u1|V_Cont [5]),
	.datab(\u1|V_Cont [9]),
	.datac(\u1|LessThan8~1_combout ),
	.datad(\u1|LessThan8~0_combout ),
	.cin(gnd),
	.combout(\u1|LessThan8~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|LessThan8~2 .lut_mask = 16'h8CCC;
defparam \u1|LessThan8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y49_N3
cycloneii_lcell_ff \u1|V_Cont[0] (
	.clk(\vga_clock|pixel_reg~clkctrl_outclk ),
	.datain(\u1|V_Cont[0]~10_combout ),
	.sdata(gnd),
	.aclr(!\r0|oRESET~regout ),
	.sclr(\u1|LessThan8~2_combout ),
	.sload(gnd),
	.ena(\u1|Equal6~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u1|V_Cont [0]));

// Location: LCCOMB_X57_Y49_N4
cycloneii_lcell_comb \u1|V_Cont[1]~12 (
// Equation(s):
// \u1|V_Cont[1]~12_combout  = (\u1|V_Cont [1] & (!\u1|V_Cont[0]~11 )) # (!\u1|V_Cont [1] & ((\u1|V_Cont[0]~11 ) # (GND)))
// \u1|V_Cont[1]~13  = CARRY((!\u1|V_Cont[0]~11 ) # (!\u1|V_Cont [1]))

	.dataa(vcc),
	.datab(\u1|V_Cont [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u1|V_Cont[0]~11 ),
	.combout(\u1|V_Cont[1]~12_combout ),
	.cout(\u1|V_Cont[1]~13 ));
// synopsys translate_off
defparam \u1|V_Cont[1]~12 .lut_mask = 16'h3C3F;
defparam \u1|V_Cont[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X57_Y49_N5
cycloneii_lcell_ff \u1|V_Cont[1] (
	.clk(\vga_clock|pixel_reg~clkctrl_outclk ),
	.datain(\u1|V_Cont[1]~12_combout ),
	.sdata(gnd),
	.aclr(!\r0|oRESET~regout ),
	.sclr(\u1|LessThan8~2_combout ),
	.sload(gnd),
	.ena(\u1|Equal6~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u1|V_Cont [1]));

// Location: LCCOMB_X57_Y49_N6
cycloneii_lcell_comb \u1|V_Cont[2]~14 (
// Equation(s):
// \u1|V_Cont[2]~14_combout  = (\u1|V_Cont [2] & (\u1|V_Cont[1]~13  $ (GND))) # (!\u1|V_Cont [2] & (!\u1|V_Cont[1]~13  & VCC))
// \u1|V_Cont[2]~15  = CARRY((\u1|V_Cont [2] & !\u1|V_Cont[1]~13 ))

	.dataa(\u1|V_Cont [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u1|V_Cont[1]~13 ),
	.combout(\u1|V_Cont[2]~14_combout ),
	.cout(\u1|V_Cont[2]~15 ));
// synopsys translate_off
defparam \u1|V_Cont[2]~14 .lut_mask = 16'hA50A;
defparam \u1|V_Cont[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N8
cycloneii_lcell_comb \u1|V_Cont[3]~16 (
// Equation(s):
// \u1|V_Cont[3]~16_combout  = (\u1|V_Cont [3] & (!\u1|V_Cont[2]~15 )) # (!\u1|V_Cont [3] & ((\u1|V_Cont[2]~15 ) # (GND)))
// \u1|V_Cont[3]~17  = CARRY((!\u1|V_Cont[2]~15 ) # (!\u1|V_Cont [3]))

	.dataa(vcc),
	.datab(\u1|V_Cont [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u1|V_Cont[2]~15 ),
	.combout(\u1|V_Cont[3]~16_combout ),
	.cout(\u1|V_Cont[3]~17 ));
// synopsys translate_off
defparam \u1|V_Cont[3]~16 .lut_mask = 16'h3C3F;
defparam \u1|V_Cont[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X57_Y49_N9
cycloneii_lcell_ff \u1|V_Cont[3] (
	.clk(\vga_clock|pixel_reg~clkctrl_outclk ),
	.datain(\u1|V_Cont[3]~16_combout ),
	.sdata(gnd),
	.aclr(!\r0|oRESET~regout ),
	.sclr(\u1|LessThan8~2_combout ),
	.sload(gnd),
	.ena(\u1|Equal6~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u1|V_Cont [3]));

// Location: LCFF_X57_Y49_N15
cycloneii_lcell_ff \u1|V_Cont[6] (
	.clk(\vga_clock|pixel_reg~clkctrl_outclk ),
	.datain(\u1|V_Cont[6]~22_combout ),
	.sdata(gnd),
	.aclr(!\r0|oRESET~regout ),
	.sclr(\u1|LessThan8~2_combout ),
	.sload(gnd),
	.ena(\u1|Equal6~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u1|V_Cont [6]));

// Location: LCFF_X57_Y49_N17
cycloneii_lcell_ff \u1|V_Cont[7] (
	.clk(\vga_clock|pixel_reg~clkctrl_outclk ),
	.datain(\u1|V_Cont[7]~24_combout ),
	.sdata(gnd),
	.aclr(!\r0|oRESET~regout ),
	.sclr(\u1|LessThan8~2_combout ),
	.sload(gnd),
	.ena(\u1|Equal6~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u1|V_Cont [7]));

// Location: LCCOMB_X57_Y49_N22
cycloneii_lcell_comb \u1|LessThan8~0 (
// Equation(s):
// \u1|LessThan8~0_combout  = (!\u1|V_Cont [4] & (!\u1|V_Cont [6] & (!\u1|V_Cont [7] & !\u1|V_Cont [8])))

	.dataa(\u1|V_Cont [4]),
	.datab(\u1|V_Cont [6]),
	.datac(\u1|V_Cont [7]),
	.datad(\u1|V_Cont [8]),
	.cin(gnd),
	.combout(\u1|LessThan8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|LessThan8~0 .lut_mask = 16'h0001;
defparam \u1|LessThan8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y49_N7
cycloneii_lcell_ff \u1|V_Cont[2] (
	.clk(\vga_clock|pixel_reg~clkctrl_outclk ),
	.datain(\u1|V_Cont[2]~14_combout ),
	.sdata(gnd),
	.aclr(!\r0|oRESET~regout ),
	.sclr(\u1|LessThan8~2_combout ),
	.sload(gnd),
	.ena(\u1|Equal6~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u1|V_Cont [2]));

// Location: LCCOMB_X58_Y49_N12
cycloneii_lcell_comb \u1|LessThan2~0 (
// Equation(s):
// \u1|LessThan2~0_combout  = (!\u1|V_Cont [2] & (!\u1|V_Cont [1] & !\u1|V_Cont [3]))

	.dataa(vcc),
	.datab(\u1|V_Cont [2]),
	.datac(\u1|V_Cont [1]),
	.datad(\u1|V_Cont [3]),
	.cin(gnd),
	.combout(\u1|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|LessThan2~0 .lut_mask = 16'h0003;
defparam \u1|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N30
cycloneii_lcell_comb \u1|LessThan9~0 (
// Equation(s):
// \u1|LessThan9~0_combout  = (\u1|V_Cont [5]) # ((!\u1|LessThan2~0_combout ) # (!\u1|LessThan8~0_combout ))

	.dataa(\u1|V_Cont [5]),
	.datab(\u1|LessThan8~0_combout ),
	.datac(vcc),
	.datad(\u1|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\u1|LessThan9~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|LessThan9~0 .lut_mask = 16'hBBFF;
defparam \u1|LessThan9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N24
cycloneii_lcell_comb \u1|oVGA_V_SYNC~0 (
// Equation(s):
// \u1|oVGA_V_SYNC~0_combout  = (\u1|Equal6~2_combout  & ((\u1|V_Cont [9]) # ((\u1|LessThan9~0_combout )))) # (!\u1|Equal6~2_combout  & (((\u1|oVGA_V_SYNC~regout ))))

	.dataa(\u1|V_Cont [9]),
	.datab(\u1|LessThan9~0_combout ),
	.datac(\u1|oVGA_V_SYNC~regout ),
	.datad(\u1|Equal6~2_combout ),
	.cin(gnd),
	.combout(\u1|oVGA_V_SYNC~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|oVGA_V_SYNC~0 .lut_mask = 16'hEEF0;
defparam \u1|oVGA_V_SYNC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y49_N25
cycloneii_lcell_ff \u1|oVGA_V_SYNC (
	.clk(\vga_clock|pixel_reg~clkctrl_outclk ),
	.datain(\u1|oVGA_V_SYNC~0_combout ),
	.sdata(gnd),
	.aclr(!\r0|oRESET~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u1|oVGA_V_SYNC~regout ));

// Location: LCCOMB_X60_Y50_N6
cycloneii_lcell_comb \u1|oVGA_BLANK (
// Equation(s):
// \u1|oVGA_BLANK~combout  = (\u1|oVGA_V_SYNC~regout  & \u1|oVGA_H_SYNC~regout )

	.dataa(vcc),
	.datab(\u1|oVGA_V_SYNC~regout ),
	.datac(vcc),
	.datad(\u1|oVGA_H_SYNC~regout ),
	.cin(gnd),
	.combout(\u1|oVGA_BLANK~combout ),
	.cout());
// synopsys translate_off
defparam \u1|oVGA_BLANK .lut_mask = 16'hCC00;
defparam \u1|oVGA_BLANK .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N16
cycloneii_lcell_comb \u1|Cur_Color_G[7]~feeder (
// Equation(s):
// \u1|Cur_Color_G[7]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|Cur_Color_G[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Cur_Color_G[7]~feeder .lut_mask = 16'hFFFF;
defparam \u1|Cur_Color_G[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y49_N17
cycloneii_lcell_ff \u1|Cur_Color_G[7] (
	.clk(\vga_clock|pixel_reg~clkctrl_outclk ),
	.datain(\u1|Cur_Color_G[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\r0|oRESET~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u1|Cur_Color_G [7]));

// Location: LCCOMB_X57_Y49_N0
cycloneii_lcell_comb \u1|LessThan2~1 (
// Equation(s):
// \u1|LessThan2~1_combout  = (!\u1|V_Cont [4] & (!\u1|V_Cont [3] & (!\u1|V_Cont [1] & !\u1|V_Cont [2])))

	.dataa(\u1|V_Cont [4]),
	.datab(\u1|V_Cont [3]),
	.datac(\u1|V_Cont [1]),
	.datad(\u1|V_Cont [2]),
	.cin(gnd),
	.combout(\u1|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|LessThan2~1 .lut_mask = 16'h0001;
defparam \u1|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N26
cycloneii_lcell_comb \u1|LessThan2~2 (
// Equation(s):
// \u1|LessThan2~2_combout  = (!\u1|V_Cont [7] & (!\u1|V_Cont [6] & (!\u1|V_Cont [9] & !\u1|V_Cont [8])))

	.dataa(\u1|V_Cont [7]),
	.datab(\u1|V_Cont [6]),
	.datac(\u1|V_Cont [9]),
	.datad(\u1|V_Cont [8]),
	.cin(gnd),
	.combout(\u1|LessThan2~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|LessThan2~2 .lut_mask = 16'h0001;
defparam \u1|LessThan2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N18
cycloneii_lcell_comb \u1|G_G~1 (
// Equation(s):
// \u1|G_G~1_combout  = (\u1|Cur_Color_G [7] & (((\u1|V_Cont [5] & !\u1|LessThan2~1_combout )) # (!\u1|LessThan2~2_combout )))

	.dataa(\u1|V_Cont [5]),
	.datab(\u1|Cur_Color_G [7]),
	.datac(\u1|LessThan2~1_combout ),
	.datad(\u1|LessThan2~2_combout ),
	.cin(gnd),
	.combout(\u1|G_G~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|G_G~1 .lut_mask = 16'h08CC;
defparam \u1|G_G~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N28
cycloneii_lcell_comb \u1|LessThan10~0 (
// Equation(s):
// \u1|LessThan10~0_combout  = (((!\u1|H_Cont [1] & !\u1|H_Cont [0])) # (!\u1|H_Cont [2])) # (!\u1|H_Cont [3])

	.dataa(\u1|H_Cont [3]),
	.datab(\u1|H_Cont [1]),
	.datac(\u1|H_Cont [2]),
	.datad(\u1|H_Cont [0]),
	.cin(gnd),
	.combout(\u1|LessThan10~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|LessThan10~0 .lut_mask = 16'h5F7F;
defparam \u1|LessThan10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N30
cycloneii_lcell_comb \u1|LessThan10~1 (
// Equation(s):
// \u1|LessThan10~1_combout  = (!\u1|H_Cont [5] & (!\u1|H_Cont [6] & ((\u1|LessThan10~0_combout ) # (!\u1|H_Cont [4]))))

	.dataa(\u1|H_Cont [5]),
	.datab(\u1|H_Cont [6]),
	.datac(\u1|H_Cont [4]),
	.datad(\u1|LessThan10~0_combout ),
	.cin(gnd),
	.combout(\u1|LessThan10~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|LessThan10~1 .lut_mask = 16'h1101;
defparam \u1|LessThan10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N0
cycloneii_lcell_comb \u1|G_G~0 (
// Equation(s):
// \u1|G_G~0_combout  = (\u1|H_Cont [8] & (((!\u1|H_Cont [7] & \u1|LessThan10~1_combout )) # (!\u1|H_Cont [9]))) # (!\u1|H_Cont [8] & ((\u1|H_Cont [9]) # ((\u1|H_Cont [7] & !\u1|LessThan10~1_combout ))))

	.dataa(\u1|H_Cont [8]),
	.datab(\u1|H_Cont [9]),
	.datac(\u1|H_Cont [7]),
	.datad(\u1|LessThan10~1_combout ),
	.cin(gnd),
	.combout(\u1|G_G~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|G_G~0 .lut_mask = 16'h6E76;
defparam \u1|G_G~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N10
cycloneii_lcell_comb \u1|G_G~2 (
// Equation(s):
// \u1|G_G~2_combout  = (\u1|G_G~1_combout  & (\u1|G_G~0_combout  & ((!\u1|LessThan9~0_combout ) # (!\u1|V_Cont [9]))))

	.dataa(\u1|V_Cont [9]),
	.datab(\u1|G_G~1_combout ),
	.datac(\u1|LessThan9~0_combout ),
	.datad(\u1|G_G~0_combout ),
	.cin(gnd),
	.combout(\u1|G_G~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|G_G~2 .lut_mask = 16'h4C00;
defparam \u1|G_G~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y49_N11
cycloneii_lcell_ff \u1|G_G[7] (
	.clk(\vga_clock|pixel_reg~clkctrl_outclk ),
	.datain(\u1|G_G~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u1|G_G [7]));

// Location: PIN_D24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_CLOCK~I (
	.datain(\vga_clock|pixel_reg~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_CLOCK));
// synopsys translate_off
defparam \oVGA_CLOCK~I .input_async_reset = "none";
defparam \oVGA_CLOCK~I .input_power_up = "low";
defparam \oVGA_CLOCK~I .input_register_mode = "none";
defparam \oVGA_CLOCK~I .input_sync_reset = "none";
defparam \oVGA_CLOCK~I .oe_async_reset = "none";
defparam \oVGA_CLOCK~I .oe_power_up = "low";
defparam \oVGA_CLOCK~I .oe_register_mode = "none";
defparam \oVGA_CLOCK~I .oe_sync_reset = "none";
defparam \oVGA_CLOCK~I .operation_mode = "output";
defparam \oVGA_CLOCK~I .output_async_reset = "none";
defparam \oVGA_CLOCK~I .output_power_up = "low";
defparam \oVGA_CLOCK~I .output_register_mode = "none";
defparam \oVGA_CLOCK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_HS~I (
	.datain(\u1|oVGA_H_SYNC~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_HS));
// synopsys translate_off
defparam \oVGA_HS~I .input_async_reset = "none";
defparam \oVGA_HS~I .input_power_up = "low";
defparam \oVGA_HS~I .input_register_mode = "none";
defparam \oVGA_HS~I .input_sync_reset = "none";
defparam \oVGA_HS~I .oe_async_reset = "none";
defparam \oVGA_HS~I .oe_power_up = "low";
defparam \oVGA_HS~I .oe_register_mode = "none";
defparam \oVGA_HS~I .oe_sync_reset = "none";
defparam \oVGA_HS~I .operation_mode = "output";
defparam \oVGA_HS~I .output_async_reset = "none";
defparam \oVGA_HS~I .output_power_up = "low";
defparam \oVGA_HS~I .output_register_mode = "none";
defparam \oVGA_HS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_VS~I (
	.datain(\u1|oVGA_V_SYNC~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_VS));
// synopsys translate_off
defparam \oVGA_VS~I .input_async_reset = "none";
defparam \oVGA_VS~I .input_power_up = "low";
defparam \oVGA_VS~I .input_register_mode = "none";
defparam \oVGA_VS~I .input_sync_reset = "none";
defparam \oVGA_VS~I .oe_async_reset = "none";
defparam \oVGA_VS~I .oe_power_up = "low";
defparam \oVGA_VS~I .oe_register_mode = "none";
defparam \oVGA_VS~I .oe_sync_reset = "none";
defparam \oVGA_VS~I .operation_mode = "output";
defparam \oVGA_VS~I .output_async_reset = "none";
defparam \oVGA_VS~I .output_power_up = "low";
defparam \oVGA_VS~I .output_register_mode = "none";
defparam \oVGA_VS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_BLANK_N~I (
	.datain(\u1|oVGA_BLANK~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_BLANK_N));
// synopsys translate_off
defparam \oVGA_BLANK_N~I .input_async_reset = "none";
defparam \oVGA_BLANK_N~I .input_power_up = "low";
defparam \oVGA_BLANK_N~I .input_register_mode = "none";
defparam \oVGA_BLANK_N~I .input_sync_reset = "none";
defparam \oVGA_BLANK_N~I .oe_async_reset = "none";
defparam \oVGA_BLANK_N~I .oe_power_up = "low";
defparam \oVGA_BLANK_N~I .oe_register_mode = "none";
defparam \oVGA_BLANK_N~I .oe_sync_reset = "none";
defparam \oVGA_BLANK_N~I .operation_mode = "output";
defparam \oVGA_BLANK_N~I .output_async_reset = "none";
defparam \oVGA_BLANK_N~I .output_power_up = "low";
defparam \oVGA_BLANK_N~I .output_register_mode = "none";
defparam \oVGA_BLANK_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_SYNC_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_SYNC_N));
// synopsys translate_off
defparam \oVGA_SYNC_N~I .input_async_reset = "none";
defparam \oVGA_SYNC_N~I .input_power_up = "low";
defparam \oVGA_SYNC_N~I .input_register_mode = "none";
defparam \oVGA_SYNC_N~I .input_sync_reset = "none";
defparam \oVGA_SYNC_N~I .oe_async_reset = "none";
defparam \oVGA_SYNC_N~I .oe_power_up = "low";
defparam \oVGA_SYNC_N~I .oe_register_mode = "none";
defparam \oVGA_SYNC_N~I .oe_sync_reset = "none";
defparam \oVGA_SYNC_N~I .operation_mode = "output";
defparam \oVGA_SYNC_N~I .output_async_reset = "none";
defparam \oVGA_SYNC_N~I .output_power_up = "low";
defparam \oVGA_SYNC_N~I .output_register_mode = "none";
defparam \oVGA_SYNC_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_R[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_R[0]));
// synopsys translate_off
defparam \oVGA_R[0]~I .input_async_reset = "none";
defparam \oVGA_R[0]~I .input_power_up = "low";
defparam \oVGA_R[0]~I .input_register_mode = "none";
defparam \oVGA_R[0]~I .input_sync_reset = "none";
defparam \oVGA_R[0]~I .oe_async_reset = "none";
defparam \oVGA_R[0]~I .oe_power_up = "low";
defparam \oVGA_R[0]~I .oe_register_mode = "none";
defparam \oVGA_R[0]~I .oe_sync_reset = "none";
defparam \oVGA_R[0]~I .operation_mode = "output";
defparam \oVGA_R[0]~I .output_async_reset = "none";
defparam \oVGA_R[0]~I .output_power_up = "low";
defparam \oVGA_R[0]~I .output_register_mode = "none";
defparam \oVGA_R[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_R[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_R[1]));
// synopsys translate_off
defparam \oVGA_R[1]~I .input_async_reset = "none";
defparam \oVGA_R[1]~I .input_power_up = "low";
defparam \oVGA_R[1]~I .input_register_mode = "none";
defparam \oVGA_R[1]~I .input_sync_reset = "none";
defparam \oVGA_R[1]~I .oe_async_reset = "none";
defparam \oVGA_R[1]~I .oe_power_up = "low";
defparam \oVGA_R[1]~I .oe_register_mode = "none";
defparam \oVGA_R[1]~I .oe_sync_reset = "none";
defparam \oVGA_R[1]~I .operation_mode = "output";
defparam \oVGA_R[1]~I .output_async_reset = "none";
defparam \oVGA_R[1]~I .output_power_up = "low";
defparam \oVGA_R[1]~I .output_register_mode = "none";
defparam \oVGA_R[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_R[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_R[2]));
// synopsys translate_off
defparam \oVGA_R[2]~I .input_async_reset = "none";
defparam \oVGA_R[2]~I .input_power_up = "low";
defparam \oVGA_R[2]~I .input_register_mode = "none";
defparam \oVGA_R[2]~I .input_sync_reset = "none";
defparam \oVGA_R[2]~I .oe_async_reset = "none";
defparam \oVGA_R[2]~I .oe_power_up = "low";
defparam \oVGA_R[2]~I .oe_register_mode = "none";
defparam \oVGA_R[2]~I .oe_sync_reset = "none";
defparam \oVGA_R[2]~I .operation_mode = "output";
defparam \oVGA_R[2]~I .output_async_reset = "none";
defparam \oVGA_R[2]~I .output_power_up = "low";
defparam \oVGA_R[2]~I .output_register_mode = "none";
defparam \oVGA_R[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_R[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_R[3]));
// synopsys translate_off
defparam \oVGA_R[3]~I .input_async_reset = "none";
defparam \oVGA_R[3]~I .input_power_up = "low";
defparam \oVGA_R[3]~I .input_register_mode = "none";
defparam \oVGA_R[3]~I .input_sync_reset = "none";
defparam \oVGA_R[3]~I .oe_async_reset = "none";
defparam \oVGA_R[3]~I .oe_power_up = "low";
defparam \oVGA_R[3]~I .oe_register_mode = "none";
defparam \oVGA_R[3]~I .oe_sync_reset = "none";
defparam \oVGA_R[3]~I .operation_mode = "output";
defparam \oVGA_R[3]~I .output_async_reset = "none";
defparam \oVGA_R[3]~I .output_power_up = "low";
defparam \oVGA_R[3]~I .output_register_mode = "none";
defparam \oVGA_R[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_R[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_R[4]));
// synopsys translate_off
defparam \oVGA_R[4]~I .input_async_reset = "none";
defparam \oVGA_R[4]~I .input_power_up = "low";
defparam \oVGA_R[4]~I .input_register_mode = "none";
defparam \oVGA_R[4]~I .input_sync_reset = "none";
defparam \oVGA_R[4]~I .oe_async_reset = "none";
defparam \oVGA_R[4]~I .oe_power_up = "low";
defparam \oVGA_R[4]~I .oe_register_mode = "none";
defparam \oVGA_R[4]~I .oe_sync_reset = "none";
defparam \oVGA_R[4]~I .operation_mode = "output";
defparam \oVGA_R[4]~I .output_async_reset = "none";
defparam \oVGA_R[4]~I .output_power_up = "low";
defparam \oVGA_R[4]~I .output_register_mode = "none";
defparam \oVGA_R[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_R[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_R[5]));
// synopsys translate_off
defparam \oVGA_R[5]~I .input_async_reset = "none";
defparam \oVGA_R[5]~I .input_power_up = "low";
defparam \oVGA_R[5]~I .input_register_mode = "none";
defparam \oVGA_R[5]~I .input_sync_reset = "none";
defparam \oVGA_R[5]~I .oe_async_reset = "none";
defparam \oVGA_R[5]~I .oe_power_up = "low";
defparam \oVGA_R[5]~I .oe_register_mode = "none";
defparam \oVGA_R[5]~I .oe_sync_reset = "none";
defparam \oVGA_R[5]~I .operation_mode = "output";
defparam \oVGA_R[5]~I .output_async_reset = "none";
defparam \oVGA_R[5]~I .output_power_up = "low";
defparam \oVGA_R[5]~I .output_register_mode = "none";
defparam \oVGA_R[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_R[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_R[6]));
// synopsys translate_off
defparam \oVGA_R[6]~I .input_async_reset = "none";
defparam \oVGA_R[6]~I .input_power_up = "low";
defparam \oVGA_R[6]~I .input_register_mode = "none";
defparam \oVGA_R[6]~I .input_sync_reset = "none";
defparam \oVGA_R[6]~I .oe_async_reset = "none";
defparam \oVGA_R[6]~I .oe_power_up = "low";
defparam \oVGA_R[6]~I .oe_register_mode = "none";
defparam \oVGA_R[6]~I .oe_sync_reset = "none";
defparam \oVGA_R[6]~I .operation_mode = "output";
defparam \oVGA_R[6]~I .output_async_reset = "none";
defparam \oVGA_R[6]~I .output_power_up = "low";
defparam \oVGA_R[6]~I .output_register_mode = "none";
defparam \oVGA_R[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_R[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_R[7]));
// synopsys translate_off
defparam \oVGA_R[7]~I .input_async_reset = "none";
defparam \oVGA_R[7]~I .input_power_up = "low";
defparam \oVGA_R[7]~I .input_register_mode = "none";
defparam \oVGA_R[7]~I .input_sync_reset = "none";
defparam \oVGA_R[7]~I .oe_async_reset = "none";
defparam \oVGA_R[7]~I .oe_power_up = "low";
defparam \oVGA_R[7]~I .oe_register_mode = "none";
defparam \oVGA_R[7]~I .oe_sync_reset = "none";
defparam \oVGA_R[7]~I .operation_mode = "output";
defparam \oVGA_R[7]~I .output_async_reset = "none";
defparam \oVGA_R[7]~I .output_power_up = "low";
defparam \oVGA_R[7]~I .output_register_mode = "none";
defparam \oVGA_R[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_R[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_R[8]));
// synopsys translate_off
defparam \oVGA_R[8]~I .input_async_reset = "none";
defparam \oVGA_R[8]~I .input_power_up = "low";
defparam \oVGA_R[8]~I .input_register_mode = "none";
defparam \oVGA_R[8]~I .input_sync_reset = "none";
defparam \oVGA_R[8]~I .oe_async_reset = "none";
defparam \oVGA_R[8]~I .oe_power_up = "low";
defparam \oVGA_R[8]~I .oe_register_mode = "none";
defparam \oVGA_R[8]~I .oe_sync_reset = "none";
defparam \oVGA_R[8]~I .operation_mode = "output";
defparam \oVGA_R[8]~I .output_async_reset = "none";
defparam \oVGA_R[8]~I .output_power_up = "low";
defparam \oVGA_R[8]~I .output_register_mode = "none";
defparam \oVGA_R[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_R[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_R[9]));
// synopsys translate_off
defparam \oVGA_R[9]~I .input_async_reset = "none";
defparam \oVGA_R[9]~I .input_power_up = "low";
defparam \oVGA_R[9]~I .input_register_mode = "none";
defparam \oVGA_R[9]~I .input_sync_reset = "none";
defparam \oVGA_R[9]~I .oe_async_reset = "none";
defparam \oVGA_R[9]~I .oe_power_up = "low";
defparam \oVGA_R[9]~I .oe_register_mode = "none";
defparam \oVGA_R[9]~I .oe_sync_reset = "none";
defparam \oVGA_R[9]~I .operation_mode = "output";
defparam \oVGA_R[9]~I .output_async_reset = "none";
defparam \oVGA_R[9]~I .output_power_up = "low";
defparam \oVGA_R[9]~I .output_register_mode = "none";
defparam \oVGA_R[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_G[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_G[0]));
// synopsys translate_off
defparam \oVGA_G[0]~I .input_async_reset = "none";
defparam \oVGA_G[0]~I .input_power_up = "low";
defparam \oVGA_G[0]~I .input_register_mode = "none";
defparam \oVGA_G[0]~I .input_sync_reset = "none";
defparam \oVGA_G[0]~I .oe_async_reset = "none";
defparam \oVGA_G[0]~I .oe_power_up = "low";
defparam \oVGA_G[0]~I .oe_register_mode = "none";
defparam \oVGA_G[0]~I .oe_sync_reset = "none";
defparam \oVGA_G[0]~I .operation_mode = "output";
defparam \oVGA_G[0]~I .output_async_reset = "none";
defparam \oVGA_G[0]~I .output_power_up = "low";
defparam \oVGA_G[0]~I .output_register_mode = "none";
defparam \oVGA_G[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_G[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_G[1]));
// synopsys translate_off
defparam \oVGA_G[1]~I .input_async_reset = "none";
defparam \oVGA_G[1]~I .input_power_up = "low";
defparam \oVGA_G[1]~I .input_register_mode = "none";
defparam \oVGA_G[1]~I .input_sync_reset = "none";
defparam \oVGA_G[1]~I .oe_async_reset = "none";
defparam \oVGA_G[1]~I .oe_power_up = "low";
defparam \oVGA_G[1]~I .oe_register_mode = "none";
defparam \oVGA_G[1]~I .oe_sync_reset = "none";
defparam \oVGA_G[1]~I .operation_mode = "output";
defparam \oVGA_G[1]~I .output_async_reset = "none";
defparam \oVGA_G[1]~I .output_power_up = "low";
defparam \oVGA_G[1]~I .output_register_mode = "none";
defparam \oVGA_G[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_G[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_G[2]));
// synopsys translate_off
defparam \oVGA_G[2]~I .input_async_reset = "none";
defparam \oVGA_G[2]~I .input_power_up = "low";
defparam \oVGA_G[2]~I .input_register_mode = "none";
defparam \oVGA_G[2]~I .input_sync_reset = "none";
defparam \oVGA_G[2]~I .oe_async_reset = "none";
defparam \oVGA_G[2]~I .oe_power_up = "low";
defparam \oVGA_G[2]~I .oe_register_mode = "none";
defparam \oVGA_G[2]~I .oe_sync_reset = "none";
defparam \oVGA_G[2]~I .operation_mode = "output";
defparam \oVGA_G[2]~I .output_async_reset = "none";
defparam \oVGA_G[2]~I .output_power_up = "low";
defparam \oVGA_G[2]~I .output_register_mode = "none";
defparam \oVGA_G[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_G[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_G[3]));
// synopsys translate_off
defparam \oVGA_G[3]~I .input_async_reset = "none";
defparam \oVGA_G[3]~I .input_power_up = "low";
defparam \oVGA_G[3]~I .input_register_mode = "none";
defparam \oVGA_G[3]~I .input_sync_reset = "none";
defparam \oVGA_G[3]~I .oe_async_reset = "none";
defparam \oVGA_G[3]~I .oe_power_up = "low";
defparam \oVGA_G[3]~I .oe_register_mode = "none";
defparam \oVGA_G[3]~I .oe_sync_reset = "none";
defparam \oVGA_G[3]~I .operation_mode = "output";
defparam \oVGA_G[3]~I .output_async_reset = "none";
defparam \oVGA_G[3]~I .output_power_up = "low";
defparam \oVGA_G[3]~I .output_register_mode = "none";
defparam \oVGA_G[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_G[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_G[4]));
// synopsys translate_off
defparam \oVGA_G[4]~I .input_async_reset = "none";
defparam \oVGA_G[4]~I .input_power_up = "low";
defparam \oVGA_G[4]~I .input_register_mode = "none";
defparam \oVGA_G[4]~I .input_sync_reset = "none";
defparam \oVGA_G[4]~I .oe_async_reset = "none";
defparam \oVGA_G[4]~I .oe_power_up = "low";
defparam \oVGA_G[4]~I .oe_register_mode = "none";
defparam \oVGA_G[4]~I .oe_sync_reset = "none";
defparam \oVGA_G[4]~I .operation_mode = "output";
defparam \oVGA_G[4]~I .output_async_reset = "none";
defparam \oVGA_G[4]~I .output_power_up = "low";
defparam \oVGA_G[4]~I .output_register_mode = "none";
defparam \oVGA_G[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_G[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_G[5]));
// synopsys translate_off
defparam \oVGA_G[5]~I .input_async_reset = "none";
defparam \oVGA_G[5]~I .input_power_up = "low";
defparam \oVGA_G[5]~I .input_register_mode = "none";
defparam \oVGA_G[5]~I .input_sync_reset = "none";
defparam \oVGA_G[5]~I .oe_async_reset = "none";
defparam \oVGA_G[5]~I .oe_power_up = "low";
defparam \oVGA_G[5]~I .oe_register_mode = "none";
defparam \oVGA_G[5]~I .oe_sync_reset = "none";
defparam \oVGA_G[5]~I .operation_mode = "output";
defparam \oVGA_G[5]~I .output_async_reset = "none";
defparam \oVGA_G[5]~I .output_power_up = "low";
defparam \oVGA_G[5]~I .output_register_mode = "none";
defparam \oVGA_G[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_G[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_G[6]));
// synopsys translate_off
defparam \oVGA_G[6]~I .input_async_reset = "none";
defparam \oVGA_G[6]~I .input_power_up = "low";
defparam \oVGA_G[6]~I .input_register_mode = "none";
defparam \oVGA_G[6]~I .input_sync_reset = "none";
defparam \oVGA_G[6]~I .oe_async_reset = "none";
defparam \oVGA_G[6]~I .oe_power_up = "low";
defparam \oVGA_G[6]~I .oe_register_mode = "none";
defparam \oVGA_G[6]~I .oe_sync_reset = "none";
defparam \oVGA_G[6]~I .operation_mode = "output";
defparam \oVGA_G[6]~I .output_async_reset = "none";
defparam \oVGA_G[6]~I .output_power_up = "low";
defparam \oVGA_G[6]~I .output_register_mode = "none";
defparam \oVGA_G[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_G[7]~I (
	.datain(\u1|G_G [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_G[7]));
// synopsys translate_off
defparam \oVGA_G[7]~I .input_async_reset = "none";
defparam \oVGA_G[7]~I .input_power_up = "low";
defparam \oVGA_G[7]~I .input_register_mode = "none";
defparam \oVGA_G[7]~I .input_sync_reset = "none";
defparam \oVGA_G[7]~I .oe_async_reset = "none";
defparam \oVGA_G[7]~I .oe_power_up = "low";
defparam \oVGA_G[7]~I .oe_register_mode = "none";
defparam \oVGA_G[7]~I .oe_sync_reset = "none";
defparam \oVGA_G[7]~I .operation_mode = "output";
defparam \oVGA_G[7]~I .output_async_reset = "none";
defparam \oVGA_G[7]~I .output_power_up = "low";
defparam \oVGA_G[7]~I .output_register_mode = "none";
defparam \oVGA_G[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_G[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_G[8]));
// synopsys translate_off
defparam \oVGA_G[8]~I .input_async_reset = "none";
defparam \oVGA_G[8]~I .input_power_up = "low";
defparam \oVGA_G[8]~I .input_register_mode = "none";
defparam \oVGA_G[8]~I .input_sync_reset = "none";
defparam \oVGA_G[8]~I .oe_async_reset = "none";
defparam \oVGA_G[8]~I .oe_power_up = "low";
defparam \oVGA_G[8]~I .oe_register_mode = "none";
defparam \oVGA_G[8]~I .oe_sync_reset = "none";
defparam \oVGA_G[8]~I .operation_mode = "output";
defparam \oVGA_G[8]~I .output_async_reset = "none";
defparam \oVGA_G[8]~I .output_power_up = "low";
defparam \oVGA_G[8]~I .output_register_mode = "none";
defparam \oVGA_G[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_G[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_G[9]));
// synopsys translate_off
defparam \oVGA_G[9]~I .input_async_reset = "none";
defparam \oVGA_G[9]~I .input_power_up = "low";
defparam \oVGA_G[9]~I .input_register_mode = "none";
defparam \oVGA_G[9]~I .input_sync_reset = "none";
defparam \oVGA_G[9]~I .oe_async_reset = "none";
defparam \oVGA_G[9]~I .oe_power_up = "low";
defparam \oVGA_G[9]~I .oe_register_mode = "none";
defparam \oVGA_G[9]~I .oe_sync_reset = "none";
defparam \oVGA_G[9]~I .operation_mode = "output";
defparam \oVGA_G[9]~I .output_async_reset = "none";
defparam \oVGA_G[9]~I .output_power_up = "low";
defparam \oVGA_G[9]~I .output_register_mode = "none";
defparam \oVGA_G[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_B[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_B[0]));
// synopsys translate_off
defparam \oVGA_B[0]~I .input_async_reset = "none";
defparam \oVGA_B[0]~I .input_power_up = "low";
defparam \oVGA_B[0]~I .input_register_mode = "none";
defparam \oVGA_B[0]~I .input_sync_reset = "none";
defparam \oVGA_B[0]~I .oe_async_reset = "none";
defparam \oVGA_B[0]~I .oe_power_up = "low";
defparam \oVGA_B[0]~I .oe_register_mode = "none";
defparam \oVGA_B[0]~I .oe_sync_reset = "none";
defparam \oVGA_B[0]~I .operation_mode = "output";
defparam \oVGA_B[0]~I .output_async_reset = "none";
defparam \oVGA_B[0]~I .output_power_up = "low";
defparam \oVGA_B[0]~I .output_register_mode = "none";
defparam \oVGA_B[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_B[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_B[1]));
// synopsys translate_off
defparam \oVGA_B[1]~I .input_async_reset = "none";
defparam \oVGA_B[1]~I .input_power_up = "low";
defparam \oVGA_B[1]~I .input_register_mode = "none";
defparam \oVGA_B[1]~I .input_sync_reset = "none";
defparam \oVGA_B[1]~I .oe_async_reset = "none";
defparam \oVGA_B[1]~I .oe_power_up = "low";
defparam \oVGA_B[1]~I .oe_register_mode = "none";
defparam \oVGA_B[1]~I .oe_sync_reset = "none";
defparam \oVGA_B[1]~I .operation_mode = "output";
defparam \oVGA_B[1]~I .output_async_reset = "none";
defparam \oVGA_B[1]~I .output_power_up = "low";
defparam \oVGA_B[1]~I .output_register_mode = "none";
defparam \oVGA_B[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_B[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_B[2]));
// synopsys translate_off
defparam \oVGA_B[2]~I .input_async_reset = "none";
defparam \oVGA_B[2]~I .input_power_up = "low";
defparam \oVGA_B[2]~I .input_register_mode = "none";
defparam \oVGA_B[2]~I .input_sync_reset = "none";
defparam \oVGA_B[2]~I .oe_async_reset = "none";
defparam \oVGA_B[2]~I .oe_power_up = "low";
defparam \oVGA_B[2]~I .oe_register_mode = "none";
defparam \oVGA_B[2]~I .oe_sync_reset = "none";
defparam \oVGA_B[2]~I .operation_mode = "output";
defparam \oVGA_B[2]~I .output_async_reset = "none";
defparam \oVGA_B[2]~I .output_power_up = "low";
defparam \oVGA_B[2]~I .output_register_mode = "none";
defparam \oVGA_B[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_B[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_B[3]));
// synopsys translate_off
defparam \oVGA_B[3]~I .input_async_reset = "none";
defparam \oVGA_B[3]~I .input_power_up = "low";
defparam \oVGA_B[3]~I .input_register_mode = "none";
defparam \oVGA_B[3]~I .input_sync_reset = "none";
defparam \oVGA_B[3]~I .oe_async_reset = "none";
defparam \oVGA_B[3]~I .oe_power_up = "low";
defparam \oVGA_B[3]~I .oe_register_mode = "none";
defparam \oVGA_B[3]~I .oe_sync_reset = "none";
defparam \oVGA_B[3]~I .operation_mode = "output";
defparam \oVGA_B[3]~I .output_async_reset = "none";
defparam \oVGA_B[3]~I .output_power_up = "low";
defparam \oVGA_B[3]~I .output_register_mode = "none";
defparam \oVGA_B[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_B[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_B[4]));
// synopsys translate_off
defparam \oVGA_B[4]~I .input_async_reset = "none";
defparam \oVGA_B[4]~I .input_power_up = "low";
defparam \oVGA_B[4]~I .input_register_mode = "none";
defparam \oVGA_B[4]~I .input_sync_reset = "none";
defparam \oVGA_B[4]~I .oe_async_reset = "none";
defparam \oVGA_B[4]~I .oe_power_up = "low";
defparam \oVGA_B[4]~I .oe_register_mode = "none";
defparam \oVGA_B[4]~I .oe_sync_reset = "none";
defparam \oVGA_B[4]~I .operation_mode = "output";
defparam \oVGA_B[4]~I .output_async_reset = "none";
defparam \oVGA_B[4]~I .output_power_up = "low";
defparam \oVGA_B[4]~I .output_register_mode = "none";
defparam \oVGA_B[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_B[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_B[5]));
// synopsys translate_off
defparam \oVGA_B[5]~I .input_async_reset = "none";
defparam \oVGA_B[5]~I .input_power_up = "low";
defparam \oVGA_B[5]~I .input_register_mode = "none";
defparam \oVGA_B[5]~I .input_sync_reset = "none";
defparam \oVGA_B[5]~I .oe_async_reset = "none";
defparam \oVGA_B[5]~I .oe_power_up = "low";
defparam \oVGA_B[5]~I .oe_register_mode = "none";
defparam \oVGA_B[5]~I .oe_sync_reset = "none";
defparam \oVGA_B[5]~I .operation_mode = "output";
defparam \oVGA_B[5]~I .output_async_reset = "none";
defparam \oVGA_B[5]~I .output_power_up = "low";
defparam \oVGA_B[5]~I .output_register_mode = "none";
defparam \oVGA_B[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_B[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_B[6]));
// synopsys translate_off
defparam \oVGA_B[6]~I .input_async_reset = "none";
defparam \oVGA_B[6]~I .input_power_up = "low";
defparam \oVGA_B[6]~I .input_register_mode = "none";
defparam \oVGA_B[6]~I .input_sync_reset = "none";
defparam \oVGA_B[6]~I .oe_async_reset = "none";
defparam \oVGA_B[6]~I .oe_power_up = "low";
defparam \oVGA_B[6]~I .oe_register_mode = "none";
defparam \oVGA_B[6]~I .oe_sync_reset = "none";
defparam \oVGA_B[6]~I .operation_mode = "output";
defparam \oVGA_B[6]~I .output_async_reset = "none";
defparam \oVGA_B[6]~I .output_power_up = "low";
defparam \oVGA_B[6]~I .output_register_mode = "none";
defparam \oVGA_B[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_B[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_B[7]));
// synopsys translate_off
defparam \oVGA_B[7]~I .input_async_reset = "none";
defparam \oVGA_B[7]~I .input_power_up = "low";
defparam \oVGA_B[7]~I .input_register_mode = "none";
defparam \oVGA_B[7]~I .input_sync_reset = "none";
defparam \oVGA_B[7]~I .oe_async_reset = "none";
defparam \oVGA_B[7]~I .oe_power_up = "low";
defparam \oVGA_B[7]~I .oe_register_mode = "none";
defparam \oVGA_B[7]~I .oe_sync_reset = "none";
defparam \oVGA_B[7]~I .operation_mode = "output";
defparam \oVGA_B[7]~I .output_async_reset = "none";
defparam \oVGA_B[7]~I .output_power_up = "low";
defparam \oVGA_B[7]~I .output_register_mode = "none";
defparam \oVGA_B[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_B[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_B[8]));
// synopsys translate_off
defparam \oVGA_B[8]~I .input_async_reset = "none";
defparam \oVGA_B[8]~I .input_power_up = "low";
defparam \oVGA_B[8]~I .input_register_mode = "none";
defparam \oVGA_B[8]~I .input_sync_reset = "none";
defparam \oVGA_B[8]~I .oe_async_reset = "none";
defparam \oVGA_B[8]~I .oe_power_up = "low";
defparam \oVGA_B[8]~I .oe_register_mode = "none";
defparam \oVGA_B[8]~I .oe_sync_reset = "none";
defparam \oVGA_B[8]~I .operation_mode = "output";
defparam \oVGA_B[8]~I .output_async_reset = "none";
defparam \oVGA_B[8]~I .output_power_up = "low";
defparam \oVGA_B[8]~I .output_register_mode = "none";
defparam \oVGA_B[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_B[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_B[9]));
// synopsys translate_off
defparam \oVGA_B[9]~I .input_async_reset = "none";
defparam \oVGA_B[9]~I .input_power_up = "low";
defparam \oVGA_B[9]~I .input_register_mode = "none";
defparam \oVGA_B[9]~I .input_sync_reset = "none";
defparam \oVGA_B[9]~I .oe_async_reset = "none";
defparam \oVGA_B[9]~I .oe_power_up = "low";
defparam \oVGA_B[9]~I .oe_register_mode = "none";
defparam \oVGA_B[9]~I .oe_sync_reset = "none";
defparam \oVGA_B[9]~I .operation_mode = "output";
defparam \oVGA_B[9]~I .output_async_reset = "none";
defparam \oVGA_B[9]~I .output_power_up = "low";
defparam \oVGA_B[9]~I .output_register_mode = "none";
defparam \oVGA_B[9]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
