LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

ENTITY REG_ONE IS
	PORT (CLR,CLK,WRT	:	IN STD_LOGIC_VECTOR(0);
			D				:	IN STD_LOGIC_VECTOR(31 DOWNTO 0);
			Q				:	OUT STD_LOGIC_VECTOR(31 DOWNTO 0));
END REG_ONE;

ARCHITECTURE behavioral OF REG_ONE IS
BEGIN
	REGISTER_ONE:
	PROCESS(CLR,CLK,WRT,D)
	BEGIN
		IF CLR = '1' THEN
			FOR i IN 0 TO 31 LOOP
				Q(i) <= '0';
			END LOOP;
		IF (CLK = 1 AND WRT = 1) THEN
			FOR i IN 0 TO 31 LOOP
				Q(i) <= D(i);
			END LOOP;
	END PROCESS;
END behavioral;