<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Projeto1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ALU_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="PlacaMae.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="PlacaMae.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="PlacaMae.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="PlacaMae.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="PlacaMae.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="PlacaMae.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="PlacaMae.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="PlacaMae.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="PlacaMae.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="PlacaMae.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PlacaMae.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="PlacaMae.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="PlacaMae.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="PlacaMae.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="PlacaMae.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="PlacaMae.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="PlacaMae.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="PlacaMae.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="PlacaMae.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="PlacaMae.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="PlacaMae_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="PlacaMae_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="PlacaMae_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="PlacaMae_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="PlacaMae_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="PlacaMae_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PlacaMae_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PlacaMae_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="PlacaMae_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="PlacaMae_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PlacaMae_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="PlacaMae_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="PlacaMae_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="PlacaMae_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PlacaMae_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="placamae.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="placamae.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="placamae.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_3"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testbench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1489707722" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1489707722">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489951887" xil_pn:in_ck="2426056218006752819" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1489951886">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="MemDados.vhd"/>
      <outfile xil_pn:name="MemInst.vhd"/>
      <outfile xil_pn:name="Mux.vhd"/>
      <outfile xil_pn:name="MuxPC.vhd"/>
      <outfile xil_pn:name="PerifericoEntrada.vhd"/>
      <outfile xil_pn:name="PerifericoSaida.vhd"/>
      <outfile xil_pn:name="PlacaMae.vhd"/>
      <outfile xil_pn:name="Processador.vhd"/>
      <outfile xil_pn:name="ProgramCounter.vhd"/>
      <outfile xil_pn:name="RegistoA.vhd"/>
      <outfile xil_pn:name="RomDesc.vhd"/>
      <outfile xil_pn:name="Zero.vhd"/>
      <outfile xil_pn:name="tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1493508228" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3321771038117726843" xil_pn:start_ts="1493508228">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493508228" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-7956445422241074173" xil_pn:start_ts="1493508228">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489949585" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3442075192624179610" xil_pn:start_ts="1489949585">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489951887" xil_pn:in_ck="2426056218006752819" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1489951887">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="MemDados.vhd"/>
      <outfile xil_pn:name="MemInst.vhd"/>
      <outfile xil_pn:name="Mux.vhd"/>
      <outfile xil_pn:name="MuxPC.vhd"/>
      <outfile xil_pn:name="PerifericoEntrada.vhd"/>
      <outfile xil_pn:name="PerifericoSaida.vhd"/>
      <outfile xil_pn:name="PlacaMae.vhd"/>
      <outfile xil_pn:name="Processador.vhd"/>
      <outfile xil_pn:name="ProgramCounter.vhd"/>
      <outfile xil_pn:name="RegistoA.vhd"/>
      <outfile xil_pn:name="RomDesc.vhd"/>
      <outfile xil_pn:name="Zero.vhd"/>
      <outfile xil_pn:name="tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1493508234" xil_pn:in_ck="2426056218006752819" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7003666629771756867" xil_pn:start_ts="1493508228">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU_beh.prj"/>
      <outfile xil_pn:name="ALU_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1493508234" xil_pn:in_ck="385348834902795872" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="9100267346776160906" xil_pn:start_ts="1493508234">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1489942854" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1489942853">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489942854" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-706892043504602731" xil_pn:start_ts="1489942854">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489943397" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3442075192624179610" xil_pn:start_ts="1489943397">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489942854" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1489942854">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489942854" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2216950069129047831" xil_pn:start_ts="1489942854">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489947376" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8977612015756273942" xil_pn:start_ts="1489947376">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489947376" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="5054558092892486896" xil_pn:start_ts="1489947376">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490117035" xil_pn:in_ck="-2795588826204190483" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-6169897585149035265" xil_pn:start_ts="1490117024">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="PlacaMae.lso"/>
      <outfile xil_pn:name="PlacaMae.ngc"/>
      <outfile xil_pn:name="PlacaMae.ngr"/>
      <outfile xil_pn:name="PlacaMae.prj"/>
      <outfile xil_pn:name="PlacaMae.stx"/>
      <outfile xil_pn:name="PlacaMae.syr"/>
      <outfile xil_pn:name="PlacaMae.xst"/>
      <outfile xil_pn:name="PlacaMae_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1490117035" xil_pn:in_ck="4213424437296598560" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-1475169567784549524" xil_pn:start_ts="1490117035">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490117041" xil_pn:in_ck="5071445917490288122" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-3478525240700904975" xil_pn:start_ts="1490117035">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PlacaMae.bld"/>
      <outfile xil_pn:name="PlacaMae.ngd"/>
      <outfile xil_pn:name="PlacaMae_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1490117058" xil_pn:in_ck="6739335432443273083" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="4245753365082497697" xil_pn:start_ts="1490117041">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="PlacaMae.pcf"/>
      <outfile xil_pn:name="PlacaMae_map.map"/>
      <outfile xil_pn:name="PlacaMae_map.mrp"/>
      <outfile xil_pn:name="PlacaMae_map.ncd"/>
      <outfile xil_pn:name="PlacaMae_map.ngm"/>
      <outfile xil_pn:name="PlacaMae_map.xrpt"/>
      <outfile xil_pn:name="PlacaMae_summary.xml"/>
      <outfile xil_pn:name="PlacaMae_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1490117070" xil_pn:in_ck="-6106335019940772972" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-3829590541433901613" xil_pn:start_ts="1490117058">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PlacaMae.ncd"/>
      <outfile xil_pn:name="PlacaMae.pad"/>
      <outfile xil_pn:name="PlacaMae.par"/>
      <outfile xil_pn:name="PlacaMae.ptwx"/>
      <outfile xil_pn:name="PlacaMae.unroutes"/>
      <outfile xil_pn:name="PlacaMae.xpi"/>
      <outfile xil_pn:name="PlacaMae_pad.csv"/>
      <outfile xil_pn:name="PlacaMae_pad.txt"/>
      <outfile xil_pn:name="PlacaMae_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1490117082" xil_pn:in_ck="4213424437296590935" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1490117070">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PlacaMae.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="placamae.bgn"/>
      <outfile xil_pn:name="placamae.bit"/>
      <outfile xil_pn:name="placamae.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1490117070" xil_pn:in_ck="7938848343163877623" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1490117066">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PlacaMae.twr"/>
      <outfile xil_pn:name="PlacaMae.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
