# My own 32bit RISC-V CPU-Projects

## [Digital (Sim)](https://github.com/pernicius/riscv-cpu/tree/master/Digital%20(Sim))

A simulated, pipelined, 32bit Risc-V CPU using [Digital](https://github.com/hneemann/Digital).

*(currently working on)*

## TTL

A version of the CPU using only/mostly discrete TTL logic.

*(later...)*

## FPGA

A version of the CPU using an FPGA. Probably an Xilinx Arty-S7.

*(later...)*
