// Seed: 2725569928
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire [-1 : 1] id_8;
  always disable id_9;
  assign id_6 = id_8;
endmodule
module module_1 #(
    parameter id_3 = 32'd93
) (
    input  uwire id_0,
    input  wire  id_1,
    output uwire id_2,
    input  wire  _id_3
);
  logic [-1 'h0 <=  id_3 : -1 'h0] id_5;
  ;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
