xrun(64): 20.11-a001: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	xrun(64)	20.11-a001: Started on May 25, 2022 at 08:21:45 MST
xrun
	-f run.f
		-64
		-uvmhome /pkg/cadence-xcelium-/20.11.001/i686-linux/tools/methodology/UVM/CDNS-1.1d
		-incdir ../sv
		../sv/yapp_pkg.sv
		top.sv
	-licqueue
	-noievlic
Recompiling... reason: file './top.sv' is newer than expected.
	expected: Wed May 25 08:19:03 2022
	actual:   Wed May 25 08:21:39 2022
Compiling UVM packages (uvm_pkg.sv cdns_uvm_pkg.sv) using uvmhome location /pkg/cadence-xcelium-/20.11.001/i686-linux/tools/methodology/UVM/CDNS-1.1d
file: top.sv
	module worklib.top:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		uvm_pkg
		cdns_uvmapi
		cdns_assert2uvm_pkg
		cdns_uvm_pkg
		yapp_pkg
		top
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.top:sv <0x1bb8bc66>
			streams:   1, words:  1376
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                       Instances  Unique
		Modules:                       1       1
		Verilog packages:              5       5
		Registers:                 12817   10068
		Named events:                  4      12
		Initial blocks:              252     146
		Parallel blocks:              26      27
		Assertions:                    2       2
		SV Class declarations:       190     304
		SV Class specializations:    339     339
	Writing initial simulation snapshot: worklib.top:sv
Loading snapshot worklib.top:sv .................... Done
SVSEED default: 1
xmsim: *W,RNDXCELON: A newer version of the SystemVerilog constraint solver is being used which has better support for array-solving, new solve-order mechanism, and seed stability enhancements..
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /pkg/cadence-xcelium-/20.11.001/i686-linux/tools/xcelium/files/xmsimrc
xcelium> source /pkg/cadence-xcelium-/20.11.001/i686-linux/tools/methodology/UVM/CDNS-1.1d/additions/sv/files/tcl/uvm_sim.tcl
xcelium> run
----------------------------------------------------------------
CDNS-UVM-1.1d (20.11-a001)
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

------------------------------------------------
Name            Type           Size  Value      
------------------------------------------------
packet_0        yapp_packet    -     @2540      
  addr          integral       2     'h0        
  length        integral       6     'h18       
  payload       da(integral)   24    -          
    [0]         integral       8     'h2a       
    [1]         integral       8     'h71       
    [2]         integral       8     'hca       
    [3]         integral       8     'h44       
    [4]         integral       8     'h23       
    ...         ...            ...   ...        
    [19]        integral       8     'hf1       
    [20]        integral       8     'hd0       
    [21]        integral       8     'hc0       
    [22]        integral       8     'h57       
    [23]        integral       8     'h46       
  parity        integral       8     'b1001010  
  parity_type   parity_type_e  1     GOOD_PARITY
  packet_delay  integral       32    'd4        
------------------------------------------------
-----------------------------------------------
Name            Type           Size  Value     
-----------------------------------------------
packet_1        yapp_packet    -     @2641     
  addr          integral       2     'h2       
  length        integral       6     'h5       
  payload       da(integral)   5     -         
    [0]         integral       8     'hb5      
    [1]         integral       8     'hbe      
    [2]         integral       8     'h62      
    [3]         integral       8     'h35      
    [4]         integral       8     'h93      
  parity        integral       8     'b100110  
  parity_type   parity_type_e  1     BAD_PARITY
  packet_delay  integral       32    'd3       
-----------------------------------------------
------------------------------------------------
Name            Type           Size  Value      
------------------------------------------------
packet_2        yapp_packet    -     @2582      
  addr          integral       2     'h2        
  length        integral       6     'h4        
  payload       da(integral)   4     -          
    [0]         integral       8     'h13       
    [1]         integral       8     'hb3       
    [2]         integral       8     'h3a       
    [3]         integral       8     'ha0       
  parity        integral       8     'b101000   
  parity_type   parity_type_e  1     GOOD_PARITY
  packet_delay  integral       32    'd11       
------------------------------------------------
------------------------------------------------
Name            Type           Size  Value      
------------------------------------------------
packet_3        yapp_packet    -     @2550      
  addr          integral       2     'h0        
  length        integral       6     'h17       
  payload       da(integral)   23    -          
    [0]         integral       8     'h4a       
    [1]         integral       8     'hf6       
    [2]         integral       8     'h33       
    [3]         integral       8     'hf3       
    [4]         integral       8     'h3e       
    ...         ...            ...   ...        
    [18]        integral       8     'hbe       
    [19]        integral       8     'hb0       
    [20]        integral       8     'h3b       
    [21]        integral       8     'h9f       
    [22]        integral       8     'hfc       
  parity        integral       8     'b11100011 
  parity_type   parity_type_e  1     GOOD_PARITY
  packet_delay  integral       32    'd10       
------------------------------------------------
------------------------------------------------
Name            Type           Size  Value      
------------------------------------------------
packet_4        yapp_packet    -     @2559      
  addr          integral       2     'h0        
  length        integral       6     'h1e       
  payload       da(integral)   30    -          
    [0]         integral       8     'ha6       
    [1]         integral       8     'h8c       
    [2]         integral       8     'h52       
    [3]         integral       8     'hd1       
    [4]         integral       8     'h64       
    ...         ...            ...   ...        
    [25]        integral       8     'hbb       
    [26]        integral       8     'h4b       
    [27]        integral       8     'he4       
    [28]        integral       8     'h89       
    [29]        integral       8     'h15       
  parity        integral       8     'b11001100 
  parity_type   parity_type_e  1     GOOD_PARITY
  packet_delay  integral       32    'd15       
------------------------------------------------
xmsim: *W,RNQUIE: Simulation is complete.
xcelium> exit
TOOL:	xrun(64)	20.11-a001: Exiting on May 25, 2022 at 08:22:06 MST  (total: 00:00:21)
