Analysis & Synthesis report for Computador
Thu Dec 03 03:57:52 2020
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for MemoryRAM:B_MemoryRAM|altsyncram:altsyncram_component|altsyncram_3up3:auto_generated
 16. Source assignments for MemoryROM:B_MemoryROM|altsyncram:altsyncram_component|altsyncram_gas3:auto_generated
 17. Parameter Settings for User Entity Instance: MemoryRAM:B_MemoryRAM|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: MemoryROM:B_MemoryROM|altsyncram:altsyncram_component
 19. altsyncram Parameter Settings by Entity Instance
 20. Port Connectivity Checks: "Procesador:B_Procesador|Data_MdMux:B_Data_MdMux"
 21. Port Connectivity Checks: "Procesador:B_Procesador|ALU:B_ALU|Banderas:B_Banderas|SelecctorOpera:B_SeleccionOpera"
 22. Port Connectivity Checks: "Procesador:B_Procesador|ALU:B_ALU|SelectorSM:B_SelectorMP"
 23. Port Connectivity Checks: "Procesador:B_Procesador|ALU:B_ALU|ControlALU:B_Control|SelecctorOpera:B_SeleccionOpera"
 24. Port Connectivity Checks: "Procesador:B_Procesador|Control:B_Control|OperatorMUX:B_OperatorMUX"
 25. Port Connectivity Checks: "Procesador:B_Procesador"
 26. Elapsed Time Per Partition
 27. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Dec 03 03:57:52 2020      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; Computador                                 ;
; Top-level Entity Name              ; Computador                                 ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 502                                        ;
;     Total combinational functions  ; 438                                        ;
;     Dedicated logic registers      ; 176                                        ;
; Total registers                    ; 176                                        ;
; Total pins                         ; 59                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 9,984                                      ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; Computador         ; Computador         ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                  ;
+----------------------------------+-----------------+---------------------------------------+------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                             ; File Name with Absolute Path                                     ; Library ;
+----------------------------------+-----------------+---------------------------------------+------------------------------------------------------------------+---------+
; GeneralPR.vhd                    ; yes             ; User VHDL File                        ; C:/Users/OMEN/Desktop/ProcesadorV2/GeneralPR.vhd                 ;         ;
; ProgramCounter.vhd               ; yes             ; User VHDL File                        ; C:/Users/OMEN/Desktop/ProcesadorV2/ProgramCounter.vhd            ;         ;
; Procesador.vhd                   ; yes             ; User VHDL File                        ; C:/Users/OMEN/Desktop/ProcesadorV2/Procesador.vhd                ;         ;
; OperatorMUX.vhd                  ; yes             ; User VHDL File                        ; C:/Users/OMEN/Desktop/ProcesadorV2/OperatorMUX.vhd               ;         ;
; Control.vhd                      ; yes             ; User VHDL File                        ; C:/Users/OMEN/Desktop/ProcesadorV2/Control.vhd                   ;         ;
; Computador.vhd                   ; yes             ; User VHDL File                        ; C:/Users/OMEN/Desktop/ProcesadorV2/Computador.vhd                ;         ;
; Computador.hex                   ; yes             ; User Hexadecimal (Intel-Format) File  ; C:/Users/OMEN/Desktop/ProcesadorV2/Computador.hex                ;         ;
; MemoryRAM.vhd                    ; yes             ; User Wizard-Generated File            ; C:/Users/OMEN/Desktop/ProcesadorV2/MemoryRAM.vhd                 ;         ;
; MemoryROM.vhd                    ; yes             ; User Wizard-Generated File            ; C:/Users/OMEN/Desktop/ProcesadorV2/MemoryROM.vhd                 ;         ;
; acumulador.vhd                   ; yes             ; Auto-Found VHDL File                  ; C:/Users/OMEN/Desktop/ProcesadorV2/acumulador.vhd                ;         ;
; alu.vhd                          ; yes             ; Auto-Found VHDL File                  ; C:/Users/OMEN/Desktop/ProcesadorV2/alu.vhd                       ;         ;
; controlalu.vhd                   ; yes             ; Auto-Found VHDL File                  ; C:/Users/OMEN/Desktop/ProcesadorV2/controlalu.vhd                ;         ;
; selecctoropera.vhd               ; yes             ; Auto-Found VHDL File                  ; C:/Users/OMEN/Desktop/ProcesadorV2/selecctoropera.vhd            ;         ;
; countermulti.vhd                 ; yes             ; Auto-Found VHDL File                  ; C:/Users/OMEN/Desktop/ProcesadorV2/countermulti.vhd              ;         ;
; adder.vhd                        ; yes             ; Auto-Found VHDL File                  ; C:/Users/OMEN/Desktop/ProcesadorV2/adder.vhd                     ;         ;
; fulladder.vhd                    ; yes             ; Auto-Found VHDL File                  ; C:/Users/OMEN/Desktop/ProcesadorV2/fulladder.vhd                 ;         ;
; selecctorg.vhd                   ; yes             ; Auto-Found VHDL File                  ; C:/Users/OMEN/Desktop/ProcesadorV2/selecctorg.vhd                ;         ;
; r_resultado.vhd                  ; yes             ; Auto-Found VHDL File                  ; C:/Users/OMEN/Desktop/ProcesadorV2/r_resultado.vhd               ;         ;
; notcast.vhd                      ; yes             ; Auto-Found VHDL File                  ; C:/Users/OMEN/Desktop/ProcesadorV2/notcast.vhd                   ;         ;
; andcast.vhd                      ; yes             ; Auto-Found VHDL File                  ; C:/Users/OMEN/Desktop/ProcesadorV2/andcast.vhd                   ;         ;
; orcast.vhd                       ; yes             ; Auto-Found VHDL File                  ; C:/Users/OMEN/Desktop/ProcesadorV2/orcast.vhd                    ;         ;
; registro_a_q_e.vhd               ; yes             ; Auto-Found VHDL File                  ; C:/Users/OMEN/Desktop/ProcesadorV2/registro_a_q_e.vhd            ;         ;
; selectorsm.vhd                   ; yes             ; Auto-Found VHDL File                  ; C:/Users/OMEN/Desktop/ProcesadorV2/selectorsm.vhd                ;         ;
; desplazamientologico.vhd         ; yes             ; Auto-Found VHDL File                  ; C:/Users/OMEN/Desktop/ProcesadorV2/desplazamientologico.vhd      ;         ;
; desplazamientorota.vhd           ; yes             ; Auto-Found VHDL File                  ; C:/Users/OMEN/Desktop/ProcesadorV2/desplazamientorota.vhd        ;         ;
; banderas.vhd                     ; yes             ; Auto-Found VHDL File                  ; C:/Users/OMEN/Desktop/ProcesadorV2/banderas.vhd                  ;         ;
; acummux.vhd                      ; yes             ; Auto-Found VHDL File                  ; C:/Users/OMEN/Desktop/ProcesadorV2/acummux.vhd                   ;         ;
; dirregister.vhd                  ; yes             ; Auto-Found VHDL File                  ; C:/Users/OMEN/Desktop/ProcesadorV2/dirregister.vhd               ;         ;
; programcountermux.vhd            ; yes             ; Auto-Found VHDL File                  ; C:/Users/OMEN/Desktop/ProcesadorV2/programcountermux.vhd         ;         ;
; programstatus.vhd                ; yes             ; Auto-Found VHDL File                  ; C:/Users/OMEN/Desktop/ProcesadorV2/programstatus.vhd             ;         ;
; dirmdmux.vhd                     ; yes             ; Auto-Found VHDL File                  ; C:/Users/OMEN/Desktop/ProcesadorV2/dirmdmux.vhd                  ;         ;
; data_mdmux.vhd                   ; yes             ; Auto-Found VHDL File                  ; C:/Users/OMEN/Desktop/ProcesadorV2/data_mdmux.vhd                ;         ;
; alumux.vhd                       ; yes             ; Auto-Found VHDL File                  ; C:/Users/OMEN/Desktop/ProcesadorV2/alumux.vhd                    ;         ;
; stackpointer.vhd                 ; yes             ; Auto-Found VHDL File                  ; C:/Users/OMEN/Desktop/ProcesadorV2/stackpointer.vhd              ;         ;
; psrmux.vhd                       ; yes             ; Auto-Found VHDL File                  ; C:/Users/OMEN/Desktop/ProcesadorV2/psrmux.vhd                    ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                          ; d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                          ; d:/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                          ; d:/quartus/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                          ; d:/quartus/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                          ; d:/quartus/quartus/libraries/megafunctions/aglobal131.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                          ; d:/quartus/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                          ; d:/quartus/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                          ; d:/quartus/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                          ; d:/quartus/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_3up3.tdf           ; yes             ; Auto-Generated Megafunction           ; C:/Users/OMEN/Desktop/ProcesadorV2/db/altsyncram_3up3.tdf        ;         ;
; db/altsyncram_gas3.tdf           ; yes             ; Auto-Generated Megafunction           ; C:/Users/OMEN/Desktop/ProcesadorV2/db/altsyncram_gas3.tdf        ;         ;
+----------------------------------+-----------------+---------------------------------------+------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 502         ;
;                                             ;             ;
; Total combinational functions               ; 438         ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 291         ;
;     -- 3 input functions                    ; 108         ;
;     -- <=2 input functions                  ; 39          ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 438         ;
;     -- arithmetic mode                      ; 0           ;
;                                             ;             ;
; Total registers                             ; 176         ;
;     -- Dedicated logic registers            ; 176         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 59          ;
; Total memory bits                           ; 9984        ;
; Embedded Multiplier 9-bit elements          ; 0           ;
; Maximum fan-out node                        ; Clock~input ;
; Maximum fan-out                             ; 215         ;
; Total fan-out                               ; 2764        ;
; Average fan-out                             ; 3.58        ;
+---------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                           ;
+-----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                    ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                ; Library Name ;
+-----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------+--------------+
; |Computador                                   ; 438 (0)           ; 176 (0)      ; 9984        ; 0            ; 0       ; 0         ; 59   ; 0            ; |Computador                                                                                        ; work         ;
;    |MemoryRAM:B_MemoryRAM|                    ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Computador|MemoryRAM:B_MemoryRAM                                                                  ; work         ;
;       |altsyncram:altsyncram_component|       ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Computador|MemoryRAM:B_MemoryRAM|altsyncram:altsyncram_component                                  ; work         ;
;          |altsyncram_3up3:auto_generated|     ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Computador|MemoryRAM:B_MemoryRAM|altsyncram:altsyncram_component|altsyncram_3up3:auto_generated   ; work         ;
;    |MemoryROM:B_MemoryROM|                    ; 1 (0)             ; 1 (0)        ; 5888        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Computador|MemoryROM:B_MemoryROM                                                                  ; work         ;
;       |altsyncram:altsyncram_component|       ; 1 (0)             ; 1 (0)        ; 5888        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Computador|MemoryROM:B_MemoryROM|altsyncram:altsyncram_component                                  ; work         ;
;          |altsyncram_gas3:auto_generated|     ; 1 (1)             ; 1 (1)        ; 5888        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Computador|MemoryROM:B_MemoryROM|altsyncram:altsyncram_component|altsyncram_gas3:auto_generated   ; work         ;
;    |Procesador:B_Procesador|                  ; 437 (1)           ; 175 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Computador|Procesador:B_Procesador                                                                ; work         ;
;       |ALU:B_ALU|                             ; 223 (0)           ; 49 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Computador|Procesador:B_Procesador|ALU:B_ALU                                                      ; work         ;
;          |ADDER:B_ADDER|                      ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Computador|Procesador:B_Procesador|ALU:B_ALU|ADDER:B_ADDER                                        ; work         ;
;             |FullAdder:FA10|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Computador|Procesador:B_Procesador|ALU:B_ALU|ADDER:B_ADDER|FullAdder:FA10                         ; work         ;
;             |FullAdder:FA11|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Computador|Procesador:B_Procesador|ALU:B_ALU|ADDER:B_ADDER|FullAdder:FA11                         ; work         ;
;             |FullAdder:FA12|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Computador|Procesador:B_Procesador|ALU:B_ALU|ADDER:B_ADDER|FullAdder:FA12                         ; work         ;
;             |FullAdder:FA13|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Computador|Procesador:B_Procesador|ALU:B_ALU|ADDER:B_ADDER|FullAdder:FA13                         ; work         ;
;             |FullAdder:FA14|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Computador|Procesador:B_Procesador|ALU:B_ALU|ADDER:B_ADDER|FullAdder:FA14                         ; work         ;
;             |FullAdder:FA15|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Computador|Procesador:B_Procesador|ALU:B_ALU|ADDER:B_ADDER|FullAdder:FA15                         ; work         ;
;             |FullAdder:FA16|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Computador|Procesador:B_Procesador|ALU:B_ALU|ADDER:B_ADDER|FullAdder:FA16                         ; work         ;
;             |FullAdder:FA1|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Computador|Procesador:B_Procesador|ALU:B_ALU|ADDER:B_ADDER|FullAdder:FA1                          ; work         ;
;             |FullAdder:FA2|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Computador|Procesador:B_Procesador|ALU:B_ALU|ADDER:B_ADDER|FullAdder:FA2                          ; work         ;
;             |FullAdder:FA3|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Computador|Procesador:B_Procesador|ALU:B_ALU|ADDER:B_ADDER|FullAdder:FA3                          ; work         ;
;             |FullAdder:FA4|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Computador|Procesador:B_Procesador|ALU:B_ALU|ADDER:B_ADDER|FullAdder:FA4                          ; work         ;
;             |FullAdder:FA5|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Computador|Procesador:B_Procesador|ALU:B_ALU|ADDER:B_ADDER|FullAdder:FA5                          ; work         ;
;             |FullAdder:FA6|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Computador|Procesador:B_Procesador|ALU:B_ALU|ADDER:B_ADDER|FullAdder:FA6                          ; work         ;
;             |FullAdder:FA7|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Computador|Procesador:B_Procesador|ALU:B_ALU|ADDER:B_ADDER|FullAdder:FA7                          ; work         ;
;             |FullAdder:FA8|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Computador|Procesador:B_Procesador|ALU:B_ALU|ADDER:B_ADDER|FullAdder:FA8                          ; work         ;
;             |FullAdder:FA9|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Computador|Procesador:B_Procesador|ALU:B_ALU|ADDER:B_ADDER|FullAdder:FA9                          ; work         ;
;          |Banderas:B_Banderas|                ; 12 (12)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Computador|Procesador:B_Procesador|ALU:B_ALU|Banderas:B_Banderas                                  ; work         ;
;          |ControlALU:B_Control|               ; 29 (18)           ; 10 (6)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Computador|Procesador:B_Procesador|ALU:B_ALU|ControlALU:B_Control                                 ; work         ;
;             |CounterMulti:B_Counter|          ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Computador|Procesador:B_Procesador|ALU:B_ALU|ControlALU:B_Control|CounterMulti:B_Counter          ; work         ;
;             |SelecctorOpera:B_SeleccionOpera| ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Computador|Procesador:B_Procesador|ALU:B_ALU|ControlALU:B_Control|SelecctorOpera:B_SeleccionOpera ; work         ;
;          |R_Resultado:B_R_Resultado|          ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Computador|Procesador:B_Procesador|ALU:B_ALU|R_Resultado:B_R_Resultado                            ; work         ;
;          |Registro_A_Q_E:B_registroAQE|       ; 21 (21)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Computador|Procesador:B_Procesador|ALU:B_ALU|Registro_A_Q_E:B_registroAQE                         ; work         ;
;          |SelecctorG:B_SelectorG|             ; 119 (119)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Computador|Procesador:B_Procesador|ALU:B_ALU|SelecctorG:B_SelectorG                               ; work         ;
;          |SelectorSM:B_SelectorMP|            ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Computador|Procesador:B_Procesador|ALU:B_ALU|SelectorSM:B_SelectorMP                              ; work         ;
;          |SelectorSM:B_SelectorSM|            ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Computador|Procesador:B_Procesador|ALU:B_ALU|SelectorSM:B_SelectorSM                              ; work         ;
;       |ALUMux:B_ALUMux|                       ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Computador|Procesador:B_Procesador|ALUMux:B_ALUMux                                                ; work         ;
;       |AcumMUX:B_AcumMUX|                     ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Computador|Procesador:B_Procesador|AcumMUX:B_AcumMUX                                              ; work         ;
;       |Acumulador:B_Acumulador|               ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Computador|Procesador:B_Procesador|Acumulador:B_Acumulador                                        ; work         ;
;       |Control:B_Control|                     ; 53 (53)           ; 58 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Computador|Procesador:B_Procesador|Control:B_Control                                              ; work         ;
;       |Data_MdMux:B_Data_MdMux|               ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Computador|Procesador:B_Procesador|Data_MdMux:B_Data_MdMux                                        ; work         ;
;       |DirMdMux:B_DirMdMux|                   ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Computador|Procesador:B_Procesador|DirMdMux:B_DirMdMux                                            ; work         ;
;       |GeneralPR:B_GPR|                       ; 0 (0)             ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Computador|Procesador:B_Procesador|GeneralPR:B_GPR                                                ; work         ;
;       |PSRMux:B_PSRMux|                       ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Computador|Procesador:B_Procesador|PSRMux:B_PSRMux                                                ; work         ;
;       |ProgramCounter:B_Program_counter|      ; 49 (49)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Computador|Procesador:B_Procesador|ProgramCounter:B_Program_counter                               ; work         ;
;       |ProgramStatus:B_ProgramStatus|         ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Computador|Procesador:B_Procesador|ProgramStatus:B_ProgramStatus                                  ; work         ;
;       |StackPointer:B_StackPointer|           ; 17 (17)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Computador|Procesador:B_Procesador|StackPointer:B_StackPointer                                    ; work         ;
+-----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+----------------+
; Name                                                                                            ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF            ;
+-------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+----------------+
; MemoryRAM:B_MemoryRAM|altsyncram:altsyncram_component|altsyncram_3up3:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 256          ; 16           ; --           ; --           ; 4096 ; None           ;
; MemoryROM:B_MemoryROM|altsyncram:altsyncram_component|altsyncram_gas3:auto_generated|ALTSYNCRAM ; AUTO ; ROM         ; 256          ; 23           ; --           ; --           ; 5888 ; Computador.hex ;
+-------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                ;
+--------+--------------+---------+--------------+--------------+-----------------------------------+--------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                   ; IP Include File                                  ;
+--------+--------------+---------+--------------+--------------+-----------------------------------+--------------------------------------------------+
; Altera ; RAM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |Computador|MemoryRAM:B_MemoryRAM ; C:/Users/OMEN/Desktop/ProcesadorV2/MemoryRAM.vhd ;
; Altera ; ROM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |Computador|MemoryROM:B_MemoryROM ; C:/Users/OMEN/Desktop/ProcesadorV2/MemoryROM.vhd ;
+--------+--------------+---------+--------------+--------------+-----------------------------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                  ;
+-------------------------------------------------------+---------------------------------------------+
; Register name                                         ; Reason for Removal                          ;
+-------------------------------------------------------+---------------------------------------------+
; Procesador:B_Procesador|DirRegister:B_DirRegister|FF0 ; Stuck at GND due to stuck port clock_enable ;
; Procesador:B_Procesador|DirRegister:B_DirRegister|FF1 ; Stuck at GND due to stuck port clock_enable ;
; Procesador:B_Procesador|DirRegister:B_DirRegister|FF2 ; Stuck at GND due to stuck port clock_enable ;
; Procesador:B_Procesador|DirRegister:B_DirRegister|FF3 ; Stuck at GND due to stuck port clock_enable ;
; Procesador:B_Procesador|DirRegister:B_DirRegister|FF4 ; Stuck at GND due to stuck port clock_enable ;
; Procesador:B_Procesador|DirRegister:B_DirRegister|FF5 ; Stuck at GND due to stuck port clock_enable ;
; Procesador:B_Procesador|DirRegister:B_DirRegister|FF6 ; Stuck at GND due to stuck port clock_enable ;
; Procesador:B_Procesador|DirRegister:B_DirRegister|FF7 ; Stuck at GND due to stuck port clock_enable ;
; Total Number of Removed Registers = 8                 ;                                             ;
+-------------------------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                     ;
+-------------------------------------------------------+--------------------------------+--------------------------------------------------------+
; Register name                                         ; Reason for Removal             ; Registers Removed due to This Register                 ;
+-------------------------------------------------------+--------------------------------+--------------------------------------------------------+
; Procesador:B_Procesador|DirRegister:B_DirRegister|FF5 ; Stuck at GND                   ; Procesador:B_Procesador|DirRegister:B_DirRegister|FF6, ;
;                                                       ; due to stuck port clock_enable ; Procesador:B_Procesador|DirRegister:B_DirRegister|FF7  ;
+-------------------------------------------------------+--------------------------------+--------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 176   ;
; Number of registers using Synchronous Clear  ; 1     ;
; Number of registers using Synchronous Load   ; 7     ;
; Number of registers using Asynchronous Clear ; 175   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 110   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------+
; Inverted Register Statistics                                         ;
+------------------------------------------------------------+---------+
; Inverted Register                                          ; Fan out ;
+------------------------------------------------------------+---------+
; Procesador:B_Procesador|Control:B_Control|FF0              ; 3       ;
; Procesador:B_Procesador|StackPointer:B_StackPointer|FF0    ; 3       ;
; Procesador:B_Procesador|StackPointer:B_StackPointer|FF1    ; 3       ;
; Procesador:B_Procesador|StackPointer:B_StackPointer|FF2    ; 3       ;
; Procesador:B_Procesador|StackPointer:B_StackPointer|FF3    ; 3       ;
; Procesador:B_Procesador|StackPointer:B_StackPointer|FF4    ; 3       ;
; Procesador:B_Procesador|StackPointer:B_StackPointer|FF5    ; 3       ;
; Procesador:B_Procesador|StackPointer:B_StackPointer|FF6    ; 3       ;
; Procesador:B_Procesador|StackPointer:B_StackPointer|FF7    ; 2       ;
; Procesador:B_Procesador|ALU:B_ALU|ControlALU:B_Control|FF0 ; 3       ;
; Total number of inverted registers = 10                    ;         ;
+------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Computador|Procesador:B_Procesador|ALUMux:B_ALUMux|ALUMUXOut[12] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for MemoryRAM:B_MemoryRAM|altsyncram:altsyncram_component|altsyncram_3up3:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for MemoryROM:B_MemoryROM|altsyncram:altsyncram_component|altsyncram_gas3:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemoryRAM:B_MemoryRAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------+
; Parameter Name                     ; Value                ; Type                                   ;
+------------------------------------+----------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                ;
; WIDTH_A                            ; 16                   ; Signed Integer                         ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                         ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                         ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WIDTH_B                            ; 1                    ; Signed Integer                         ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                         ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_3up3      ; Untyped                                ;
+------------------------------------+----------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemoryROM:B_MemoryROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------+
; Parameter Name                     ; Value                ; Type                                   ;
+------------------------------------+----------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                ;
; WIDTH_A                            ; 23                   ; Signed Integer                         ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                         ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                         ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WIDTH_B                            ; 1                    ; Signed Integer                         ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                         ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; INIT_FILE                          ; Computador.hex       ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_gas3      ; Untyped                                ;
+------------------------------------+----------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                  ;
+-------------------------------------------+-------------------------------------------------------+
; Name                                      ; Value                                                 ;
+-------------------------------------------+-------------------------------------------------------+
; Number of entity instances                ; 2                                                     ;
; Entity Instance                           ; MemoryRAM:B_MemoryRAM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                           ;
;     -- WIDTH_A                            ; 16                                                    ;
;     -- NUMWORDS_A                         ; 256                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                ;
;     -- WIDTH_B                            ; 1                                                     ;
;     -- NUMWORDS_B                         ; 0                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
; Entity Instance                           ; MemoryROM:B_MemoryROM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                   ;
;     -- WIDTH_A                            ; 23                                                    ;
;     -- NUMWORDS_A                         ; 256                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                ;
;     -- WIDTH_B                            ; 1                                                     ;
;     -- NUMWORDS_B                         ; 0                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
+-------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "Procesador:B_Procesador|Data_MdMux:B_Data_MdMux" ;
+---------------+-------+----------+------------------------------------------+
; Port          ; Type  ; Severity ; Details                                  ;
+---------------+-------+----------+------------------------------------------+
; psrout[15..5] ; Input ; Info     ; Stuck at GND                             ;
+---------------+-------+----------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Procesador:B_Procesador|ALU:B_ALU|Banderas:B_Banderas|SelecctorOpera:B_SeleccionOpera" ;
+------+--------+----------+----------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                ;
+------+--------+----------+----------------------------------------------------------------------------------------+
; none ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.    ;
+------+--------+----------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Procesador:B_Procesador|ALU:B_ALU|SelectorSM:B_SelectorMP" ;
+-----------------+-------+----------+--------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                          ;
+-----------------+-------+----------+--------------------------------------------------+
; twodigit[15..8] ; Input ; Info     ; Stuck at GND                                     ;
+-----------------+-------+----------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Procesador:B_Procesador|ALU:B_ALU|ControlALU:B_Control|SelecctorOpera:B_SeleccionOpera" ;
+-------+--------+----------+----------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                ;
+-------+--------+----------+----------------------------------------------------------------------------------------+
; sra_s ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.    ;
+-------+--------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Procesador:B_Procesador|Control:B_Control|OperatorMUX:B_OperatorMUX"                 ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; sra_s ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; push  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pop   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Procesador:B_Procesador"                                                                     ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; dir_mp[15..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dir_md[15..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; estados       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Thu Dec 03 03:57:45 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Computador -c Computador
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file generalpr.vhd
    Info (12022): Found design unit 1: GeneralPR-GeneralPR
    Info (12023): Found entity 1: GeneralPR
Info (12021): Found 2 design units, including 1 entities, in source file programcounter.vhd
    Info (12022): Found design unit 1: ProgramCounter-ProgramCounter
    Info (12023): Found entity 1: ProgramCounter
Info (12021): Found 2 design units, including 1 entities, in source file procesador.vhd
    Info (12022): Found design unit 1: Procesador-Procesador
    Info (12023): Found entity 1: Procesador
Info (12021): Found 2 design units, including 1 entities, in source file operatormux.vhd
    Info (12022): Found design unit 1: OperatorMUX-OperatorMUX
    Info (12023): Found entity 1: OperatorMUX
Info (12021): Found 2 design units, including 1 entities, in source file control.vhd
    Info (12022): Found design unit 1: Control-Control
    Info (12023): Found entity 1: Control
Info (12021): Found 2 design units, including 1 entities, in source file computador.vhd
    Info (12022): Found design unit 1: Computador-Computador
    Info (12023): Found entity 1: Computador
Info (12021): Found 2 design units, including 1 entities, in source file memoryram.vhd
    Info (12022): Found design unit 1: memoryram-SYN
    Info (12023): Found entity 1: MemoryRAM
Info (12021): Found 2 design units, including 1 entities, in source file memoryrom.vhd
    Info (12022): Found design unit 1: memoryrom-SYN
    Info (12023): Found entity 1: MemoryROM
Info (12127): Elaborating entity "Computador" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Computador.vhd(108): object "SEstados" assigned a value but never read
Info (12128): Elaborating entity "Procesador" for hierarchy "Procesador:B_Procesador"
Warning (10873): Using initial value X (don't care) for net "TempStatusPSR[15..5]" at Procesador.vhd(485)
Info (12128): Elaborating entity "ProgramCounter" for hierarchy "Procesador:B_Procesador|ProgramCounter:B_Program_counter"
Info (12128): Elaborating entity "Control" for hierarchy "Procesador:B_Procesador|Control:B_Control"
Warning (10541): VHDL Signal Declaration warning at Control.vhd(62): used implicit default value for signal "SaveDirR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at Control.vhd(155): object "SRA_S" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Control.vhd(166): object "PUSH" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Control.vhd(167): object "POP" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Control.vhd(172): object "Indirecto" assigned a value but never read
Warning (10873): Using initial value X (don't care) for net "Q[99..69]" at Control.vhd(176)
Warning (10873): Using initial value X (don't care) for net "D[68..59]" at Control.vhd(177)
Info (12128): Elaborating entity "OperatorMUX" for hierarchy "Procesador:B_Procesador|Control:B_Control|OperatorMUX:B_OperatorMUX"
Info (12128): Elaborating entity "GeneralPR" for hierarchy "Procesador:B_Procesador|GeneralPR:B_GPR"
Warning (12125): Using design file acumulador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: Acumulador-Acumulador
    Info (12023): Found entity 1: Acumulador
Info (12128): Elaborating entity "Acumulador" for hierarchy "Procesador:B_Procesador|Acumulador:B_Acumulador"
Warning (12125): Using design file alu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ALU-ALU
    Info (12023): Found entity 1: ALU
Info (12128): Elaborating entity "ALU" for hierarchy "Procesador:B_Procesador|ALU:B_ALU"
Warning (10873): Using initial value X (don't care) for net "SiRA[15..8]" at alu.vhd(311)
Warning (12125): Using design file controlalu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ControlALU-ControlALU
    Info (12023): Found entity 1: ControlALU
Info (12128): Elaborating entity "ControlALU" for hierarchy "Procesador:B_Procesador|ALU:B_ALU|ControlALU:B_Control"
Warning (10036): Verilog HDL or VHDL warning at controlalu.vhd(128): object "SRA_S" assigned a value but never read
Warning (12125): Using design file selecctoropera.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: SelecctorOpera-SelecctorOpera
    Info (12023): Found entity 1: SelecctorOpera
Info (12128): Elaborating entity "SelecctorOpera" for hierarchy "Procesador:B_Procesador|ALU:B_ALU|ControlALU:B_Control|SelecctorOpera:B_SeleccionOpera"
Warning (12125): Using design file countermulti.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: CounterMulti-CounterMulti
    Info (12023): Found entity 1: CounterMulti
Info (12128): Elaborating entity "CounterMulti" for hierarchy "Procesador:B_Procesador|ALU:B_ALU|ControlALU:B_Control|CounterMulti:B_Counter"
Warning (12125): Using design file adder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ADDER-ADDER
    Info (12023): Found entity 1: ADDER
Info (12128): Elaborating entity "ADDER" for hierarchy "Procesador:B_Procesador|ALU:B_ALU|ADDER:B_ADDER"
Warning (12125): Using design file fulladder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: FullAdder-FullAdder
    Info (12023): Found entity 1: FullAdder
Info (12128): Elaborating entity "FullAdder" for hierarchy "Procesador:B_Procesador|ALU:B_ALU|ADDER:B_ADDER|FullAdder:FA1"
Warning (12125): Using design file selecctorg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: SelecctorG-SelecctorG
    Info (12023): Found entity 1: SelecctorG
Info (12128): Elaborating entity "SelecctorG" for hierarchy "Procesador:B_Procesador|ALU:B_ALU|SelecctorG:B_SelectorG"
Warning (12125): Using design file r_resultado.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: R_Resultado-R_Resultado
    Info (12023): Found entity 1: R_Resultado
Info (12128): Elaborating entity "R_Resultado" for hierarchy "Procesador:B_Procesador|ALU:B_ALU|R_Resultado:B_R_Resultado"
Warning (12125): Using design file notcast.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: NOTCast-NOTCast
    Info (12023): Found entity 1: NOTCast
Info (12128): Elaborating entity "NOTCast" for hierarchy "Procesador:B_Procesador|ALU:B_ALU|NOTCast:B_NOTCast"
Warning (12125): Using design file andcast.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ANDCast-ANDCast
    Info (12023): Found entity 1: ANDCast
Info (12128): Elaborating entity "ANDCast" for hierarchy "Procesador:B_Procesador|ALU:B_ALU|ANDCast:B_ANDCast"
Warning (12125): Using design file orcast.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ORCast-ORCast
    Info (12023): Found entity 1: ORCast
Info (12128): Elaborating entity "ORCast" for hierarchy "Procesador:B_Procesador|ALU:B_ALU|ORCast:B_ORCast"
Warning (12125): Using design file registro_a_q_e.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: Registro_A_Q_E-Registro_A_Q_EArch
    Info (12023): Found entity 1: Registro_A_Q_E
Info (12128): Elaborating entity "Registro_A_Q_E" for hierarchy "Procesador:B_Procesador|ALU:B_ALU|Registro_A_Q_E:B_registroAQE"
Warning (10873): Using initial value X (don't care) for net "Num[0]" at registro_a_q_e.vhd(49)
Warning (12125): Using design file selectorsm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: SelectorSM-SelectorSM
    Info (12023): Found entity 1: SelectorSM
Info (12128): Elaborating entity "SelectorSM" for hierarchy "Procesador:B_Procesador|ALU:B_ALU|SelectorSM:B_SelectorSM"
Warning (12125): Using design file desplazamientologico.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: DesplazamientoLogico-DesplazamientoLogico
    Info (12023): Found entity 1: DesplazamientoLogico
Info (12128): Elaborating entity "DesplazamientoLogico" for hierarchy "Procesador:B_Procesador|ALU:B_ALU|DesplazamientoLogico:B_DesplazaLog"
Warning (12125): Using design file desplazamientorota.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: DesplazamientoRota-DesplazamientoRota
    Info (12023): Found entity 1: DesplazamientoRota
Info (12128): Elaborating entity "DesplazamientoRota" for hierarchy "Procesador:B_Procesador|ALU:B_ALU|DesplazamientoRota:B_DesplazaRot"
Warning (12125): Using design file banderas.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: Banderas-Banderas
    Info (12023): Found entity 1: Banderas
Info (12128): Elaborating entity "Banderas" for hierarchy "Procesador:B_Procesador|ALU:B_ALU|Banderas:B_Banderas"
Warning (10036): Verilog HDL or VHDL warning at banderas.vhd(86): object "None" assigned a value but never read
Warning (12125): Using design file acummux.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: AcumMUX-AcumMUX
    Info (12023): Found entity 1: AcumMUX
Info (12128): Elaborating entity "AcumMUX" for hierarchy "Procesador:B_Procesador|AcumMUX:B_AcumMUX"
Warning (12125): Using design file dirregister.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: DirRegister-DirRegister
    Info (12023): Found entity 1: DirRegister
Info (12128): Elaborating entity "DirRegister" for hierarchy "Procesador:B_Procesador|DirRegister:B_DirRegister"
Warning (12125): Using design file programcountermux.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ProgramCounterMUX-ProgramCounterMUX
    Info (12023): Found entity 1: ProgramCounterMUX
Info (12128): Elaborating entity "ProgramCounterMUX" for hierarchy "Procesador:B_Procesador|ProgramCounterMUX:B_ProgramCounterMUX"
Warning (12125): Using design file programstatus.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ProgramStatus-ProgramStatus
    Info (12023): Found entity 1: ProgramStatus
Info (12128): Elaborating entity "ProgramStatus" for hierarchy "Procesador:B_Procesador|ProgramStatus:B_ProgramStatus"
Warning (12125): Using design file dirmdmux.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: DirMdMux-DirMdMux
    Info (12023): Found entity 1: DirMdMux
Info (12128): Elaborating entity "DirMdMux" for hierarchy "Procesador:B_Procesador|DirMdMux:B_DirMdMux"
Warning (12125): Using design file data_mdmux.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: Data_MdMux-Data_MdMux
    Info (12023): Found entity 1: Data_MdMux
Info (12128): Elaborating entity "Data_MdMux" for hierarchy "Procesador:B_Procesador|Data_MdMux:B_Data_MdMux"
Warning (12125): Using design file alumux.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ALUMux-ALUMux
    Info (12023): Found entity 1: ALUMux
Info (12128): Elaborating entity "ALUMux" for hierarchy "Procesador:B_Procesador|ALUMux:B_ALUMux"
Warning (12125): Using design file stackpointer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: StackPointer-StackPointer
    Info (12023): Found entity 1: StackPointer
Info (12128): Elaborating entity "StackPointer" for hierarchy "Procesador:B_Procesador|StackPointer:B_StackPointer"
Warning (12125): Using design file psrmux.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: PSRMux-PSRMux
    Info (12023): Found entity 1: PSRMux
Info (12128): Elaborating entity "PSRMux" for hierarchy "Procesador:B_Procesador|PSRMux:B_PSRMux"
Info (12128): Elaborating entity "MemoryRAM" for hierarchy "MemoryRAM:B_MemoryRAM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "MemoryRAM:B_MemoryRAM|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "MemoryRAM:B_MemoryRAM|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "MemoryRAM:B_MemoryRAM|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3up3.tdf
    Info (12023): Found entity 1: altsyncram_3up3
Info (12128): Elaborating entity "altsyncram_3up3" for hierarchy "MemoryRAM:B_MemoryRAM|altsyncram:altsyncram_component|altsyncram_3up3:auto_generated"
Info (12128): Elaborating entity "MemoryROM" for hierarchy "MemoryROM:B_MemoryROM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "MemoryROM:B_MemoryROM|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "MemoryROM:B_MemoryROM|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "MemoryROM:B_MemoryROM|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "Computador.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "23"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gas3.tdf
    Info (12023): Found entity 1: altsyncram_gas3
Info (12128): Elaborating entity "altsyncram_gas3" for hierarchy "MemoryROM:B_MemoryROM|altsyncram:altsyncram_component|altsyncram_gas3:auto_generated"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 605 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 56 output pins
    Info (21061): Implemented 507 logic cells
    Info (21064): Implemented 39 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 40 warnings
    Info: Peak virtual memory: 4665 megabytes
    Info: Processing ended: Thu Dec 03 03:57:52 2020
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:05


