Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Sep 28 15:31:04 2023
| Host         : ECE419-GV259R3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Lab03_top_timing_summary_routed.rpt -pb Lab03_top_timing_summary_routed.pb -rpx Lab03_top_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab03_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.929        0.000                      0                  348        0.216        0.000                      0                  348        4.500        0.000                       0                   139  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.929        0.000                      0                  348        0.216        0.000                      0                  348        4.500        0.000                       0                   139  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.929ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.216ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.929ns  (required time - arrival time)
  Source:                 U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 1.054ns (21.820%)  route 3.776ns (78.180%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.689     5.291    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X3Y125         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDRE (Prop_fdre_C_Q)         0.456     5.747 f  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]/Q
                         net (fo=24, routed)          1.605     7.352    U_TSCTL/Inst_TWICtl/state_1[3]
    SLICE_X6Y126         LUT4 (Prop_lut4_I3_O)        0.146     7.498 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_13/O
                         net (fo=2, routed)           1.210     8.708    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_13_n_0
    SLICE_X6Y126         LUT6 (Prop_lut6_I2_O)        0.328     9.036 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_6/O
                         net (fo=1, routed)           0.422     9.458    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_6_n_0
    SLICE_X4Y125         LUT6 (Prop_lut6_I3_O)        0.124     9.582 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.539    10.122    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_1_n_0
    SLICE_X3Y125         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.572    14.994    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X3Y125         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[2]/C
                         clock pessimism              0.297    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X3Y125         FDRE (Setup_fdre_C_CE)      -0.205    15.051    U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                         -10.122    
  -------------------------------------------------------------------
                         slack                                  4.929    

Slack (MET) :             4.929ns  (required time - arrival time)
  Source:                 U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 1.054ns (21.820%)  route 3.776ns (78.180%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.689     5.291    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X3Y125         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDRE (Prop_fdre_C_Q)         0.456     5.747 f  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]/Q
                         net (fo=24, routed)          1.605     7.352    U_TSCTL/Inst_TWICtl/state_1[3]
    SLICE_X6Y126         LUT4 (Prop_lut4_I3_O)        0.146     7.498 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_13/O
                         net (fo=2, routed)           1.210     8.708    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_13_n_0
    SLICE_X6Y126         LUT6 (Prop_lut6_I2_O)        0.328     9.036 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_6/O
                         net (fo=1, routed)           0.422     9.458    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_6_n_0
    SLICE_X4Y125         LUT6 (Prop_lut6_I3_O)        0.124     9.582 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.539    10.122    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_1_n_0
    SLICE_X3Y125         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.572    14.994    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X3Y125         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]/C
                         clock pessimism              0.297    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X3Y125         FDRE (Setup_fdre_C_CE)      -0.205    15.051    U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                         -10.122    
  -------------------------------------------------------------------
                         slack                                  4.929    

Slack (MET) :             5.038ns  (required time - arrival time)
  Source:                 U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.682ns  (logic 1.054ns (22.512%)  route 3.628ns (77.488%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns = ( 14.992 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.689     5.291    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X3Y125         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDRE (Prop_fdre_C_Q)         0.456     5.747 f  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]/Q
                         net (fo=24, routed)          1.605     7.352    U_TSCTL/Inst_TWICtl/state_1[3]
    SLICE_X6Y126         LUT4 (Prop_lut4_I3_O)        0.146     7.498 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_13/O
                         net (fo=2, routed)           1.210     8.708    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_13_n_0
    SLICE_X6Y126         LUT6 (Prop_lut6_I2_O)        0.328     9.036 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_6/O
                         net (fo=1, routed)           0.422     9.458    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_6_n_0
    SLICE_X4Y125         LUT6 (Prop_lut6_I3_O)        0.124     9.582 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.391     9.973    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_1_n_0
    SLICE_X4Y125         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.570    14.992    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X4Y125         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[0]/C
                         clock pessimism              0.259    15.251    
                         clock uncertainty           -0.035    15.216    
    SLICE_X4Y125         FDRE (Setup_fdre_C_CE)      -0.205    15.011    U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.011    
                         arrival time                          -9.973    
  -------------------------------------------------------------------
                         slack                                  5.038    

Slack (MET) :             5.038ns  (required time - arrival time)
  Source:                 U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.682ns  (logic 1.054ns (22.512%)  route 3.628ns (77.488%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns = ( 14.992 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.689     5.291    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X3Y125         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDRE (Prop_fdre_C_Q)         0.456     5.747 f  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]/Q
                         net (fo=24, routed)          1.605     7.352    U_TSCTL/Inst_TWICtl/state_1[3]
    SLICE_X6Y126         LUT4 (Prop_lut4_I3_O)        0.146     7.498 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_13/O
                         net (fo=2, routed)           1.210     8.708    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_13_n_0
    SLICE_X6Y126         LUT6 (Prop_lut6_I2_O)        0.328     9.036 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_6/O
                         net (fo=1, routed)           0.422     9.458    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_6_n_0
    SLICE_X4Y125         LUT6 (Prop_lut6_I3_O)        0.124     9.582 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.391     9.973    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_1_n_0
    SLICE_X4Y125         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.570    14.992    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X4Y125         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[1]/C
                         clock pessimism              0.259    15.251    
                         clock uncertainty           -0.035    15.216    
    SLICE_X4Y125         FDRE (Setup_fdre_C_CE)      -0.205    15.011    U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.011    
                         arrival time                          -9.973    
  -------------------------------------------------------------------
                         slack                                  5.038    

Slack (MET) :             5.240ns  (required time - arrival time)
  Source:                 U_TSCTL/Inst_TWICtl/dataByte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.733ns  (logic 1.492ns (31.524%)  route 3.241ns (68.476%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 14.995 - 10.000 ) 
    Source Clock Delay      (SCD):    5.292ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.690     5.292    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X6Y123         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y123         FDRE (Prop_fdre_C_Q)         0.518     5.810 r  U_TSCTL/Inst_TWICtl/dataByte_reg[4]/Q
                         net (fo=7, routed)           0.882     6.692    U_TSCTL/Inst_TWICtl/Q[4]
    SLICE_X6Y123         LUT4 (Prop_lut4_I1_O)        0.124     6.816 f  U_TSCTL/Inst_TWICtl/initA[1]_i_4/O
                         net (fo=1, routed)           0.282     7.098    U_TSCTL/Inst_TWICtl/initA[1]_i_4_n_0
    SLICE_X6Y123         LUT6 (Prop_lut6_I3_O)        0.124     7.222 f  U_TSCTL/Inst_TWICtl/initA[1]_i_3/O
                         net (fo=2, routed)           0.807     8.029    U_TSCTL/Inst_TWICtl/initA[1]_i_3_n_0
    SLICE_X5Y123         LUT3 (Prop_lut3_I0_O)        0.152     8.181 f  U_TSCTL/Inst_TWICtl/state[2]_i_5/O
                         net (fo=2, routed)           0.452     8.633    U_TSCTL/Inst_TWICtl/state[2]_i_5_n_0
    SLICE_X5Y123         LUT5 (Prop_lut5_I0_O)        0.326     8.959 f  U_TSCTL/Inst_TWICtl/state[2]_i_4/O
                         net (fo=2, routed)           0.415     9.374    U_TSCTL/Inst_TWICtl_n_12
    SLICE_X5Y122         LUT6 (Prop_lut6_I3_O)        0.124     9.498 r  U_TSCTL/state[0]_i_2/O
                         net (fo=1, routed)           0.403     9.901    U_TSCTL/state[0]_i_2_n_0
    SLICE_X5Y122         LUT2 (Prop_lut2_I0_O)        0.124    10.025 r  U_TSCTL/state[0]_i_1/O
                         net (fo=1, routed)           0.000    10.025    U_TSCTL/state[0]_i_1_n_0
    SLICE_X5Y122         FDRE                                         r  U_TSCTL/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.573    14.995    U_TSCTL/clk_IBUF_BUFG
    SLICE_X5Y122         FDRE                                         r  U_TSCTL/state_reg[0]/C
                         clock pessimism              0.276    15.271    
                         clock uncertainty           -0.035    15.236    
    SLICE_X5Y122         FDRE (Setup_fdre_C_D)        0.029    15.265    U_TSCTL/state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.265    
                         arrival time                         -10.025    
  -------------------------------------------------------------------
                         slack                                  5.240    

Slack (MET) :             5.249ns  (required time - arrival time)
  Source:                 U_TSCTL/Inst_TWICtl/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/DONE_O_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.746ns  (logic 1.570ns (33.077%)  route 3.176ns (66.923%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns = ( 14.992 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.695     5.297    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X2Y128         FDRE                                         r  U_TSCTL/Inst_TWICtl/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDRE (Prop_fdre_C_Q)         0.518     5.815 f  U_TSCTL/Inst_TWICtl/sclCnt_reg[0]/Q
                         net (fo=7, routed)           0.716     6.531    U_TSCTL/Inst_TWICtl/sclCnt_reg[0]
    SLICE_X3Y128         LUT6 (Prop_lut6_I2_O)        0.124     6.655 r  U_TSCTL/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.553     7.208    U_TSCTL/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X3Y127         LUT3 (Prop_lut3_I1_O)        0.118     7.326 r  U_TSCTL/Inst_TWICtl/subState[1]_i_2/O
                         net (fo=11, routed)          0.770     8.095    U_TSCTL/Inst_TWICtl/subState[1]_i_2_n_0
    SLICE_X6Y125         LUT3 (Prop_lut3_I0_O)        0.355     8.450 r  U_TSCTL/Inst_TWICtl/DONE_O_i_5/O
                         net (fo=1, routed)           0.692     9.143    U_TSCTL/Inst_TWICtl/DONE_O_i_5_n_0
    SLICE_X6Y125         LUT6 (Prop_lut6_I4_O)        0.331     9.474 r  U_TSCTL/Inst_TWICtl/DONE_O_i_2/O
                         net (fo=1, routed)           0.446     9.920    U_TSCTL/Inst_TWICtl/DONE_O_i_2_n_0
    SLICE_X6Y124         LUT6 (Prop_lut6_I0_O)        0.124    10.044 r  U_TSCTL/Inst_TWICtl/DONE_O_i_1/O
                         net (fo=1, routed)           0.000    10.044    U_TSCTL/Inst_TWICtl/DONE_O_i_1_n_0
    SLICE_X6Y124         FDRE                                         r  U_TSCTL/Inst_TWICtl/DONE_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.570    14.992    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X6Y124         FDRE                                         r  U_TSCTL/Inst_TWICtl/DONE_O_reg/C
                         clock pessimism              0.259    15.251    
                         clock uncertainty           -0.035    15.216    
    SLICE_X6Y124         FDRE (Setup_fdre_C_D)        0.077    15.293    U_TSCTL/Inst_TWICtl/DONE_O_reg
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                         -10.044    
  -------------------------------------------------------------------
                         slack                                  5.249    

Slack (MET) :             5.389ns  (required time - arrival time)
  Source:                 nolabel_line33/U_ENB/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/U_ENB/q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.027ns  (logic 0.890ns (22.102%)  route 3.137ns (77.898%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.696     5.298    nolabel_line33/U_ENB/clk_IBUF_BUFG
    SLICE_X6Y119         FDRE                                         r  nolabel_line33/U_ENB/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y119         FDRE (Prop_fdre_C_Q)         0.518     5.816 r  nolabel_line33/U_ENB/q_reg[10]/Q
                         net (fo=2, routed)           1.138     6.954    nolabel_line33/U_ENB/q_reg[10]
    SLICE_X7Y118         LUT6 (Prop_lut6_I3_O)        0.124     7.078 r  nolabel_line33/U_ENB/q[6]_i_5/O
                         net (fo=1, routed)           0.402     7.480    nolabel_line33/U_ENB/q[6]_i_5_n_0
    SLICE_X7Y119         LUT6 (Prop_lut6_I0_O)        0.124     7.604 r  nolabel_line33/U_ENB/q[6]_i_2/O
                         net (fo=9, routed)           0.440     8.045    nolabel_line33/U_ENB/E[0]
    SLICE_X5Y118         LUT2 (Prop_lut2_I1_O)        0.124     8.169 r  nolabel_line33/U_ENB/q[0]_i_1/O
                         net (fo=17, routed)          1.156     9.325    nolabel_line33/U_ENB/q[0]_i_1_n_0
    SLICE_X6Y121         FDRE                                         r  nolabel_line33/U_ENB/q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.575    14.997    nolabel_line33/U_ENB/clk_IBUF_BUFG
    SLICE_X6Y121         FDRE                                         r  nolabel_line33/U_ENB/q_reg[16]/C
                         clock pessimism              0.276    15.273    
                         clock uncertainty           -0.035    15.238    
    SLICE_X6Y121         FDRE (Setup_fdre_C_R)       -0.524    14.714    nolabel_line33/U_ENB/q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.714    
                         arrival time                          -9.325    
  -------------------------------------------------------------------
                         slack                                  5.389    

Slack (MET) :             5.447ns  (required time - arrival time)
  Source:                 U_TSCTL/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/tempReg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 1.100ns (26.878%)  route 2.993ns (73.122%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.691     5.293    U_TSCTL/clk_IBUF_BUFG
    SLICE_X5Y122         FDRE                                         r  U_TSCTL/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.419     5.712 f  U_TSCTL/state_reg[1]/Q
                         net (fo=24, routed)          0.954     6.666    U_TSCTL/Inst_TWICtl/state[1]
    SLICE_X6Y122         LUT5 (Prop_lut5_I3_O)        0.325     6.991 r  U_TSCTL/Inst_TWICtl/TemperatureReg.temp[7]_i_1/O
                         net (fo=16, routed)          1.062     8.053    U_TSCTL/Inst_TWICtl/ERR_O_reg_0
    SLICE_X11Y122        LUT3 (Prop_lut3_I1_O)        0.356     8.409 r  U_TSCTL/Inst_TWICtl/tx101_i_4/O
                         net (fo=3, routed)           0.977     9.386    U_TSCTL/D[5]
    SLICE_X13Y122        FDRE                                         r  U_TSCTL/tempReg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.494    14.916    U_TSCTL/clk_IBUF_BUFG
    SLICE_X13Y122        FDRE                                         r  U_TSCTL/tempReg_reg[13]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X13Y122        FDRE (Setup_fdre_C_D)       -0.307    14.833    U_TSCTL/tempReg_reg[13]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -9.386    
  -------------------------------------------------------------------
                         slack                                  5.447    

Slack (MET) :             5.528ns  (required time - arrival time)
  Source:                 nolabel_line33/U_ENB/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/U_ENB/q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 0.890ns (22.889%)  route 2.998ns (77.111%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.696     5.298    nolabel_line33/U_ENB/clk_IBUF_BUFG
    SLICE_X6Y119         FDRE                                         r  nolabel_line33/U_ENB/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y119         FDRE (Prop_fdre_C_Q)         0.518     5.816 r  nolabel_line33/U_ENB/q_reg[10]/Q
                         net (fo=2, routed)           1.138     6.954    nolabel_line33/U_ENB/q_reg[10]
    SLICE_X7Y118         LUT6 (Prop_lut6_I3_O)        0.124     7.078 r  nolabel_line33/U_ENB/q[6]_i_5/O
                         net (fo=1, routed)           0.402     7.480    nolabel_line33/U_ENB/q[6]_i_5_n_0
    SLICE_X7Y119         LUT6 (Prop_lut6_I0_O)        0.124     7.604 r  nolabel_line33/U_ENB/q[6]_i_2/O
                         net (fo=9, routed)           0.440     8.045    nolabel_line33/U_ENB/E[0]
    SLICE_X5Y118         LUT2 (Prop_lut2_I1_O)        0.124     8.169 r  nolabel_line33/U_ENB/q[0]_i_1/O
                         net (fo=17, routed)          1.018     9.187    nolabel_line33/U_ENB/q[0]_i_1_n_0
    SLICE_X6Y120         FDRE                                         r  nolabel_line33/U_ENB/q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.576    14.998    nolabel_line33/U_ENB/clk_IBUF_BUFG
    SLICE_X6Y120         FDRE                                         r  nolabel_line33/U_ENB/q_reg[12]/C
                         clock pessimism              0.276    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X6Y120         FDRE (Setup_fdre_C_R)       -0.524    14.715    nolabel_line33/U_ENB/q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                          -9.187    
  -------------------------------------------------------------------
                         slack                                  5.528    

Slack (MET) :             5.528ns  (required time - arrival time)
  Source:                 nolabel_line33/U_ENB/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/U_ENB/q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 0.890ns (22.889%)  route 2.998ns (77.111%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.696     5.298    nolabel_line33/U_ENB/clk_IBUF_BUFG
    SLICE_X6Y119         FDRE                                         r  nolabel_line33/U_ENB/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y119         FDRE (Prop_fdre_C_Q)         0.518     5.816 r  nolabel_line33/U_ENB/q_reg[10]/Q
                         net (fo=2, routed)           1.138     6.954    nolabel_line33/U_ENB/q_reg[10]
    SLICE_X7Y118         LUT6 (Prop_lut6_I3_O)        0.124     7.078 r  nolabel_line33/U_ENB/q[6]_i_5/O
                         net (fo=1, routed)           0.402     7.480    nolabel_line33/U_ENB/q[6]_i_5_n_0
    SLICE_X7Y119         LUT6 (Prop_lut6_I0_O)        0.124     7.604 r  nolabel_line33/U_ENB/q[6]_i_2/O
                         net (fo=9, routed)           0.440     8.045    nolabel_line33/U_ENB/E[0]
    SLICE_X5Y118         LUT2 (Prop_lut2_I1_O)        0.124     8.169 r  nolabel_line33/U_ENB/q[0]_i_1/O
                         net (fo=17, routed)          1.018     9.187    nolabel_line33/U_ENB/q[0]_i_1_n_0
    SLICE_X6Y120         FDRE                                         r  nolabel_line33/U_ENB/q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.576    14.998    nolabel_line33/U_ENB/clk_IBUF_BUFG
    SLICE_X6Y120         FDRE                                         r  nolabel_line33/U_ENB/q_reg[13]/C
                         clock pessimism              0.276    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X6Y120         FDRE (Setup_fdre_C_R)       -0.524    14.715    nolabel_line33/U_ENB/q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                          -9.187    
  -------------------------------------------------------------------
                         slack                                  5.528    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 U_TSCTL/Inst_TWICtl/dataByte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/dataByte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.274%)  route 0.163ns (46.726%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.585     1.504    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X7Y123         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y123         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  U_TSCTL/Inst_TWICtl/dataByte_reg[3]/Q
                         net (fo=7, routed)           0.163     1.809    U_TSCTL/Inst_TWICtl/Q[3]
    SLICE_X6Y123         LUT6 (Prop_lut6_I5_O)        0.045     1.854 r  U_TSCTL/Inst_TWICtl/dataByte[4]_i_1/O
                         net (fo=1, routed)           0.000     1.854    U_TSCTL/Inst_TWICtl/dataByte[4]_i_1_n_0
    SLICE_X6Y123         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.852     2.018    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X6Y123         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[4]/C
                         clock pessimism             -0.500     1.517    
    SLICE_X6Y123         FDRE (Hold_fdre_C_D)         0.120     1.637    U_TSCTL/Inst_TWICtl/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 U_TSCTL/Inst_TWICtl/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/sclCnt_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.212ns (62.626%)  route 0.127ns (37.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.588     1.507    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X2Y128         FDRE                                         r  U_TSCTL/Inst_TWICtl/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  U_TSCTL/Inst_TWICtl/sclCnt_reg[0]/Q
                         net (fo=7, routed)           0.127     1.798    U_TSCTL/Inst_TWICtl/sclCnt_reg[0]
    SLICE_X3Y128         LUT3 (Prop_lut3_I2_O)        0.048     1.846 r  U_TSCTL/Inst_TWICtl/sclCnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.846    U_TSCTL/Inst_TWICtl/sclCnt0[2]
    SLICE_X3Y128         FDSE                                         r  U_TSCTL/Inst_TWICtl/sclCnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.859     2.024    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X3Y128         FDSE                                         r  U_TSCTL/Inst_TWICtl/sclCnt_reg[2]/C
                         clock pessimism             -0.503     1.520    
    SLICE_X3Y128         FDSE (Hold_fdse_C_D)         0.107     1.627    U_TSCTL/Inst_TWICtl/sclCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 U_TSCTL/Inst_TWICtl/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/sclCnt_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.213ns (62.551%)  route 0.128ns (37.449%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.588     1.507    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X2Y128         FDRE                                         r  U_TSCTL/Inst_TWICtl/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  U_TSCTL/Inst_TWICtl/sclCnt_reg[0]/Q
                         net (fo=7, routed)           0.128     1.799    U_TSCTL/Inst_TWICtl/sclCnt_reg[0]
    SLICE_X3Y128         LUT5 (Prop_lut5_I3_O)        0.049     1.848 r  U_TSCTL/Inst_TWICtl/sclCnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.848    U_TSCTL/Inst_TWICtl/sclCnt0[4]
    SLICE_X3Y128         FDSE                                         r  U_TSCTL/Inst_TWICtl/sclCnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.859     2.024    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X3Y128         FDSE                                         r  U_TSCTL/Inst_TWICtl/sclCnt_reg[4]/C
                         clock pessimism             -0.503     1.520    
    SLICE_X3Y128         FDSE (Hold_fdse_C_D)         0.107     1.627    U_TSCTL/Inst_TWICtl/sclCnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 nolabel_line33/U_CT/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/U_CT/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.579%)  route 0.143ns (43.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.591     1.510    nolabel_line33/U_CT/clk_IBUF_BUFG
    SLICE_X7Y117         FDRE                                         r  nolabel_line33/U_CT/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y117         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  nolabel_line33/U_CT/q_reg[1]/Q
                         net (fo=22, routed)          0.143     1.794    nolabel_line33/U_CT/Q[1]
    SLICE_X5Y117         LUT6 (Prop_lut6_I4_O)        0.045     1.839 r  nolabel_line33/U_CT/q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.839    nolabel_line33/U_CT/p_0_in[5]
    SLICE_X5Y117         FDRE                                         r  nolabel_line33/U_CT/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.859     2.025    nolabel_line33/U_CT/clk_IBUF_BUFG
    SLICE_X5Y117         FDRE                                         r  nolabel_line33/U_CT/q_reg[5]/C
                         clock pessimism             -0.500     1.524    
    SLICE_X5Y117         FDRE (Hold_fdre_C_D)         0.092     1.616    nolabel_line33/U_CT/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 U_TSCTL/Inst_TWICtl/busFreeCnt_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/busFreeCnt_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.227ns (71.758%)  route 0.089ns (28.242%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.588     1.507    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y121         FDSE                                         r  U_TSCTL/Inst_TWICtl/busFreeCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDSE (Prop_fdse_C_Q)         0.128     1.635 r  U_TSCTL/Inst_TWICtl/busFreeCnt_reg[4]/Q
                         net (fo=3, routed)           0.089     1.725    U_TSCTL/Inst_TWICtl/busFreeCnt_reg[4]
    SLICE_X0Y121         LUT6 (Prop_lut6_I1_O)        0.099     1.824 r  U_TSCTL/Inst_TWICtl/busFreeCnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.824    U_TSCTL/Inst_TWICtl/busFreeCnt0[5]
    SLICE_X0Y121         FDSE                                         r  U_TSCTL/Inst_TWICtl/busFreeCnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.859     2.024    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y121         FDSE                                         r  U_TSCTL/Inst_TWICtl/busFreeCnt_reg[5]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X0Y121         FDSE (Hold_fdse_C_D)         0.092     1.599    U_TSCTL/Inst_TWICtl/busFreeCnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 U_TSCTL/Inst_TWICtl/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/sclCnt_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.291%)  route 0.127ns (37.709%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.588     1.507    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X2Y128         FDRE                                         r  U_TSCTL/Inst_TWICtl/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  U_TSCTL/Inst_TWICtl/sclCnt_reg[0]/Q
                         net (fo=7, routed)           0.127     1.798    U_TSCTL/Inst_TWICtl/sclCnt_reg[0]
    SLICE_X3Y128         LUT2 (Prop_lut2_I0_O)        0.045     1.843 r  U_TSCTL/Inst_TWICtl/sclCnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.843    U_TSCTL/Inst_TWICtl/sclCnt[1]_i_1_n_0
    SLICE_X3Y128         FDSE                                         r  U_TSCTL/Inst_TWICtl/sclCnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.859     2.024    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X3Y128         FDSE                                         r  U_TSCTL/Inst_TWICtl/sclCnt_reg[1]/C
                         clock pessimism             -0.503     1.520    
    SLICE_X3Y128         FDSE (Hold_fdse_C_D)         0.091     1.611    U_TSCTL/Inst_TWICtl/sclCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 U_TSCTL/Inst_TWICtl/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/sclCnt_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.106%)  route 0.128ns (37.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.588     1.507    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X2Y128         FDRE                                         r  U_TSCTL/Inst_TWICtl/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  U_TSCTL/Inst_TWICtl/sclCnt_reg[0]/Q
                         net (fo=7, routed)           0.128     1.799    U_TSCTL/Inst_TWICtl/sclCnt_reg[0]
    SLICE_X3Y128         LUT4 (Prop_lut4_I2_O)        0.045     1.844 r  U_TSCTL/Inst_TWICtl/sclCnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.844    U_TSCTL/Inst_TWICtl/sclCnt0[3]
    SLICE_X3Y128         FDSE                                         r  U_TSCTL/Inst_TWICtl/sclCnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.859     2.024    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X3Y128         FDSE                                         r  U_TSCTL/Inst_TWICtl/sclCnt_reg[3]/C
                         clock pessimism             -0.503     1.520    
    SLICE_X3Y128         FDSE (Hold_fdse_C_D)         0.092     1.612    U_TSCTL/Inst_TWICtl/sclCnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 U_TSCTL/Inst_TWICtl/sync_sda_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/sync_sda_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.585     1.504    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y125         FDRE                                         r  U_TSCTL/Inst_TWICtl/sync_sda_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.128     1.632 r  U_TSCTL/Inst_TWICtl/sync_sda_reg[0]/Q
                         net (fo=1, routed)           0.119     1.752    U_TSCTL/Inst_TWICtl/sync_sda_reg_n_0_[0]
    SLICE_X1Y125         FDRE                                         r  U_TSCTL/Inst_TWICtl/sync_sda_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.855     2.020    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y125         FDRE                                         r  U_TSCTL/Inst_TWICtl/sync_sda_reg[1]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X1Y125         FDRE (Hold_fdre_C_D)         0.012     1.516    U_TSCTL/Inst_TWICtl/sync_sda_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 nolabel_line33/U_CT/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/U_CT/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.560%)  route 0.143ns (43.440%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.591     1.510    nolabel_line33/U_CT/clk_IBUF_BUFG
    SLICE_X5Y117         FDRE                                         r  nolabel_line33/U_CT/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  nolabel_line33/U_CT/q_reg[3]/Q
                         net (fo=5, routed)           0.143     1.794    nolabel_line33/U_CT/q_reg_n_0_[3]
    SLICE_X5Y117         LUT5 (Prop_lut5_I3_O)        0.045     1.839 r  nolabel_line33/U_CT/q[6]_i_3/O
                         net (fo=1, routed)           0.000     1.839    nolabel_line33/U_CT/p_0_in[6]
    SLICE_X5Y117         FDRE                                         r  nolabel_line33/U_CT/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.859     2.025    nolabel_line33/U_CT/clk_IBUF_BUFG
    SLICE_X5Y117         FDRE                                         r  nolabel_line33/U_CT/q_reg[6]/C
                         clock pessimism             -0.514     1.510    
    SLICE_X5Y117         FDRE (Hold_fdre_C_D)         0.092     1.602    nolabel_line33/U_CT/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 U_TSCTL/Inst_TWICtl/subState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/subState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.189ns (46.759%)  route 0.215ns (53.241%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.584     1.503    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X5Y124         FDRE                                         r  U_TSCTL/Inst_TWICtl/subState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  U_TSCTL/Inst_TWICtl/subState_reg[0]/Q
                         net (fo=16, routed)          0.215     1.860    U_TSCTL/Inst_TWICtl/subState_reg_n_0_[0]
    SLICE_X6Y125         LUT4 (Prop_lut4_I2_O)        0.048     1.908 r  U_TSCTL/Inst_TWICtl/subState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.908    U_TSCTL/Inst_TWICtl/subState[1]_i_1_n_0
    SLICE_X6Y125         FDRE                                         r  U_TSCTL/Inst_TWICtl/subState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.851     2.017    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X6Y125         FDRE                                         r  U_TSCTL/Inst_TWICtl/subState_reg[1]/C
                         clock pessimism             -0.479     1.537    
    SLICE_X6Y125         FDRE (Hold_fdre_C_D)         0.133     1.670    U_TSCTL/Inst_TWICtl/subState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y124    U_TSCTL/Inst_TWICtl/DONE_O_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y124    U_TSCTL/Inst_TWICtl/ERR_O_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y117    nolabel_line33/U_CT/q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y117    nolabel_line33/U_CT/q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y117    nolabel_line33/U_CT/q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y117    nolabel_line33/U_CT/q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y117    nolabel_line33/U_CT/q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y117    nolabel_line33/U_CT/q_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y117    nolabel_line33/U_CT/q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y124    U_TSCTL/Inst_TWICtl/DONE_O_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y124    U_TSCTL/Inst_TWICtl/ERR_O_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y125    U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y125    U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y124    U_TSCTL/Inst_TWICtl/addrNData_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y124    U_TSCTL/Inst_TWICtl/dataByte_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y124    U_TSCTL/Inst_TWICtl/dataByte_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y125    U_TSCTL/Inst_TWICtl/int_Rst_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y124    U_TSCTL/Inst_TWICtl/subState_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y125    U_TSCTL/Inst_TWICtl/subState_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y121    nolabel_line33/U_ENB/q_reg[16]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y121    U_TSCTL/Inst_TWICtl/busFreeCnt_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y121    U_TSCTL/Inst_TWICtl/busFreeCnt_reg[4]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y121    U_TSCTL/Inst_TWICtl/busFreeCnt_reg[5]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y121    U_TSCTL/Inst_TWICtl/busFreeCnt_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y128    U_TSCTL/Inst_TWICtl/sclCnt_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y128    U_TSCTL/Inst_TWICtl/sclCnt_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y128    U_TSCTL/Inst_TWICtl/sclCnt_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y128    U_TSCTL/Inst_TWICtl/sclCnt_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y128    U_TSCTL/Inst_TWICtl/sclCnt_reg[4]/C



