
stm32H7_IMU_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007720  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e4  080079c0  080079c0  000179c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007aa4  08007aa4  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08007aa4  08007aa4  00017aa4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007aac  08007aac  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007aac  08007aac  00017aac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007ab0  08007ab0  00017ab0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  24000000  08007ab4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000022c  24000074  08007b28  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  240002a0  08007b28  000202a0  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001815c  00000000  00000000  000200a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000298f  00000000  00000000  000381fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001328  00000000  00000000  0003ab90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001220  00000000  00000000  0003beb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003b9c0  00000000  00000000  0003d0d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019bd9  00000000  00000000  00078a98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00189b80  00000000  00000000  00092671  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0021c1f1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005934  00000000  00000000  0021c244  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000074 	.word	0x24000074
 80002bc:	00000000 	.word	0x00000000
 80002c0:	080079a8 	.word	0x080079a8

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000078 	.word	0x24000078
 80002dc:	080079a8 	.word	0x080079a8

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <__aeabi_uldivmod>:
 8000380:	b953      	cbnz	r3, 8000398 <__aeabi_uldivmod+0x18>
 8000382:	b94a      	cbnz	r2, 8000398 <__aeabi_uldivmod+0x18>
 8000384:	2900      	cmp	r1, #0
 8000386:	bf08      	it	eq
 8000388:	2800      	cmpeq	r0, #0
 800038a:	bf1c      	itt	ne
 800038c:	f04f 31ff 	movne.w	r1, #4294967295
 8000390:	f04f 30ff 	movne.w	r0, #4294967295
 8000394:	f000 b974 	b.w	8000680 <__aeabi_idiv0>
 8000398:	f1ad 0c08 	sub.w	ip, sp, #8
 800039c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003a0:	f000 f806 	bl	80003b0 <__udivmoddi4>
 80003a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ac:	b004      	add	sp, #16
 80003ae:	4770      	bx	lr

080003b0 <__udivmoddi4>:
 80003b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003b4:	9d08      	ldr	r5, [sp, #32]
 80003b6:	4604      	mov	r4, r0
 80003b8:	468e      	mov	lr, r1
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	d14d      	bne.n	800045a <__udivmoddi4+0xaa>
 80003be:	428a      	cmp	r2, r1
 80003c0:	4694      	mov	ip, r2
 80003c2:	d969      	bls.n	8000498 <__udivmoddi4+0xe8>
 80003c4:	fab2 f282 	clz	r2, r2
 80003c8:	b152      	cbz	r2, 80003e0 <__udivmoddi4+0x30>
 80003ca:	fa01 f302 	lsl.w	r3, r1, r2
 80003ce:	f1c2 0120 	rsb	r1, r2, #32
 80003d2:	fa20 f101 	lsr.w	r1, r0, r1
 80003d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80003da:	ea41 0e03 	orr.w	lr, r1, r3
 80003de:	4094      	lsls	r4, r2
 80003e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003e4:	0c21      	lsrs	r1, r4, #16
 80003e6:	fbbe f6f8 	udiv	r6, lr, r8
 80003ea:	fa1f f78c 	uxth.w	r7, ip
 80003ee:	fb08 e316 	mls	r3, r8, r6, lr
 80003f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80003f6:	fb06 f107 	mul.w	r1, r6, r7
 80003fa:	4299      	cmp	r1, r3
 80003fc:	d90a      	bls.n	8000414 <__udivmoddi4+0x64>
 80003fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000402:	f106 30ff 	add.w	r0, r6, #4294967295
 8000406:	f080 811f 	bcs.w	8000648 <__udivmoddi4+0x298>
 800040a:	4299      	cmp	r1, r3
 800040c:	f240 811c 	bls.w	8000648 <__udivmoddi4+0x298>
 8000410:	3e02      	subs	r6, #2
 8000412:	4463      	add	r3, ip
 8000414:	1a5b      	subs	r3, r3, r1
 8000416:	b2a4      	uxth	r4, r4
 8000418:	fbb3 f0f8 	udiv	r0, r3, r8
 800041c:	fb08 3310 	mls	r3, r8, r0, r3
 8000420:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000424:	fb00 f707 	mul.w	r7, r0, r7
 8000428:	42a7      	cmp	r7, r4
 800042a:	d90a      	bls.n	8000442 <__udivmoddi4+0x92>
 800042c:	eb1c 0404 	adds.w	r4, ip, r4
 8000430:	f100 33ff 	add.w	r3, r0, #4294967295
 8000434:	f080 810a 	bcs.w	800064c <__udivmoddi4+0x29c>
 8000438:	42a7      	cmp	r7, r4
 800043a:	f240 8107 	bls.w	800064c <__udivmoddi4+0x29c>
 800043e:	4464      	add	r4, ip
 8000440:	3802      	subs	r0, #2
 8000442:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000446:	1be4      	subs	r4, r4, r7
 8000448:	2600      	movs	r6, #0
 800044a:	b11d      	cbz	r5, 8000454 <__udivmoddi4+0xa4>
 800044c:	40d4      	lsrs	r4, r2
 800044e:	2300      	movs	r3, #0
 8000450:	e9c5 4300 	strd	r4, r3, [r5]
 8000454:	4631      	mov	r1, r6
 8000456:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800045a:	428b      	cmp	r3, r1
 800045c:	d909      	bls.n	8000472 <__udivmoddi4+0xc2>
 800045e:	2d00      	cmp	r5, #0
 8000460:	f000 80ef 	beq.w	8000642 <__udivmoddi4+0x292>
 8000464:	2600      	movs	r6, #0
 8000466:	e9c5 0100 	strd	r0, r1, [r5]
 800046a:	4630      	mov	r0, r6
 800046c:	4631      	mov	r1, r6
 800046e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000472:	fab3 f683 	clz	r6, r3
 8000476:	2e00      	cmp	r6, #0
 8000478:	d14a      	bne.n	8000510 <__udivmoddi4+0x160>
 800047a:	428b      	cmp	r3, r1
 800047c:	d302      	bcc.n	8000484 <__udivmoddi4+0xd4>
 800047e:	4282      	cmp	r2, r0
 8000480:	f200 80f9 	bhi.w	8000676 <__udivmoddi4+0x2c6>
 8000484:	1a84      	subs	r4, r0, r2
 8000486:	eb61 0303 	sbc.w	r3, r1, r3
 800048a:	2001      	movs	r0, #1
 800048c:	469e      	mov	lr, r3
 800048e:	2d00      	cmp	r5, #0
 8000490:	d0e0      	beq.n	8000454 <__udivmoddi4+0xa4>
 8000492:	e9c5 4e00 	strd	r4, lr, [r5]
 8000496:	e7dd      	b.n	8000454 <__udivmoddi4+0xa4>
 8000498:	b902      	cbnz	r2, 800049c <__udivmoddi4+0xec>
 800049a:	deff      	udf	#255	; 0xff
 800049c:	fab2 f282 	clz	r2, r2
 80004a0:	2a00      	cmp	r2, #0
 80004a2:	f040 8092 	bne.w	80005ca <__udivmoddi4+0x21a>
 80004a6:	eba1 010c 	sub.w	r1, r1, ip
 80004aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004ae:	fa1f fe8c 	uxth.w	lr, ip
 80004b2:	2601      	movs	r6, #1
 80004b4:	0c20      	lsrs	r0, r4, #16
 80004b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80004ba:	fb07 1113 	mls	r1, r7, r3, r1
 80004be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004c2:	fb0e f003 	mul.w	r0, lr, r3
 80004c6:	4288      	cmp	r0, r1
 80004c8:	d908      	bls.n	80004dc <__udivmoddi4+0x12c>
 80004ca:	eb1c 0101 	adds.w	r1, ip, r1
 80004ce:	f103 38ff 	add.w	r8, r3, #4294967295
 80004d2:	d202      	bcs.n	80004da <__udivmoddi4+0x12a>
 80004d4:	4288      	cmp	r0, r1
 80004d6:	f200 80cb 	bhi.w	8000670 <__udivmoddi4+0x2c0>
 80004da:	4643      	mov	r3, r8
 80004dc:	1a09      	subs	r1, r1, r0
 80004de:	b2a4      	uxth	r4, r4
 80004e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e4:	fb07 1110 	mls	r1, r7, r0, r1
 80004e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80004ec:	fb0e fe00 	mul.w	lr, lr, r0
 80004f0:	45a6      	cmp	lr, r4
 80004f2:	d908      	bls.n	8000506 <__udivmoddi4+0x156>
 80004f4:	eb1c 0404 	adds.w	r4, ip, r4
 80004f8:	f100 31ff 	add.w	r1, r0, #4294967295
 80004fc:	d202      	bcs.n	8000504 <__udivmoddi4+0x154>
 80004fe:	45a6      	cmp	lr, r4
 8000500:	f200 80bb 	bhi.w	800067a <__udivmoddi4+0x2ca>
 8000504:	4608      	mov	r0, r1
 8000506:	eba4 040e 	sub.w	r4, r4, lr
 800050a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800050e:	e79c      	b.n	800044a <__udivmoddi4+0x9a>
 8000510:	f1c6 0720 	rsb	r7, r6, #32
 8000514:	40b3      	lsls	r3, r6
 8000516:	fa22 fc07 	lsr.w	ip, r2, r7
 800051a:	ea4c 0c03 	orr.w	ip, ip, r3
 800051e:	fa20 f407 	lsr.w	r4, r0, r7
 8000522:	fa01 f306 	lsl.w	r3, r1, r6
 8000526:	431c      	orrs	r4, r3
 8000528:	40f9      	lsrs	r1, r7
 800052a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800052e:	fa00 f306 	lsl.w	r3, r0, r6
 8000532:	fbb1 f8f9 	udiv	r8, r1, r9
 8000536:	0c20      	lsrs	r0, r4, #16
 8000538:	fa1f fe8c 	uxth.w	lr, ip
 800053c:	fb09 1118 	mls	r1, r9, r8, r1
 8000540:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000544:	fb08 f00e 	mul.w	r0, r8, lr
 8000548:	4288      	cmp	r0, r1
 800054a:	fa02 f206 	lsl.w	r2, r2, r6
 800054e:	d90b      	bls.n	8000568 <__udivmoddi4+0x1b8>
 8000550:	eb1c 0101 	adds.w	r1, ip, r1
 8000554:	f108 3aff 	add.w	sl, r8, #4294967295
 8000558:	f080 8088 	bcs.w	800066c <__udivmoddi4+0x2bc>
 800055c:	4288      	cmp	r0, r1
 800055e:	f240 8085 	bls.w	800066c <__udivmoddi4+0x2bc>
 8000562:	f1a8 0802 	sub.w	r8, r8, #2
 8000566:	4461      	add	r1, ip
 8000568:	1a09      	subs	r1, r1, r0
 800056a:	b2a4      	uxth	r4, r4
 800056c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000570:	fb09 1110 	mls	r1, r9, r0, r1
 8000574:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000578:	fb00 fe0e 	mul.w	lr, r0, lr
 800057c:	458e      	cmp	lr, r1
 800057e:	d908      	bls.n	8000592 <__udivmoddi4+0x1e2>
 8000580:	eb1c 0101 	adds.w	r1, ip, r1
 8000584:	f100 34ff 	add.w	r4, r0, #4294967295
 8000588:	d26c      	bcs.n	8000664 <__udivmoddi4+0x2b4>
 800058a:	458e      	cmp	lr, r1
 800058c:	d96a      	bls.n	8000664 <__udivmoddi4+0x2b4>
 800058e:	3802      	subs	r0, #2
 8000590:	4461      	add	r1, ip
 8000592:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000596:	fba0 9402 	umull	r9, r4, r0, r2
 800059a:	eba1 010e 	sub.w	r1, r1, lr
 800059e:	42a1      	cmp	r1, r4
 80005a0:	46c8      	mov	r8, r9
 80005a2:	46a6      	mov	lr, r4
 80005a4:	d356      	bcc.n	8000654 <__udivmoddi4+0x2a4>
 80005a6:	d053      	beq.n	8000650 <__udivmoddi4+0x2a0>
 80005a8:	b15d      	cbz	r5, 80005c2 <__udivmoddi4+0x212>
 80005aa:	ebb3 0208 	subs.w	r2, r3, r8
 80005ae:	eb61 010e 	sbc.w	r1, r1, lr
 80005b2:	fa01 f707 	lsl.w	r7, r1, r7
 80005b6:	fa22 f306 	lsr.w	r3, r2, r6
 80005ba:	40f1      	lsrs	r1, r6
 80005bc:	431f      	orrs	r7, r3
 80005be:	e9c5 7100 	strd	r7, r1, [r5]
 80005c2:	2600      	movs	r6, #0
 80005c4:	4631      	mov	r1, r6
 80005c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	40d8      	lsrs	r0, r3
 80005d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80005d4:	fa21 f303 	lsr.w	r3, r1, r3
 80005d8:	4091      	lsls	r1, r2
 80005da:	4301      	orrs	r1, r0
 80005dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80005e0:	fa1f fe8c 	uxth.w	lr, ip
 80005e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80005e8:	fb07 3610 	mls	r6, r7, r0, r3
 80005ec:	0c0b      	lsrs	r3, r1, #16
 80005ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80005f2:	fb00 f60e 	mul.w	r6, r0, lr
 80005f6:	429e      	cmp	r6, r3
 80005f8:	fa04 f402 	lsl.w	r4, r4, r2
 80005fc:	d908      	bls.n	8000610 <__udivmoddi4+0x260>
 80005fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000602:	f100 38ff 	add.w	r8, r0, #4294967295
 8000606:	d22f      	bcs.n	8000668 <__udivmoddi4+0x2b8>
 8000608:	429e      	cmp	r6, r3
 800060a:	d92d      	bls.n	8000668 <__udivmoddi4+0x2b8>
 800060c:	3802      	subs	r0, #2
 800060e:	4463      	add	r3, ip
 8000610:	1b9b      	subs	r3, r3, r6
 8000612:	b289      	uxth	r1, r1
 8000614:	fbb3 f6f7 	udiv	r6, r3, r7
 8000618:	fb07 3316 	mls	r3, r7, r6, r3
 800061c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000620:	fb06 f30e 	mul.w	r3, r6, lr
 8000624:	428b      	cmp	r3, r1
 8000626:	d908      	bls.n	800063a <__udivmoddi4+0x28a>
 8000628:	eb1c 0101 	adds.w	r1, ip, r1
 800062c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000630:	d216      	bcs.n	8000660 <__udivmoddi4+0x2b0>
 8000632:	428b      	cmp	r3, r1
 8000634:	d914      	bls.n	8000660 <__udivmoddi4+0x2b0>
 8000636:	3e02      	subs	r6, #2
 8000638:	4461      	add	r1, ip
 800063a:	1ac9      	subs	r1, r1, r3
 800063c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000640:	e738      	b.n	80004b4 <__udivmoddi4+0x104>
 8000642:	462e      	mov	r6, r5
 8000644:	4628      	mov	r0, r5
 8000646:	e705      	b.n	8000454 <__udivmoddi4+0xa4>
 8000648:	4606      	mov	r6, r0
 800064a:	e6e3      	b.n	8000414 <__udivmoddi4+0x64>
 800064c:	4618      	mov	r0, r3
 800064e:	e6f8      	b.n	8000442 <__udivmoddi4+0x92>
 8000650:	454b      	cmp	r3, r9
 8000652:	d2a9      	bcs.n	80005a8 <__udivmoddi4+0x1f8>
 8000654:	ebb9 0802 	subs.w	r8, r9, r2
 8000658:	eb64 0e0c 	sbc.w	lr, r4, ip
 800065c:	3801      	subs	r0, #1
 800065e:	e7a3      	b.n	80005a8 <__udivmoddi4+0x1f8>
 8000660:	4646      	mov	r6, r8
 8000662:	e7ea      	b.n	800063a <__udivmoddi4+0x28a>
 8000664:	4620      	mov	r0, r4
 8000666:	e794      	b.n	8000592 <__udivmoddi4+0x1e2>
 8000668:	4640      	mov	r0, r8
 800066a:	e7d1      	b.n	8000610 <__udivmoddi4+0x260>
 800066c:	46d0      	mov	r8, sl
 800066e:	e77b      	b.n	8000568 <__udivmoddi4+0x1b8>
 8000670:	3b02      	subs	r3, #2
 8000672:	4461      	add	r1, ip
 8000674:	e732      	b.n	80004dc <__udivmoddi4+0x12c>
 8000676:	4630      	mov	r0, r6
 8000678:	e709      	b.n	800048e <__udivmoddi4+0xde>
 800067a:	4464      	add	r4, ip
 800067c:	3802      	subs	r0, #2
 800067e:	e742      	b.n	8000506 <__udivmoddi4+0x156>

08000680 <__aeabi_idiv0>:
 8000680:	4770      	bx	lr
 8000682:	bf00      	nop

08000684 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000684:	b480      	push	{r7}
 8000686:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000688:	4b3d      	ldr	r3, [pc, #244]	; (8000780 <SystemInit+0xfc>)
 800068a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800068e:	4a3c      	ldr	r2, [pc, #240]	; (8000780 <SystemInit+0xfc>)
 8000690:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000694:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8000698:	4b39      	ldr	r3, [pc, #228]	; (8000780 <SystemInit+0xfc>)
 800069a:	691b      	ldr	r3, [r3, #16]
 800069c:	4a38      	ldr	r2, [pc, #224]	; (8000780 <SystemInit+0xfc>)
 800069e:	f043 0310 	orr.w	r3, r3, #16
 80006a2:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80006a4:	4b37      	ldr	r3, [pc, #220]	; (8000784 <SystemInit+0x100>)
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	f003 030f 	and.w	r3, r3, #15
 80006ac:	2b06      	cmp	r3, #6
 80006ae:	d807      	bhi.n	80006c0 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006b0:	4b34      	ldr	r3, [pc, #208]	; (8000784 <SystemInit+0x100>)
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	f023 030f 	bic.w	r3, r3, #15
 80006b8:	4a32      	ldr	r2, [pc, #200]	; (8000784 <SystemInit+0x100>)
 80006ba:	f043 0307 	orr.w	r3, r3, #7
 80006be:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80006c0:	4b31      	ldr	r3, [pc, #196]	; (8000788 <SystemInit+0x104>)
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	4a30      	ldr	r2, [pc, #192]	; (8000788 <SystemInit+0x104>)
 80006c6:	f043 0301 	orr.w	r3, r3, #1
 80006ca:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80006cc:	4b2e      	ldr	r3, [pc, #184]	; (8000788 <SystemInit+0x104>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80006d2:	4b2d      	ldr	r3, [pc, #180]	; (8000788 <SystemInit+0x104>)
 80006d4:	681a      	ldr	r2, [r3, #0]
 80006d6:	492c      	ldr	r1, [pc, #176]	; (8000788 <SystemInit+0x104>)
 80006d8:	4b2c      	ldr	r3, [pc, #176]	; (800078c <SystemInit+0x108>)
 80006da:	4013      	ands	r3, r2
 80006dc:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80006de:	4b29      	ldr	r3, [pc, #164]	; (8000784 <SystemInit+0x100>)
 80006e0:	681b      	ldr	r3, [r3, #0]
 80006e2:	f003 0308 	and.w	r3, r3, #8
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	d007      	beq.n	80006fa <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006ea:	4b26      	ldr	r3, [pc, #152]	; (8000784 <SystemInit+0x100>)
 80006ec:	681b      	ldr	r3, [r3, #0]
 80006ee:	f023 030f 	bic.w	r3, r3, #15
 80006f2:	4a24      	ldr	r2, [pc, #144]	; (8000784 <SystemInit+0x100>)
 80006f4:	f043 0307 	orr.w	r3, r3, #7
 80006f8:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80006fa:	4b23      	ldr	r3, [pc, #140]	; (8000788 <SystemInit+0x104>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000700:	4b21      	ldr	r3, [pc, #132]	; (8000788 <SystemInit+0x104>)
 8000702:	2200      	movs	r2, #0
 8000704:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000706:	4b20      	ldr	r3, [pc, #128]	; (8000788 <SystemInit+0x104>)
 8000708:	2200      	movs	r2, #0
 800070a:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800070c:	4b1e      	ldr	r3, [pc, #120]	; (8000788 <SystemInit+0x104>)
 800070e:	4a20      	ldr	r2, [pc, #128]	; (8000790 <SystemInit+0x10c>)
 8000710:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000712:	4b1d      	ldr	r3, [pc, #116]	; (8000788 <SystemInit+0x104>)
 8000714:	4a1f      	ldr	r2, [pc, #124]	; (8000794 <SystemInit+0x110>)
 8000716:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000718:	4b1b      	ldr	r3, [pc, #108]	; (8000788 <SystemInit+0x104>)
 800071a:	4a1f      	ldr	r2, [pc, #124]	; (8000798 <SystemInit+0x114>)
 800071c:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800071e:	4b1a      	ldr	r3, [pc, #104]	; (8000788 <SystemInit+0x104>)
 8000720:	2200      	movs	r2, #0
 8000722:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000724:	4b18      	ldr	r3, [pc, #96]	; (8000788 <SystemInit+0x104>)
 8000726:	4a1c      	ldr	r2, [pc, #112]	; (8000798 <SystemInit+0x114>)
 8000728:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800072a:	4b17      	ldr	r3, [pc, #92]	; (8000788 <SystemInit+0x104>)
 800072c:	2200      	movs	r2, #0
 800072e:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000730:	4b15      	ldr	r3, [pc, #84]	; (8000788 <SystemInit+0x104>)
 8000732:	4a19      	ldr	r2, [pc, #100]	; (8000798 <SystemInit+0x114>)
 8000734:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000736:	4b14      	ldr	r3, [pc, #80]	; (8000788 <SystemInit+0x104>)
 8000738:	2200      	movs	r2, #0
 800073a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800073c:	4b12      	ldr	r3, [pc, #72]	; (8000788 <SystemInit+0x104>)
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	4a11      	ldr	r2, [pc, #68]	; (8000788 <SystemInit+0x104>)
 8000742:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000746:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000748:	4b0f      	ldr	r3, [pc, #60]	; (8000788 <SystemInit+0x104>)
 800074a:	2200      	movs	r2, #0
 800074c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 800074e:	4b13      	ldr	r3, [pc, #76]	; (800079c <SystemInit+0x118>)
 8000750:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000752:	4a12      	ldr	r2, [pc, #72]	; (800079c <SystemInit+0x118>)
 8000754:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000758:	6253      	str	r3, [r2, #36]	; 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800075a:	4b11      	ldr	r3, [pc, #68]	; (80007a0 <SystemInit+0x11c>)
 800075c:	681a      	ldr	r2, [r3, #0]
 800075e:	4b11      	ldr	r3, [pc, #68]	; (80007a4 <SystemInit+0x120>)
 8000760:	4013      	ands	r3, r2
 8000762:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000766:	d202      	bcs.n	800076e <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000768:	4b0f      	ldr	r3, [pc, #60]	; (80007a8 <SystemInit+0x124>)
 800076a:	2201      	movs	r2, #1
 800076c:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800076e:	4b0f      	ldr	r3, [pc, #60]	; (80007ac <SystemInit+0x128>)
 8000770:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8000774:	601a      	str	r2, [r3, #0]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8000776:	bf00      	nop
 8000778:	46bd      	mov	sp, r7
 800077a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800077e:	4770      	bx	lr
 8000780:	e000ed00 	.word	0xe000ed00
 8000784:	52002000 	.word	0x52002000
 8000788:	58024400 	.word	0x58024400
 800078c:	eaf6ed7f 	.word	0xeaf6ed7f
 8000790:	02020200 	.word	0x02020200
 8000794:	01ff0000 	.word	0x01ff0000
 8000798:	01010280 	.word	0x01010280
 800079c:	580000c0 	.word	0x580000c0
 80007a0:	5c001000 	.word	0x5c001000
 80007a4:	ffff0000 	.word	0xffff0000
 80007a8:	51008108 	.word	0x51008108
 80007ac:	52004000 	.word	0x52004000

080007b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b086      	sub	sp, #24
 80007b4:	af00      	add	r7, sp, #0
  int32_t timeout;
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 80007b6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80007ba:	617b      	str	r3, [r7, #20]
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 80007bc:	bf00      	nop
 80007be:	4b34      	ldr	r3, [pc, #208]	; (8000890 <main+0xe0>)
 80007c0:	681b      	ldr	r3, [r3, #0]
 80007c2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d004      	beq.n	80007d4 <main+0x24>
 80007ca:	697b      	ldr	r3, [r7, #20]
 80007cc:	1e5a      	subs	r2, r3, #1
 80007ce:	617a      	str	r2, [r7, #20]
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	dcf4      	bgt.n	80007be <main+0xe>
  if ( timeout < 0 )
 80007d4:	697b      	ldr	r3, [r7, #20]
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	da01      	bge.n	80007de <main+0x2e>
  {
  Error_Handler();
 80007da:	f000 fb03 	bl	8000de4 <Error_Handler>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007de:	f000 fd61 	bl	80012a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007e2:	f000 f85d 	bl	80008a0 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 80007e6:	4b2a      	ldr	r3, [pc, #168]	; (8000890 <main+0xe0>)
 80007e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80007ec:	4a28      	ldr	r2, [pc, #160]	; (8000890 <main+0xe0>)
 80007ee:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80007f2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80007f6:	4b26      	ldr	r3, [pc, #152]	; (8000890 <main+0xe0>)
 80007f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80007fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000800:	603b      	str	r3, [r7, #0]
 8000802:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8000804:	2000      	movs	r0, #0
 8000806:	f001 f8bd 	bl	8001984 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 800080a:	2100      	movs	r1, #0
 800080c:	2000      	movs	r0, #0
 800080e:	f001 f8d3 	bl	80019b8 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 8000812:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000816:	617b      	str	r3, [r7, #20]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8000818:	bf00      	nop
 800081a:	4b1d      	ldr	r3, [pc, #116]	; (8000890 <main+0xe0>)
 800081c:	681b      	ldr	r3, [r3, #0]
 800081e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000822:	2b00      	cmp	r3, #0
 8000824:	d104      	bne.n	8000830 <main+0x80>
 8000826:	697b      	ldr	r3, [r7, #20]
 8000828:	1e5a      	subs	r2, r3, #1
 800082a:	617a      	str	r2, [r7, #20]
 800082c:	2b00      	cmp	r3, #0
 800082e:	dcf4      	bgt.n	800081a <main+0x6a>
if ( timeout < 0 )
 8000830:	697b      	ldr	r3, [r7, #20]
 8000832:	2b00      	cmp	r3, #0
 8000834:	da01      	bge.n	800083a <main+0x8a>
{
Error_Handler();
 8000836:	f000 fad5 	bl	8000de4 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800083a:	f000 f9f9 	bl	8000c30 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 800083e:	f000 f9ab 	bl	8000b98 <MX_USART3_UART_Init>
  MX_USART2_UART_Init();
 8000842:	f000 f95b 	bl	8000afc <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8000846:	f000 f8a7 	bl	8000998 <MX_SPI1_Init>
  MX_TIM1_Init();
 800084a:	f000 f8fd 	bl	8000a48 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  int16_t accel_data = 0;
 800084e:	2300      	movs	r3, #0
 8000850:	827b      	strh	r3, [r7, #18]
//  mpu9250_write_reg(28, 0x08);
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  printf("Starting...");
 8000852:	4810      	ldr	r0, [pc, #64]	; (8000894 <main+0xe4>)
 8000854:	f006 f91a 	bl	8006a8c <iprintf>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
//	  if(timer_flag)
//	  {
		  mpu9250_read_reg(59, imu_data, sizeof(imu_data));
 8000858:	1d3b      	adds	r3, r7, #4
 800085a:	220e      	movs	r2, #14
 800085c:	4619      	mov	r1, r3
 800085e:	203b      	movs	r0, #59	; 0x3b
 8000860:	f000 fa92 	bl	8000d88 <mpu9250_read_reg>
		  accel_data = ((int16_t)imu_data[0]<<8) + imu_data[1];
 8000864:	793b      	ldrb	r3, [r7, #4]
 8000866:	b29b      	uxth	r3, r3
 8000868:	021b      	lsls	r3, r3, #8
 800086a:	b29a      	uxth	r2, r3
 800086c:	797b      	ldrb	r3, [r7, #5]
 800086e:	b29b      	uxth	r3, r3
 8000870:	4413      	add	r3, r2
 8000872:	b29b      	uxth	r3, r3
 8000874:	827b      	strh	r3, [r7, #18]
		  timer_flag = 0;
 8000876:	4b08      	ldr	r3, [pc, #32]	; (8000898 <main+0xe8>)
 8000878:	2200      	movs	r2, #0
 800087a:	701a      	strb	r2, [r3, #0]
		  printf("\r\n%u *",accel_data);
 800087c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8000880:	4619      	mov	r1, r3
 8000882:	4806      	ldr	r0, [pc, #24]	; (800089c <main+0xec>)
 8000884:	f006 f902 	bl	8006a8c <iprintf>
		  HAL_Delay(10);
 8000888:	200a      	movs	r0, #10
 800088a:	f000 fd9d 	bl	80013c8 <HAL_Delay>
		  mpu9250_read_reg(59, imu_data, sizeof(imu_data));
 800088e:	e7e3      	b.n	8000858 <main+0xa8>
 8000890:	58024400 	.word	0x58024400
 8000894:	080079c0 	.word	0x080079c0
 8000898:	24000284 	.word	0x24000284
 800089c:	080079cc 	.word	0x080079cc

080008a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b09c      	sub	sp, #112	; 0x70
 80008a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008a6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80008aa:	224c      	movs	r2, #76	; 0x4c
 80008ac:	2100      	movs	r1, #0
 80008ae:	4618      	mov	r0, r3
 80008b0:	f006 f8e4 	bl	8006a7c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008b4:	1d3b      	adds	r3, r7, #4
 80008b6:	2220      	movs	r2, #32
 80008b8:	2100      	movs	r1, #0
 80008ba:	4618      	mov	r0, r3
 80008bc:	f006 f8de 	bl	8006a7c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 80008c0:	2004      	movs	r0, #4
 80008c2:	f001 f88d 	bl	80019e0 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80008c6:	2300      	movs	r3, #0
 80008c8:	603b      	str	r3, [r7, #0]
 80008ca:	4b31      	ldr	r3, [pc, #196]	; (8000990 <SystemClock_Config+0xf0>)
 80008cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80008ce:	4a30      	ldr	r2, [pc, #192]	; (8000990 <SystemClock_Config+0xf0>)
 80008d0:	f023 0301 	bic.w	r3, r3, #1
 80008d4:	62d3      	str	r3, [r2, #44]	; 0x2c
 80008d6:	4b2e      	ldr	r3, [pc, #184]	; (8000990 <SystemClock_Config+0xf0>)
 80008d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80008da:	f003 0301 	and.w	r3, r3, #1
 80008de:	603b      	str	r3, [r7, #0]
 80008e0:	4b2c      	ldr	r3, [pc, #176]	; (8000994 <SystemClock_Config+0xf4>)
 80008e2:	699b      	ldr	r3, [r3, #24]
 80008e4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80008e8:	4a2a      	ldr	r2, [pc, #168]	; (8000994 <SystemClock_Config+0xf4>)
 80008ea:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80008ee:	6193      	str	r3, [r2, #24]
 80008f0:	4b28      	ldr	r3, [pc, #160]	; (8000994 <SystemClock_Config+0xf4>)
 80008f2:	699b      	ldr	r3, [r3, #24]
 80008f4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80008f8:	603b      	str	r3, [r7, #0]
 80008fa:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80008fc:	bf00      	nop
 80008fe:	4b25      	ldr	r3, [pc, #148]	; (8000994 <SystemClock_Config+0xf4>)
 8000900:	699b      	ldr	r3, [r3, #24]
 8000902:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000906:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800090a:	d1f8      	bne.n	80008fe <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800090c:	2301      	movs	r3, #1
 800090e:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000910:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000914:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000916:	2302      	movs	r3, #2
 8000918:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800091a:	2302      	movs	r3, #2
 800091c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 800091e:	2301      	movs	r3, #1
 8000920:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 18;
 8000922:	2312      	movs	r3, #18
 8000924:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000926:	2302      	movs	r3, #2
 8000928:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800092a:	2302      	movs	r3, #2
 800092c:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800092e:	2302      	movs	r3, #2
 8000930:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000932:	230c      	movs	r3, #12
 8000934:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 8000936:	2302      	movs	r3, #2
 8000938:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 6144;
 800093a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800093e:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000940:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000944:	4618      	mov	r0, r3
 8000946:	f001 f8a5 	bl	8001a94 <HAL_RCC_OscConfig>
 800094a:	4603      	mov	r3, r0
 800094c:	2b00      	cmp	r3, #0
 800094e:	d001      	beq.n	8000954 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000950:	f000 fa48 	bl	8000de4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000954:	233f      	movs	r3, #63	; 0x3f
 8000956:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000958:	2303      	movs	r3, #3
 800095a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800095c:	2300      	movs	r3, #0
 800095e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000960:	2300      	movs	r3, #0
 8000962:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000964:	2300      	movs	r3, #0
 8000966:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000968:	2340      	movs	r3, #64	; 0x40
 800096a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 800096c:	2300      	movs	r3, #0
 800096e:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000970:	2300      	movs	r3, #0
 8000972:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000974:	1d3b      	adds	r3, r7, #4
 8000976:	2101      	movs	r1, #1
 8000978:	4618      	mov	r0, r3
 800097a:	f001 fcb9 	bl	80022f0 <HAL_RCC_ClockConfig>
 800097e:	4603      	mov	r3, r0
 8000980:	2b00      	cmp	r3, #0
 8000982:	d001      	beq.n	8000988 <SystemClock_Config+0xe8>
  {
    Error_Handler();
 8000984:	f000 fa2e 	bl	8000de4 <Error_Handler>
  }
}
 8000988:	bf00      	nop
 800098a:	3770      	adds	r7, #112	; 0x70
 800098c:	46bd      	mov	sp, r7
 800098e:	bd80      	pop	{r7, pc}
 8000990:	58000400 	.word	0x58000400
 8000994:	58024800 	.word	0x58024800

08000998 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800099c:	4b28      	ldr	r3, [pc, #160]	; (8000a40 <MX_SPI1_Init+0xa8>)
 800099e:	4a29      	ldr	r2, [pc, #164]	; (8000a44 <MX_SPI1_Init+0xac>)
 80009a0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80009a2:	4b27      	ldr	r3, [pc, #156]	; (8000a40 <MX_SPI1_Init+0xa8>)
 80009a4:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80009a8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80009aa:	4b25      	ldr	r3, [pc, #148]	; (8000a40 <MX_SPI1_Init+0xa8>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80009b0:	4b23      	ldr	r3, [pc, #140]	; (8000a40 <MX_SPI1_Init+0xa8>)
 80009b2:	2207      	movs	r2, #7
 80009b4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80009b6:	4b22      	ldr	r3, [pc, #136]	; (8000a40 <MX_SPI1_Init+0xa8>)
 80009b8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80009bc:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80009be:	4b20      	ldr	r3, [pc, #128]	; (8000a40 <MX_SPI1_Init+0xa8>)
 80009c0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80009c4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80009c6:	4b1e      	ldr	r3, [pc, #120]	; (8000a40 <MX_SPI1_Init+0xa8>)
 80009c8:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80009cc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80009ce:	4b1c      	ldr	r3, [pc, #112]	; (8000a40 <MX_SPI1_Init+0xa8>)
 80009d0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80009d4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80009d6:	4b1a      	ldr	r3, [pc, #104]	; (8000a40 <MX_SPI1_Init+0xa8>)
 80009d8:	2200      	movs	r2, #0
 80009da:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80009dc:	4b18      	ldr	r3, [pc, #96]	; (8000a40 <MX_SPI1_Init+0xa8>)
 80009de:	2200      	movs	r2, #0
 80009e0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80009e2:	4b17      	ldr	r3, [pc, #92]	; (8000a40 <MX_SPI1_Init+0xa8>)
 80009e4:	2200      	movs	r2, #0
 80009e6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 80009e8:	4b15      	ldr	r3, [pc, #84]	; (8000a40 <MX_SPI1_Init+0xa8>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80009ee:	4b14      	ldr	r3, [pc, #80]	; (8000a40 <MX_SPI1_Init+0xa8>)
 80009f0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80009f4:	635a      	str	r2, [r3, #52]	; 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80009f6:	4b12      	ldr	r3, [pc, #72]	; (8000a40 <MX_SPI1_Init+0xa8>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	639a      	str	r2, [r3, #56]	; 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80009fc:	4b10      	ldr	r3, [pc, #64]	; (8000a40 <MX_SPI1_Init+0xa8>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000a02:	4b0f      	ldr	r3, [pc, #60]	; (8000a40 <MX_SPI1_Init+0xa8>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	641a      	str	r2, [r3, #64]	; 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000a08:	4b0d      	ldr	r3, [pc, #52]	; (8000a40 <MX_SPI1_Init+0xa8>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	645a      	str	r2, [r3, #68]	; 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000a0e:	4b0c      	ldr	r3, [pc, #48]	; (8000a40 <MX_SPI1_Init+0xa8>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	649a      	str	r2, [r3, #72]	; 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000a14:	4b0a      	ldr	r3, [pc, #40]	; (8000a40 <MX_SPI1_Init+0xa8>)
 8000a16:	2200      	movs	r2, #0
 8000a18:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000a1a:	4b09      	ldr	r3, [pc, #36]	; (8000a40 <MX_SPI1_Init+0xa8>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	651a      	str	r2, [r3, #80]	; 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000a20:	4b07      	ldr	r3, [pc, #28]	; (8000a40 <MX_SPI1_Init+0xa8>)
 8000a22:	2200      	movs	r2, #0
 8000a24:	655a      	str	r2, [r3, #84]	; 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000a26:	4b06      	ldr	r3, [pc, #24]	; (8000a40 <MX_SPI1_Init+0xa8>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000a2c:	4804      	ldr	r0, [pc, #16]	; (8000a40 <MX_SPI1_Init+0xa8>)
 8000a2e:	f003 fb53 	bl	80040d8 <HAL_SPI_Init>
 8000a32:	4603      	mov	r3, r0
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d001      	beq.n	8000a3c <MX_SPI1_Init+0xa4>
  {
    Error_Handler();
 8000a38:	f000 f9d4 	bl	8000de4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000a3c:	bf00      	nop
 8000a3e:	bd80      	pop	{r7, pc}
 8000a40:	24000090 	.word	0x24000090
 8000a44:	40013000 	.word	0x40013000

08000a48 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b088      	sub	sp, #32
 8000a4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a4e:	f107 0310 	add.w	r3, r7, #16
 8000a52:	2200      	movs	r2, #0
 8000a54:	601a      	str	r2, [r3, #0]
 8000a56:	605a      	str	r2, [r3, #4]
 8000a58:	609a      	str	r2, [r3, #8]
 8000a5a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a5c:	1d3b      	adds	r3, r7, #4
 8000a5e:	2200      	movs	r2, #0
 8000a60:	601a      	str	r2, [r3, #0]
 8000a62:	605a      	str	r2, [r3, #4]
 8000a64:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000a66:	4b23      	ldr	r3, [pc, #140]	; (8000af4 <MX_TIM1_Init+0xac>)
 8000a68:	4a23      	ldr	r2, [pc, #140]	; (8000af8 <MX_TIM1_Init+0xb0>)
 8000a6a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 7499;
 8000a6c:	4b21      	ldr	r3, [pc, #132]	; (8000af4 <MX_TIM1_Init+0xac>)
 8000a6e:	f641 524b 	movw	r2, #7499	; 0x1d4b
 8000a72:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a74:	4b1f      	ldr	r3, [pc, #124]	; (8000af4 <MX_TIM1_Init+0xac>)
 8000a76:	2200      	movs	r2, #0
 8000a78:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 9999;
 8000a7a:	4b1e      	ldr	r3, [pc, #120]	; (8000af4 <MX_TIM1_Init+0xac>)
 8000a7c:	f242 720f 	movw	r2, #9999	; 0x270f
 8000a80:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a82:	4b1c      	ldr	r3, [pc, #112]	; (8000af4 <MX_TIM1_Init+0xac>)
 8000a84:	2200      	movs	r2, #0
 8000a86:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000a88:	4b1a      	ldr	r3, [pc, #104]	; (8000af4 <MX_TIM1_Init+0xac>)
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a8e:	4b19      	ldr	r3, [pc, #100]	; (8000af4 <MX_TIM1_Init+0xac>)
 8000a90:	2200      	movs	r2, #0
 8000a92:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000a94:	4817      	ldr	r0, [pc, #92]	; (8000af4 <MX_TIM1_Init+0xac>)
 8000a96:	f004 fac4 	bl	8005022 <HAL_TIM_Base_Init>
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d001      	beq.n	8000aa4 <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 8000aa0:	f000 f9a0 	bl	8000de4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000aa4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000aa8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000aaa:	f107 0310 	add.w	r3, r7, #16
 8000aae:	4619      	mov	r1, r3
 8000ab0:	4810      	ldr	r0, [pc, #64]	; (8000af4 <MX_TIM1_Init+0xac>)
 8000ab2:	f004 fbf5 	bl	80052a0 <HAL_TIM_ConfigClockSource>
 8000ab6:	4603      	mov	r3, r0
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d001      	beq.n	8000ac0 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8000abc:	f000 f992 	bl	8000de4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000acc:	1d3b      	adds	r3, r7, #4
 8000ace:	4619      	mov	r1, r3
 8000ad0:	4808      	ldr	r0, [pc, #32]	; (8000af4 <MX_TIM1_Init+0xac>)
 8000ad2:	f004 fe15 	bl	8005700 <HAL_TIMEx_MasterConfigSynchronization>
 8000ad6:	4603      	mov	r3, r0
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d001      	beq.n	8000ae0 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8000adc:	f000 f982 	bl	8000de4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */
  HAL_TIM_Base_Start_IT(&htim1);
 8000ae0:	4804      	ldr	r0, [pc, #16]	; (8000af4 <MX_TIM1_Init+0xac>)
 8000ae2:	f004 fb65 	bl	80051b0 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start(&htim1);
 8000ae6:	4803      	ldr	r0, [pc, #12]	; (8000af4 <MX_TIM1_Init+0xac>)
 8000ae8:	f004 faf2 	bl	80050d0 <HAL_TIM_Base_Start>
  /* USER CODE END TIM1_Init 2 */

}
 8000aec:	bf00      	nop
 8000aee:	3720      	adds	r7, #32
 8000af0:	46bd      	mov	sp, r7
 8000af2:	bd80      	pop	{r7, pc}
 8000af4:	24000118 	.word	0x24000118
 8000af8:	40010000 	.word	0x40010000

08000afc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000b00:	4b23      	ldr	r3, [pc, #140]	; (8000b90 <MX_USART2_UART_Init+0x94>)
 8000b02:	4a24      	ldr	r2, [pc, #144]	; (8000b94 <MX_USART2_UART_Init+0x98>)
 8000b04:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000b06:	4b22      	ldr	r3, [pc, #136]	; (8000b90 <MX_USART2_UART_Init+0x94>)
 8000b08:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000b0c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000b0e:	4b20      	ldr	r3, [pc, #128]	; (8000b90 <MX_USART2_UART_Init+0x94>)
 8000b10:	2200      	movs	r2, #0
 8000b12:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000b14:	4b1e      	ldr	r3, [pc, #120]	; (8000b90 <MX_USART2_UART_Init+0x94>)
 8000b16:	2200      	movs	r2, #0
 8000b18:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 8000b1a:	4b1d      	ldr	r3, [pc, #116]	; (8000b90 <MX_USART2_UART_Init+0x94>)
 8000b1c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000b20:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000b22:	4b1b      	ldr	r3, [pc, #108]	; (8000b90 <MX_USART2_UART_Init+0x94>)
 8000b24:	220c      	movs	r2, #12
 8000b26:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b28:	4b19      	ldr	r3, [pc, #100]	; (8000b90 <MX_USART2_UART_Init+0x94>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b2e:	4b18      	ldr	r3, [pc, #96]	; (8000b90 <MX_USART2_UART_Init+0x94>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b34:	4b16      	ldr	r3, [pc, #88]	; (8000b90 <MX_USART2_UART_Init+0x94>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000b3a:	4b15      	ldr	r3, [pc, #84]	; (8000b90 <MX_USART2_UART_Init+0x94>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b40:	4b13      	ldr	r3, [pc, #76]	; (8000b90 <MX_USART2_UART_Init+0x94>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000b46:	4812      	ldr	r0, [pc, #72]	; (8000b90 <MX_USART2_UART_Init+0x94>)
 8000b48:	f004 fe68 	bl	800581c <HAL_UART_Init>
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d001      	beq.n	8000b56 <MX_USART2_UART_Init+0x5a>
  {
    Error_Handler();
 8000b52:	f000 f947 	bl	8000de4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b56:	2100      	movs	r1, #0
 8000b58:	480d      	ldr	r0, [pc, #52]	; (8000b90 <MX_USART2_UART_Init+0x94>)
 8000b5a:	f005 fe9b 	bl	8006894 <HAL_UARTEx_SetTxFifoThreshold>
 8000b5e:	4603      	mov	r3, r0
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d001      	beq.n	8000b68 <MX_USART2_UART_Init+0x6c>
  {
    Error_Handler();
 8000b64:	f000 f93e 	bl	8000de4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b68:	2100      	movs	r1, #0
 8000b6a:	4809      	ldr	r0, [pc, #36]	; (8000b90 <MX_USART2_UART_Init+0x94>)
 8000b6c:	f005 fed0 	bl	8006910 <HAL_UARTEx_SetRxFifoThreshold>
 8000b70:	4603      	mov	r3, r0
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d001      	beq.n	8000b7a <MX_USART2_UART_Init+0x7e>
  {
    Error_Handler();
 8000b76:	f000 f935 	bl	8000de4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000b7a:	4805      	ldr	r0, [pc, #20]	; (8000b90 <MX_USART2_UART_Init+0x94>)
 8000b7c:	f005 fe51 	bl	8006822 <HAL_UARTEx_DisableFifoMode>
 8000b80:	4603      	mov	r3, r0
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d001      	beq.n	8000b8a <MX_USART2_UART_Init+0x8e>
  {
    Error_Handler();
 8000b86:	f000 f92d 	bl	8000de4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000b8a:	bf00      	nop
 8000b8c:	bd80      	pop	{r7, pc}
 8000b8e:	bf00      	nop
 8000b90:	24000164 	.word	0x24000164
 8000b94:	40004400 	.word	0x40004400

08000b98 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000b9c:	4b22      	ldr	r3, [pc, #136]	; (8000c28 <MX_USART3_UART_Init+0x90>)
 8000b9e:	4a23      	ldr	r2, [pc, #140]	; (8000c2c <MX_USART3_UART_Init+0x94>)
 8000ba0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8000ba2:	4b21      	ldr	r3, [pc, #132]	; (8000c28 <MX_USART3_UART_Init+0x90>)
 8000ba4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000ba8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000baa:	4b1f      	ldr	r3, [pc, #124]	; (8000c28 <MX_USART3_UART_Init+0x90>)
 8000bac:	2200      	movs	r2, #0
 8000bae:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000bb0:	4b1d      	ldr	r3, [pc, #116]	; (8000c28 <MX_USART3_UART_Init+0x90>)
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000bb6:	4b1c      	ldr	r3, [pc, #112]	; (8000c28 <MX_USART3_UART_Init+0x90>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000bbc:	4b1a      	ldr	r3, [pc, #104]	; (8000c28 <MX_USART3_UART_Init+0x90>)
 8000bbe:	220c      	movs	r2, #12
 8000bc0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000bc2:	4b19      	ldr	r3, [pc, #100]	; (8000c28 <MX_USART3_UART_Init+0x90>)
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000bc8:	4b17      	ldr	r3, [pc, #92]	; (8000c28 <MX_USART3_UART_Init+0x90>)
 8000bca:	2200      	movs	r2, #0
 8000bcc:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000bce:	4b16      	ldr	r3, [pc, #88]	; (8000c28 <MX_USART3_UART_Init+0x90>)
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000bd4:	4b14      	ldr	r3, [pc, #80]	; (8000c28 <MX_USART3_UART_Init+0x90>)
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000bda:	4b13      	ldr	r3, [pc, #76]	; (8000c28 <MX_USART3_UART_Init+0x90>)
 8000bdc:	2200      	movs	r2, #0
 8000bde:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000be0:	4811      	ldr	r0, [pc, #68]	; (8000c28 <MX_USART3_UART_Init+0x90>)
 8000be2:	f004 fe1b 	bl	800581c <HAL_UART_Init>
 8000be6:	4603      	mov	r3, r0
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d001      	beq.n	8000bf0 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000bec:	f000 f8fa 	bl	8000de4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000bf0:	2100      	movs	r1, #0
 8000bf2:	480d      	ldr	r0, [pc, #52]	; (8000c28 <MX_USART3_UART_Init+0x90>)
 8000bf4:	f005 fe4e 	bl	8006894 <HAL_UARTEx_SetTxFifoThreshold>
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d001      	beq.n	8000c02 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000bfe:	f000 f8f1 	bl	8000de4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000c02:	2100      	movs	r1, #0
 8000c04:	4808      	ldr	r0, [pc, #32]	; (8000c28 <MX_USART3_UART_Init+0x90>)
 8000c06:	f005 fe83 	bl	8006910 <HAL_UARTEx_SetRxFifoThreshold>
 8000c0a:	4603      	mov	r3, r0
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d001      	beq.n	8000c14 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000c10:	f000 f8e8 	bl	8000de4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000c14:	4804      	ldr	r0, [pc, #16]	; (8000c28 <MX_USART3_UART_Init+0x90>)
 8000c16:	f005 fe04 	bl	8006822 <HAL_UARTEx_DisableFifoMode>
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d001      	beq.n	8000c24 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000c20:	f000 f8e0 	bl	8000de4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000c24:	bf00      	nop
 8000c26:	bd80      	pop	{r7, pc}
 8000c28:	240001f4 	.word	0x240001f4
 8000c2c:	40004800 	.word	0x40004800

08000c30 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b08a      	sub	sp, #40	; 0x28
 8000c34:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c36:	f107 0314 	add.w	r3, r7, #20
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	601a      	str	r2, [r3, #0]
 8000c3e:	605a      	str	r2, [r3, #4]
 8000c40:	609a      	str	r2, [r3, #8]
 8000c42:	60da      	str	r2, [r3, #12]
 8000c44:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c46:	4b4b      	ldr	r3, [pc, #300]	; (8000d74 <MX_GPIO_Init+0x144>)
 8000c48:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c4c:	4a49      	ldr	r2, [pc, #292]	; (8000d74 <MX_GPIO_Init+0x144>)
 8000c4e:	f043 0304 	orr.w	r3, r3, #4
 8000c52:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000c56:	4b47      	ldr	r3, [pc, #284]	; (8000d74 <MX_GPIO_Init+0x144>)
 8000c58:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c5c:	f003 0304 	and.w	r3, r3, #4
 8000c60:	613b      	str	r3, [r7, #16]
 8000c62:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c64:	4b43      	ldr	r3, [pc, #268]	; (8000d74 <MX_GPIO_Init+0x144>)
 8000c66:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c6a:	4a42      	ldr	r2, [pc, #264]	; (8000d74 <MX_GPIO_Init+0x144>)
 8000c6c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000c70:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000c74:	4b3f      	ldr	r3, [pc, #252]	; (8000d74 <MX_GPIO_Init+0x144>)
 8000c76:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000c7e:	60fb      	str	r3, [r7, #12]
 8000c80:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c82:	4b3c      	ldr	r3, [pc, #240]	; (8000d74 <MX_GPIO_Init+0x144>)
 8000c84:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c88:	4a3a      	ldr	r2, [pc, #232]	; (8000d74 <MX_GPIO_Init+0x144>)
 8000c8a:	f043 0301 	orr.w	r3, r3, #1
 8000c8e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000c92:	4b38      	ldr	r3, [pc, #224]	; (8000d74 <MX_GPIO_Init+0x144>)
 8000c94:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c98:	f003 0301 	and.w	r3, r3, #1
 8000c9c:	60bb      	str	r3, [r7, #8]
 8000c9e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ca0:	4b34      	ldr	r3, [pc, #208]	; (8000d74 <MX_GPIO_Init+0x144>)
 8000ca2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ca6:	4a33      	ldr	r2, [pc, #204]	; (8000d74 <MX_GPIO_Init+0x144>)
 8000ca8:	f043 0302 	orr.w	r3, r3, #2
 8000cac:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000cb0:	4b30      	ldr	r3, [pc, #192]	; (8000d74 <MX_GPIO_Init+0x144>)
 8000cb2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000cb6:	f003 0302 	and.w	r3, r3, #2
 8000cba:	607b      	str	r3, [r7, #4]
 8000cbc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000cbe:	4b2d      	ldr	r3, [pc, #180]	; (8000d74 <MX_GPIO_Init+0x144>)
 8000cc0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000cc4:	4a2b      	ldr	r2, [pc, #172]	; (8000d74 <MX_GPIO_Init+0x144>)
 8000cc6:	f043 0308 	orr.w	r3, r3, #8
 8000cca:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000cce:	4b29      	ldr	r3, [pc, #164]	; (8000d74 <MX_GPIO_Init+0x144>)
 8000cd0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000cd4:	f003 0308 	and.w	r3, r3, #8
 8000cd8:	603b      	str	r3, [r7, #0]
 8000cda:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_RESET);
 8000cdc:	2200      	movs	r2, #0
 8000cde:	2110      	movs	r1, #16
 8000ce0:	4825      	ldr	r0, [pc, #148]	; (8000d78 <MX_GPIO_Init+0x148>)
 8000ce2:	f000 fe35 	bl	8001950 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_RESET);
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	f244 0101 	movw	r1, #16385	; 0x4001
 8000cec:	4823      	ldr	r0, [pc, #140]	; (8000d7c <MX_GPIO_Init+0x14c>)
 8000cee:	f000 fe2f 	bl	8001950 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Pin_TEST_GPIO_Port, Pin_TEST_Pin, GPIO_PIN_RESET);
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	2110      	movs	r1, #16
 8000cf6:	4822      	ldr	r0, [pc, #136]	; (8000d80 <MX_GPIO_Init+0x150>)
 8000cf8:	f000 fe2a 	bl	8001950 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000cfc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000d00:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d02:	2300      	movs	r3, #0
 8000d04:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d06:	2300      	movs	r3, #0
 8000d08:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000d0a:	f107 0314 	add.w	r3, r7, #20
 8000d0e:	4619      	mov	r1, r3
 8000d10:	481c      	ldr	r0, [pc, #112]	; (8000d84 <MX_GPIO_Init+0x154>)
 8000d12:	f000 fc6d 	bl	80015f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI_CS_Pin */
  GPIO_InitStruct.Pin = SPI_CS_Pin;
 8000d16:	2310      	movs	r3, #16
 8000d18:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d1a:	2301      	movs	r3, #1
 8000d1c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d1e:	2300      	movs	r3, #0
 8000d20:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d22:	2300      	movs	r3, #0
 8000d24:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI_CS_GPIO_Port, &GPIO_InitStruct);
 8000d26:	f107 0314 	add.w	r3, r7, #20
 8000d2a:	4619      	mov	r1, r3
 8000d2c:	4812      	ldr	r0, [pc, #72]	; (8000d78 <MX_GPIO_Init+0x148>)
 8000d2e:	f000 fc5f 	bl	80015f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 8000d32:	f244 0301 	movw	r3, #16385	; 0x4001
 8000d36:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d38:	2301      	movs	r3, #1
 8000d3a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d40:	2300      	movs	r3, #0
 8000d42:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d44:	f107 0314 	add.w	r3, r7, #20
 8000d48:	4619      	mov	r1, r3
 8000d4a:	480c      	ldr	r0, [pc, #48]	; (8000d7c <MX_GPIO_Init+0x14c>)
 8000d4c:	f000 fc50 	bl	80015f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : Pin_TEST_Pin */
  GPIO_InitStruct.Pin = Pin_TEST_Pin;
 8000d50:	2310      	movs	r3, #16
 8000d52:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d54:	2301      	movs	r3, #1
 8000d56:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d58:	2300      	movs	r3, #0
 8000d5a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Pin_TEST_GPIO_Port, &GPIO_InitStruct);
 8000d60:	f107 0314 	add.w	r3, r7, #20
 8000d64:	4619      	mov	r1, r3
 8000d66:	4806      	ldr	r0, [pc, #24]	; (8000d80 <MX_GPIO_Init+0x150>)
 8000d68:	f000 fc42 	bl	80015f0 <HAL_GPIO_Init>

}
 8000d6c:	bf00      	nop
 8000d6e:	3728      	adds	r7, #40	; 0x28
 8000d70:	46bd      	mov	sp, r7
 8000d72:	bd80      	pop	{r7, pc}
 8000d74:	58024400 	.word	0x58024400
 8000d78:	58020000 	.word	0x58020000
 8000d7c:	58020400 	.word	0x58020400
 8000d80:	58020c00 	.word	0x58020c00
 8000d84:	58020800 	.word	0x58020800

08000d88 <mpu9250_read_reg>:
	HAL_SPI_Transmit(&hspi1, &data, 1, 100);
	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_SET);
}

void mpu9250_read_reg(uint8_t reg, uint8_t *data, uint8_t len)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b084      	sub	sp, #16
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	4603      	mov	r3, r0
 8000d90:	6039      	str	r1, [r7, #0]
 8000d92:	71fb      	strb	r3, [r7, #7]
 8000d94:	4613      	mov	r3, r2
 8000d96:	71bb      	strb	r3, [r7, #6]
	uint8_t temp_data = 0x80|reg;
 8000d98:	79fb      	ldrb	r3, [r7, #7]
 8000d9a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000d9e:	b2db      	uxtb	r3, r3
 8000da0:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_RESET);
 8000da2:	2200      	movs	r2, #0
 8000da4:	2110      	movs	r1, #16
 8000da6:	480d      	ldr	r0, [pc, #52]	; (8000ddc <mpu9250_read_reg+0x54>)
 8000da8:	f000 fdd2 	bl	8001950 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &temp_data , 1, 100);
 8000dac:	f107 010f 	add.w	r1, r7, #15
 8000db0:	2364      	movs	r3, #100	; 0x64
 8000db2:	2201      	movs	r2, #1
 8000db4:	480a      	ldr	r0, [pc, #40]	; (8000de0 <mpu9250_read_reg+0x58>)
 8000db6:	f003 fa95 	bl	80042e4 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, data, len, 100);
 8000dba:	79bb      	ldrb	r3, [r7, #6]
 8000dbc:	b29a      	uxth	r2, r3
 8000dbe:	2364      	movs	r3, #100	; 0x64
 8000dc0:	6839      	ldr	r1, [r7, #0]
 8000dc2:	4807      	ldr	r0, [pc, #28]	; (8000de0 <mpu9250_read_reg+0x58>)
 8000dc4:	f003 fc80 	bl	80046c8 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_SET);
 8000dc8:	2201      	movs	r2, #1
 8000dca:	2110      	movs	r1, #16
 8000dcc:	4803      	ldr	r0, [pc, #12]	; (8000ddc <mpu9250_read_reg+0x54>)
 8000dce:	f000 fdbf 	bl	8001950 <HAL_GPIO_WritePin>
}
 8000dd2:	bf00      	nop
 8000dd4:	3710      	adds	r7, #16
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	bd80      	pop	{r7, pc}
 8000dda:	bf00      	nop
 8000ddc:	58020000 	.word	0x58020000
 8000de0:	24000090 	.word	0x24000090

08000de4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000de4:	b480      	push	{r7}
 8000de6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000de8:	b672      	cpsid	i
}
 8000dea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000dec:	e7fe      	b.n	8000dec <Error_Handler+0x8>
	...

08000df0 <__io_putchar>:
/**
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE {
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b082      	sub	sp, #8
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
  /* write a character to the USART3 and Loop until the end of transmission*/
  HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000df8:	1d39      	adds	r1, r7, #4
 8000dfa:	f04f 33ff 	mov.w	r3, #4294967295
 8000dfe:	2201      	movs	r2, #1
 8000e00:	4803      	ldr	r0, [pc, #12]	; (8000e10 <__io_putchar+0x20>)
 8000e02:	f004 fd5b 	bl	80058bc <HAL_UART_Transmit>
  return ch;
 8000e06:	687b      	ldr	r3, [r7, #4]
}
 8000e08:	4618      	mov	r0, r3
 8000e0a:	3708      	adds	r7, #8
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	bd80      	pop	{r7, pc}
 8000e10:	240001f4 	.word	0x240001f4

08000e14 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e14:	b480      	push	{r7}
 8000e16:	b083      	sub	sp, #12
 8000e18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e1a:	4b0a      	ldr	r3, [pc, #40]	; (8000e44 <HAL_MspInit+0x30>)
 8000e1c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000e20:	4a08      	ldr	r2, [pc, #32]	; (8000e44 <HAL_MspInit+0x30>)
 8000e22:	f043 0302 	orr.w	r3, r3, #2
 8000e26:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000e2a:	4b06      	ldr	r3, [pc, #24]	; (8000e44 <HAL_MspInit+0x30>)
 8000e2c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000e30:	f003 0302 	and.w	r3, r3, #2
 8000e34:	607b      	str	r3, [r7, #4]
 8000e36:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e38:	bf00      	nop
 8000e3a:	370c      	adds	r7, #12
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e42:	4770      	bx	lr
 8000e44:	58024400 	.word	0x58024400

08000e48 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b0b8      	sub	sp, #224	; 0xe0
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e50:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000e54:	2200      	movs	r2, #0
 8000e56:	601a      	str	r2, [r3, #0]
 8000e58:	605a      	str	r2, [r3, #4]
 8000e5a:	609a      	str	r2, [r3, #8]
 8000e5c:	60da      	str	r2, [r3, #12]
 8000e5e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000e60:	f107 0310 	add.w	r3, r7, #16
 8000e64:	22bc      	movs	r2, #188	; 0xbc
 8000e66:	2100      	movs	r1, #0
 8000e68:	4618      	mov	r0, r3
 8000e6a:	f005 fe07 	bl	8006a7c <memset>
  if(hspi->Instance==SPI1)
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	4a24      	ldr	r2, [pc, #144]	; (8000f04 <HAL_SPI_MspInit+0xbc>)
 8000e74:	4293      	cmp	r3, r2
 8000e76:	d141      	bne.n	8000efc <HAL_SPI_MspInit+0xb4>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8000e78:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e7c:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e82:	f107 0310 	add.w	r3, r7, #16
 8000e86:	4618      	mov	r0, r3
 8000e88:	f001 fdbe 	bl	8002a08 <HAL_RCCEx_PeriphCLKConfig>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d001      	beq.n	8000e96 <HAL_SPI_MspInit+0x4e>
    {
      Error_Handler();
 8000e92:	f7ff ffa7 	bl	8000de4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000e96:	4b1c      	ldr	r3, [pc, #112]	; (8000f08 <HAL_SPI_MspInit+0xc0>)
 8000e98:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8000e9c:	4a1a      	ldr	r2, [pc, #104]	; (8000f08 <HAL_SPI_MspInit+0xc0>)
 8000e9e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000ea2:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8000ea6:	4b18      	ldr	r3, [pc, #96]	; (8000f08 <HAL_SPI_MspInit+0xc0>)
 8000ea8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8000eac:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000eb0:	60fb      	str	r3, [r7, #12]
 8000eb2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eb4:	4b14      	ldr	r3, [pc, #80]	; (8000f08 <HAL_SPI_MspInit+0xc0>)
 8000eb6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000eba:	4a13      	ldr	r2, [pc, #76]	; (8000f08 <HAL_SPI_MspInit+0xc0>)
 8000ebc:	f043 0301 	orr.w	r3, r3, #1
 8000ec0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000ec4:	4b10      	ldr	r3, [pc, #64]	; (8000f08 <HAL_SPI_MspInit+0xc0>)
 8000ec6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000eca:	f003 0301 	and.w	r3, r3, #1
 8000ece:	60bb      	str	r3, [r7, #8]
 8000ed0:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000ed2:	23e0      	movs	r3, #224	; 0xe0
 8000ed4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ed8:	2302      	movs	r3, #2
 8000eda:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000eea:	2305      	movs	r3, #5
 8000eec:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ef0:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000ef4:	4619      	mov	r1, r3
 8000ef6:	4805      	ldr	r0, [pc, #20]	; (8000f0c <HAL_SPI_MspInit+0xc4>)
 8000ef8:	f000 fb7a 	bl	80015f0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000efc:	bf00      	nop
 8000efe:	37e0      	adds	r7, #224	; 0xe0
 8000f00:	46bd      	mov	sp, r7
 8000f02:	bd80      	pop	{r7, pc}
 8000f04:	40013000 	.word	0x40013000
 8000f08:	58024400 	.word	0x58024400
 8000f0c:	58020000 	.word	0x58020000

08000f10 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000f10:	b480      	push	{r7}
 8000f12:	b085      	sub	sp, #20
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	4a0b      	ldr	r2, [pc, #44]	; (8000f4c <HAL_TIM_Base_MspInit+0x3c>)
 8000f1e:	4293      	cmp	r3, r2
 8000f20:	d10e      	bne.n	8000f40 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000f22:	4b0b      	ldr	r3, [pc, #44]	; (8000f50 <HAL_TIM_Base_MspInit+0x40>)
 8000f24:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8000f28:	4a09      	ldr	r2, [pc, #36]	; (8000f50 <HAL_TIM_Base_MspInit+0x40>)
 8000f2a:	f043 0301 	orr.w	r3, r3, #1
 8000f2e:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8000f32:	4b07      	ldr	r3, [pc, #28]	; (8000f50 <HAL_TIM_Base_MspInit+0x40>)
 8000f34:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8000f38:	f003 0301 	and.w	r3, r3, #1
 8000f3c:	60fb      	str	r3, [r7, #12]
 8000f3e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8000f40:	bf00      	nop
 8000f42:	3714      	adds	r7, #20
 8000f44:	46bd      	mov	sp, r7
 8000f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4a:	4770      	bx	lr
 8000f4c:	40010000 	.word	0x40010000
 8000f50:	58024400 	.word	0x58024400

08000f54 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b0ba      	sub	sp, #232	; 0xe8
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f5c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8000f60:	2200      	movs	r2, #0
 8000f62:	601a      	str	r2, [r3, #0]
 8000f64:	605a      	str	r2, [r3, #4]
 8000f66:	609a      	str	r2, [r3, #8]
 8000f68:	60da      	str	r2, [r3, #12]
 8000f6a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000f6c:	f107 0318 	add.w	r3, r7, #24
 8000f70:	22bc      	movs	r2, #188	; 0xbc
 8000f72:	2100      	movs	r1, #0
 8000f74:	4618      	mov	r0, r3
 8000f76:	f005 fd81 	bl	8006a7c <memset>
  if(huart->Instance==USART2)
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	4a49      	ldr	r2, [pc, #292]	; (80010a4 <HAL_UART_MspInit+0x150>)
 8000f80:	4293      	cmp	r3, r2
 8000f82:	d142      	bne.n	800100a <HAL_UART_MspInit+0xb6>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000f84:	2302      	movs	r3, #2
 8000f86:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000f8e:	f107 0318 	add.w	r3, r7, #24
 8000f92:	4618      	mov	r0, r3
 8000f94:	f001 fd38 	bl	8002a08 <HAL_RCCEx_PeriphCLKConfig>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d001      	beq.n	8000fa2 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000f9e:	f7ff ff21 	bl	8000de4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000fa2:	4b41      	ldr	r3, [pc, #260]	; (80010a8 <HAL_UART_MspInit+0x154>)
 8000fa4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000fa8:	4a3f      	ldr	r2, [pc, #252]	; (80010a8 <HAL_UART_MspInit+0x154>)
 8000faa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000fae:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8000fb2:	4b3d      	ldr	r3, [pc, #244]	; (80010a8 <HAL_UART_MspInit+0x154>)
 8000fb4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000fb8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fbc:	617b      	str	r3, [r7, #20]
 8000fbe:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000fc0:	4b39      	ldr	r3, [pc, #228]	; (80010a8 <HAL_UART_MspInit+0x154>)
 8000fc2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000fc6:	4a38      	ldr	r2, [pc, #224]	; (80010a8 <HAL_UART_MspInit+0x154>)
 8000fc8:	f043 0308 	orr.w	r3, r3, #8
 8000fcc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000fd0:	4b35      	ldr	r3, [pc, #212]	; (80010a8 <HAL_UART_MspInit+0x154>)
 8000fd2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000fd6:	f003 0308 	and.w	r3, r3, #8
 8000fda:	613b      	str	r3, [r7, #16]
 8000fdc:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8000fde:	2360      	movs	r3, #96	; 0x60
 8000fe0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fe4:	2302      	movs	r3, #2
 8000fe6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fea:	2300      	movs	r3, #0
 8000fec:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000ff6:	2307      	movs	r3, #7
 8000ff8:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ffc:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001000:	4619      	mov	r1, r3
 8001002:	482a      	ldr	r0, [pc, #168]	; (80010ac <HAL_UART_MspInit+0x158>)
 8001004:	f000 faf4 	bl	80015f0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001008:	e047      	b.n	800109a <HAL_UART_MspInit+0x146>
  else if(huart->Instance==USART3)
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	4a28      	ldr	r2, [pc, #160]	; (80010b0 <HAL_UART_MspInit+0x15c>)
 8001010:	4293      	cmp	r3, r2
 8001012:	d142      	bne.n	800109a <HAL_UART_MspInit+0x146>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001014:	2302      	movs	r3, #2
 8001016:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001018:	2300      	movs	r3, #0
 800101a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800101e:	f107 0318 	add.w	r3, r7, #24
 8001022:	4618      	mov	r0, r3
 8001024:	f001 fcf0 	bl	8002a08 <HAL_RCCEx_PeriphCLKConfig>
 8001028:	4603      	mov	r3, r0
 800102a:	2b00      	cmp	r3, #0
 800102c:	d001      	beq.n	8001032 <HAL_UART_MspInit+0xde>
      Error_Handler();
 800102e:	f7ff fed9 	bl	8000de4 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001032:	4b1d      	ldr	r3, [pc, #116]	; (80010a8 <HAL_UART_MspInit+0x154>)
 8001034:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001038:	4a1b      	ldr	r2, [pc, #108]	; (80010a8 <HAL_UART_MspInit+0x154>)
 800103a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800103e:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001042:	4b19      	ldr	r3, [pc, #100]	; (80010a8 <HAL_UART_MspInit+0x154>)
 8001044:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001048:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800104c:	60fb      	str	r3, [r7, #12]
 800104e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001050:	4b15      	ldr	r3, [pc, #84]	; (80010a8 <HAL_UART_MspInit+0x154>)
 8001052:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001056:	4a14      	ldr	r2, [pc, #80]	; (80010a8 <HAL_UART_MspInit+0x154>)
 8001058:	f043 0308 	orr.w	r3, r3, #8
 800105c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001060:	4b11      	ldr	r3, [pc, #68]	; (80010a8 <HAL_UART_MspInit+0x154>)
 8001062:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001066:	f003 0308 	and.w	r3, r3, #8
 800106a:	60bb      	str	r3, [r7, #8]
 800106c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 800106e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001072:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001076:	2302      	movs	r3, #2
 8001078:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800107c:	2300      	movs	r3, #0
 800107e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001082:	2300      	movs	r3, #0
 8001084:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001088:	2307      	movs	r3, #7
 800108a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800108e:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001092:	4619      	mov	r1, r3
 8001094:	4805      	ldr	r0, [pc, #20]	; (80010ac <HAL_UART_MspInit+0x158>)
 8001096:	f000 faab 	bl	80015f0 <HAL_GPIO_Init>
}
 800109a:	bf00      	nop
 800109c:	37e8      	adds	r7, #232	; 0xe8
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}
 80010a2:	bf00      	nop
 80010a4:	40004400 	.word	0x40004400
 80010a8:	58024400 	.word	0x58024400
 80010ac:	58020c00 	.word	0x58020c00
 80010b0:	40004800 	.word	0x40004800

080010b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010b4:	b480      	push	{r7}
 80010b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80010b8:	e7fe      	b.n	80010b8 <NMI_Handler+0x4>

080010ba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010ba:	b480      	push	{r7}
 80010bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010be:	e7fe      	b.n	80010be <HardFault_Handler+0x4>

080010c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010c0:	b480      	push	{r7}
 80010c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010c4:	e7fe      	b.n	80010c4 <MemManage_Handler+0x4>

080010c6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010c6:	b480      	push	{r7}
 80010c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010ca:	e7fe      	b.n	80010ca <BusFault_Handler+0x4>

080010cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010cc:	b480      	push	{r7}
 80010ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010d0:	e7fe      	b.n	80010d0 <UsageFault_Handler+0x4>

080010d2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010d2:	b480      	push	{r7}
 80010d4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010d6:	bf00      	nop
 80010d8:	46bd      	mov	sp, r7
 80010da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010de:	4770      	bx	lr

080010e0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010e0:	b480      	push	{r7}
 80010e2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010e4:	bf00      	nop
 80010e6:	46bd      	mov	sp, r7
 80010e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ec:	4770      	bx	lr

080010ee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010ee:	b480      	push	{r7}
 80010f0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010f2:	bf00      	nop
 80010f4:	46bd      	mov	sp, r7
 80010f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fa:	4770      	bx	lr

080010fc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001100:	f000 f942 	bl	8001388 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001104:	bf00      	nop
 8001106:	bd80      	pop	{r7, pc}

08001108 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b086      	sub	sp, #24
 800110c:	af00      	add	r7, sp, #0
 800110e:	60f8      	str	r0, [r7, #12]
 8001110:	60b9      	str	r1, [r7, #8]
 8001112:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001114:	2300      	movs	r3, #0
 8001116:	617b      	str	r3, [r7, #20]
 8001118:	e00a      	b.n	8001130 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800111a:	f3af 8000 	nop.w
 800111e:	4601      	mov	r1, r0
 8001120:	68bb      	ldr	r3, [r7, #8]
 8001122:	1c5a      	adds	r2, r3, #1
 8001124:	60ba      	str	r2, [r7, #8]
 8001126:	b2ca      	uxtb	r2, r1
 8001128:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800112a:	697b      	ldr	r3, [r7, #20]
 800112c:	3301      	adds	r3, #1
 800112e:	617b      	str	r3, [r7, #20]
 8001130:	697a      	ldr	r2, [r7, #20]
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	429a      	cmp	r2, r3
 8001136:	dbf0      	blt.n	800111a <_read+0x12>
	}

return len;
 8001138:	687b      	ldr	r3, [r7, #4]
}
 800113a:	4618      	mov	r0, r3
 800113c:	3718      	adds	r7, #24
 800113e:	46bd      	mov	sp, r7
 8001140:	bd80      	pop	{r7, pc}

08001142 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001142:	b580      	push	{r7, lr}
 8001144:	b086      	sub	sp, #24
 8001146:	af00      	add	r7, sp, #0
 8001148:	60f8      	str	r0, [r7, #12]
 800114a:	60b9      	str	r1, [r7, #8]
 800114c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800114e:	2300      	movs	r3, #0
 8001150:	617b      	str	r3, [r7, #20]
 8001152:	e009      	b.n	8001168 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001154:	68bb      	ldr	r3, [r7, #8]
 8001156:	1c5a      	adds	r2, r3, #1
 8001158:	60ba      	str	r2, [r7, #8]
 800115a:	781b      	ldrb	r3, [r3, #0]
 800115c:	4618      	mov	r0, r3
 800115e:	f7ff fe47 	bl	8000df0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001162:	697b      	ldr	r3, [r7, #20]
 8001164:	3301      	adds	r3, #1
 8001166:	617b      	str	r3, [r7, #20]
 8001168:	697a      	ldr	r2, [r7, #20]
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	429a      	cmp	r2, r3
 800116e:	dbf1      	blt.n	8001154 <_write+0x12>
	}
	return len;
 8001170:	687b      	ldr	r3, [r7, #4]
}
 8001172:	4618      	mov	r0, r3
 8001174:	3718      	adds	r7, #24
 8001176:	46bd      	mov	sp, r7
 8001178:	bd80      	pop	{r7, pc}

0800117a <_close>:

int _close(int file)
{
 800117a:	b480      	push	{r7}
 800117c:	b083      	sub	sp, #12
 800117e:	af00      	add	r7, sp, #0
 8001180:	6078      	str	r0, [r7, #4]
	return -1;
 8001182:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001186:	4618      	mov	r0, r3
 8001188:	370c      	adds	r7, #12
 800118a:	46bd      	mov	sp, r7
 800118c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001190:	4770      	bx	lr

08001192 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001192:	b480      	push	{r7}
 8001194:	b083      	sub	sp, #12
 8001196:	af00      	add	r7, sp, #0
 8001198:	6078      	str	r0, [r7, #4]
 800119a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800119c:	683b      	ldr	r3, [r7, #0]
 800119e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80011a2:	605a      	str	r2, [r3, #4]
	return 0;
 80011a4:	2300      	movs	r3, #0
}
 80011a6:	4618      	mov	r0, r3
 80011a8:	370c      	adds	r7, #12
 80011aa:	46bd      	mov	sp, r7
 80011ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b0:	4770      	bx	lr

080011b2 <_isatty>:

int _isatty(int file)
{
 80011b2:	b480      	push	{r7}
 80011b4:	b083      	sub	sp, #12
 80011b6:	af00      	add	r7, sp, #0
 80011b8:	6078      	str	r0, [r7, #4]
	return 1;
 80011ba:	2301      	movs	r3, #1
}
 80011bc:	4618      	mov	r0, r3
 80011be:	370c      	adds	r7, #12
 80011c0:	46bd      	mov	sp, r7
 80011c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c6:	4770      	bx	lr

080011c8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80011c8:	b480      	push	{r7}
 80011ca:	b085      	sub	sp, #20
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	60f8      	str	r0, [r7, #12]
 80011d0:	60b9      	str	r1, [r7, #8]
 80011d2:	607a      	str	r2, [r7, #4]
	return 0;
 80011d4:	2300      	movs	r3, #0
}
 80011d6:	4618      	mov	r0, r3
 80011d8:	3714      	adds	r7, #20
 80011da:	46bd      	mov	sp, r7
 80011dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e0:	4770      	bx	lr
	...

080011e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b086      	sub	sp, #24
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011ec:	4a14      	ldr	r2, [pc, #80]	; (8001240 <_sbrk+0x5c>)
 80011ee:	4b15      	ldr	r3, [pc, #84]	; (8001244 <_sbrk+0x60>)
 80011f0:	1ad3      	subs	r3, r2, r3
 80011f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011f4:	697b      	ldr	r3, [r7, #20]
 80011f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011f8:	4b13      	ldr	r3, [pc, #76]	; (8001248 <_sbrk+0x64>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d102      	bne.n	8001206 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001200:	4b11      	ldr	r3, [pc, #68]	; (8001248 <_sbrk+0x64>)
 8001202:	4a12      	ldr	r2, [pc, #72]	; (800124c <_sbrk+0x68>)
 8001204:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001206:	4b10      	ldr	r3, [pc, #64]	; (8001248 <_sbrk+0x64>)
 8001208:	681a      	ldr	r2, [r3, #0]
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	4413      	add	r3, r2
 800120e:	693a      	ldr	r2, [r7, #16]
 8001210:	429a      	cmp	r2, r3
 8001212:	d207      	bcs.n	8001224 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001214:	f005 fc08 	bl	8006a28 <__errno>
 8001218:	4603      	mov	r3, r0
 800121a:	220c      	movs	r2, #12
 800121c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800121e:	f04f 33ff 	mov.w	r3, #4294967295
 8001222:	e009      	b.n	8001238 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001224:	4b08      	ldr	r3, [pc, #32]	; (8001248 <_sbrk+0x64>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800122a:	4b07      	ldr	r3, [pc, #28]	; (8001248 <_sbrk+0x64>)
 800122c:	681a      	ldr	r2, [r3, #0]
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	4413      	add	r3, r2
 8001232:	4a05      	ldr	r2, [pc, #20]	; (8001248 <_sbrk+0x64>)
 8001234:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001236:	68fb      	ldr	r3, [r7, #12]
}
 8001238:	4618      	mov	r0, r3
 800123a:	3718      	adds	r7, #24
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}
 8001240:	24080000 	.word	0x24080000
 8001244:	00000400 	.word	0x00000400
 8001248:	24000288 	.word	0x24000288
 800124c:	240002a0 	.word	0x240002a0

08001250 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001250:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001288 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001254:	f7ff fa16 	bl	8000684 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001258:	480c      	ldr	r0, [pc, #48]	; (800128c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800125a:	490d      	ldr	r1, [pc, #52]	; (8001290 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800125c:	4a0d      	ldr	r2, [pc, #52]	; (8001294 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800125e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001260:	e002      	b.n	8001268 <LoopCopyDataInit>

08001262 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001262:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001264:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001266:	3304      	adds	r3, #4

08001268 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001268:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800126a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800126c:	d3f9      	bcc.n	8001262 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800126e:	4a0a      	ldr	r2, [pc, #40]	; (8001298 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001270:	4c0a      	ldr	r4, [pc, #40]	; (800129c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001272:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001274:	e001      	b.n	800127a <LoopFillZerobss>

08001276 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001276:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001278:	3204      	adds	r2, #4

0800127a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800127a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800127c:	d3fb      	bcc.n	8001276 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800127e:	f005 fbd9 	bl	8006a34 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001282:	f7ff fa95 	bl	80007b0 <main>
  bx  lr
 8001286:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001288:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 800128c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001290:	24000074 	.word	0x24000074
  ldr r2, =_sidata
 8001294:	08007ab4 	.word	0x08007ab4
  ldr r2, =_sbss
 8001298:	24000074 	.word	0x24000074
  ldr r4, =_ebss
 800129c:	240002a0 	.word	0x240002a0

080012a0 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80012a0:	e7fe      	b.n	80012a0 <ADC3_IRQHandler>
	...

080012a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b082      	sub	sp, #8
 80012a8:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012aa:	2003      	movs	r0, #3
 80012ac:	f000 f96e 	bl	800158c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80012b0:	f001 f9d4 	bl	800265c <HAL_RCC_GetSysClockFreq>
 80012b4:	4602      	mov	r2, r0
 80012b6:	4b15      	ldr	r3, [pc, #84]	; (800130c <HAL_Init+0x68>)
 80012b8:	699b      	ldr	r3, [r3, #24]
 80012ba:	0a1b      	lsrs	r3, r3, #8
 80012bc:	f003 030f 	and.w	r3, r3, #15
 80012c0:	4913      	ldr	r1, [pc, #76]	; (8001310 <HAL_Init+0x6c>)
 80012c2:	5ccb      	ldrb	r3, [r1, r3]
 80012c4:	f003 031f 	and.w	r3, r3, #31
 80012c8:	fa22 f303 	lsr.w	r3, r2, r3
 80012cc:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80012ce:	4b0f      	ldr	r3, [pc, #60]	; (800130c <HAL_Init+0x68>)
 80012d0:	699b      	ldr	r3, [r3, #24]
 80012d2:	f003 030f 	and.w	r3, r3, #15
 80012d6:	4a0e      	ldr	r2, [pc, #56]	; (8001310 <HAL_Init+0x6c>)
 80012d8:	5cd3      	ldrb	r3, [r2, r3]
 80012da:	f003 031f 	and.w	r3, r3, #31
 80012de:	687a      	ldr	r2, [r7, #4]
 80012e0:	fa22 f303 	lsr.w	r3, r2, r3
 80012e4:	4a0b      	ldr	r2, [pc, #44]	; (8001314 <HAL_Init+0x70>)
 80012e6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80012e8:	4a0b      	ldr	r2, [pc, #44]	; (8001318 <HAL_Init+0x74>)
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80012ee:	200f      	movs	r0, #15
 80012f0:	f000 f814 	bl	800131c <HAL_InitTick>
 80012f4:	4603      	mov	r3, r0
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d001      	beq.n	80012fe <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80012fa:	2301      	movs	r3, #1
 80012fc:	e002      	b.n	8001304 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80012fe:	f7ff fd89 	bl	8000e14 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001302:	2300      	movs	r3, #0
}
 8001304:	4618      	mov	r0, r3
 8001306:	3708      	adds	r7, #8
 8001308:	46bd      	mov	sp, r7
 800130a:	bd80      	pop	{r7, pc}
 800130c:	58024400 	.word	0x58024400
 8001310:	080079d4 	.word	0x080079d4
 8001314:	24000004 	.word	0x24000004
 8001318:	24000000 	.word	0x24000000

0800131c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b082      	sub	sp, #8
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001324:	4b15      	ldr	r3, [pc, #84]	; (800137c <HAL_InitTick+0x60>)
 8001326:	781b      	ldrb	r3, [r3, #0]
 8001328:	2b00      	cmp	r3, #0
 800132a:	d101      	bne.n	8001330 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 800132c:	2301      	movs	r3, #1
 800132e:	e021      	b.n	8001374 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001330:	4b13      	ldr	r3, [pc, #76]	; (8001380 <HAL_InitTick+0x64>)
 8001332:	681a      	ldr	r2, [r3, #0]
 8001334:	4b11      	ldr	r3, [pc, #68]	; (800137c <HAL_InitTick+0x60>)
 8001336:	781b      	ldrb	r3, [r3, #0]
 8001338:	4619      	mov	r1, r3
 800133a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800133e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001342:	fbb2 f3f3 	udiv	r3, r2, r3
 8001346:	4618      	mov	r0, r3
 8001348:	f000 f945 	bl	80015d6 <HAL_SYSTICK_Config>
 800134c:	4603      	mov	r3, r0
 800134e:	2b00      	cmp	r3, #0
 8001350:	d001      	beq.n	8001356 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001352:	2301      	movs	r3, #1
 8001354:	e00e      	b.n	8001374 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	2b0f      	cmp	r3, #15
 800135a:	d80a      	bhi.n	8001372 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800135c:	2200      	movs	r2, #0
 800135e:	6879      	ldr	r1, [r7, #4]
 8001360:	f04f 30ff 	mov.w	r0, #4294967295
 8001364:	f000 f91d 	bl	80015a2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001368:	4a06      	ldr	r2, [pc, #24]	; (8001384 <HAL_InitTick+0x68>)
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800136e:	2300      	movs	r3, #0
 8001370:	e000      	b.n	8001374 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001372:	2301      	movs	r3, #1
}
 8001374:	4618      	mov	r0, r3
 8001376:	3708      	adds	r7, #8
 8001378:	46bd      	mov	sp, r7
 800137a:	bd80      	pop	{r7, pc}
 800137c:	2400000c 	.word	0x2400000c
 8001380:	24000000 	.word	0x24000000
 8001384:	24000008 	.word	0x24000008

08001388 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001388:	b480      	push	{r7}
 800138a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800138c:	4b06      	ldr	r3, [pc, #24]	; (80013a8 <HAL_IncTick+0x20>)
 800138e:	781b      	ldrb	r3, [r3, #0]
 8001390:	461a      	mov	r2, r3
 8001392:	4b06      	ldr	r3, [pc, #24]	; (80013ac <HAL_IncTick+0x24>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	4413      	add	r3, r2
 8001398:	4a04      	ldr	r2, [pc, #16]	; (80013ac <HAL_IncTick+0x24>)
 800139a:	6013      	str	r3, [r2, #0]
}
 800139c:	bf00      	nop
 800139e:	46bd      	mov	sp, r7
 80013a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a4:	4770      	bx	lr
 80013a6:	bf00      	nop
 80013a8:	2400000c 	.word	0x2400000c
 80013ac:	2400028c 	.word	0x2400028c

080013b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013b0:	b480      	push	{r7}
 80013b2:	af00      	add	r7, sp, #0
  return uwTick;
 80013b4:	4b03      	ldr	r3, [pc, #12]	; (80013c4 <HAL_GetTick+0x14>)
 80013b6:	681b      	ldr	r3, [r3, #0]
}
 80013b8:	4618      	mov	r0, r3
 80013ba:	46bd      	mov	sp, r7
 80013bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c0:	4770      	bx	lr
 80013c2:	bf00      	nop
 80013c4:	2400028c 	.word	0x2400028c

080013c8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b084      	sub	sp, #16
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80013d0:	f7ff ffee 	bl	80013b0 <HAL_GetTick>
 80013d4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013e0:	d005      	beq.n	80013ee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80013e2:	4b0a      	ldr	r3, [pc, #40]	; (800140c <HAL_Delay+0x44>)
 80013e4:	781b      	ldrb	r3, [r3, #0]
 80013e6:	461a      	mov	r2, r3
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	4413      	add	r3, r2
 80013ec:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80013ee:	bf00      	nop
 80013f0:	f7ff ffde 	bl	80013b0 <HAL_GetTick>
 80013f4:	4602      	mov	r2, r0
 80013f6:	68bb      	ldr	r3, [r7, #8]
 80013f8:	1ad3      	subs	r3, r2, r3
 80013fa:	68fa      	ldr	r2, [r7, #12]
 80013fc:	429a      	cmp	r2, r3
 80013fe:	d8f7      	bhi.n	80013f0 <HAL_Delay+0x28>
  {
  }
}
 8001400:	bf00      	nop
 8001402:	bf00      	nop
 8001404:	3710      	adds	r7, #16
 8001406:	46bd      	mov	sp, r7
 8001408:	bd80      	pop	{r7, pc}
 800140a:	bf00      	nop
 800140c:	2400000c 	.word	0x2400000c

08001410 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001410:	b480      	push	{r7}
 8001412:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001414:	4b03      	ldr	r3, [pc, #12]	; (8001424 <HAL_GetREVID+0x14>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	0c1b      	lsrs	r3, r3, #16
}
 800141a:	4618      	mov	r0, r3
 800141c:	46bd      	mov	sp, r7
 800141e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001422:	4770      	bx	lr
 8001424:	5c001000 	.word	0x5c001000

08001428 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001428:	b480      	push	{r7}
 800142a:	b085      	sub	sp, #20
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	f003 0307 	and.w	r3, r3, #7
 8001436:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001438:	4b0b      	ldr	r3, [pc, #44]	; (8001468 <__NVIC_SetPriorityGrouping+0x40>)
 800143a:	68db      	ldr	r3, [r3, #12]
 800143c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800143e:	68ba      	ldr	r2, [r7, #8]
 8001440:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001444:	4013      	ands	r3, r2
 8001446:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800144c:	68bb      	ldr	r3, [r7, #8]
 800144e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001450:	4b06      	ldr	r3, [pc, #24]	; (800146c <__NVIC_SetPriorityGrouping+0x44>)
 8001452:	4313      	orrs	r3, r2
 8001454:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001456:	4a04      	ldr	r2, [pc, #16]	; (8001468 <__NVIC_SetPriorityGrouping+0x40>)
 8001458:	68bb      	ldr	r3, [r7, #8]
 800145a:	60d3      	str	r3, [r2, #12]
}
 800145c:	bf00      	nop
 800145e:	3714      	adds	r7, #20
 8001460:	46bd      	mov	sp, r7
 8001462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001466:	4770      	bx	lr
 8001468:	e000ed00 	.word	0xe000ed00
 800146c:	05fa0000 	.word	0x05fa0000

08001470 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001470:	b480      	push	{r7}
 8001472:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001474:	4b04      	ldr	r3, [pc, #16]	; (8001488 <__NVIC_GetPriorityGrouping+0x18>)
 8001476:	68db      	ldr	r3, [r3, #12]
 8001478:	0a1b      	lsrs	r3, r3, #8
 800147a:	f003 0307 	and.w	r3, r3, #7
}
 800147e:	4618      	mov	r0, r3
 8001480:	46bd      	mov	sp, r7
 8001482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001486:	4770      	bx	lr
 8001488:	e000ed00 	.word	0xe000ed00

0800148c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800148c:	b480      	push	{r7}
 800148e:	b083      	sub	sp, #12
 8001490:	af00      	add	r7, sp, #0
 8001492:	4603      	mov	r3, r0
 8001494:	6039      	str	r1, [r7, #0]
 8001496:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001498:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800149c:	2b00      	cmp	r3, #0
 800149e:	db0a      	blt.n	80014b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014a0:	683b      	ldr	r3, [r7, #0]
 80014a2:	b2da      	uxtb	r2, r3
 80014a4:	490c      	ldr	r1, [pc, #48]	; (80014d8 <__NVIC_SetPriority+0x4c>)
 80014a6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80014aa:	0112      	lsls	r2, r2, #4
 80014ac:	b2d2      	uxtb	r2, r2
 80014ae:	440b      	add	r3, r1
 80014b0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80014b4:	e00a      	b.n	80014cc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014b6:	683b      	ldr	r3, [r7, #0]
 80014b8:	b2da      	uxtb	r2, r3
 80014ba:	4908      	ldr	r1, [pc, #32]	; (80014dc <__NVIC_SetPriority+0x50>)
 80014bc:	88fb      	ldrh	r3, [r7, #6]
 80014be:	f003 030f 	and.w	r3, r3, #15
 80014c2:	3b04      	subs	r3, #4
 80014c4:	0112      	lsls	r2, r2, #4
 80014c6:	b2d2      	uxtb	r2, r2
 80014c8:	440b      	add	r3, r1
 80014ca:	761a      	strb	r2, [r3, #24]
}
 80014cc:	bf00      	nop
 80014ce:	370c      	adds	r7, #12
 80014d0:	46bd      	mov	sp, r7
 80014d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d6:	4770      	bx	lr
 80014d8:	e000e100 	.word	0xe000e100
 80014dc:	e000ed00 	.word	0xe000ed00

080014e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014e0:	b480      	push	{r7}
 80014e2:	b089      	sub	sp, #36	; 0x24
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	60f8      	str	r0, [r7, #12]
 80014e8:	60b9      	str	r1, [r7, #8]
 80014ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	f003 0307 	and.w	r3, r3, #7
 80014f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014f4:	69fb      	ldr	r3, [r7, #28]
 80014f6:	f1c3 0307 	rsb	r3, r3, #7
 80014fa:	2b04      	cmp	r3, #4
 80014fc:	bf28      	it	cs
 80014fe:	2304      	movcs	r3, #4
 8001500:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001502:	69fb      	ldr	r3, [r7, #28]
 8001504:	3304      	adds	r3, #4
 8001506:	2b06      	cmp	r3, #6
 8001508:	d902      	bls.n	8001510 <NVIC_EncodePriority+0x30>
 800150a:	69fb      	ldr	r3, [r7, #28]
 800150c:	3b03      	subs	r3, #3
 800150e:	e000      	b.n	8001512 <NVIC_EncodePriority+0x32>
 8001510:	2300      	movs	r3, #0
 8001512:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001514:	f04f 32ff 	mov.w	r2, #4294967295
 8001518:	69bb      	ldr	r3, [r7, #24]
 800151a:	fa02 f303 	lsl.w	r3, r2, r3
 800151e:	43da      	mvns	r2, r3
 8001520:	68bb      	ldr	r3, [r7, #8]
 8001522:	401a      	ands	r2, r3
 8001524:	697b      	ldr	r3, [r7, #20]
 8001526:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001528:	f04f 31ff 	mov.w	r1, #4294967295
 800152c:	697b      	ldr	r3, [r7, #20]
 800152e:	fa01 f303 	lsl.w	r3, r1, r3
 8001532:	43d9      	mvns	r1, r3
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001538:	4313      	orrs	r3, r2
         );
}
 800153a:	4618      	mov	r0, r3
 800153c:	3724      	adds	r7, #36	; 0x24
 800153e:	46bd      	mov	sp, r7
 8001540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001544:	4770      	bx	lr
	...

08001548 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b082      	sub	sp, #8
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	3b01      	subs	r3, #1
 8001554:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001558:	d301      	bcc.n	800155e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800155a:	2301      	movs	r3, #1
 800155c:	e00f      	b.n	800157e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800155e:	4a0a      	ldr	r2, [pc, #40]	; (8001588 <SysTick_Config+0x40>)
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	3b01      	subs	r3, #1
 8001564:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001566:	210f      	movs	r1, #15
 8001568:	f04f 30ff 	mov.w	r0, #4294967295
 800156c:	f7ff ff8e 	bl	800148c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001570:	4b05      	ldr	r3, [pc, #20]	; (8001588 <SysTick_Config+0x40>)
 8001572:	2200      	movs	r2, #0
 8001574:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001576:	4b04      	ldr	r3, [pc, #16]	; (8001588 <SysTick_Config+0x40>)
 8001578:	2207      	movs	r2, #7
 800157a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800157c:	2300      	movs	r3, #0
}
 800157e:	4618      	mov	r0, r3
 8001580:	3708      	adds	r7, #8
 8001582:	46bd      	mov	sp, r7
 8001584:	bd80      	pop	{r7, pc}
 8001586:	bf00      	nop
 8001588:	e000e010 	.word	0xe000e010

0800158c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b082      	sub	sp, #8
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001594:	6878      	ldr	r0, [r7, #4]
 8001596:	f7ff ff47 	bl	8001428 <__NVIC_SetPriorityGrouping>
}
 800159a:	bf00      	nop
 800159c:	3708      	adds	r7, #8
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}

080015a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015a2:	b580      	push	{r7, lr}
 80015a4:	b086      	sub	sp, #24
 80015a6:	af00      	add	r7, sp, #0
 80015a8:	4603      	mov	r3, r0
 80015aa:	60b9      	str	r1, [r7, #8]
 80015ac:	607a      	str	r2, [r7, #4]
 80015ae:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80015b0:	f7ff ff5e 	bl	8001470 <__NVIC_GetPriorityGrouping>
 80015b4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015b6:	687a      	ldr	r2, [r7, #4]
 80015b8:	68b9      	ldr	r1, [r7, #8]
 80015ba:	6978      	ldr	r0, [r7, #20]
 80015bc:	f7ff ff90 	bl	80014e0 <NVIC_EncodePriority>
 80015c0:	4602      	mov	r2, r0
 80015c2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80015c6:	4611      	mov	r1, r2
 80015c8:	4618      	mov	r0, r3
 80015ca:	f7ff ff5f 	bl	800148c <__NVIC_SetPriority>
}
 80015ce:	bf00      	nop
 80015d0:	3718      	adds	r7, #24
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bd80      	pop	{r7, pc}

080015d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015d6:	b580      	push	{r7, lr}
 80015d8:	b082      	sub	sp, #8
 80015da:	af00      	add	r7, sp, #0
 80015dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015de:	6878      	ldr	r0, [r7, #4]
 80015e0:	f7ff ffb2 	bl	8001548 <SysTick_Config>
 80015e4:	4603      	mov	r3, r0
}
 80015e6:	4618      	mov	r0, r3
 80015e8:	3708      	adds	r7, #8
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bd80      	pop	{r7, pc}
	...

080015f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80015f0:	b480      	push	{r7}
 80015f2:	b089      	sub	sp, #36	; 0x24
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
 80015f8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80015fa:	2300      	movs	r3, #0
 80015fc:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80015fe:	4b89      	ldr	r3, [pc, #548]	; (8001824 <HAL_GPIO_Init+0x234>)
 8001600:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001602:	e194      	b.n	800192e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001604:	683b      	ldr	r3, [r7, #0]
 8001606:	681a      	ldr	r2, [r3, #0]
 8001608:	2101      	movs	r1, #1
 800160a:	69fb      	ldr	r3, [r7, #28]
 800160c:	fa01 f303 	lsl.w	r3, r1, r3
 8001610:	4013      	ands	r3, r2
 8001612:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001614:	693b      	ldr	r3, [r7, #16]
 8001616:	2b00      	cmp	r3, #0
 8001618:	f000 8186 	beq.w	8001928 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	685b      	ldr	r3, [r3, #4]
 8001620:	f003 0303 	and.w	r3, r3, #3
 8001624:	2b01      	cmp	r3, #1
 8001626:	d005      	beq.n	8001634 <HAL_GPIO_Init+0x44>
 8001628:	683b      	ldr	r3, [r7, #0]
 800162a:	685b      	ldr	r3, [r3, #4]
 800162c:	f003 0303 	and.w	r3, r3, #3
 8001630:	2b02      	cmp	r3, #2
 8001632:	d130      	bne.n	8001696 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	689b      	ldr	r3, [r3, #8]
 8001638:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800163a:	69fb      	ldr	r3, [r7, #28]
 800163c:	005b      	lsls	r3, r3, #1
 800163e:	2203      	movs	r2, #3
 8001640:	fa02 f303 	lsl.w	r3, r2, r3
 8001644:	43db      	mvns	r3, r3
 8001646:	69ba      	ldr	r2, [r7, #24]
 8001648:	4013      	ands	r3, r2
 800164a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800164c:	683b      	ldr	r3, [r7, #0]
 800164e:	68da      	ldr	r2, [r3, #12]
 8001650:	69fb      	ldr	r3, [r7, #28]
 8001652:	005b      	lsls	r3, r3, #1
 8001654:	fa02 f303 	lsl.w	r3, r2, r3
 8001658:	69ba      	ldr	r2, [r7, #24]
 800165a:	4313      	orrs	r3, r2
 800165c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	69ba      	ldr	r2, [r7, #24]
 8001662:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	685b      	ldr	r3, [r3, #4]
 8001668:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800166a:	2201      	movs	r2, #1
 800166c:	69fb      	ldr	r3, [r7, #28]
 800166e:	fa02 f303 	lsl.w	r3, r2, r3
 8001672:	43db      	mvns	r3, r3
 8001674:	69ba      	ldr	r2, [r7, #24]
 8001676:	4013      	ands	r3, r2
 8001678:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800167a:	683b      	ldr	r3, [r7, #0]
 800167c:	685b      	ldr	r3, [r3, #4]
 800167e:	091b      	lsrs	r3, r3, #4
 8001680:	f003 0201 	and.w	r2, r3, #1
 8001684:	69fb      	ldr	r3, [r7, #28]
 8001686:	fa02 f303 	lsl.w	r3, r2, r3
 800168a:	69ba      	ldr	r2, [r7, #24]
 800168c:	4313      	orrs	r3, r2
 800168e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	69ba      	ldr	r2, [r7, #24]
 8001694:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001696:	683b      	ldr	r3, [r7, #0]
 8001698:	685b      	ldr	r3, [r3, #4]
 800169a:	f003 0303 	and.w	r3, r3, #3
 800169e:	2b03      	cmp	r3, #3
 80016a0:	d017      	beq.n	80016d2 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	68db      	ldr	r3, [r3, #12]
 80016a6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80016a8:	69fb      	ldr	r3, [r7, #28]
 80016aa:	005b      	lsls	r3, r3, #1
 80016ac:	2203      	movs	r2, #3
 80016ae:	fa02 f303 	lsl.w	r3, r2, r3
 80016b2:	43db      	mvns	r3, r3
 80016b4:	69ba      	ldr	r2, [r7, #24]
 80016b6:	4013      	ands	r3, r2
 80016b8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	689a      	ldr	r2, [r3, #8]
 80016be:	69fb      	ldr	r3, [r7, #28]
 80016c0:	005b      	lsls	r3, r3, #1
 80016c2:	fa02 f303 	lsl.w	r3, r2, r3
 80016c6:	69ba      	ldr	r2, [r7, #24]
 80016c8:	4313      	orrs	r3, r2
 80016ca:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	69ba      	ldr	r2, [r7, #24]
 80016d0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80016d2:	683b      	ldr	r3, [r7, #0]
 80016d4:	685b      	ldr	r3, [r3, #4]
 80016d6:	f003 0303 	and.w	r3, r3, #3
 80016da:	2b02      	cmp	r3, #2
 80016dc:	d123      	bne.n	8001726 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80016de:	69fb      	ldr	r3, [r7, #28]
 80016e0:	08da      	lsrs	r2, r3, #3
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	3208      	adds	r2, #8
 80016e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80016ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80016ec:	69fb      	ldr	r3, [r7, #28]
 80016ee:	f003 0307 	and.w	r3, r3, #7
 80016f2:	009b      	lsls	r3, r3, #2
 80016f4:	220f      	movs	r2, #15
 80016f6:	fa02 f303 	lsl.w	r3, r2, r3
 80016fa:	43db      	mvns	r3, r3
 80016fc:	69ba      	ldr	r2, [r7, #24]
 80016fe:	4013      	ands	r3, r2
 8001700:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001702:	683b      	ldr	r3, [r7, #0]
 8001704:	691a      	ldr	r2, [r3, #16]
 8001706:	69fb      	ldr	r3, [r7, #28]
 8001708:	f003 0307 	and.w	r3, r3, #7
 800170c:	009b      	lsls	r3, r3, #2
 800170e:	fa02 f303 	lsl.w	r3, r2, r3
 8001712:	69ba      	ldr	r2, [r7, #24]
 8001714:	4313      	orrs	r3, r2
 8001716:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001718:	69fb      	ldr	r3, [r7, #28]
 800171a:	08da      	lsrs	r2, r3, #3
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	3208      	adds	r2, #8
 8001720:	69b9      	ldr	r1, [r7, #24]
 8001722:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800172c:	69fb      	ldr	r3, [r7, #28]
 800172e:	005b      	lsls	r3, r3, #1
 8001730:	2203      	movs	r2, #3
 8001732:	fa02 f303 	lsl.w	r3, r2, r3
 8001736:	43db      	mvns	r3, r3
 8001738:	69ba      	ldr	r2, [r7, #24]
 800173a:	4013      	ands	r3, r2
 800173c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800173e:	683b      	ldr	r3, [r7, #0]
 8001740:	685b      	ldr	r3, [r3, #4]
 8001742:	f003 0203 	and.w	r2, r3, #3
 8001746:	69fb      	ldr	r3, [r7, #28]
 8001748:	005b      	lsls	r3, r3, #1
 800174a:	fa02 f303 	lsl.w	r3, r2, r3
 800174e:	69ba      	ldr	r2, [r7, #24]
 8001750:	4313      	orrs	r3, r2
 8001752:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	69ba      	ldr	r2, [r7, #24]
 8001758:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800175a:	683b      	ldr	r3, [r7, #0]
 800175c:	685b      	ldr	r3, [r3, #4]
 800175e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001762:	2b00      	cmp	r3, #0
 8001764:	f000 80e0 	beq.w	8001928 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001768:	4b2f      	ldr	r3, [pc, #188]	; (8001828 <HAL_GPIO_Init+0x238>)
 800176a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800176e:	4a2e      	ldr	r2, [pc, #184]	; (8001828 <HAL_GPIO_Init+0x238>)
 8001770:	f043 0302 	orr.w	r3, r3, #2
 8001774:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8001778:	4b2b      	ldr	r3, [pc, #172]	; (8001828 <HAL_GPIO_Init+0x238>)
 800177a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800177e:	f003 0302 	and.w	r3, r3, #2
 8001782:	60fb      	str	r3, [r7, #12]
 8001784:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001786:	4a29      	ldr	r2, [pc, #164]	; (800182c <HAL_GPIO_Init+0x23c>)
 8001788:	69fb      	ldr	r3, [r7, #28]
 800178a:	089b      	lsrs	r3, r3, #2
 800178c:	3302      	adds	r3, #2
 800178e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001792:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001794:	69fb      	ldr	r3, [r7, #28]
 8001796:	f003 0303 	and.w	r3, r3, #3
 800179a:	009b      	lsls	r3, r3, #2
 800179c:	220f      	movs	r2, #15
 800179e:	fa02 f303 	lsl.w	r3, r2, r3
 80017a2:	43db      	mvns	r3, r3
 80017a4:	69ba      	ldr	r2, [r7, #24]
 80017a6:	4013      	ands	r3, r2
 80017a8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	4a20      	ldr	r2, [pc, #128]	; (8001830 <HAL_GPIO_Init+0x240>)
 80017ae:	4293      	cmp	r3, r2
 80017b0:	d052      	beq.n	8001858 <HAL_GPIO_Init+0x268>
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	4a1f      	ldr	r2, [pc, #124]	; (8001834 <HAL_GPIO_Init+0x244>)
 80017b6:	4293      	cmp	r3, r2
 80017b8:	d031      	beq.n	800181e <HAL_GPIO_Init+0x22e>
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	4a1e      	ldr	r2, [pc, #120]	; (8001838 <HAL_GPIO_Init+0x248>)
 80017be:	4293      	cmp	r3, r2
 80017c0:	d02b      	beq.n	800181a <HAL_GPIO_Init+0x22a>
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	4a1d      	ldr	r2, [pc, #116]	; (800183c <HAL_GPIO_Init+0x24c>)
 80017c6:	4293      	cmp	r3, r2
 80017c8:	d025      	beq.n	8001816 <HAL_GPIO_Init+0x226>
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	4a1c      	ldr	r2, [pc, #112]	; (8001840 <HAL_GPIO_Init+0x250>)
 80017ce:	4293      	cmp	r3, r2
 80017d0:	d01f      	beq.n	8001812 <HAL_GPIO_Init+0x222>
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	4a1b      	ldr	r2, [pc, #108]	; (8001844 <HAL_GPIO_Init+0x254>)
 80017d6:	4293      	cmp	r3, r2
 80017d8:	d019      	beq.n	800180e <HAL_GPIO_Init+0x21e>
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	4a1a      	ldr	r2, [pc, #104]	; (8001848 <HAL_GPIO_Init+0x258>)
 80017de:	4293      	cmp	r3, r2
 80017e0:	d013      	beq.n	800180a <HAL_GPIO_Init+0x21a>
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	4a19      	ldr	r2, [pc, #100]	; (800184c <HAL_GPIO_Init+0x25c>)
 80017e6:	4293      	cmp	r3, r2
 80017e8:	d00d      	beq.n	8001806 <HAL_GPIO_Init+0x216>
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	4a18      	ldr	r2, [pc, #96]	; (8001850 <HAL_GPIO_Init+0x260>)
 80017ee:	4293      	cmp	r3, r2
 80017f0:	d007      	beq.n	8001802 <HAL_GPIO_Init+0x212>
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	4a17      	ldr	r2, [pc, #92]	; (8001854 <HAL_GPIO_Init+0x264>)
 80017f6:	4293      	cmp	r3, r2
 80017f8:	d101      	bne.n	80017fe <HAL_GPIO_Init+0x20e>
 80017fa:	2309      	movs	r3, #9
 80017fc:	e02d      	b.n	800185a <HAL_GPIO_Init+0x26a>
 80017fe:	230a      	movs	r3, #10
 8001800:	e02b      	b.n	800185a <HAL_GPIO_Init+0x26a>
 8001802:	2308      	movs	r3, #8
 8001804:	e029      	b.n	800185a <HAL_GPIO_Init+0x26a>
 8001806:	2307      	movs	r3, #7
 8001808:	e027      	b.n	800185a <HAL_GPIO_Init+0x26a>
 800180a:	2306      	movs	r3, #6
 800180c:	e025      	b.n	800185a <HAL_GPIO_Init+0x26a>
 800180e:	2305      	movs	r3, #5
 8001810:	e023      	b.n	800185a <HAL_GPIO_Init+0x26a>
 8001812:	2304      	movs	r3, #4
 8001814:	e021      	b.n	800185a <HAL_GPIO_Init+0x26a>
 8001816:	2303      	movs	r3, #3
 8001818:	e01f      	b.n	800185a <HAL_GPIO_Init+0x26a>
 800181a:	2302      	movs	r3, #2
 800181c:	e01d      	b.n	800185a <HAL_GPIO_Init+0x26a>
 800181e:	2301      	movs	r3, #1
 8001820:	e01b      	b.n	800185a <HAL_GPIO_Init+0x26a>
 8001822:	bf00      	nop
 8001824:	58000080 	.word	0x58000080
 8001828:	58024400 	.word	0x58024400
 800182c:	58000400 	.word	0x58000400
 8001830:	58020000 	.word	0x58020000
 8001834:	58020400 	.word	0x58020400
 8001838:	58020800 	.word	0x58020800
 800183c:	58020c00 	.word	0x58020c00
 8001840:	58021000 	.word	0x58021000
 8001844:	58021400 	.word	0x58021400
 8001848:	58021800 	.word	0x58021800
 800184c:	58021c00 	.word	0x58021c00
 8001850:	58022000 	.word	0x58022000
 8001854:	58022400 	.word	0x58022400
 8001858:	2300      	movs	r3, #0
 800185a:	69fa      	ldr	r2, [r7, #28]
 800185c:	f002 0203 	and.w	r2, r2, #3
 8001860:	0092      	lsls	r2, r2, #2
 8001862:	4093      	lsls	r3, r2
 8001864:	69ba      	ldr	r2, [r7, #24]
 8001866:	4313      	orrs	r3, r2
 8001868:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800186a:	4938      	ldr	r1, [pc, #224]	; (800194c <HAL_GPIO_Init+0x35c>)
 800186c:	69fb      	ldr	r3, [r7, #28]
 800186e:	089b      	lsrs	r3, r3, #2
 8001870:	3302      	adds	r3, #2
 8001872:	69ba      	ldr	r2, [r7, #24]
 8001874:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001878:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001880:	693b      	ldr	r3, [r7, #16]
 8001882:	43db      	mvns	r3, r3
 8001884:	69ba      	ldr	r2, [r7, #24]
 8001886:	4013      	ands	r3, r2
 8001888:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800188a:	683b      	ldr	r3, [r7, #0]
 800188c:	685b      	ldr	r3, [r3, #4]
 800188e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001892:	2b00      	cmp	r3, #0
 8001894:	d003      	beq.n	800189e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001896:	69ba      	ldr	r2, [r7, #24]
 8001898:	693b      	ldr	r3, [r7, #16]
 800189a:	4313      	orrs	r3, r2
 800189c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800189e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80018a2:	69bb      	ldr	r3, [r7, #24]
 80018a4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80018a6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80018aa:	685b      	ldr	r3, [r3, #4]
 80018ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80018ae:	693b      	ldr	r3, [r7, #16]
 80018b0:	43db      	mvns	r3, r3
 80018b2:	69ba      	ldr	r2, [r7, #24]
 80018b4:	4013      	ands	r3, r2
 80018b6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80018b8:	683b      	ldr	r3, [r7, #0]
 80018ba:	685b      	ldr	r3, [r3, #4]
 80018bc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d003      	beq.n	80018cc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80018c4:	69ba      	ldr	r2, [r7, #24]
 80018c6:	693b      	ldr	r3, [r7, #16]
 80018c8:	4313      	orrs	r3, r2
 80018ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80018cc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80018d0:	69bb      	ldr	r3, [r7, #24]
 80018d2:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80018d4:	697b      	ldr	r3, [r7, #20]
 80018d6:	685b      	ldr	r3, [r3, #4]
 80018d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80018da:	693b      	ldr	r3, [r7, #16]
 80018dc:	43db      	mvns	r3, r3
 80018de:	69ba      	ldr	r2, [r7, #24]
 80018e0:	4013      	ands	r3, r2
 80018e2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80018e4:	683b      	ldr	r3, [r7, #0]
 80018e6:	685b      	ldr	r3, [r3, #4]
 80018e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d003      	beq.n	80018f8 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80018f0:	69ba      	ldr	r2, [r7, #24]
 80018f2:	693b      	ldr	r3, [r7, #16]
 80018f4:	4313      	orrs	r3, r2
 80018f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80018f8:	697b      	ldr	r3, [r7, #20]
 80018fa:	69ba      	ldr	r2, [r7, #24]
 80018fc:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80018fe:	697b      	ldr	r3, [r7, #20]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001904:	693b      	ldr	r3, [r7, #16]
 8001906:	43db      	mvns	r3, r3
 8001908:	69ba      	ldr	r2, [r7, #24]
 800190a:	4013      	ands	r3, r2
 800190c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800190e:	683b      	ldr	r3, [r7, #0]
 8001910:	685b      	ldr	r3, [r3, #4]
 8001912:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001916:	2b00      	cmp	r3, #0
 8001918:	d003      	beq.n	8001922 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800191a:	69ba      	ldr	r2, [r7, #24]
 800191c:	693b      	ldr	r3, [r7, #16]
 800191e:	4313      	orrs	r3, r2
 8001920:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001922:	697b      	ldr	r3, [r7, #20]
 8001924:	69ba      	ldr	r2, [r7, #24]
 8001926:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001928:	69fb      	ldr	r3, [r7, #28]
 800192a:	3301      	adds	r3, #1
 800192c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800192e:	683b      	ldr	r3, [r7, #0]
 8001930:	681a      	ldr	r2, [r3, #0]
 8001932:	69fb      	ldr	r3, [r7, #28]
 8001934:	fa22 f303 	lsr.w	r3, r2, r3
 8001938:	2b00      	cmp	r3, #0
 800193a:	f47f ae63 	bne.w	8001604 <HAL_GPIO_Init+0x14>
  }
}
 800193e:	bf00      	nop
 8001940:	bf00      	nop
 8001942:	3724      	adds	r7, #36	; 0x24
 8001944:	46bd      	mov	sp, r7
 8001946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194a:	4770      	bx	lr
 800194c:	58000400 	.word	0x58000400

08001950 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001950:	b480      	push	{r7}
 8001952:	b083      	sub	sp, #12
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
 8001958:	460b      	mov	r3, r1
 800195a:	807b      	strh	r3, [r7, #2]
 800195c:	4613      	mov	r3, r2
 800195e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001960:	787b      	ldrb	r3, [r7, #1]
 8001962:	2b00      	cmp	r3, #0
 8001964:	d003      	beq.n	800196e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001966:	887a      	ldrh	r2, [r7, #2]
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800196c:	e003      	b.n	8001976 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800196e:	887b      	ldrh	r3, [r7, #2]
 8001970:	041a      	lsls	r2, r3, #16
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	619a      	str	r2, [r3, #24]
}
 8001976:	bf00      	nop
 8001978:	370c      	adds	r7, #12
 800197a:	46bd      	mov	sp, r7
 800197c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001980:	4770      	bx	lr
	...

08001984 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8001984:	b480      	push	{r7}
 8001986:	b083      	sub	sp, #12
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else  
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 800198c:	4a08      	ldr	r2, [pc, #32]	; (80019b0 <HAL_HSEM_FastTake+0x2c>)
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	3320      	adds	r3, #32
 8001992:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001996:	4a07      	ldr	r2, [pc, #28]	; (80019b4 <HAL_HSEM_FastTake+0x30>)
 8001998:	4293      	cmp	r3, r2
 800199a:	d101      	bne.n	80019a0 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 800199c:	2300      	movs	r3, #0
 800199e:	e000      	b.n	80019a2 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 80019a0:	2301      	movs	r3, #1
}
 80019a2:	4618      	mov	r0, r3
 80019a4:	370c      	adds	r7, #12
 80019a6:	46bd      	mov	sp, r7
 80019a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ac:	4770      	bx	lr
 80019ae:	bf00      	nop
 80019b0:	58026400 	.word	0x58026400
 80019b4:	80000300 	.word	0x80000300

080019b8 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 80019b8:	b480      	push	{r7}
 80019ba:	b083      	sub	sp, #12
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
 80019c0:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 80019c2:	4906      	ldr	r1, [pc, #24]	; (80019dc <HAL_HSEM_Release+0x24>)
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	f443 7240 	orr.w	r2, r3, #768	; 0x300
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 80019d0:	bf00      	nop
 80019d2:	370c      	adds	r7, #12
 80019d4:	46bd      	mov	sp, r7
 80019d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019da:	4770      	bx	lr
 80019dc:	58026400 	.word	0x58026400

080019e0 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b084      	sub	sp, #16
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 80019e8:	4b29      	ldr	r3, [pc, #164]	; (8001a90 <HAL_PWREx_ConfigSupply+0xb0>)
 80019ea:	68db      	ldr	r3, [r3, #12]
 80019ec:	f003 0307 	and.w	r3, r3, #7
 80019f0:	2b06      	cmp	r3, #6
 80019f2:	d00a      	beq.n	8001a0a <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80019f4:	4b26      	ldr	r3, [pc, #152]	; (8001a90 <HAL_PWREx_ConfigSupply+0xb0>)
 80019f6:	68db      	ldr	r3, [r3, #12]
 80019f8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80019fc:	687a      	ldr	r2, [r7, #4]
 80019fe:	429a      	cmp	r2, r3
 8001a00:	d001      	beq.n	8001a06 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8001a02:	2301      	movs	r3, #1
 8001a04:	e040      	b.n	8001a88 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8001a06:	2300      	movs	r3, #0
 8001a08:	e03e      	b.n	8001a88 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8001a0a:	4b21      	ldr	r3, [pc, #132]	; (8001a90 <HAL_PWREx_ConfigSupply+0xb0>)
 8001a0c:	68db      	ldr	r3, [r3, #12]
 8001a0e:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 8001a12:	491f      	ldr	r1, [pc, #124]	; (8001a90 <HAL_PWREx_ConfigSupply+0xb0>)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	4313      	orrs	r3, r2
 8001a18:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8001a1a:	f7ff fcc9 	bl	80013b0 <HAL_GetTick>
 8001a1e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001a20:	e009      	b.n	8001a36 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001a22:	f7ff fcc5 	bl	80013b0 <HAL_GetTick>
 8001a26:	4602      	mov	r2, r0
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	1ad3      	subs	r3, r2, r3
 8001a2c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001a30:	d901      	bls.n	8001a36 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8001a32:	2301      	movs	r3, #1
 8001a34:	e028      	b.n	8001a88 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001a36:	4b16      	ldr	r3, [pc, #88]	; (8001a90 <HAL_PWREx_ConfigSupply+0xb0>)
 8001a38:	685b      	ldr	r3, [r3, #4]
 8001a3a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001a3e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001a42:	d1ee      	bne.n	8001a22 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	2b1e      	cmp	r3, #30
 8001a48:	d008      	beq.n	8001a5c <HAL_PWREx_ConfigSupply+0x7c>
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	2b2e      	cmp	r3, #46	; 0x2e
 8001a4e:	d005      	beq.n	8001a5c <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	2b1d      	cmp	r3, #29
 8001a54:	d002      	beq.n	8001a5c <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	2b2d      	cmp	r3, #45	; 0x2d
 8001a5a:	d114      	bne.n	8001a86 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8001a5c:	f7ff fca8 	bl	80013b0 <HAL_GetTick>
 8001a60:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8001a62:	e009      	b.n	8001a78 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001a64:	f7ff fca4 	bl	80013b0 <HAL_GetTick>
 8001a68:	4602      	mov	r2, r0
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	1ad3      	subs	r3, r2, r3
 8001a6e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001a72:	d901      	bls.n	8001a78 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8001a74:	2301      	movs	r3, #1
 8001a76:	e007      	b.n	8001a88 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8001a78:	4b05      	ldr	r3, [pc, #20]	; (8001a90 <HAL_PWREx_ConfigSupply+0xb0>)
 8001a7a:	68db      	ldr	r3, [r3, #12]
 8001a7c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a80:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a84:	d1ee      	bne.n	8001a64 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8001a86:	2300      	movs	r3, #0
}
 8001a88:	4618      	mov	r0, r3
 8001a8a:	3710      	adds	r7, #16
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	bd80      	pop	{r7, pc}
 8001a90:	58024800 	.word	0x58024800

08001a94 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b08c      	sub	sp, #48	; 0x30
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d102      	bne.n	8001aa8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001aa2:	2301      	movs	r3, #1
 8001aa4:	f000 bc1d 	b.w	80022e2 <HAL_RCC_OscConfig+0x84e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	f003 0301 	and.w	r3, r3, #1
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	f000 8087 	beq.w	8001bc4 <HAL_RCC_OscConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001ab6:	4b99      	ldr	r3, [pc, #612]	; (8001d1c <HAL_RCC_OscConfig+0x288>)
 8001ab8:	691b      	ldr	r3, [r3, #16]
 8001aba:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001abe:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001ac0:	4b96      	ldr	r3, [pc, #600]	; (8001d1c <HAL_RCC_OscConfig+0x288>)
 8001ac2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ac4:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8001ac6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ac8:	2b10      	cmp	r3, #16
 8001aca:	d007      	beq.n	8001adc <HAL_RCC_OscConfig+0x48>
 8001acc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ace:	2b18      	cmp	r3, #24
 8001ad0:	d110      	bne.n	8001af4 <HAL_RCC_OscConfig+0x60>
 8001ad2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ad4:	f003 0303 	and.w	r3, r3, #3
 8001ad8:	2b02      	cmp	r3, #2
 8001ada:	d10b      	bne.n	8001af4 <HAL_RCC_OscConfig+0x60>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001adc:	4b8f      	ldr	r3, [pc, #572]	; (8001d1c <HAL_RCC_OscConfig+0x288>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d06c      	beq.n	8001bc2 <HAL_RCC_OscConfig+0x12e>
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	685b      	ldr	r3, [r3, #4]
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d168      	bne.n	8001bc2 <HAL_RCC_OscConfig+0x12e>
      {
        return HAL_ERROR;
 8001af0:	2301      	movs	r3, #1
 8001af2:	e3f6      	b.n	80022e2 <HAL_RCC_OscConfig+0x84e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	685b      	ldr	r3, [r3, #4]
 8001af8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001afc:	d106      	bne.n	8001b0c <HAL_RCC_OscConfig+0x78>
 8001afe:	4b87      	ldr	r3, [pc, #540]	; (8001d1c <HAL_RCC_OscConfig+0x288>)
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	4a86      	ldr	r2, [pc, #536]	; (8001d1c <HAL_RCC_OscConfig+0x288>)
 8001b04:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b08:	6013      	str	r3, [r2, #0]
 8001b0a:	e02e      	b.n	8001b6a <HAL_RCC_OscConfig+0xd6>
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	685b      	ldr	r3, [r3, #4]
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d10c      	bne.n	8001b2e <HAL_RCC_OscConfig+0x9a>
 8001b14:	4b81      	ldr	r3, [pc, #516]	; (8001d1c <HAL_RCC_OscConfig+0x288>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	4a80      	ldr	r2, [pc, #512]	; (8001d1c <HAL_RCC_OscConfig+0x288>)
 8001b1a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b1e:	6013      	str	r3, [r2, #0]
 8001b20:	4b7e      	ldr	r3, [pc, #504]	; (8001d1c <HAL_RCC_OscConfig+0x288>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	4a7d      	ldr	r2, [pc, #500]	; (8001d1c <HAL_RCC_OscConfig+0x288>)
 8001b26:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b2a:	6013      	str	r3, [r2, #0]
 8001b2c:	e01d      	b.n	8001b6a <HAL_RCC_OscConfig+0xd6>
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	685b      	ldr	r3, [r3, #4]
 8001b32:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001b36:	d10c      	bne.n	8001b52 <HAL_RCC_OscConfig+0xbe>
 8001b38:	4b78      	ldr	r3, [pc, #480]	; (8001d1c <HAL_RCC_OscConfig+0x288>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	4a77      	ldr	r2, [pc, #476]	; (8001d1c <HAL_RCC_OscConfig+0x288>)
 8001b3e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b42:	6013      	str	r3, [r2, #0]
 8001b44:	4b75      	ldr	r3, [pc, #468]	; (8001d1c <HAL_RCC_OscConfig+0x288>)
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	4a74      	ldr	r2, [pc, #464]	; (8001d1c <HAL_RCC_OscConfig+0x288>)
 8001b4a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b4e:	6013      	str	r3, [r2, #0]
 8001b50:	e00b      	b.n	8001b6a <HAL_RCC_OscConfig+0xd6>
 8001b52:	4b72      	ldr	r3, [pc, #456]	; (8001d1c <HAL_RCC_OscConfig+0x288>)
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	4a71      	ldr	r2, [pc, #452]	; (8001d1c <HAL_RCC_OscConfig+0x288>)
 8001b58:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b5c:	6013      	str	r3, [r2, #0]
 8001b5e:	4b6f      	ldr	r3, [pc, #444]	; (8001d1c <HAL_RCC_OscConfig+0x288>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	4a6e      	ldr	r2, [pc, #440]	; (8001d1c <HAL_RCC_OscConfig+0x288>)
 8001b64:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b68:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	685b      	ldr	r3, [r3, #4]
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d013      	beq.n	8001b9a <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b72:	f7ff fc1d 	bl	80013b0 <HAL_GetTick>
 8001b76:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001b78:	e008      	b.n	8001b8c <HAL_RCC_OscConfig+0xf8>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001b7a:	f7ff fc19 	bl	80013b0 <HAL_GetTick>
 8001b7e:	4602      	mov	r2, r0
 8001b80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b82:	1ad3      	subs	r3, r2, r3
 8001b84:	2b64      	cmp	r3, #100	; 0x64
 8001b86:	d901      	bls.n	8001b8c <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8001b88:	2303      	movs	r3, #3
 8001b8a:	e3aa      	b.n	80022e2 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001b8c:	4b63      	ldr	r3, [pc, #396]	; (8001d1c <HAL_RCC_OscConfig+0x288>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d0f0      	beq.n	8001b7a <HAL_RCC_OscConfig+0xe6>
 8001b98:	e014      	b.n	8001bc4 <HAL_RCC_OscConfig+0x130>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b9a:	f7ff fc09 	bl	80013b0 <HAL_GetTick>
 8001b9e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001ba0:	e008      	b.n	8001bb4 <HAL_RCC_OscConfig+0x120>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001ba2:	f7ff fc05 	bl	80013b0 <HAL_GetTick>
 8001ba6:	4602      	mov	r2, r0
 8001ba8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001baa:	1ad3      	subs	r3, r2, r3
 8001bac:	2b64      	cmp	r3, #100	; 0x64
 8001bae:	d901      	bls.n	8001bb4 <HAL_RCC_OscConfig+0x120>
          {
            return HAL_TIMEOUT;
 8001bb0:	2303      	movs	r3, #3
 8001bb2:	e396      	b.n	80022e2 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001bb4:	4b59      	ldr	r3, [pc, #356]	; (8001d1c <HAL_RCC_OscConfig+0x288>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d1f0      	bne.n	8001ba2 <HAL_RCC_OscConfig+0x10e>
 8001bc0:	e000      	b.n	8001bc4 <HAL_RCC_OscConfig+0x130>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bc2:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	f003 0302 	and.w	r3, r3, #2
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	f000 80cb 	beq.w	8001d68 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001bd2:	4b52      	ldr	r3, [pc, #328]	; (8001d1c <HAL_RCC_OscConfig+0x288>)
 8001bd4:	691b      	ldr	r3, [r3, #16]
 8001bd6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001bda:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001bdc:	4b4f      	ldr	r3, [pc, #316]	; (8001d1c <HAL_RCC_OscConfig+0x288>)
 8001bde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001be0:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8001be2:	6a3b      	ldr	r3, [r7, #32]
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d007      	beq.n	8001bf8 <HAL_RCC_OscConfig+0x164>
 8001be8:	6a3b      	ldr	r3, [r7, #32]
 8001bea:	2b18      	cmp	r3, #24
 8001bec:	d156      	bne.n	8001c9c <HAL_RCC_OscConfig+0x208>
 8001bee:	69fb      	ldr	r3, [r7, #28]
 8001bf0:	f003 0303 	and.w	r3, r3, #3
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d151      	bne.n	8001c9c <HAL_RCC_OscConfig+0x208>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001bf8:	4b48      	ldr	r3, [pc, #288]	; (8001d1c <HAL_RCC_OscConfig+0x288>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f003 0304 	and.w	r3, r3, #4
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d005      	beq.n	8001c10 <HAL_RCC_OscConfig+0x17c>
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	68db      	ldr	r3, [r3, #12]
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d101      	bne.n	8001c10 <HAL_RCC_OscConfig+0x17c>
      {
        return HAL_ERROR;
 8001c0c:	2301      	movs	r3, #1
 8001c0e:	e368      	b.n	80022e2 <HAL_RCC_OscConfig+0x84e>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001c10:	4b42      	ldr	r3, [pc, #264]	; (8001d1c <HAL_RCC_OscConfig+0x288>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	f023 0219 	bic.w	r2, r3, #25
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	68db      	ldr	r3, [r3, #12]
 8001c1c:	493f      	ldr	r1, [pc, #252]	; (8001d1c <HAL_RCC_OscConfig+0x288>)
 8001c1e:	4313      	orrs	r3, r2
 8001c20:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001c22:	f7ff fbc5 	bl	80013b0 <HAL_GetTick>
 8001c26:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001c28:	e008      	b.n	8001c3c <HAL_RCC_OscConfig+0x1a8>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001c2a:	f7ff fbc1 	bl	80013b0 <HAL_GetTick>
 8001c2e:	4602      	mov	r2, r0
 8001c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c32:	1ad3      	subs	r3, r2, r3
 8001c34:	2b02      	cmp	r3, #2
 8001c36:	d901      	bls.n	8001c3c <HAL_RCC_OscConfig+0x1a8>
            {
              return HAL_TIMEOUT;
 8001c38:	2303      	movs	r3, #3
 8001c3a:	e352      	b.n	80022e2 <HAL_RCC_OscConfig+0x84e>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001c3c:	4b37      	ldr	r3, [pc, #220]	; (8001d1c <HAL_RCC_OscConfig+0x288>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f003 0304 	and.w	r3, r3, #4
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d0f0      	beq.n	8001c2a <HAL_RCC_OscConfig+0x196>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c48:	f7ff fbe2 	bl	8001410 <HAL_GetREVID>
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	f241 0203 	movw	r2, #4099	; 0x1003
 8001c52:	4293      	cmp	r3, r2
 8001c54:	d817      	bhi.n	8001c86 <HAL_RCC_OscConfig+0x1f2>
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	691b      	ldr	r3, [r3, #16]
 8001c5a:	2b40      	cmp	r3, #64	; 0x40
 8001c5c:	d108      	bne.n	8001c70 <HAL_RCC_OscConfig+0x1dc>
 8001c5e:	4b2f      	ldr	r3, [pc, #188]	; (8001d1c <HAL_RCC_OscConfig+0x288>)
 8001c60:	685b      	ldr	r3, [r3, #4]
 8001c62:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8001c66:	4a2d      	ldr	r2, [pc, #180]	; (8001d1c <HAL_RCC_OscConfig+0x288>)
 8001c68:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c6c:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001c6e:	e07b      	b.n	8001d68 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c70:	4b2a      	ldr	r3, [pc, #168]	; (8001d1c <HAL_RCC_OscConfig+0x288>)
 8001c72:	685b      	ldr	r3, [r3, #4]
 8001c74:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	691b      	ldr	r3, [r3, #16]
 8001c7c:	031b      	lsls	r3, r3, #12
 8001c7e:	4927      	ldr	r1, [pc, #156]	; (8001d1c <HAL_RCC_OscConfig+0x288>)
 8001c80:	4313      	orrs	r3, r2
 8001c82:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001c84:	e070      	b.n	8001d68 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c86:	4b25      	ldr	r3, [pc, #148]	; (8001d1c <HAL_RCC_OscConfig+0x288>)
 8001c88:	685b      	ldr	r3, [r3, #4]
 8001c8a:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	691b      	ldr	r3, [r3, #16]
 8001c92:	061b      	lsls	r3, r3, #24
 8001c94:	4921      	ldr	r1, [pc, #132]	; (8001d1c <HAL_RCC_OscConfig+0x288>)
 8001c96:	4313      	orrs	r3, r2
 8001c98:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001c9a:	e065      	b.n	8001d68 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	68db      	ldr	r3, [r3, #12]
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d048      	beq.n	8001d36 <HAL_RCC_OscConfig+0x2a2>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001ca4:	4b1d      	ldr	r3, [pc, #116]	; (8001d1c <HAL_RCC_OscConfig+0x288>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f023 0219 	bic.w	r2, r3, #25
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	68db      	ldr	r3, [r3, #12]
 8001cb0:	491a      	ldr	r1, [pc, #104]	; (8001d1c <HAL_RCC_OscConfig+0x288>)
 8001cb2:	4313      	orrs	r3, r2
 8001cb4:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cb6:	f7ff fb7b 	bl	80013b0 <HAL_GetTick>
 8001cba:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001cbc:	e008      	b.n	8001cd0 <HAL_RCC_OscConfig+0x23c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001cbe:	f7ff fb77 	bl	80013b0 <HAL_GetTick>
 8001cc2:	4602      	mov	r2, r0
 8001cc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cc6:	1ad3      	subs	r3, r2, r3
 8001cc8:	2b02      	cmp	r3, #2
 8001cca:	d901      	bls.n	8001cd0 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_TIMEOUT;
 8001ccc:	2303      	movs	r3, #3
 8001cce:	e308      	b.n	80022e2 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001cd0:	4b12      	ldr	r3, [pc, #72]	; (8001d1c <HAL_RCC_OscConfig+0x288>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f003 0304 	and.w	r3, r3, #4
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d0f0      	beq.n	8001cbe <HAL_RCC_OscConfig+0x22a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cdc:	f7ff fb98 	bl	8001410 <HAL_GetREVID>
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	f241 0203 	movw	r2, #4099	; 0x1003
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d81a      	bhi.n	8001d20 <HAL_RCC_OscConfig+0x28c>
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	691b      	ldr	r3, [r3, #16]
 8001cee:	2b40      	cmp	r3, #64	; 0x40
 8001cf0:	d108      	bne.n	8001d04 <HAL_RCC_OscConfig+0x270>
 8001cf2:	4b0a      	ldr	r3, [pc, #40]	; (8001d1c <HAL_RCC_OscConfig+0x288>)
 8001cf4:	685b      	ldr	r3, [r3, #4]
 8001cf6:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8001cfa:	4a08      	ldr	r2, [pc, #32]	; (8001d1c <HAL_RCC_OscConfig+0x288>)
 8001cfc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d00:	6053      	str	r3, [r2, #4]
 8001d02:	e031      	b.n	8001d68 <HAL_RCC_OscConfig+0x2d4>
 8001d04:	4b05      	ldr	r3, [pc, #20]	; (8001d1c <HAL_RCC_OscConfig+0x288>)
 8001d06:	685b      	ldr	r3, [r3, #4]
 8001d08:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	691b      	ldr	r3, [r3, #16]
 8001d10:	031b      	lsls	r3, r3, #12
 8001d12:	4902      	ldr	r1, [pc, #8]	; (8001d1c <HAL_RCC_OscConfig+0x288>)
 8001d14:	4313      	orrs	r3, r2
 8001d16:	604b      	str	r3, [r1, #4]
 8001d18:	e026      	b.n	8001d68 <HAL_RCC_OscConfig+0x2d4>
 8001d1a:	bf00      	nop
 8001d1c:	58024400 	.word	0x58024400
 8001d20:	4b9a      	ldr	r3, [pc, #616]	; (8001f8c <HAL_RCC_OscConfig+0x4f8>)
 8001d22:	685b      	ldr	r3, [r3, #4]
 8001d24:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	691b      	ldr	r3, [r3, #16]
 8001d2c:	061b      	lsls	r3, r3, #24
 8001d2e:	4997      	ldr	r1, [pc, #604]	; (8001f8c <HAL_RCC_OscConfig+0x4f8>)
 8001d30:	4313      	orrs	r3, r2
 8001d32:	604b      	str	r3, [r1, #4]
 8001d34:	e018      	b.n	8001d68 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d36:	4b95      	ldr	r3, [pc, #596]	; (8001f8c <HAL_RCC_OscConfig+0x4f8>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	4a94      	ldr	r2, [pc, #592]	; (8001f8c <HAL_RCC_OscConfig+0x4f8>)
 8001d3c:	f023 0301 	bic.w	r3, r3, #1
 8001d40:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d42:	f7ff fb35 	bl	80013b0 <HAL_GetTick>
 8001d46:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001d48:	e008      	b.n	8001d5c <HAL_RCC_OscConfig+0x2c8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001d4a:	f7ff fb31 	bl	80013b0 <HAL_GetTick>
 8001d4e:	4602      	mov	r2, r0
 8001d50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d52:	1ad3      	subs	r3, r2, r3
 8001d54:	2b02      	cmp	r3, #2
 8001d56:	d901      	bls.n	8001d5c <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8001d58:	2303      	movs	r3, #3
 8001d5a:	e2c2      	b.n	80022e2 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001d5c:	4b8b      	ldr	r3, [pc, #556]	; (8001f8c <HAL_RCC_OscConfig+0x4f8>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	f003 0304 	and.w	r3, r3, #4
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d1f0      	bne.n	8001d4a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f003 0310 	and.w	r3, r3, #16
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	f000 80a9 	beq.w	8001ec8 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d76:	4b85      	ldr	r3, [pc, #532]	; (8001f8c <HAL_RCC_OscConfig+0x4f8>)
 8001d78:	691b      	ldr	r3, [r3, #16]
 8001d7a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001d7e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001d80:	4b82      	ldr	r3, [pc, #520]	; (8001f8c <HAL_RCC_OscConfig+0x4f8>)
 8001d82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d84:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8001d86:	69bb      	ldr	r3, [r7, #24]
 8001d88:	2b08      	cmp	r3, #8
 8001d8a:	d007      	beq.n	8001d9c <HAL_RCC_OscConfig+0x308>
 8001d8c:	69bb      	ldr	r3, [r7, #24]
 8001d8e:	2b18      	cmp	r3, #24
 8001d90:	d13a      	bne.n	8001e08 <HAL_RCC_OscConfig+0x374>
 8001d92:	697b      	ldr	r3, [r7, #20]
 8001d94:	f003 0303 	and.w	r3, r3, #3
 8001d98:	2b01      	cmp	r3, #1
 8001d9a:	d135      	bne.n	8001e08 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001d9c:	4b7b      	ldr	r3, [pc, #492]	; (8001f8c <HAL_RCC_OscConfig+0x4f8>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d005      	beq.n	8001db4 <HAL_RCC_OscConfig+0x320>
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	69db      	ldr	r3, [r3, #28]
 8001dac:	2b80      	cmp	r3, #128	; 0x80
 8001dae:	d001      	beq.n	8001db4 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8001db0:	2301      	movs	r3, #1
 8001db2:	e296      	b.n	80022e2 <HAL_RCC_OscConfig+0x84e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001db4:	f7ff fb2c 	bl	8001410 <HAL_GetREVID>
 8001db8:	4603      	mov	r3, r0
 8001dba:	f241 0203 	movw	r2, #4099	; 0x1003
 8001dbe:	4293      	cmp	r3, r2
 8001dc0:	d817      	bhi.n	8001df2 <HAL_RCC_OscConfig+0x35e>
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	6a1b      	ldr	r3, [r3, #32]
 8001dc6:	2b20      	cmp	r3, #32
 8001dc8:	d108      	bne.n	8001ddc <HAL_RCC_OscConfig+0x348>
 8001dca:	4b70      	ldr	r3, [pc, #448]	; (8001f8c <HAL_RCC_OscConfig+0x4f8>)
 8001dcc:	685b      	ldr	r3, [r3, #4]
 8001dce:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8001dd2:	4a6e      	ldr	r2, [pc, #440]	; (8001f8c <HAL_RCC_OscConfig+0x4f8>)
 8001dd4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8001dd8:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001dda:	e075      	b.n	8001ec8 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001ddc:	4b6b      	ldr	r3, [pc, #428]	; (8001f8c <HAL_RCC_OscConfig+0x4f8>)
 8001dde:	685b      	ldr	r3, [r3, #4]
 8001de0:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	6a1b      	ldr	r3, [r3, #32]
 8001de8:	069b      	lsls	r3, r3, #26
 8001dea:	4968      	ldr	r1, [pc, #416]	; (8001f8c <HAL_RCC_OscConfig+0x4f8>)
 8001dec:	4313      	orrs	r3, r2
 8001dee:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001df0:	e06a      	b.n	8001ec8 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001df2:	4b66      	ldr	r3, [pc, #408]	; (8001f8c <HAL_RCC_OscConfig+0x4f8>)
 8001df4:	68db      	ldr	r3, [r3, #12]
 8001df6:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	6a1b      	ldr	r3, [r3, #32]
 8001dfe:	061b      	lsls	r3, r3, #24
 8001e00:	4962      	ldr	r1, [pc, #392]	; (8001f8c <HAL_RCC_OscConfig+0x4f8>)
 8001e02:	4313      	orrs	r3, r2
 8001e04:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001e06:	e05f      	b.n	8001ec8 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	69db      	ldr	r3, [r3, #28]
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d042      	beq.n	8001e96 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8001e10:	4b5e      	ldr	r3, [pc, #376]	; (8001f8c <HAL_RCC_OscConfig+0x4f8>)
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	4a5d      	ldr	r2, [pc, #372]	; (8001f8c <HAL_RCC_OscConfig+0x4f8>)
 8001e16:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001e1a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e1c:	f7ff fac8 	bl	80013b0 <HAL_GetTick>
 8001e20:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001e22:	e008      	b.n	8001e36 <HAL_RCC_OscConfig+0x3a2>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8001e24:	f7ff fac4 	bl	80013b0 <HAL_GetTick>
 8001e28:	4602      	mov	r2, r0
 8001e2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e2c:	1ad3      	subs	r3, r2, r3
 8001e2e:	2b02      	cmp	r3, #2
 8001e30:	d901      	bls.n	8001e36 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8001e32:	2303      	movs	r3, #3
 8001e34:	e255      	b.n	80022e2 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001e36:	4b55      	ldr	r3, [pc, #340]	; (8001f8c <HAL_RCC_OscConfig+0x4f8>)
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d0f0      	beq.n	8001e24 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001e42:	f7ff fae5 	bl	8001410 <HAL_GetREVID>
 8001e46:	4603      	mov	r3, r0
 8001e48:	f241 0203 	movw	r2, #4099	; 0x1003
 8001e4c:	4293      	cmp	r3, r2
 8001e4e:	d817      	bhi.n	8001e80 <HAL_RCC_OscConfig+0x3ec>
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	6a1b      	ldr	r3, [r3, #32]
 8001e54:	2b20      	cmp	r3, #32
 8001e56:	d108      	bne.n	8001e6a <HAL_RCC_OscConfig+0x3d6>
 8001e58:	4b4c      	ldr	r3, [pc, #304]	; (8001f8c <HAL_RCC_OscConfig+0x4f8>)
 8001e5a:	685b      	ldr	r3, [r3, #4]
 8001e5c:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8001e60:	4a4a      	ldr	r2, [pc, #296]	; (8001f8c <HAL_RCC_OscConfig+0x4f8>)
 8001e62:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8001e66:	6053      	str	r3, [r2, #4]
 8001e68:	e02e      	b.n	8001ec8 <HAL_RCC_OscConfig+0x434>
 8001e6a:	4b48      	ldr	r3, [pc, #288]	; (8001f8c <HAL_RCC_OscConfig+0x4f8>)
 8001e6c:	685b      	ldr	r3, [r3, #4]
 8001e6e:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	6a1b      	ldr	r3, [r3, #32]
 8001e76:	069b      	lsls	r3, r3, #26
 8001e78:	4944      	ldr	r1, [pc, #272]	; (8001f8c <HAL_RCC_OscConfig+0x4f8>)
 8001e7a:	4313      	orrs	r3, r2
 8001e7c:	604b      	str	r3, [r1, #4]
 8001e7e:	e023      	b.n	8001ec8 <HAL_RCC_OscConfig+0x434>
 8001e80:	4b42      	ldr	r3, [pc, #264]	; (8001f8c <HAL_RCC_OscConfig+0x4f8>)
 8001e82:	68db      	ldr	r3, [r3, #12]
 8001e84:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	6a1b      	ldr	r3, [r3, #32]
 8001e8c:	061b      	lsls	r3, r3, #24
 8001e8e:	493f      	ldr	r1, [pc, #252]	; (8001f8c <HAL_RCC_OscConfig+0x4f8>)
 8001e90:	4313      	orrs	r3, r2
 8001e92:	60cb      	str	r3, [r1, #12]
 8001e94:	e018      	b.n	8001ec8 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8001e96:	4b3d      	ldr	r3, [pc, #244]	; (8001f8c <HAL_RCC_OscConfig+0x4f8>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	4a3c      	ldr	r2, [pc, #240]	; (8001f8c <HAL_RCC_OscConfig+0x4f8>)
 8001e9c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001ea0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ea2:	f7ff fa85 	bl	80013b0 <HAL_GetTick>
 8001ea6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001ea8:	e008      	b.n	8001ebc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8001eaa:	f7ff fa81 	bl	80013b0 <HAL_GetTick>
 8001eae:	4602      	mov	r2, r0
 8001eb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001eb2:	1ad3      	subs	r3, r2, r3
 8001eb4:	2b02      	cmp	r3, #2
 8001eb6:	d901      	bls.n	8001ebc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001eb8:	2303      	movs	r3, #3
 8001eba:	e212      	b.n	80022e2 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001ebc:	4b33      	ldr	r3, [pc, #204]	; (8001f8c <HAL_RCC_OscConfig+0x4f8>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d1f0      	bne.n	8001eaa <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f003 0308 	and.w	r3, r3, #8
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d036      	beq.n	8001f42 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	695b      	ldr	r3, [r3, #20]
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d019      	beq.n	8001f10 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001edc:	4b2b      	ldr	r3, [pc, #172]	; (8001f8c <HAL_RCC_OscConfig+0x4f8>)
 8001ede:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001ee0:	4a2a      	ldr	r2, [pc, #168]	; (8001f8c <HAL_RCC_OscConfig+0x4f8>)
 8001ee2:	f043 0301 	orr.w	r3, r3, #1
 8001ee6:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ee8:	f7ff fa62 	bl	80013b0 <HAL_GetTick>
 8001eec:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001eee:	e008      	b.n	8001f02 <HAL_RCC_OscConfig+0x46e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ef0:	f7ff fa5e 	bl	80013b0 <HAL_GetTick>
 8001ef4:	4602      	mov	r2, r0
 8001ef6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ef8:	1ad3      	subs	r3, r2, r3
 8001efa:	2b02      	cmp	r3, #2
 8001efc:	d901      	bls.n	8001f02 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8001efe:	2303      	movs	r3, #3
 8001f00:	e1ef      	b.n	80022e2 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001f02:	4b22      	ldr	r3, [pc, #136]	; (8001f8c <HAL_RCC_OscConfig+0x4f8>)
 8001f04:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001f06:	f003 0302 	and.w	r3, r3, #2
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d0f0      	beq.n	8001ef0 <HAL_RCC_OscConfig+0x45c>
 8001f0e:	e018      	b.n	8001f42 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f10:	4b1e      	ldr	r3, [pc, #120]	; (8001f8c <HAL_RCC_OscConfig+0x4f8>)
 8001f12:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001f14:	4a1d      	ldr	r2, [pc, #116]	; (8001f8c <HAL_RCC_OscConfig+0x4f8>)
 8001f16:	f023 0301 	bic.w	r3, r3, #1
 8001f1a:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f1c:	f7ff fa48 	bl	80013b0 <HAL_GetTick>
 8001f20:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001f22:	e008      	b.n	8001f36 <HAL_RCC_OscConfig+0x4a2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001f24:	f7ff fa44 	bl	80013b0 <HAL_GetTick>
 8001f28:	4602      	mov	r2, r0
 8001f2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f2c:	1ad3      	subs	r3, r2, r3
 8001f2e:	2b02      	cmp	r3, #2
 8001f30:	d901      	bls.n	8001f36 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8001f32:	2303      	movs	r3, #3
 8001f34:	e1d5      	b.n	80022e2 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001f36:	4b15      	ldr	r3, [pc, #84]	; (8001f8c <HAL_RCC_OscConfig+0x4f8>)
 8001f38:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001f3a:	f003 0302 	and.w	r3, r3, #2
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d1f0      	bne.n	8001f24 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f003 0320 	and.w	r3, r3, #32
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d039      	beq.n	8001fc2 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	699b      	ldr	r3, [r3, #24]
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d01c      	beq.n	8001f90 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001f56:	4b0d      	ldr	r3, [pc, #52]	; (8001f8c <HAL_RCC_OscConfig+0x4f8>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	4a0c      	ldr	r2, [pc, #48]	; (8001f8c <HAL_RCC_OscConfig+0x4f8>)
 8001f5c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001f60:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001f62:	f7ff fa25 	bl	80013b0 <HAL_GetTick>
 8001f66:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001f68:	e008      	b.n	8001f7c <HAL_RCC_OscConfig+0x4e8>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8001f6a:	f7ff fa21 	bl	80013b0 <HAL_GetTick>
 8001f6e:	4602      	mov	r2, r0
 8001f70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f72:	1ad3      	subs	r3, r2, r3
 8001f74:	2b02      	cmp	r3, #2
 8001f76:	d901      	bls.n	8001f7c <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8001f78:	2303      	movs	r3, #3
 8001f7a:	e1b2      	b.n	80022e2 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001f7c:	4b03      	ldr	r3, [pc, #12]	; (8001f8c <HAL_RCC_OscConfig+0x4f8>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d0f0      	beq.n	8001f6a <HAL_RCC_OscConfig+0x4d6>
 8001f88:	e01b      	b.n	8001fc2 <HAL_RCC_OscConfig+0x52e>
 8001f8a:	bf00      	nop
 8001f8c:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001f90:	4b9b      	ldr	r3, [pc, #620]	; (8002200 <HAL_RCC_OscConfig+0x76c>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	4a9a      	ldr	r2, [pc, #616]	; (8002200 <HAL_RCC_OscConfig+0x76c>)
 8001f96:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001f9a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001f9c:	f7ff fa08 	bl	80013b0 <HAL_GetTick>
 8001fa0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001fa2:	e008      	b.n	8001fb6 <HAL_RCC_OscConfig+0x522>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8001fa4:	f7ff fa04 	bl	80013b0 <HAL_GetTick>
 8001fa8:	4602      	mov	r2, r0
 8001faa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fac:	1ad3      	subs	r3, r2, r3
 8001fae:	2b02      	cmp	r3, #2
 8001fb0:	d901      	bls.n	8001fb6 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8001fb2:	2303      	movs	r3, #3
 8001fb4:	e195      	b.n	80022e2 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001fb6:	4b92      	ldr	r3, [pc, #584]	; (8002200 <HAL_RCC_OscConfig+0x76c>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d1f0      	bne.n	8001fa4 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f003 0304 	and.w	r3, r3, #4
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	f000 8081 	beq.w	80020d2 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001fd0:	4b8c      	ldr	r3, [pc, #560]	; (8002204 <HAL_RCC_OscConfig+0x770>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	4a8b      	ldr	r2, [pc, #556]	; (8002204 <HAL_RCC_OscConfig+0x770>)
 8001fd6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001fda:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001fdc:	f7ff f9e8 	bl	80013b0 <HAL_GetTick>
 8001fe0:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001fe2:	e008      	b.n	8001ff6 <HAL_RCC_OscConfig+0x562>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8001fe4:	f7ff f9e4 	bl	80013b0 <HAL_GetTick>
 8001fe8:	4602      	mov	r2, r0
 8001fea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fec:	1ad3      	subs	r3, r2, r3
 8001fee:	2b64      	cmp	r3, #100	; 0x64
 8001ff0:	d901      	bls.n	8001ff6 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8001ff2:	2303      	movs	r3, #3
 8001ff4:	e175      	b.n	80022e2 <HAL_RCC_OscConfig+0x84e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001ff6:	4b83      	ldr	r3, [pc, #524]	; (8002204 <HAL_RCC_OscConfig+0x770>)
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d0f0      	beq.n	8001fe4 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	689b      	ldr	r3, [r3, #8]
 8002006:	2b01      	cmp	r3, #1
 8002008:	d106      	bne.n	8002018 <HAL_RCC_OscConfig+0x584>
 800200a:	4b7d      	ldr	r3, [pc, #500]	; (8002200 <HAL_RCC_OscConfig+0x76c>)
 800200c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800200e:	4a7c      	ldr	r2, [pc, #496]	; (8002200 <HAL_RCC_OscConfig+0x76c>)
 8002010:	f043 0301 	orr.w	r3, r3, #1
 8002014:	6713      	str	r3, [r2, #112]	; 0x70
 8002016:	e02d      	b.n	8002074 <HAL_RCC_OscConfig+0x5e0>
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	689b      	ldr	r3, [r3, #8]
 800201c:	2b00      	cmp	r3, #0
 800201e:	d10c      	bne.n	800203a <HAL_RCC_OscConfig+0x5a6>
 8002020:	4b77      	ldr	r3, [pc, #476]	; (8002200 <HAL_RCC_OscConfig+0x76c>)
 8002022:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002024:	4a76      	ldr	r2, [pc, #472]	; (8002200 <HAL_RCC_OscConfig+0x76c>)
 8002026:	f023 0301 	bic.w	r3, r3, #1
 800202a:	6713      	str	r3, [r2, #112]	; 0x70
 800202c:	4b74      	ldr	r3, [pc, #464]	; (8002200 <HAL_RCC_OscConfig+0x76c>)
 800202e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002030:	4a73      	ldr	r2, [pc, #460]	; (8002200 <HAL_RCC_OscConfig+0x76c>)
 8002032:	f023 0304 	bic.w	r3, r3, #4
 8002036:	6713      	str	r3, [r2, #112]	; 0x70
 8002038:	e01c      	b.n	8002074 <HAL_RCC_OscConfig+0x5e0>
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	689b      	ldr	r3, [r3, #8]
 800203e:	2b05      	cmp	r3, #5
 8002040:	d10c      	bne.n	800205c <HAL_RCC_OscConfig+0x5c8>
 8002042:	4b6f      	ldr	r3, [pc, #444]	; (8002200 <HAL_RCC_OscConfig+0x76c>)
 8002044:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002046:	4a6e      	ldr	r2, [pc, #440]	; (8002200 <HAL_RCC_OscConfig+0x76c>)
 8002048:	f043 0304 	orr.w	r3, r3, #4
 800204c:	6713      	str	r3, [r2, #112]	; 0x70
 800204e:	4b6c      	ldr	r3, [pc, #432]	; (8002200 <HAL_RCC_OscConfig+0x76c>)
 8002050:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002052:	4a6b      	ldr	r2, [pc, #428]	; (8002200 <HAL_RCC_OscConfig+0x76c>)
 8002054:	f043 0301 	orr.w	r3, r3, #1
 8002058:	6713      	str	r3, [r2, #112]	; 0x70
 800205a:	e00b      	b.n	8002074 <HAL_RCC_OscConfig+0x5e0>
 800205c:	4b68      	ldr	r3, [pc, #416]	; (8002200 <HAL_RCC_OscConfig+0x76c>)
 800205e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002060:	4a67      	ldr	r2, [pc, #412]	; (8002200 <HAL_RCC_OscConfig+0x76c>)
 8002062:	f023 0301 	bic.w	r3, r3, #1
 8002066:	6713      	str	r3, [r2, #112]	; 0x70
 8002068:	4b65      	ldr	r3, [pc, #404]	; (8002200 <HAL_RCC_OscConfig+0x76c>)
 800206a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800206c:	4a64      	ldr	r2, [pc, #400]	; (8002200 <HAL_RCC_OscConfig+0x76c>)
 800206e:	f023 0304 	bic.w	r3, r3, #4
 8002072:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	689b      	ldr	r3, [r3, #8]
 8002078:	2b00      	cmp	r3, #0
 800207a:	d015      	beq.n	80020a8 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800207c:	f7ff f998 	bl	80013b0 <HAL_GetTick>
 8002080:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002082:	e00a      	b.n	800209a <HAL_RCC_OscConfig+0x606>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002084:	f7ff f994 	bl	80013b0 <HAL_GetTick>
 8002088:	4602      	mov	r2, r0
 800208a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800208c:	1ad3      	subs	r3, r2, r3
 800208e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002092:	4293      	cmp	r3, r2
 8002094:	d901      	bls.n	800209a <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8002096:	2303      	movs	r3, #3
 8002098:	e123      	b.n	80022e2 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800209a:	4b59      	ldr	r3, [pc, #356]	; (8002200 <HAL_RCC_OscConfig+0x76c>)
 800209c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800209e:	f003 0302 	and.w	r3, r3, #2
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d0ee      	beq.n	8002084 <HAL_RCC_OscConfig+0x5f0>
 80020a6:	e014      	b.n	80020d2 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020a8:	f7ff f982 	bl	80013b0 <HAL_GetTick>
 80020ac:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80020ae:	e00a      	b.n	80020c6 <HAL_RCC_OscConfig+0x632>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80020b0:	f7ff f97e 	bl	80013b0 <HAL_GetTick>
 80020b4:	4602      	mov	r2, r0
 80020b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020b8:	1ad3      	subs	r3, r2, r3
 80020ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80020be:	4293      	cmp	r3, r2
 80020c0:	d901      	bls.n	80020c6 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 80020c2:	2303      	movs	r3, #3
 80020c4:	e10d      	b.n	80022e2 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80020c6:	4b4e      	ldr	r3, [pc, #312]	; (8002200 <HAL_RCC_OscConfig+0x76c>)
 80020c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020ca:	f003 0302 	and.w	r3, r3, #2
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d1ee      	bne.n	80020b0 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	f000 8102 	beq.w	80022e0 <HAL_RCC_OscConfig+0x84c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80020dc:	4b48      	ldr	r3, [pc, #288]	; (8002200 <HAL_RCC_OscConfig+0x76c>)
 80020de:	691b      	ldr	r3, [r3, #16]
 80020e0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80020e4:	2b18      	cmp	r3, #24
 80020e6:	f000 80bd 	beq.w	8002264 <HAL_RCC_OscConfig+0x7d0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020ee:	2b02      	cmp	r3, #2
 80020f0:	f040 809e 	bne.w	8002230 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020f4:	4b42      	ldr	r3, [pc, #264]	; (8002200 <HAL_RCC_OscConfig+0x76c>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	4a41      	ldr	r2, [pc, #260]	; (8002200 <HAL_RCC_OscConfig+0x76c>)
 80020fa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80020fe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002100:	f7ff f956 	bl	80013b0 <HAL_GetTick>
 8002104:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002106:	e008      	b.n	800211a <HAL_RCC_OscConfig+0x686>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002108:	f7ff f952 	bl	80013b0 <HAL_GetTick>
 800210c:	4602      	mov	r2, r0
 800210e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002110:	1ad3      	subs	r3, r2, r3
 8002112:	2b02      	cmp	r3, #2
 8002114:	d901      	bls.n	800211a <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8002116:	2303      	movs	r3, #3
 8002118:	e0e3      	b.n	80022e2 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800211a:	4b39      	ldr	r3, [pc, #228]	; (8002200 <HAL_RCC_OscConfig+0x76c>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002122:	2b00      	cmp	r3, #0
 8002124:	d1f0      	bne.n	8002108 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002126:	4b36      	ldr	r3, [pc, #216]	; (8002200 <HAL_RCC_OscConfig+0x76c>)
 8002128:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800212a:	4b37      	ldr	r3, [pc, #220]	; (8002208 <HAL_RCC_OscConfig+0x774>)
 800212c:	4013      	ands	r3, r2
 800212e:	687a      	ldr	r2, [r7, #4]
 8002130:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8002132:	687a      	ldr	r2, [r7, #4]
 8002134:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002136:	0112      	lsls	r2, r2, #4
 8002138:	430a      	orrs	r2, r1
 800213a:	4931      	ldr	r1, [pc, #196]	; (8002200 <HAL_RCC_OscConfig+0x76c>)
 800213c:	4313      	orrs	r3, r2
 800213e:	628b      	str	r3, [r1, #40]	; 0x28
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002144:	3b01      	subs	r3, #1
 8002146:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800214e:	3b01      	subs	r3, #1
 8002150:	025b      	lsls	r3, r3, #9
 8002152:	b29b      	uxth	r3, r3
 8002154:	431a      	orrs	r2, r3
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800215a:	3b01      	subs	r3, #1
 800215c:	041b      	lsls	r3, r3, #16
 800215e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8002162:	431a      	orrs	r2, r3
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002168:	3b01      	subs	r3, #1
 800216a:	061b      	lsls	r3, r3, #24
 800216c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8002170:	4923      	ldr	r1, [pc, #140]	; (8002200 <HAL_RCC_OscConfig+0x76c>)
 8002172:	4313      	orrs	r3, r2
 8002174:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8002176:	4b22      	ldr	r3, [pc, #136]	; (8002200 <HAL_RCC_OscConfig+0x76c>)
 8002178:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800217a:	4a21      	ldr	r2, [pc, #132]	; (8002200 <HAL_RCC_OscConfig+0x76c>)
 800217c:	f023 0301 	bic.w	r3, r3, #1
 8002180:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002182:	4b1f      	ldr	r3, [pc, #124]	; (8002200 <HAL_RCC_OscConfig+0x76c>)
 8002184:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002186:	4b21      	ldr	r3, [pc, #132]	; (800220c <HAL_RCC_OscConfig+0x778>)
 8002188:	4013      	ands	r3, r2
 800218a:	687a      	ldr	r2, [r7, #4]
 800218c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800218e:	00d2      	lsls	r2, r2, #3
 8002190:	491b      	ldr	r1, [pc, #108]	; (8002200 <HAL_RCC_OscConfig+0x76c>)
 8002192:	4313      	orrs	r3, r2
 8002194:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002196:	4b1a      	ldr	r3, [pc, #104]	; (8002200 <HAL_RCC_OscConfig+0x76c>)
 8002198:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800219a:	f023 020c 	bic.w	r2, r3, #12
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021a2:	4917      	ldr	r1, [pc, #92]	; (8002200 <HAL_RCC_OscConfig+0x76c>)
 80021a4:	4313      	orrs	r3, r2
 80021a6:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80021a8:	4b15      	ldr	r3, [pc, #84]	; (8002200 <HAL_RCC_OscConfig+0x76c>)
 80021aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021ac:	f023 0202 	bic.w	r2, r3, #2
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021b4:	4912      	ldr	r1, [pc, #72]	; (8002200 <HAL_RCC_OscConfig+0x76c>)
 80021b6:	4313      	orrs	r3, r2
 80021b8:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80021ba:	4b11      	ldr	r3, [pc, #68]	; (8002200 <HAL_RCC_OscConfig+0x76c>)
 80021bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021be:	4a10      	ldr	r2, [pc, #64]	; (8002200 <HAL_RCC_OscConfig+0x76c>)
 80021c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021c4:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80021c6:	4b0e      	ldr	r3, [pc, #56]	; (8002200 <HAL_RCC_OscConfig+0x76c>)
 80021c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021ca:	4a0d      	ldr	r2, [pc, #52]	; (8002200 <HAL_RCC_OscConfig+0x76c>)
 80021cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80021d0:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80021d2:	4b0b      	ldr	r3, [pc, #44]	; (8002200 <HAL_RCC_OscConfig+0x76c>)
 80021d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021d6:	4a0a      	ldr	r2, [pc, #40]	; (8002200 <HAL_RCC_OscConfig+0x76c>)
 80021d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80021dc:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 80021de:	4b08      	ldr	r3, [pc, #32]	; (8002200 <HAL_RCC_OscConfig+0x76c>)
 80021e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021e2:	4a07      	ldr	r2, [pc, #28]	; (8002200 <HAL_RCC_OscConfig+0x76c>)
 80021e4:	f043 0301 	orr.w	r3, r3, #1
 80021e8:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80021ea:	4b05      	ldr	r3, [pc, #20]	; (8002200 <HAL_RCC_OscConfig+0x76c>)
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	4a04      	ldr	r2, [pc, #16]	; (8002200 <HAL_RCC_OscConfig+0x76c>)
 80021f0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80021f4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021f6:	f7ff f8db 	bl	80013b0 <HAL_GetTick>
 80021fa:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80021fc:	e011      	b.n	8002222 <HAL_RCC_OscConfig+0x78e>
 80021fe:	bf00      	nop
 8002200:	58024400 	.word	0x58024400
 8002204:	58024800 	.word	0x58024800
 8002208:	fffffc0c 	.word	0xfffffc0c
 800220c:	ffff0007 	.word	0xffff0007
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002210:	f7ff f8ce 	bl	80013b0 <HAL_GetTick>
 8002214:	4602      	mov	r2, r0
 8002216:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002218:	1ad3      	subs	r3, r2, r3
 800221a:	2b02      	cmp	r3, #2
 800221c:	d901      	bls.n	8002222 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800221e:	2303      	movs	r3, #3
 8002220:	e05f      	b.n	80022e2 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002222:	4b32      	ldr	r3, [pc, #200]	; (80022ec <HAL_RCC_OscConfig+0x858>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800222a:	2b00      	cmp	r3, #0
 800222c:	d0f0      	beq.n	8002210 <HAL_RCC_OscConfig+0x77c>
 800222e:	e057      	b.n	80022e0 <HAL_RCC_OscConfig+0x84c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002230:	4b2e      	ldr	r3, [pc, #184]	; (80022ec <HAL_RCC_OscConfig+0x858>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	4a2d      	ldr	r2, [pc, #180]	; (80022ec <HAL_RCC_OscConfig+0x858>)
 8002236:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800223a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800223c:	f7ff f8b8 	bl	80013b0 <HAL_GetTick>
 8002240:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002242:	e008      	b.n	8002256 <HAL_RCC_OscConfig+0x7c2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002244:	f7ff f8b4 	bl	80013b0 <HAL_GetTick>
 8002248:	4602      	mov	r2, r0
 800224a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800224c:	1ad3      	subs	r3, r2, r3
 800224e:	2b02      	cmp	r3, #2
 8002250:	d901      	bls.n	8002256 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8002252:	2303      	movs	r3, #3
 8002254:	e045      	b.n	80022e2 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002256:	4b25      	ldr	r3, [pc, #148]	; (80022ec <HAL_RCC_OscConfig+0x858>)
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800225e:	2b00      	cmp	r3, #0
 8002260:	d1f0      	bne.n	8002244 <HAL_RCC_OscConfig+0x7b0>
 8002262:	e03d      	b.n	80022e0 <HAL_RCC_OscConfig+0x84c>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002264:	4b21      	ldr	r3, [pc, #132]	; (80022ec <HAL_RCC_OscConfig+0x858>)
 8002266:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002268:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800226a:	4b20      	ldr	r3, [pc, #128]	; (80022ec <HAL_RCC_OscConfig+0x858>)
 800226c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800226e:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002274:	2b01      	cmp	r3, #1
 8002276:	d031      	beq.n	80022dc <HAL_RCC_OscConfig+0x848>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002278:	693b      	ldr	r3, [r7, #16]
 800227a:	f003 0203 	and.w	r2, r3, #3
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002282:	429a      	cmp	r2, r3
 8002284:	d12a      	bne.n	80022dc <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002286:	693b      	ldr	r3, [r7, #16]
 8002288:	091b      	lsrs	r3, r3, #4
 800228a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002292:	429a      	cmp	r2, r3
 8002294:	d122      	bne.n	80022dc <HAL_RCC_OscConfig+0x848>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022a0:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80022a2:	429a      	cmp	r2, r3
 80022a4:	d11a      	bne.n	80022dc <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	0a5b      	lsrs	r3, r3, #9
 80022aa:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80022b2:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80022b4:	429a      	cmp	r2, r3
 80022b6:	d111      	bne.n	80022dc <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	0c1b      	lsrs	r3, r3, #16
 80022bc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022c4:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80022c6:	429a      	cmp	r2, r3
 80022c8:	d108      	bne.n	80022dc <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	0e1b      	lsrs	r3, r3, #24
 80022ce:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022d6:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80022d8:	429a      	cmp	r2, r3
 80022da:	d001      	beq.n	80022e0 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 80022dc:	2301      	movs	r3, #1
 80022de:	e000      	b.n	80022e2 <HAL_RCC_OscConfig+0x84e>
      }
    }
  }
  return HAL_OK;
 80022e0:	2300      	movs	r3, #0
}
 80022e2:	4618      	mov	r0, r3
 80022e4:	3730      	adds	r7, #48	; 0x30
 80022e6:	46bd      	mov	sp, r7
 80022e8:	bd80      	pop	{r7, pc}
 80022ea:	bf00      	nop
 80022ec:	58024400 	.word	0x58024400

080022f0 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b086      	sub	sp, #24
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
 80022f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d101      	bne.n	8002304 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002300:	2301      	movs	r3, #1
 8002302:	e19c      	b.n	800263e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002304:	4b8a      	ldr	r3, [pc, #552]	; (8002530 <HAL_RCC_ClockConfig+0x240>)
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f003 030f 	and.w	r3, r3, #15
 800230c:	683a      	ldr	r2, [r7, #0]
 800230e:	429a      	cmp	r2, r3
 8002310:	d910      	bls.n	8002334 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002312:	4b87      	ldr	r3, [pc, #540]	; (8002530 <HAL_RCC_ClockConfig+0x240>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f023 020f 	bic.w	r2, r3, #15
 800231a:	4985      	ldr	r1, [pc, #532]	; (8002530 <HAL_RCC_ClockConfig+0x240>)
 800231c:	683b      	ldr	r3, [r7, #0]
 800231e:	4313      	orrs	r3, r2
 8002320:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002322:	4b83      	ldr	r3, [pc, #524]	; (8002530 <HAL_RCC_ClockConfig+0x240>)
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f003 030f 	and.w	r3, r3, #15
 800232a:	683a      	ldr	r2, [r7, #0]
 800232c:	429a      	cmp	r2, r3
 800232e:	d001      	beq.n	8002334 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002330:	2301      	movs	r3, #1
 8002332:	e184      	b.n	800263e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f003 0304 	and.w	r3, r3, #4
 800233c:	2b00      	cmp	r3, #0
 800233e:	d010      	beq.n	8002362 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	691a      	ldr	r2, [r3, #16]
 8002344:	4b7b      	ldr	r3, [pc, #492]	; (8002534 <HAL_RCC_ClockConfig+0x244>)
 8002346:	699b      	ldr	r3, [r3, #24]
 8002348:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800234c:	429a      	cmp	r2, r3
 800234e:	d908      	bls.n	8002362 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002350:	4b78      	ldr	r3, [pc, #480]	; (8002534 <HAL_RCC_ClockConfig+0x244>)
 8002352:	699b      	ldr	r3, [r3, #24]
 8002354:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	691b      	ldr	r3, [r3, #16]
 800235c:	4975      	ldr	r1, [pc, #468]	; (8002534 <HAL_RCC_ClockConfig+0x244>)
 800235e:	4313      	orrs	r3, r2
 8002360:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f003 0308 	and.w	r3, r3, #8
 800236a:	2b00      	cmp	r3, #0
 800236c:	d010      	beq.n	8002390 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	695a      	ldr	r2, [r3, #20]
 8002372:	4b70      	ldr	r3, [pc, #448]	; (8002534 <HAL_RCC_ClockConfig+0x244>)
 8002374:	69db      	ldr	r3, [r3, #28]
 8002376:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800237a:	429a      	cmp	r2, r3
 800237c:	d908      	bls.n	8002390 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800237e:	4b6d      	ldr	r3, [pc, #436]	; (8002534 <HAL_RCC_ClockConfig+0x244>)
 8002380:	69db      	ldr	r3, [r3, #28]
 8002382:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	695b      	ldr	r3, [r3, #20]
 800238a:	496a      	ldr	r1, [pc, #424]	; (8002534 <HAL_RCC_ClockConfig+0x244>)
 800238c:	4313      	orrs	r3, r2
 800238e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f003 0310 	and.w	r3, r3, #16
 8002398:	2b00      	cmp	r3, #0
 800239a:	d010      	beq.n	80023be <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	699a      	ldr	r2, [r3, #24]
 80023a0:	4b64      	ldr	r3, [pc, #400]	; (8002534 <HAL_RCC_ClockConfig+0x244>)
 80023a2:	69db      	ldr	r3, [r3, #28]
 80023a4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80023a8:	429a      	cmp	r2, r3
 80023aa:	d908      	bls.n	80023be <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80023ac:	4b61      	ldr	r3, [pc, #388]	; (8002534 <HAL_RCC_ClockConfig+0x244>)
 80023ae:	69db      	ldr	r3, [r3, #28]
 80023b0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	699b      	ldr	r3, [r3, #24]
 80023b8:	495e      	ldr	r1, [pc, #376]	; (8002534 <HAL_RCC_ClockConfig+0x244>)
 80023ba:	4313      	orrs	r3, r2
 80023bc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f003 0320 	and.w	r3, r3, #32
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d010      	beq.n	80023ec <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	69da      	ldr	r2, [r3, #28]
 80023ce:	4b59      	ldr	r3, [pc, #356]	; (8002534 <HAL_RCC_ClockConfig+0x244>)
 80023d0:	6a1b      	ldr	r3, [r3, #32]
 80023d2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80023d6:	429a      	cmp	r2, r3
 80023d8:	d908      	bls.n	80023ec <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80023da:	4b56      	ldr	r3, [pc, #344]	; (8002534 <HAL_RCC_ClockConfig+0x244>)
 80023dc:	6a1b      	ldr	r3, [r3, #32]
 80023de:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	69db      	ldr	r3, [r3, #28]
 80023e6:	4953      	ldr	r1, [pc, #332]	; (8002534 <HAL_RCC_ClockConfig+0x244>)
 80023e8:	4313      	orrs	r3, r2
 80023ea:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f003 0302 	and.w	r3, r3, #2
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d010      	beq.n	800241a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	68da      	ldr	r2, [r3, #12]
 80023fc:	4b4d      	ldr	r3, [pc, #308]	; (8002534 <HAL_RCC_ClockConfig+0x244>)
 80023fe:	699b      	ldr	r3, [r3, #24]
 8002400:	f003 030f 	and.w	r3, r3, #15
 8002404:	429a      	cmp	r2, r3
 8002406:	d908      	bls.n	800241a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002408:	4b4a      	ldr	r3, [pc, #296]	; (8002534 <HAL_RCC_ClockConfig+0x244>)
 800240a:	699b      	ldr	r3, [r3, #24]
 800240c:	f023 020f 	bic.w	r2, r3, #15
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	68db      	ldr	r3, [r3, #12]
 8002414:	4947      	ldr	r1, [pc, #284]	; (8002534 <HAL_RCC_ClockConfig+0x244>)
 8002416:	4313      	orrs	r3, r2
 8002418:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f003 0301 	and.w	r3, r3, #1
 8002422:	2b00      	cmp	r3, #0
 8002424:	d055      	beq.n	80024d2 <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002426:	4b43      	ldr	r3, [pc, #268]	; (8002534 <HAL_RCC_ClockConfig+0x244>)
 8002428:	699b      	ldr	r3, [r3, #24]
 800242a:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	689b      	ldr	r3, [r3, #8]
 8002432:	4940      	ldr	r1, [pc, #256]	; (8002534 <HAL_RCC_ClockConfig+0x244>)
 8002434:	4313      	orrs	r3, r2
 8002436:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	2b02      	cmp	r3, #2
 800243e:	d107      	bne.n	8002450 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002440:	4b3c      	ldr	r3, [pc, #240]	; (8002534 <HAL_RCC_ClockConfig+0x244>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002448:	2b00      	cmp	r3, #0
 800244a:	d121      	bne.n	8002490 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800244c:	2301      	movs	r3, #1
 800244e:	e0f6      	b.n	800263e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	685b      	ldr	r3, [r3, #4]
 8002454:	2b03      	cmp	r3, #3
 8002456:	d107      	bne.n	8002468 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002458:	4b36      	ldr	r3, [pc, #216]	; (8002534 <HAL_RCC_ClockConfig+0x244>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002460:	2b00      	cmp	r3, #0
 8002462:	d115      	bne.n	8002490 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002464:	2301      	movs	r3, #1
 8002466:	e0ea      	b.n	800263e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	685b      	ldr	r3, [r3, #4]
 800246c:	2b01      	cmp	r3, #1
 800246e:	d107      	bne.n	8002480 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002470:	4b30      	ldr	r3, [pc, #192]	; (8002534 <HAL_RCC_ClockConfig+0x244>)
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002478:	2b00      	cmp	r3, #0
 800247a:	d109      	bne.n	8002490 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800247c:	2301      	movs	r3, #1
 800247e:	e0de      	b.n	800263e <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002480:	4b2c      	ldr	r3, [pc, #176]	; (8002534 <HAL_RCC_ClockConfig+0x244>)
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f003 0304 	and.w	r3, r3, #4
 8002488:	2b00      	cmp	r3, #0
 800248a:	d101      	bne.n	8002490 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800248c:	2301      	movs	r3, #1
 800248e:	e0d6      	b.n	800263e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002490:	4b28      	ldr	r3, [pc, #160]	; (8002534 <HAL_RCC_ClockConfig+0x244>)
 8002492:	691b      	ldr	r3, [r3, #16]
 8002494:	f023 0207 	bic.w	r2, r3, #7
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	685b      	ldr	r3, [r3, #4]
 800249c:	4925      	ldr	r1, [pc, #148]	; (8002534 <HAL_RCC_ClockConfig+0x244>)
 800249e:	4313      	orrs	r3, r2
 80024a0:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024a2:	f7fe ff85 	bl	80013b0 <HAL_GetTick>
 80024a6:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024a8:	e00a      	b.n	80024c0 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024aa:	f7fe ff81 	bl	80013b0 <HAL_GetTick>
 80024ae:	4602      	mov	r2, r0
 80024b0:	697b      	ldr	r3, [r7, #20]
 80024b2:	1ad3      	subs	r3, r2, r3
 80024b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80024b8:	4293      	cmp	r3, r2
 80024ba:	d901      	bls.n	80024c0 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80024bc:	2303      	movs	r3, #3
 80024be:	e0be      	b.n	800263e <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024c0:	4b1c      	ldr	r3, [pc, #112]	; (8002534 <HAL_RCC_ClockConfig+0x244>)
 80024c2:	691b      	ldr	r3, [r3, #16]
 80024c4:	f003 0238 	and.w	r2, r3, #56	; 0x38
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	685b      	ldr	r3, [r3, #4]
 80024cc:	00db      	lsls	r3, r3, #3
 80024ce:	429a      	cmp	r2, r3
 80024d0:	d1eb      	bne.n	80024aa <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f003 0302 	and.w	r3, r3, #2
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d010      	beq.n	8002500 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	68da      	ldr	r2, [r3, #12]
 80024e2:	4b14      	ldr	r3, [pc, #80]	; (8002534 <HAL_RCC_ClockConfig+0x244>)
 80024e4:	699b      	ldr	r3, [r3, #24]
 80024e6:	f003 030f 	and.w	r3, r3, #15
 80024ea:	429a      	cmp	r2, r3
 80024ec:	d208      	bcs.n	8002500 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80024ee:	4b11      	ldr	r3, [pc, #68]	; (8002534 <HAL_RCC_ClockConfig+0x244>)
 80024f0:	699b      	ldr	r3, [r3, #24]
 80024f2:	f023 020f 	bic.w	r2, r3, #15
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	68db      	ldr	r3, [r3, #12]
 80024fa:	490e      	ldr	r1, [pc, #56]	; (8002534 <HAL_RCC_ClockConfig+0x244>)
 80024fc:	4313      	orrs	r3, r2
 80024fe:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002500:	4b0b      	ldr	r3, [pc, #44]	; (8002530 <HAL_RCC_ClockConfig+0x240>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f003 030f 	and.w	r3, r3, #15
 8002508:	683a      	ldr	r2, [r7, #0]
 800250a:	429a      	cmp	r2, r3
 800250c:	d214      	bcs.n	8002538 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800250e:	4b08      	ldr	r3, [pc, #32]	; (8002530 <HAL_RCC_ClockConfig+0x240>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f023 020f 	bic.w	r2, r3, #15
 8002516:	4906      	ldr	r1, [pc, #24]	; (8002530 <HAL_RCC_ClockConfig+0x240>)
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	4313      	orrs	r3, r2
 800251c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800251e:	4b04      	ldr	r3, [pc, #16]	; (8002530 <HAL_RCC_ClockConfig+0x240>)
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f003 030f 	and.w	r3, r3, #15
 8002526:	683a      	ldr	r2, [r7, #0]
 8002528:	429a      	cmp	r2, r3
 800252a:	d005      	beq.n	8002538 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800252c:	2301      	movs	r3, #1
 800252e:	e086      	b.n	800263e <HAL_RCC_ClockConfig+0x34e>
 8002530:	52002000 	.word	0x52002000
 8002534:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f003 0304 	and.w	r3, r3, #4
 8002540:	2b00      	cmp	r3, #0
 8002542:	d010      	beq.n	8002566 <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	691a      	ldr	r2, [r3, #16]
 8002548:	4b3f      	ldr	r3, [pc, #252]	; (8002648 <HAL_RCC_ClockConfig+0x358>)
 800254a:	699b      	ldr	r3, [r3, #24]
 800254c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002550:	429a      	cmp	r2, r3
 8002552:	d208      	bcs.n	8002566 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002554:	4b3c      	ldr	r3, [pc, #240]	; (8002648 <HAL_RCC_ClockConfig+0x358>)
 8002556:	699b      	ldr	r3, [r3, #24]
 8002558:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	691b      	ldr	r3, [r3, #16]
 8002560:	4939      	ldr	r1, [pc, #228]	; (8002648 <HAL_RCC_ClockConfig+0x358>)
 8002562:	4313      	orrs	r3, r2
 8002564:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f003 0308 	and.w	r3, r3, #8
 800256e:	2b00      	cmp	r3, #0
 8002570:	d010      	beq.n	8002594 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	695a      	ldr	r2, [r3, #20]
 8002576:	4b34      	ldr	r3, [pc, #208]	; (8002648 <HAL_RCC_ClockConfig+0x358>)
 8002578:	69db      	ldr	r3, [r3, #28]
 800257a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800257e:	429a      	cmp	r2, r3
 8002580:	d208      	bcs.n	8002594 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002582:	4b31      	ldr	r3, [pc, #196]	; (8002648 <HAL_RCC_ClockConfig+0x358>)
 8002584:	69db      	ldr	r3, [r3, #28]
 8002586:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	695b      	ldr	r3, [r3, #20]
 800258e:	492e      	ldr	r1, [pc, #184]	; (8002648 <HAL_RCC_ClockConfig+0x358>)
 8002590:	4313      	orrs	r3, r2
 8002592:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f003 0310 	and.w	r3, r3, #16
 800259c:	2b00      	cmp	r3, #0
 800259e:	d010      	beq.n	80025c2 <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	699a      	ldr	r2, [r3, #24]
 80025a4:	4b28      	ldr	r3, [pc, #160]	; (8002648 <HAL_RCC_ClockConfig+0x358>)
 80025a6:	69db      	ldr	r3, [r3, #28]
 80025a8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80025ac:	429a      	cmp	r2, r3
 80025ae:	d208      	bcs.n	80025c2 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80025b0:	4b25      	ldr	r3, [pc, #148]	; (8002648 <HAL_RCC_ClockConfig+0x358>)
 80025b2:	69db      	ldr	r3, [r3, #28]
 80025b4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	699b      	ldr	r3, [r3, #24]
 80025bc:	4922      	ldr	r1, [pc, #136]	; (8002648 <HAL_RCC_ClockConfig+0x358>)
 80025be:	4313      	orrs	r3, r2
 80025c0:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f003 0320 	and.w	r3, r3, #32
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d010      	beq.n	80025f0 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	69da      	ldr	r2, [r3, #28]
 80025d2:	4b1d      	ldr	r3, [pc, #116]	; (8002648 <HAL_RCC_ClockConfig+0x358>)
 80025d4:	6a1b      	ldr	r3, [r3, #32]
 80025d6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80025da:	429a      	cmp	r2, r3
 80025dc:	d208      	bcs.n	80025f0 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80025de:	4b1a      	ldr	r3, [pc, #104]	; (8002648 <HAL_RCC_ClockConfig+0x358>)
 80025e0:	6a1b      	ldr	r3, [r3, #32]
 80025e2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	69db      	ldr	r3, [r3, #28]
 80025ea:	4917      	ldr	r1, [pc, #92]	; (8002648 <HAL_RCC_ClockConfig+0x358>)
 80025ec:	4313      	orrs	r3, r2
 80025ee:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80025f0:	f000 f834 	bl	800265c <HAL_RCC_GetSysClockFreq>
 80025f4:	4602      	mov	r2, r0
 80025f6:	4b14      	ldr	r3, [pc, #80]	; (8002648 <HAL_RCC_ClockConfig+0x358>)
 80025f8:	699b      	ldr	r3, [r3, #24]
 80025fa:	0a1b      	lsrs	r3, r3, #8
 80025fc:	f003 030f 	and.w	r3, r3, #15
 8002600:	4912      	ldr	r1, [pc, #72]	; (800264c <HAL_RCC_ClockConfig+0x35c>)
 8002602:	5ccb      	ldrb	r3, [r1, r3]
 8002604:	f003 031f 	and.w	r3, r3, #31
 8002608:	fa22 f303 	lsr.w	r3, r2, r3
 800260c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800260e:	4b0e      	ldr	r3, [pc, #56]	; (8002648 <HAL_RCC_ClockConfig+0x358>)
 8002610:	699b      	ldr	r3, [r3, #24]
 8002612:	f003 030f 	and.w	r3, r3, #15
 8002616:	4a0d      	ldr	r2, [pc, #52]	; (800264c <HAL_RCC_ClockConfig+0x35c>)
 8002618:	5cd3      	ldrb	r3, [r2, r3]
 800261a:	f003 031f 	and.w	r3, r3, #31
 800261e:	693a      	ldr	r2, [r7, #16]
 8002620:	fa22 f303 	lsr.w	r3, r2, r3
 8002624:	4a0a      	ldr	r2, [pc, #40]	; (8002650 <HAL_RCC_ClockConfig+0x360>)
 8002626:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002628:	4a0a      	ldr	r2, [pc, #40]	; (8002654 <HAL_RCC_ClockConfig+0x364>)
 800262a:	693b      	ldr	r3, [r7, #16]
 800262c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 800262e:	4b0a      	ldr	r3, [pc, #40]	; (8002658 <HAL_RCC_ClockConfig+0x368>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	4618      	mov	r0, r3
 8002634:	f7fe fe72 	bl	800131c <HAL_InitTick>
 8002638:	4603      	mov	r3, r0
 800263a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800263c:	7bfb      	ldrb	r3, [r7, #15]
}
 800263e:	4618      	mov	r0, r3
 8002640:	3718      	adds	r7, #24
 8002642:	46bd      	mov	sp, r7
 8002644:	bd80      	pop	{r7, pc}
 8002646:	bf00      	nop
 8002648:	58024400 	.word	0x58024400
 800264c:	080079d4 	.word	0x080079d4
 8002650:	24000004 	.word	0x24000004
 8002654:	24000000 	.word	0x24000000
 8002658:	24000008 	.word	0x24000008

0800265c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800265c:	b480      	push	{r7}
 800265e:	b089      	sub	sp, #36	; 0x24
 8002660:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002662:	4bb3      	ldr	r3, [pc, #716]	; (8002930 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002664:	691b      	ldr	r3, [r3, #16]
 8002666:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800266a:	2b18      	cmp	r3, #24
 800266c:	f200 8155 	bhi.w	800291a <HAL_RCC_GetSysClockFreq+0x2be>
 8002670:	a201      	add	r2, pc, #4	; (adr r2, 8002678 <HAL_RCC_GetSysClockFreq+0x1c>)
 8002672:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002676:	bf00      	nop
 8002678:	080026dd 	.word	0x080026dd
 800267c:	0800291b 	.word	0x0800291b
 8002680:	0800291b 	.word	0x0800291b
 8002684:	0800291b 	.word	0x0800291b
 8002688:	0800291b 	.word	0x0800291b
 800268c:	0800291b 	.word	0x0800291b
 8002690:	0800291b 	.word	0x0800291b
 8002694:	0800291b 	.word	0x0800291b
 8002698:	08002703 	.word	0x08002703
 800269c:	0800291b 	.word	0x0800291b
 80026a0:	0800291b 	.word	0x0800291b
 80026a4:	0800291b 	.word	0x0800291b
 80026a8:	0800291b 	.word	0x0800291b
 80026ac:	0800291b 	.word	0x0800291b
 80026b0:	0800291b 	.word	0x0800291b
 80026b4:	0800291b 	.word	0x0800291b
 80026b8:	08002709 	.word	0x08002709
 80026bc:	0800291b 	.word	0x0800291b
 80026c0:	0800291b 	.word	0x0800291b
 80026c4:	0800291b 	.word	0x0800291b
 80026c8:	0800291b 	.word	0x0800291b
 80026cc:	0800291b 	.word	0x0800291b
 80026d0:	0800291b 	.word	0x0800291b
 80026d4:	0800291b 	.word	0x0800291b
 80026d8:	0800270f 	.word	0x0800270f
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80026dc:	4b94      	ldr	r3, [pc, #592]	; (8002930 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f003 0320 	and.w	r3, r3, #32
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d009      	beq.n	80026fc <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80026e8:	4b91      	ldr	r3, [pc, #580]	; (8002930 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	08db      	lsrs	r3, r3, #3
 80026ee:	f003 0303 	and.w	r3, r3, #3
 80026f2:	4a90      	ldr	r2, [pc, #576]	; (8002934 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80026f4:	fa22 f303 	lsr.w	r3, r2, r3
 80026f8:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 80026fa:	e111      	b.n	8002920 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80026fc:	4b8d      	ldr	r3, [pc, #564]	; (8002934 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80026fe:	61bb      	str	r3, [r7, #24]
    break;
 8002700:	e10e      	b.n	8002920 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8002702:	4b8d      	ldr	r3, [pc, #564]	; (8002938 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002704:	61bb      	str	r3, [r7, #24]
    break;
 8002706:	e10b      	b.n	8002920 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8002708:	4b8c      	ldr	r3, [pc, #560]	; (800293c <HAL_RCC_GetSysClockFreq+0x2e0>)
 800270a:	61bb      	str	r3, [r7, #24]
    break;
 800270c:	e108      	b.n	8002920 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800270e:	4b88      	ldr	r3, [pc, #544]	; (8002930 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002710:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002712:	f003 0303 	and.w	r3, r3, #3
 8002716:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8002718:	4b85      	ldr	r3, [pc, #532]	; (8002930 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800271a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800271c:	091b      	lsrs	r3, r3, #4
 800271e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002722:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002724:	4b82      	ldr	r3, [pc, #520]	; (8002930 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002726:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002728:	f003 0301 	and.w	r3, r3, #1
 800272c:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800272e:	4b80      	ldr	r3, [pc, #512]	; (8002930 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002730:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002732:	08db      	lsrs	r3, r3, #3
 8002734:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002738:	68fa      	ldr	r2, [r7, #12]
 800273a:	fb02 f303 	mul.w	r3, r2, r3
 800273e:	ee07 3a90 	vmov	s15, r3
 8002742:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002746:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 800274a:	693b      	ldr	r3, [r7, #16]
 800274c:	2b00      	cmp	r3, #0
 800274e:	f000 80e1 	beq.w	8002914 <HAL_RCC_GetSysClockFreq+0x2b8>
 8002752:	697b      	ldr	r3, [r7, #20]
 8002754:	2b02      	cmp	r3, #2
 8002756:	f000 8083 	beq.w	8002860 <HAL_RCC_GetSysClockFreq+0x204>
 800275a:	697b      	ldr	r3, [r7, #20]
 800275c:	2b02      	cmp	r3, #2
 800275e:	f200 80a1 	bhi.w	80028a4 <HAL_RCC_GetSysClockFreq+0x248>
 8002762:	697b      	ldr	r3, [r7, #20]
 8002764:	2b00      	cmp	r3, #0
 8002766:	d003      	beq.n	8002770 <HAL_RCC_GetSysClockFreq+0x114>
 8002768:	697b      	ldr	r3, [r7, #20]
 800276a:	2b01      	cmp	r3, #1
 800276c:	d056      	beq.n	800281c <HAL_RCC_GetSysClockFreq+0x1c0>
 800276e:	e099      	b.n	80028a4 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002770:	4b6f      	ldr	r3, [pc, #444]	; (8002930 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f003 0320 	and.w	r3, r3, #32
 8002778:	2b00      	cmp	r3, #0
 800277a:	d02d      	beq.n	80027d8 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800277c:	4b6c      	ldr	r3, [pc, #432]	; (8002930 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	08db      	lsrs	r3, r3, #3
 8002782:	f003 0303 	and.w	r3, r3, #3
 8002786:	4a6b      	ldr	r2, [pc, #428]	; (8002934 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002788:	fa22 f303 	lsr.w	r3, r2, r3
 800278c:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	ee07 3a90 	vmov	s15, r3
 8002794:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002798:	693b      	ldr	r3, [r7, #16]
 800279a:	ee07 3a90 	vmov	s15, r3
 800279e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80027a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80027a6:	4b62      	ldr	r3, [pc, #392]	; (8002930 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80027a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80027ae:	ee07 3a90 	vmov	s15, r3
 80027b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80027b6:	ed97 6a02 	vldr	s12, [r7, #8]
 80027ba:	eddf 5a61 	vldr	s11, [pc, #388]	; 8002940 <HAL_RCC_GetSysClockFreq+0x2e4>
 80027be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80027c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80027c6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80027ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80027ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027d2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 80027d6:	e087      	b.n	80028e8 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80027d8:	693b      	ldr	r3, [r7, #16]
 80027da:	ee07 3a90 	vmov	s15, r3
 80027de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80027e2:	eddf 6a58 	vldr	s13, [pc, #352]	; 8002944 <HAL_RCC_GetSysClockFreq+0x2e8>
 80027e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80027ea:	4b51      	ldr	r3, [pc, #324]	; (8002930 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80027ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80027f2:	ee07 3a90 	vmov	s15, r3
 80027f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80027fa:	ed97 6a02 	vldr	s12, [r7, #8]
 80027fe:	eddf 5a50 	vldr	s11, [pc, #320]	; 8002940 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002802:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002806:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800280a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800280e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002812:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002816:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800281a:	e065      	b.n	80028e8 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800281c:	693b      	ldr	r3, [r7, #16]
 800281e:	ee07 3a90 	vmov	s15, r3
 8002822:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002826:	eddf 6a48 	vldr	s13, [pc, #288]	; 8002948 <HAL_RCC_GetSysClockFreq+0x2ec>
 800282a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800282e:	4b40      	ldr	r3, [pc, #256]	; (8002930 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002832:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002836:	ee07 3a90 	vmov	s15, r3
 800283a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800283e:	ed97 6a02 	vldr	s12, [r7, #8]
 8002842:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8002940 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002846:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800284a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800284e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002852:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002856:	ee67 7a27 	vmul.f32	s15, s14, s15
 800285a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800285e:	e043      	b.n	80028e8 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002860:	693b      	ldr	r3, [r7, #16]
 8002862:	ee07 3a90 	vmov	s15, r3
 8002866:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800286a:	eddf 6a38 	vldr	s13, [pc, #224]	; 800294c <HAL_RCC_GetSysClockFreq+0x2f0>
 800286e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002872:	4b2f      	ldr	r3, [pc, #188]	; (8002930 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002876:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800287a:	ee07 3a90 	vmov	s15, r3
 800287e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002882:	ed97 6a02 	vldr	s12, [r7, #8]
 8002886:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8002940 <HAL_RCC_GetSysClockFreq+0x2e4>
 800288a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800288e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002892:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002896:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800289a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800289e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80028a2:	e021      	b.n	80028e8 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80028a4:	693b      	ldr	r3, [r7, #16]
 80028a6:	ee07 3a90 	vmov	s15, r3
 80028aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80028ae:	eddf 6a26 	vldr	s13, [pc, #152]	; 8002948 <HAL_RCC_GetSysClockFreq+0x2ec>
 80028b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80028b6:	4b1e      	ldr	r3, [pc, #120]	; (8002930 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80028b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80028be:	ee07 3a90 	vmov	s15, r3
 80028c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80028c6:	ed97 6a02 	vldr	s12, [r7, #8]
 80028ca:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8002940 <HAL_RCC_GetSysClockFreq+0x2e4>
 80028ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80028d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80028d6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80028da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80028de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028e2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80028e6:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 80028e8:	4b11      	ldr	r3, [pc, #68]	; (8002930 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80028ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ec:	0a5b      	lsrs	r3, r3, #9
 80028ee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80028f2:	3301      	adds	r3, #1
 80028f4:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 80028f6:	683b      	ldr	r3, [r7, #0]
 80028f8:	ee07 3a90 	vmov	s15, r3
 80028fc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002900:	edd7 6a07 	vldr	s13, [r7, #28]
 8002904:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002908:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800290c:	ee17 3a90 	vmov	r3, s15
 8002910:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8002912:	e005      	b.n	8002920 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8002914:	2300      	movs	r3, #0
 8002916:	61bb      	str	r3, [r7, #24]
    break;
 8002918:	e002      	b.n	8002920 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 800291a:	4b07      	ldr	r3, [pc, #28]	; (8002938 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800291c:	61bb      	str	r3, [r7, #24]
    break;
 800291e:	bf00      	nop
  }

  return sysclockfreq;
 8002920:	69bb      	ldr	r3, [r7, #24]
}
 8002922:	4618      	mov	r0, r3
 8002924:	3724      	adds	r7, #36	; 0x24
 8002926:	46bd      	mov	sp, r7
 8002928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292c:	4770      	bx	lr
 800292e:	bf00      	nop
 8002930:	58024400 	.word	0x58024400
 8002934:	03d09000 	.word	0x03d09000
 8002938:	003d0900 	.word	0x003d0900
 800293c:	007a1200 	.word	0x007a1200
 8002940:	46000000 	.word	0x46000000
 8002944:	4c742400 	.word	0x4c742400
 8002948:	4a742400 	.word	0x4a742400
 800294c:	4af42400 	.word	0x4af42400

08002950 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b082      	sub	sp, #8
 8002954:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8002956:	f7ff fe81 	bl	800265c <HAL_RCC_GetSysClockFreq>
 800295a:	4602      	mov	r2, r0
 800295c:	4b10      	ldr	r3, [pc, #64]	; (80029a0 <HAL_RCC_GetHCLKFreq+0x50>)
 800295e:	699b      	ldr	r3, [r3, #24]
 8002960:	0a1b      	lsrs	r3, r3, #8
 8002962:	f003 030f 	and.w	r3, r3, #15
 8002966:	490f      	ldr	r1, [pc, #60]	; (80029a4 <HAL_RCC_GetHCLKFreq+0x54>)
 8002968:	5ccb      	ldrb	r3, [r1, r3]
 800296a:	f003 031f 	and.w	r3, r3, #31
 800296e:	fa22 f303 	lsr.w	r3, r2, r3
 8002972:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002974:	4b0a      	ldr	r3, [pc, #40]	; (80029a0 <HAL_RCC_GetHCLKFreq+0x50>)
 8002976:	699b      	ldr	r3, [r3, #24]
 8002978:	f003 030f 	and.w	r3, r3, #15
 800297c:	4a09      	ldr	r2, [pc, #36]	; (80029a4 <HAL_RCC_GetHCLKFreq+0x54>)
 800297e:	5cd3      	ldrb	r3, [r2, r3]
 8002980:	f003 031f 	and.w	r3, r3, #31
 8002984:	687a      	ldr	r2, [r7, #4]
 8002986:	fa22 f303 	lsr.w	r3, r2, r3
 800298a:	4a07      	ldr	r2, [pc, #28]	; (80029a8 <HAL_RCC_GetHCLKFreq+0x58>)
 800298c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800298e:	4a07      	ldr	r2, [pc, #28]	; (80029ac <HAL_RCC_GetHCLKFreq+0x5c>)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8002994:	4b04      	ldr	r3, [pc, #16]	; (80029a8 <HAL_RCC_GetHCLKFreq+0x58>)
 8002996:	681b      	ldr	r3, [r3, #0]
}
 8002998:	4618      	mov	r0, r3
 800299a:	3708      	adds	r7, #8
 800299c:	46bd      	mov	sp, r7
 800299e:	bd80      	pop	{r7, pc}
 80029a0:	58024400 	.word	0x58024400
 80029a4:	080079d4 	.word	0x080079d4
 80029a8:	24000004 	.word	0x24000004
 80029ac:	24000000 	.word	0x24000000

080029b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80029b4:	f7ff ffcc 	bl	8002950 <HAL_RCC_GetHCLKFreq>
 80029b8:	4602      	mov	r2, r0
 80029ba:	4b06      	ldr	r3, [pc, #24]	; (80029d4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80029bc:	69db      	ldr	r3, [r3, #28]
 80029be:	091b      	lsrs	r3, r3, #4
 80029c0:	f003 0307 	and.w	r3, r3, #7
 80029c4:	4904      	ldr	r1, [pc, #16]	; (80029d8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80029c6:	5ccb      	ldrb	r3, [r1, r3]
 80029c8:	f003 031f 	and.w	r3, r3, #31
 80029cc:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80029d0:	4618      	mov	r0, r3
 80029d2:	bd80      	pop	{r7, pc}
 80029d4:	58024400 	.word	0x58024400
 80029d8:	080079d4 	.word	0x080079d4

080029dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80029e0:	f7ff ffb6 	bl	8002950 <HAL_RCC_GetHCLKFreq>
 80029e4:	4602      	mov	r2, r0
 80029e6:	4b06      	ldr	r3, [pc, #24]	; (8002a00 <HAL_RCC_GetPCLK2Freq+0x24>)
 80029e8:	69db      	ldr	r3, [r3, #28]
 80029ea:	0a1b      	lsrs	r3, r3, #8
 80029ec:	f003 0307 	and.w	r3, r3, #7
 80029f0:	4904      	ldr	r1, [pc, #16]	; (8002a04 <HAL_RCC_GetPCLK2Freq+0x28>)
 80029f2:	5ccb      	ldrb	r3, [r1, r3]
 80029f4:	f003 031f 	and.w	r3, r3, #31
 80029f8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80029fc:	4618      	mov	r0, r3
 80029fe:	bd80      	pop	{r7, pc}
 8002a00:	58024400 	.word	0x58024400
 8002a04:	080079d4 	.word	0x080079d4

08002a08 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b086      	sub	sp, #24
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002a10:	2300      	movs	r3, #0
 8002a12:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002a14:	2300      	movs	r3, #0
 8002a16:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d03f      	beq.n	8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002a28:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8002a2c:	d02a      	beq.n	8002a84 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002a2e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8002a32:	d824      	bhi.n	8002a7e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002a34:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002a38:	d018      	beq.n	8002a6c <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002a3a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002a3e:	d81e      	bhi.n	8002a7e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d003      	beq.n	8002a4c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002a44:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002a48:	d007      	beq.n	8002a5a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002a4a:	e018      	b.n	8002a7e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002a4c:	4ba3      	ldr	r3, [pc, #652]	; (8002cdc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002a4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a50:	4aa2      	ldr	r2, [pc, #648]	; (8002cdc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002a52:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a56:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8002a58:	e015      	b.n	8002a86 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	3304      	adds	r3, #4
 8002a5e:	2102      	movs	r1, #2
 8002a60:	4618      	mov	r0, r3
 8002a62:	f001 f9d5 	bl	8003e10 <RCCEx_PLL2_Config>
 8002a66:	4603      	mov	r3, r0
 8002a68:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8002a6a:	e00c      	b.n	8002a86 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	3324      	adds	r3, #36	; 0x24
 8002a70:	2102      	movs	r1, #2
 8002a72:	4618      	mov	r0, r3
 8002a74:	f001 fa7e 	bl	8003f74 <RCCEx_PLL3_Config>
 8002a78:	4603      	mov	r3, r0
 8002a7a:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8002a7c:	e003      	b.n	8002a86 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002a7e:	2301      	movs	r3, #1
 8002a80:	75fb      	strb	r3, [r7, #23]
      break;
 8002a82:	e000      	b.n	8002a86 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002a84:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002a86:	7dfb      	ldrb	r3, [r7, #23]
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d109      	bne.n	8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8002a8c:	4b93      	ldr	r3, [pc, #588]	; (8002cdc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002a8e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002a90:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002a98:	4990      	ldr	r1, [pc, #576]	; (8002cdc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002a9a:	4313      	orrs	r3, r2
 8002a9c:	650b      	str	r3, [r1, #80]	; 0x50
 8002a9e:	e001      	b.n	8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002aa0:	7dfb      	ldrb	r3, [r7, #23]
 8002aa2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d03d      	beq.n	8002b2c <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ab4:	2b04      	cmp	r3, #4
 8002ab6:	d826      	bhi.n	8002b06 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8002ab8:	a201      	add	r2, pc, #4	; (adr r2, 8002ac0 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 8002aba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002abe:	bf00      	nop
 8002ac0:	08002ad5 	.word	0x08002ad5
 8002ac4:	08002ae3 	.word	0x08002ae3
 8002ac8:	08002af5 	.word	0x08002af5
 8002acc:	08002b0d 	.word	0x08002b0d
 8002ad0:	08002b0d 	.word	0x08002b0d
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002ad4:	4b81      	ldr	r3, [pc, #516]	; (8002cdc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002ad6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ad8:	4a80      	ldr	r2, [pc, #512]	; (8002cdc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002ada:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ade:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8002ae0:	e015      	b.n	8002b0e <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	3304      	adds	r3, #4
 8002ae6:	2100      	movs	r1, #0
 8002ae8:	4618      	mov	r0, r3
 8002aea:	f001 f991 	bl	8003e10 <RCCEx_PLL2_Config>
 8002aee:	4603      	mov	r3, r0
 8002af0:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8002af2:	e00c      	b.n	8002b0e <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	3324      	adds	r3, #36	; 0x24
 8002af8:	2100      	movs	r1, #0
 8002afa:	4618      	mov	r0, r3
 8002afc:	f001 fa3a 	bl	8003f74 <RCCEx_PLL3_Config>
 8002b00:	4603      	mov	r3, r0
 8002b02:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8002b04:	e003      	b.n	8002b0e <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002b06:	2301      	movs	r3, #1
 8002b08:	75fb      	strb	r3, [r7, #23]
      break;
 8002b0a:	e000      	b.n	8002b0e <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8002b0c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002b0e:	7dfb      	ldrb	r3, [r7, #23]
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d109      	bne.n	8002b28 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002b14:	4b71      	ldr	r3, [pc, #452]	; (8002cdc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002b16:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b18:	f023 0207 	bic.w	r2, r3, #7
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b20:	496e      	ldr	r1, [pc, #440]	; (8002cdc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002b22:	4313      	orrs	r3, r2
 8002b24:	650b      	str	r3, [r1, #80]	; 0x50
 8002b26:	e001      	b.n	8002b2c <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b28:	7dfb      	ldrb	r3, [r7, #23]
 8002b2a:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d042      	beq.n	8002bbe <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b3c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002b40:	d02b      	beq.n	8002b9a <HAL_RCCEx_PeriphCLKConfig+0x192>
 8002b42:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002b46:	d825      	bhi.n	8002b94 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8002b48:	2bc0      	cmp	r3, #192	; 0xc0
 8002b4a:	d028      	beq.n	8002b9e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8002b4c:	2bc0      	cmp	r3, #192	; 0xc0
 8002b4e:	d821      	bhi.n	8002b94 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8002b50:	2b80      	cmp	r3, #128	; 0x80
 8002b52:	d016      	beq.n	8002b82 <HAL_RCCEx_PeriphCLKConfig+0x17a>
 8002b54:	2b80      	cmp	r3, #128	; 0x80
 8002b56:	d81d      	bhi.n	8002b94 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d002      	beq.n	8002b62 <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8002b5c:	2b40      	cmp	r3, #64	; 0x40
 8002b5e:	d007      	beq.n	8002b70 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8002b60:	e018      	b.n	8002b94 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002b62:	4b5e      	ldr	r3, [pc, #376]	; (8002cdc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002b64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b66:	4a5d      	ldr	r2, [pc, #372]	; (8002cdc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002b68:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002b6c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8002b6e:	e017      	b.n	8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	3304      	adds	r3, #4
 8002b74:	2100      	movs	r1, #0
 8002b76:	4618      	mov	r0, r3
 8002b78:	f001 f94a 	bl	8003e10 <RCCEx_PLL2_Config>
 8002b7c:	4603      	mov	r3, r0
 8002b7e:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8002b80:	e00e      	b.n	8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	3324      	adds	r3, #36	; 0x24
 8002b86:	2100      	movs	r1, #0
 8002b88:	4618      	mov	r0, r3
 8002b8a:	f001 f9f3 	bl	8003f74 <RCCEx_PLL3_Config>
 8002b8e:	4603      	mov	r3, r0
 8002b90:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8002b92:	e005      	b.n	8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002b94:	2301      	movs	r3, #1
 8002b96:	75fb      	strb	r3, [r7, #23]
      break;
 8002b98:	e002      	b.n	8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8002b9a:	bf00      	nop
 8002b9c:	e000      	b.n	8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8002b9e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002ba0:	7dfb      	ldrb	r3, [r7, #23]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d109      	bne.n	8002bba <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8002ba6:	4b4d      	ldr	r3, [pc, #308]	; (8002cdc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002ba8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002baa:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bb2:	494a      	ldr	r1, [pc, #296]	; (8002cdc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002bb4:	4313      	orrs	r3, r2
 8002bb6:	650b      	str	r3, [r1, #80]	; 0x50
 8002bb8:	e001      	b.n	8002bbe <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002bba:	7dfb      	ldrb	r3, [r7, #23]
 8002bbc:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d049      	beq.n	8002c5e <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8002bd0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002bd4:	d030      	beq.n	8002c38 <HAL_RCCEx_PeriphCLKConfig+0x230>
 8002bd6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002bda:	d82a      	bhi.n	8002c32 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8002bdc:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8002be0:	d02c      	beq.n	8002c3c <HAL_RCCEx_PeriphCLKConfig+0x234>
 8002be2:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8002be6:	d824      	bhi.n	8002c32 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8002be8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002bec:	d018      	beq.n	8002c20 <HAL_RCCEx_PeriphCLKConfig+0x218>
 8002bee:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002bf2:	d81e      	bhi.n	8002c32 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d003      	beq.n	8002c00 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8002bf8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002bfc:	d007      	beq.n	8002c0e <HAL_RCCEx_PeriphCLKConfig+0x206>
 8002bfe:	e018      	b.n	8002c32 <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002c00:	4b36      	ldr	r3, [pc, #216]	; (8002cdc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002c02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c04:	4a35      	ldr	r2, [pc, #212]	; (8002cdc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002c06:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c0a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8002c0c:	e017      	b.n	8002c3e <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	3304      	adds	r3, #4
 8002c12:	2100      	movs	r1, #0
 8002c14:	4618      	mov	r0, r3
 8002c16:	f001 f8fb 	bl	8003e10 <RCCEx_PLL2_Config>
 8002c1a:	4603      	mov	r3, r0
 8002c1c:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8002c1e:	e00e      	b.n	8002c3e <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	3324      	adds	r3, #36	; 0x24
 8002c24:	2100      	movs	r1, #0
 8002c26:	4618      	mov	r0, r3
 8002c28:	f001 f9a4 	bl	8003f74 <RCCEx_PLL3_Config>
 8002c2c:	4603      	mov	r3, r0
 8002c2e:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8002c30:	e005      	b.n	8002c3e <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8002c32:	2301      	movs	r3, #1
 8002c34:	75fb      	strb	r3, [r7, #23]
      break;
 8002c36:	e002      	b.n	8002c3e <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8002c38:	bf00      	nop
 8002c3a:	e000      	b.n	8002c3e <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8002c3c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002c3e:	7dfb      	ldrb	r3, [r7, #23]
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d10a      	bne.n	8002c5a <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8002c44:	4b25      	ldr	r3, [pc, #148]	; (8002cdc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002c46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c48:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8002c52:	4922      	ldr	r1, [pc, #136]	; (8002cdc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002c54:	4313      	orrs	r3, r2
 8002c56:	658b      	str	r3, [r1, #88]	; 0x58
 8002c58:	e001      	b.n	8002c5e <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c5a:	7dfb      	ldrb	r3, [r7, #23]
 8002c5c:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d04b      	beq.n	8002d02 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8002c70:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002c74:	d030      	beq.n	8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 8002c76:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002c7a:	d82a      	bhi.n	8002cd2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8002c7c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002c80:	d02e      	beq.n	8002ce0 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
 8002c82:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002c86:	d824      	bhi.n	8002cd2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8002c88:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002c8c:	d018      	beq.n	8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 8002c8e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002c92:	d81e      	bhi.n	8002cd2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d003      	beq.n	8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8002c98:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002c9c:	d007      	beq.n	8002cae <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8002c9e:	e018      	b.n	8002cd2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002ca0:	4b0e      	ldr	r3, [pc, #56]	; (8002cdc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002ca2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ca4:	4a0d      	ldr	r2, [pc, #52]	; (8002cdc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002ca6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002caa:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8002cac:	e019      	b.n	8002ce2 <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	3304      	adds	r3, #4
 8002cb2:	2100      	movs	r1, #0
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	f001 f8ab 	bl	8003e10 <RCCEx_PLL2_Config>
 8002cba:	4603      	mov	r3, r0
 8002cbc:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8002cbe:	e010      	b.n	8002ce2 <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	3324      	adds	r3, #36	; 0x24
 8002cc4:	2100      	movs	r1, #0
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	f001 f954 	bl	8003f74 <RCCEx_PLL3_Config>
 8002ccc:	4603      	mov	r3, r0
 8002cce:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8002cd0:	e007      	b.n	8002ce2 <HAL_RCCEx_PeriphCLKConfig+0x2da>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	75fb      	strb	r3, [r7, #23]
      break;
 8002cd6:	e004      	b.n	8002ce2 <HAL_RCCEx_PeriphCLKConfig+0x2da>
      break;
 8002cd8:	bf00      	nop
 8002cda:	e002      	b.n	8002ce2 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8002cdc:	58024400 	.word	0x58024400
      break;
 8002ce0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002ce2:	7dfb      	ldrb	r3, [r7, #23]
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d10a      	bne.n	8002cfe <HAL_RCCEx_PeriphCLKConfig+0x2f6>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8002ce8:	4b99      	ldr	r3, [pc, #612]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8002cea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cec:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8002cf6:	4996      	ldr	r1, [pc, #600]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8002cf8:	4313      	orrs	r3, r2
 8002cfa:	658b      	str	r3, [r1, #88]	; 0x58
 8002cfc:	e001      	b.n	8002d02 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002cfe:	7dfb      	ldrb	r3, [r7, #23]
 8002d00:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d032      	beq.n	8002d74 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    switch(PeriphClkInit->QspiClockSelection)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d12:	2b30      	cmp	r3, #48	; 0x30
 8002d14:	d01c      	beq.n	8002d50 <HAL_RCCEx_PeriphCLKConfig+0x348>
 8002d16:	2b30      	cmp	r3, #48	; 0x30
 8002d18:	d817      	bhi.n	8002d4a <HAL_RCCEx_PeriphCLKConfig+0x342>
 8002d1a:	2b20      	cmp	r3, #32
 8002d1c:	d00c      	beq.n	8002d38 <HAL_RCCEx_PeriphCLKConfig+0x330>
 8002d1e:	2b20      	cmp	r3, #32
 8002d20:	d813      	bhi.n	8002d4a <HAL_RCCEx_PeriphCLKConfig+0x342>
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d016      	beq.n	8002d54 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 8002d26:	2b10      	cmp	r3, #16
 8002d28:	d10f      	bne.n	8002d4a <HAL_RCCEx_PeriphCLKConfig+0x342>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002d2a:	4b89      	ldr	r3, [pc, #548]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8002d2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d2e:	4a88      	ldr	r2, [pc, #544]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8002d30:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002d34:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8002d36:	e00e      	b.n	8002d56 <HAL_RCCEx_PeriphCLKConfig+0x34e>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	3304      	adds	r3, #4
 8002d3c:	2102      	movs	r1, #2
 8002d3e:	4618      	mov	r0, r3
 8002d40:	f001 f866 	bl	8003e10 <RCCEx_PLL2_Config>
 8002d44:	4603      	mov	r3, r0
 8002d46:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8002d48:	e005      	b.n	8002d56 <HAL_RCCEx_PeriphCLKConfig+0x34e>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	75fb      	strb	r3, [r7, #23]
      break;
 8002d4e:	e002      	b.n	8002d56 <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 8002d50:	bf00      	nop
 8002d52:	e000      	b.n	8002d56 <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 8002d54:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002d56:	7dfb      	ldrb	r3, [r7, #23]
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d109      	bne.n	8002d70 <HAL_RCCEx_PeriphCLKConfig+0x368>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8002d5c:	4b7c      	ldr	r3, [pc, #496]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8002d5e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d60:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d68:	4979      	ldr	r1, [pc, #484]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8002d6a:	4313      	orrs	r3, r2
 8002d6c:	64cb      	str	r3, [r1, #76]	; 0x4c
 8002d6e:	e001      	b.n	8002d74 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d70:	7dfb      	ldrb	r3, [r7, #23]
 8002d72:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d047      	beq.n	8002e10 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d84:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002d88:	d030      	beq.n	8002dec <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8002d8a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002d8e:	d82a      	bhi.n	8002de6 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8002d90:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8002d94:	d02c      	beq.n	8002df0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 8002d96:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8002d9a:	d824      	bhi.n	8002de6 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8002d9c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002da0:	d018      	beq.n	8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 8002da2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002da6:	d81e      	bhi.n	8002de6 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d003      	beq.n	8002db4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
 8002dac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002db0:	d007      	beq.n	8002dc2 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
 8002db2:	e018      	b.n	8002de6 <HAL_RCCEx_PeriphCLKConfig+0x3de>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002db4:	4b66      	ldr	r3, [pc, #408]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8002db6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002db8:	4a65      	ldr	r2, [pc, #404]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8002dba:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002dbe:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8002dc0:	e017      	b.n	8002df2 <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	3304      	adds	r3, #4
 8002dc6:	2100      	movs	r1, #0
 8002dc8:	4618      	mov	r0, r3
 8002dca:	f001 f821 	bl	8003e10 <RCCEx_PLL2_Config>
 8002dce:	4603      	mov	r3, r0
 8002dd0:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8002dd2:	e00e      	b.n	8002df2 <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	3324      	adds	r3, #36	; 0x24
 8002dd8:	2100      	movs	r1, #0
 8002dda:	4618      	mov	r0, r3
 8002ddc:	f001 f8ca 	bl	8003f74 <RCCEx_PLL3_Config>
 8002de0:	4603      	mov	r3, r0
 8002de2:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8002de4:	e005      	b.n	8002df2 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002de6:	2301      	movs	r3, #1
 8002de8:	75fb      	strb	r3, [r7, #23]
      break;
 8002dea:	e002      	b.n	8002df2 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 8002dec:	bf00      	nop
 8002dee:	e000      	b.n	8002df2 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 8002df0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002df2:	7dfb      	ldrb	r3, [r7, #23]
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d109      	bne.n	8002e0c <HAL_RCCEx_PeriphCLKConfig+0x404>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8002df8:	4b55      	ldr	r3, [pc, #340]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8002dfa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002dfc:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e04:	4952      	ldr	r1, [pc, #328]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8002e06:	4313      	orrs	r3, r2
 8002e08:	650b      	str	r3, [r1, #80]	; 0x50
 8002e0a:	e001      	b.n	8002e10 <HAL_RCCEx_PeriphCLKConfig+0x408>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e0c:	7dfb      	ldrb	r3, [r7, #23]
 8002e0e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d049      	beq.n	8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e20:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002e24:	d02e      	beq.n	8002e84 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8002e26:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002e2a:	d828      	bhi.n	8002e7e <HAL_RCCEx_PeriphCLKConfig+0x476>
 8002e2c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002e30:	d02a      	beq.n	8002e88 <HAL_RCCEx_PeriphCLKConfig+0x480>
 8002e32:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002e36:	d822      	bhi.n	8002e7e <HAL_RCCEx_PeriphCLKConfig+0x476>
 8002e38:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002e3c:	d026      	beq.n	8002e8c <HAL_RCCEx_PeriphCLKConfig+0x484>
 8002e3e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002e42:	d81c      	bhi.n	8002e7e <HAL_RCCEx_PeriphCLKConfig+0x476>
 8002e44:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002e48:	d010      	beq.n	8002e6c <HAL_RCCEx_PeriphCLKConfig+0x464>
 8002e4a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002e4e:	d816      	bhi.n	8002e7e <HAL_RCCEx_PeriphCLKConfig+0x476>
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d01d      	beq.n	8002e90 <HAL_RCCEx_PeriphCLKConfig+0x488>
 8002e54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e58:	d111      	bne.n	8002e7e <HAL_RCCEx_PeriphCLKConfig+0x476>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	3304      	adds	r3, #4
 8002e5e:	2101      	movs	r1, #1
 8002e60:	4618      	mov	r0, r3
 8002e62:	f000 ffd5 	bl	8003e10 <RCCEx_PLL2_Config>
 8002e66:	4603      	mov	r3, r0
 8002e68:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8002e6a:	e012      	b.n	8002e92 <HAL_RCCEx_PeriphCLKConfig+0x48a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	3324      	adds	r3, #36	; 0x24
 8002e70:	2101      	movs	r1, #1
 8002e72:	4618      	mov	r0, r3
 8002e74:	f001 f87e 	bl	8003f74 <RCCEx_PLL3_Config>
 8002e78:	4603      	mov	r3, r0
 8002e7a:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8002e7c:	e009      	b.n	8002e92 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002e7e:	2301      	movs	r3, #1
 8002e80:	75fb      	strb	r3, [r7, #23]
      break;
 8002e82:	e006      	b.n	8002e92 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8002e84:	bf00      	nop
 8002e86:	e004      	b.n	8002e92 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8002e88:	bf00      	nop
 8002e8a:	e002      	b.n	8002e92 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8002e8c:	bf00      	nop
 8002e8e:	e000      	b.n	8002e92 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8002e90:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002e92:	7dfb      	ldrb	r3, [r7, #23]
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d109      	bne.n	8002eac <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8002e98:	4b2d      	ldr	r3, [pc, #180]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8002e9a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e9c:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ea4:	492a      	ldr	r1, [pc, #168]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8002ea6:	4313      	orrs	r3, r2
 8002ea8:	650b      	str	r3, [r1, #80]	; 0x50
 8002eaa:	e001      	b.n	8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002eac:	7dfb      	ldrb	r3, [r7, #23]
 8002eae:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d04d      	beq.n	8002f58 <HAL_RCCEx_PeriphCLKConfig+0x550>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8002ec2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002ec6:	d02e      	beq.n	8002f26 <HAL_RCCEx_PeriphCLKConfig+0x51e>
 8002ec8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002ecc:	d828      	bhi.n	8002f20 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8002ece:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ed2:	d02a      	beq.n	8002f2a <HAL_RCCEx_PeriphCLKConfig+0x522>
 8002ed4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ed8:	d822      	bhi.n	8002f20 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8002eda:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8002ede:	d026      	beq.n	8002f2e <HAL_RCCEx_PeriphCLKConfig+0x526>
 8002ee0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8002ee4:	d81c      	bhi.n	8002f20 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8002ee6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002eea:	d010      	beq.n	8002f0e <HAL_RCCEx_PeriphCLKConfig+0x506>
 8002eec:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002ef0:	d816      	bhi.n	8002f20 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d01d      	beq.n	8002f32 <HAL_RCCEx_PeriphCLKConfig+0x52a>
 8002ef6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002efa:	d111      	bne.n	8002f20 <HAL_RCCEx_PeriphCLKConfig+0x518>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	3304      	adds	r3, #4
 8002f00:	2101      	movs	r1, #1
 8002f02:	4618      	mov	r0, r3
 8002f04:	f000 ff84 	bl	8003e10 <RCCEx_PLL2_Config>
 8002f08:	4603      	mov	r3, r0
 8002f0a:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8002f0c:	e012      	b.n	8002f34 <HAL_RCCEx_PeriphCLKConfig+0x52c>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	3324      	adds	r3, #36	; 0x24
 8002f12:	2101      	movs	r1, #1
 8002f14:	4618      	mov	r0, r3
 8002f16:	f001 f82d 	bl	8003f74 <RCCEx_PLL3_Config>
 8002f1a:	4603      	mov	r3, r0
 8002f1c:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8002f1e:	e009      	b.n	8002f34 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8002f20:	2301      	movs	r3, #1
 8002f22:	75fb      	strb	r3, [r7, #23]
      break;
 8002f24:	e006      	b.n	8002f34 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8002f26:	bf00      	nop
 8002f28:	e004      	b.n	8002f34 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8002f2a:	bf00      	nop
 8002f2c:	e002      	b.n	8002f34 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8002f2e:	bf00      	nop
 8002f30:	e000      	b.n	8002f34 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8002f32:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002f34:	7dfb      	ldrb	r3, [r7, #23]
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d10c      	bne.n	8002f54 <HAL_RCCEx_PeriphCLKConfig+0x54c>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8002f3a:	4b05      	ldr	r3, [pc, #20]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8002f3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f3e:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8002f48:	4901      	ldr	r1, [pc, #4]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8002f4a:	4313      	orrs	r3, r2
 8002f4c:	658b      	str	r3, [r1, #88]	; 0x58
 8002f4e:	e003      	b.n	8002f58 <HAL_RCCEx_PeriphCLKConfig+0x550>
 8002f50:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f54:	7dfb      	ldrb	r3, [r7, #23]
 8002f56:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d02f      	beq.n	8002fc4 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002f68:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002f6c:	d00e      	beq.n	8002f8c <HAL_RCCEx_PeriphCLKConfig+0x584>
 8002f6e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002f72:	d814      	bhi.n	8002f9e <HAL_RCCEx_PeriphCLKConfig+0x596>
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d015      	beq.n	8002fa4 <HAL_RCCEx_PeriphCLKConfig+0x59c>
 8002f78:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002f7c:	d10f      	bne.n	8002f9e <HAL_RCCEx_PeriphCLKConfig+0x596>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002f7e:	4baf      	ldr	r3, [pc, #700]	; (800323c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8002f80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f82:	4aae      	ldr	r2, [pc, #696]	; (800323c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8002f84:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f88:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8002f8a:	e00c      	b.n	8002fa6 <HAL_RCCEx_PeriphCLKConfig+0x59e>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	3304      	adds	r3, #4
 8002f90:	2101      	movs	r1, #1
 8002f92:	4618      	mov	r0, r3
 8002f94:	f000 ff3c 	bl	8003e10 <RCCEx_PLL2_Config>
 8002f98:	4603      	mov	r3, r0
 8002f9a:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8002f9c:	e003      	b.n	8002fa6 <HAL_RCCEx_PeriphCLKConfig+0x59e>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002f9e:	2301      	movs	r3, #1
 8002fa0:	75fb      	strb	r3, [r7, #23]
      break;
 8002fa2:	e000      	b.n	8002fa6 <HAL_RCCEx_PeriphCLKConfig+0x59e>
      break;
 8002fa4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002fa6:	7dfb      	ldrb	r3, [r7, #23]
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d109      	bne.n	8002fc0 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002fac:	4ba3      	ldr	r3, [pc, #652]	; (800323c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8002fae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002fb0:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002fb8:	49a0      	ldr	r1, [pc, #640]	; (800323c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8002fba:	4313      	orrs	r3, r2
 8002fbc:	650b      	str	r3, [r1, #80]	; 0x50
 8002fbe:	e001      	b.n	8002fc4 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002fc0:	7dfb      	ldrb	r3, [r7, #23]
 8002fc2:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d032      	beq.n	8003036 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fd4:	2b03      	cmp	r3, #3
 8002fd6:	d81b      	bhi.n	8003010 <HAL_RCCEx_PeriphCLKConfig+0x608>
 8002fd8:	a201      	add	r2, pc, #4	; (adr r2, 8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x5d8>)
 8002fda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fde:	bf00      	nop
 8002fe0:	08003017 	.word	0x08003017
 8002fe4:	08002ff1 	.word	0x08002ff1
 8002fe8:	08002fff 	.word	0x08002fff
 8002fec:	08003017 	.word	0x08003017
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002ff0:	4b92      	ldr	r3, [pc, #584]	; (800323c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8002ff2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ff4:	4a91      	ldr	r2, [pc, #580]	; (800323c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8002ff6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ffa:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8002ffc:	e00c      	b.n	8003018 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	3304      	adds	r3, #4
 8003002:	2102      	movs	r1, #2
 8003004:	4618      	mov	r0, r3
 8003006:	f000 ff03 	bl	8003e10 <RCCEx_PLL2_Config>
 800300a:	4603      	mov	r3, r0
 800300c:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 800300e:	e003      	b.n	8003018 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8003010:	2301      	movs	r3, #1
 8003012:	75fb      	strb	r3, [r7, #23]
      break;
 8003014:	e000      	b.n	8003018 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 8003016:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003018:	7dfb      	ldrb	r3, [r7, #23]
 800301a:	2b00      	cmp	r3, #0
 800301c:	d109      	bne.n	8003032 <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800301e:	4b87      	ldr	r3, [pc, #540]	; (800323c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003020:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003022:	f023 0203 	bic.w	r2, r3, #3
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800302a:	4984      	ldr	r1, [pc, #528]	; (800323c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800302c:	4313      	orrs	r3, r2
 800302e:	64cb      	str	r3, [r1, #76]	; 0x4c
 8003030:	e001      	b.n	8003036 <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003032:	7dfb      	ldrb	r3, [r7, #23]
 8003034:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800303e:	2b00      	cmp	r3, #0
 8003040:	f000 8086 	beq.w	8003150 <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003044:	4b7e      	ldr	r3, [pc, #504]	; (8003240 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	4a7d      	ldr	r2, [pc, #500]	; (8003240 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 800304a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800304e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003050:	f7fe f9ae 	bl	80013b0 <HAL_GetTick>
 8003054:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003056:	e009      	b.n	800306c <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003058:	f7fe f9aa 	bl	80013b0 <HAL_GetTick>
 800305c:	4602      	mov	r2, r0
 800305e:	693b      	ldr	r3, [r7, #16]
 8003060:	1ad3      	subs	r3, r2, r3
 8003062:	2b64      	cmp	r3, #100	; 0x64
 8003064:	d902      	bls.n	800306c <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 8003066:	2303      	movs	r3, #3
 8003068:	75fb      	strb	r3, [r7, #23]
        break;
 800306a:	e005      	b.n	8003078 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800306c:	4b74      	ldr	r3, [pc, #464]	; (8003240 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003074:	2b00      	cmp	r3, #0
 8003076:	d0ef      	beq.n	8003058 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 8003078:	7dfb      	ldrb	r3, [r7, #23]
 800307a:	2b00      	cmp	r3, #0
 800307c:	d166      	bne.n	800314c <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800307e:	4b6f      	ldr	r3, [pc, #444]	; (800323c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003080:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003088:	4053      	eors	r3, r2
 800308a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800308e:	2b00      	cmp	r3, #0
 8003090:	d013      	beq.n	80030ba <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003092:	4b6a      	ldr	r3, [pc, #424]	; (800323c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003094:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003096:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800309a:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800309c:	4b67      	ldr	r3, [pc, #412]	; (800323c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800309e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030a0:	4a66      	ldr	r2, [pc, #408]	; (800323c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80030a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030a6:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80030a8:	4b64      	ldr	r3, [pc, #400]	; (800323c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80030aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030ac:	4a63      	ldr	r2, [pc, #396]	; (800323c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80030ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80030b2:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80030b4:	4a61      	ldr	r2, [pc, #388]	; (800323c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80030c0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80030c4:	d115      	bne.n	80030f2 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030c6:	f7fe f973 	bl	80013b0 <HAL_GetTick>
 80030ca:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80030cc:	e00b      	b.n	80030e6 <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030ce:	f7fe f96f 	bl	80013b0 <HAL_GetTick>
 80030d2:	4602      	mov	r2, r0
 80030d4:	693b      	ldr	r3, [r7, #16]
 80030d6:	1ad3      	subs	r3, r2, r3
 80030d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80030dc:	4293      	cmp	r3, r2
 80030de:	d902      	bls.n	80030e6 <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 80030e0:	2303      	movs	r3, #3
 80030e2:	75fb      	strb	r3, [r7, #23]
            break;
 80030e4:	e005      	b.n	80030f2 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80030e6:	4b55      	ldr	r3, [pc, #340]	; (800323c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80030e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030ea:	f003 0302 	and.w	r3, r3, #2
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d0ed      	beq.n	80030ce <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 80030f2:	7dfb      	ldrb	r3, [r7, #23]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d126      	bne.n	8003146 <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80030fe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003102:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003106:	d10d      	bne.n	8003124 <HAL_RCCEx_PeriphCLKConfig+0x71c>
 8003108:	4b4c      	ldr	r3, [pc, #304]	; (800323c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800310a:	691b      	ldr	r3, [r3, #16]
 800310c:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003116:	0919      	lsrs	r1, r3, #4
 8003118:	4b4a      	ldr	r3, [pc, #296]	; (8003244 <HAL_RCCEx_PeriphCLKConfig+0x83c>)
 800311a:	400b      	ands	r3, r1
 800311c:	4947      	ldr	r1, [pc, #284]	; (800323c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800311e:	4313      	orrs	r3, r2
 8003120:	610b      	str	r3, [r1, #16]
 8003122:	e005      	b.n	8003130 <HAL_RCCEx_PeriphCLKConfig+0x728>
 8003124:	4b45      	ldr	r3, [pc, #276]	; (800323c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003126:	691b      	ldr	r3, [r3, #16]
 8003128:	4a44      	ldr	r2, [pc, #272]	; (800323c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800312a:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800312e:	6113      	str	r3, [r2, #16]
 8003130:	4b42      	ldr	r3, [pc, #264]	; (800323c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003132:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800313a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800313e:	493f      	ldr	r1, [pc, #252]	; (800323c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003140:	4313      	orrs	r3, r2
 8003142:	670b      	str	r3, [r1, #112]	; 0x70
 8003144:	e004      	b.n	8003150 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003146:	7dfb      	ldrb	r3, [r7, #23]
 8003148:	75bb      	strb	r3, [r7, #22]
 800314a:	e001      	b.n	8003150 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800314c:	7dfb      	ldrb	r3, [r7, #23]
 800314e:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f003 0301 	and.w	r3, r3, #1
 8003158:	2b00      	cmp	r3, #0
 800315a:	f000 8085 	beq.w	8003268 <HAL_RCCEx_PeriphCLKConfig+0x860>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003162:	2b28      	cmp	r3, #40	; 0x28
 8003164:	d866      	bhi.n	8003234 <HAL_RCCEx_PeriphCLKConfig+0x82c>
 8003166:	a201      	add	r2, pc, #4	; (adr r2, 800316c <HAL_RCCEx_PeriphCLKConfig+0x764>)
 8003168:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800316c:	08003249 	.word	0x08003249
 8003170:	08003235 	.word	0x08003235
 8003174:	08003235 	.word	0x08003235
 8003178:	08003235 	.word	0x08003235
 800317c:	08003235 	.word	0x08003235
 8003180:	08003235 	.word	0x08003235
 8003184:	08003235 	.word	0x08003235
 8003188:	08003235 	.word	0x08003235
 800318c:	08003211 	.word	0x08003211
 8003190:	08003235 	.word	0x08003235
 8003194:	08003235 	.word	0x08003235
 8003198:	08003235 	.word	0x08003235
 800319c:	08003235 	.word	0x08003235
 80031a0:	08003235 	.word	0x08003235
 80031a4:	08003235 	.word	0x08003235
 80031a8:	08003235 	.word	0x08003235
 80031ac:	08003223 	.word	0x08003223
 80031b0:	08003235 	.word	0x08003235
 80031b4:	08003235 	.word	0x08003235
 80031b8:	08003235 	.word	0x08003235
 80031bc:	08003235 	.word	0x08003235
 80031c0:	08003235 	.word	0x08003235
 80031c4:	08003235 	.word	0x08003235
 80031c8:	08003235 	.word	0x08003235
 80031cc:	08003249 	.word	0x08003249
 80031d0:	08003235 	.word	0x08003235
 80031d4:	08003235 	.word	0x08003235
 80031d8:	08003235 	.word	0x08003235
 80031dc:	08003235 	.word	0x08003235
 80031e0:	08003235 	.word	0x08003235
 80031e4:	08003235 	.word	0x08003235
 80031e8:	08003235 	.word	0x08003235
 80031ec:	08003249 	.word	0x08003249
 80031f0:	08003235 	.word	0x08003235
 80031f4:	08003235 	.word	0x08003235
 80031f8:	08003235 	.word	0x08003235
 80031fc:	08003235 	.word	0x08003235
 8003200:	08003235 	.word	0x08003235
 8003204:	08003235 	.word	0x08003235
 8003208:	08003235 	.word	0x08003235
 800320c:	08003249 	.word	0x08003249
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	3304      	adds	r3, #4
 8003214:	2101      	movs	r1, #1
 8003216:	4618      	mov	r0, r3
 8003218:	f000 fdfa 	bl	8003e10 <RCCEx_PLL2_Config>
 800321c:	4603      	mov	r3, r0
 800321e:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8003220:	e013      	b.n	800324a <HAL_RCCEx_PeriphCLKConfig+0x842>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	3324      	adds	r3, #36	; 0x24
 8003226:	2101      	movs	r1, #1
 8003228:	4618      	mov	r0, r3
 800322a:	f000 fea3 	bl	8003f74 <RCCEx_PLL3_Config>
 800322e:	4603      	mov	r3, r0
 8003230:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8003232:	e00a      	b.n	800324a <HAL_RCCEx_PeriphCLKConfig+0x842>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003234:	2301      	movs	r3, #1
 8003236:	75fb      	strb	r3, [r7, #23]
      break;
 8003238:	e007      	b.n	800324a <HAL_RCCEx_PeriphCLKConfig+0x842>
 800323a:	bf00      	nop
 800323c:	58024400 	.word	0x58024400
 8003240:	58024800 	.word	0x58024800
 8003244:	00ffffcf 	.word	0x00ffffcf
      break;
 8003248:	bf00      	nop
    }

    if(ret == HAL_OK)
 800324a:	7dfb      	ldrb	r3, [r7, #23]
 800324c:	2b00      	cmp	r3, #0
 800324e:	d109      	bne.n	8003264 <HAL_RCCEx_PeriphCLKConfig+0x85c>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8003250:	4b96      	ldr	r3, [pc, #600]	; (80034ac <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8003252:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003254:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800325c:	4993      	ldr	r1, [pc, #588]	; (80034ac <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800325e:	4313      	orrs	r3, r2
 8003260:	654b      	str	r3, [r1, #84]	; 0x54
 8003262:	e001      	b.n	8003268 <HAL_RCCEx_PeriphCLKConfig+0x860>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003264:	7dfb      	ldrb	r3, [r7, #23]
 8003266:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f003 0302 	and.w	r3, r3, #2
 8003270:	2b00      	cmp	r3, #0
 8003272:	d038      	beq.n	80032e6 <HAL_RCCEx_PeriphCLKConfig+0x8de>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003278:	2b05      	cmp	r3, #5
 800327a:	d821      	bhi.n	80032c0 <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 800327c:	a201      	add	r2, pc, #4	; (adr r2, 8003284 <HAL_RCCEx_PeriphCLKConfig+0x87c>)
 800327e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003282:	bf00      	nop
 8003284:	080032c7 	.word	0x080032c7
 8003288:	0800329d 	.word	0x0800329d
 800328c:	080032af 	.word	0x080032af
 8003290:	080032c7 	.word	0x080032c7
 8003294:	080032c7 	.word	0x080032c7
 8003298:	080032c7 	.word	0x080032c7
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	3304      	adds	r3, #4
 80032a0:	2101      	movs	r1, #1
 80032a2:	4618      	mov	r0, r3
 80032a4:	f000 fdb4 	bl	8003e10 <RCCEx_PLL2_Config>
 80032a8:	4603      	mov	r3, r0
 80032aa:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 80032ac:	e00c      	b.n	80032c8 <HAL_RCCEx_PeriphCLKConfig+0x8c0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	3324      	adds	r3, #36	; 0x24
 80032b2:	2101      	movs	r1, #1
 80032b4:	4618      	mov	r0, r3
 80032b6:	f000 fe5d 	bl	8003f74 <RCCEx_PLL3_Config>
 80032ba:	4603      	mov	r3, r0
 80032bc:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 80032be:	e003      	b.n	80032c8 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80032c0:	2301      	movs	r3, #1
 80032c2:	75fb      	strb	r3, [r7, #23]
      break;
 80032c4:	e000      	b.n	80032c8 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      break;
 80032c6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80032c8:	7dfb      	ldrb	r3, [r7, #23]
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d109      	bne.n	80032e2 <HAL_RCCEx_PeriphCLKConfig+0x8da>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80032ce:	4b77      	ldr	r3, [pc, #476]	; (80034ac <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80032d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032d2:	f023 0207 	bic.w	r2, r3, #7
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80032da:	4974      	ldr	r1, [pc, #464]	; (80034ac <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80032dc:	4313      	orrs	r3, r2
 80032de:	654b      	str	r3, [r1, #84]	; 0x54
 80032e0:	e001      	b.n	80032e6 <HAL_RCCEx_PeriphCLKConfig+0x8de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80032e2:	7dfb      	ldrb	r3, [r7, #23]
 80032e4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f003 0304 	and.w	r3, r3, #4
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d03a      	beq.n	8003368 <HAL_RCCEx_PeriphCLKConfig+0x960>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80032f8:	2b05      	cmp	r3, #5
 80032fa:	d821      	bhi.n	8003340 <HAL_RCCEx_PeriphCLKConfig+0x938>
 80032fc:	a201      	add	r2, pc, #4	; (adr r2, 8003304 <HAL_RCCEx_PeriphCLKConfig+0x8fc>)
 80032fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003302:	bf00      	nop
 8003304:	08003347 	.word	0x08003347
 8003308:	0800331d 	.word	0x0800331d
 800330c:	0800332f 	.word	0x0800332f
 8003310:	08003347 	.word	0x08003347
 8003314:	08003347 	.word	0x08003347
 8003318:	08003347 	.word	0x08003347
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	3304      	adds	r3, #4
 8003320:	2101      	movs	r1, #1
 8003322:	4618      	mov	r0, r3
 8003324:	f000 fd74 	bl	8003e10 <RCCEx_PLL2_Config>
 8003328:	4603      	mov	r3, r0
 800332a:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 800332c:	e00c      	b.n	8003348 <HAL_RCCEx_PeriphCLKConfig+0x940>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	3324      	adds	r3, #36	; 0x24
 8003332:	2101      	movs	r1, #1
 8003334:	4618      	mov	r0, r3
 8003336:	f000 fe1d 	bl	8003f74 <RCCEx_PLL3_Config>
 800333a:	4603      	mov	r3, r0
 800333c:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 800333e:	e003      	b.n	8003348 <HAL_RCCEx_PeriphCLKConfig+0x940>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003340:	2301      	movs	r3, #1
 8003342:	75fb      	strb	r3, [r7, #23]
      break;
 8003344:	e000      	b.n	8003348 <HAL_RCCEx_PeriphCLKConfig+0x940>
      break;
 8003346:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003348:	7dfb      	ldrb	r3, [r7, #23]
 800334a:	2b00      	cmp	r3, #0
 800334c:	d10a      	bne.n	8003364 <HAL_RCCEx_PeriphCLKConfig+0x95c>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800334e:	4b57      	ldr	r3, [pc, #348]	; (80034ac <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8003350:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003352:	f023 0207 	bic.w	r2, r3, #7
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800335c:	4953      	ldr	r1, [pc, #332]	; (80034ac <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800335e:	4313      	orrs	r3, r2
 8003360:	658b      	str	r3, [r1, #88]	; 0x58
 8003362:	e001      	b.n	8003368 <HAL_RCCEx_PeriphCLKConfig+0x960>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003364:	7dfb      	ldrb	r3, [r7, #23]
 8003366:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f003 0320 	and.w	r3, r3, #32
 8003370:	2b00      	cmp	r3, #0
 8003372:	d04b      	beq.n	800340c <HAL_RCCEx_PeriphCLKConfig+0xa04>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800337a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800337e:	d02e      	beq.n	80033de <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 8003380:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003384:	d828      	bhi.n	80033d8 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8003386:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800338a:	d02a      	beq.n	80033e2 <HAL_RCCEx_PeriphCLKConfig+0x9da>
 800338c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003390:	d822      	bhi.n	80033d8 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8003392:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003396:	d026      	beq.n	80033e6 <HAL_RCCEx_PeriphCLKConfig+0x9de>
 8003398:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800339c:	d81c      	bhi.n	80033d8 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 800339e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80033a2:	d010      	beq.n	80033c6 <HAL_RCCEx_PeriphCLKConfig+0x9be>
 80033a4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80033a8:	d816      	bhi.n	80033d8 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d01d      	beq.n	80033ea <HAL_RCCEx_PeriphCLKConfig+0x9e2>
 80033ae:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80033b2:	d111      	bne.n	80033d8 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	3304      	adds	r3, #4
 80033b8:	2100      	movs	r1, #0
 80033ba:	4618      	mov	r0, r3
 80033bc:	f000 fd28 	bl	8003e10 <RCCEx_PLL2_Config>
 80033c0:	4603      	mov	r3, r0
 80033c2:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 80033c4:	e012      	b.n	80033ec <HAL_RCCEx_PeriphCLKConfig+0x9e4>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	3324      	adds	r3, #36	; 0x24
 80033ca:	2102      	movs	r1, #2
 80033cc:	4618      	mov	r0, r3
 80033ce:	f000 fdd1 	bl	8003f74 <RCCEx_PLL3_Config>
 80033d2:	4603      	mov	r3, r0
 80033d4:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 80033d6:	e009      	b.n	80033ec <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80033d8:	2301      	movs	r3, #1
 80033da:	75fb      	strb	r3, [r7, #23]
      break;
 80033dc:	e006      	b.n	80033ec <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 80033de:	bf00      	nop
 80033e0:	e004      	b.n	80033ec <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 80033e2:	bf00      	nop
 80033e4:	e002      	b.n	80033ec <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 80033e6:	bf00      	nop
 80033e8:	e000      	b.n	80033ec <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 80033ea:	bf00      	nop
    }

    if(ret == HAL_OK)
 80033ec:	7dfb      	ldrb	r3, [r7, #23]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d10a      	bne.n	8003408 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80033f2:	4b2e      	ldr	r3, [pc, #184]	; (80034ac <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80033f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033f6:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003400:	492a      	ldr	r1, [pc, #168]	; (80034ac <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8003402:	4313      	orrs	r3, r2
 8003404:	654b      	str	r3, [r1, #84]	; 0x54
 8003406:	e001      	b.n	800340c <HAL_RCCEx_PeriphCLKConfig+0xa04>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003408:	7dfb      	ldrb	r3, [r7, #23]
 800340a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003414:	2b00      	cmp	r3, #0
 8003416:	d04d      	beq.n	80034b4 <HAL_RCCEx_PeriphCLKConfig+0xaac>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800341e:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8003422:	d02e      	beq.n	8003482 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 8003424:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8003428:	d828      	bhi.n	800347c <HAL_RCCEx_PeriphCLKConfig+0xa74>
 800342a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800342e:	d02a      	beq.n	8003486 <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8003430:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003434:	d822      	bhi.n	800347c <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8003436:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800343a:	d026      	beq.n	800348a <HAL_RCCEx_PeriphCLKConfig+0xa82>
 800343c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003440:	d81c      	bhi.n	800347c <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8003442:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003446:	d010      	beq.n	800346a <HAL_RCCEx_PeriphCLKConfig+0xa62>
 8003448:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800344c:	d816      	bhi.n	800347c <HAL_RCCEx_PeriphCLKConfig+0xa74>
 800344e:	2b00      	cmp	r3, #0
 8003450:	d01d      	beq.n	800348e <HAL_RCCEx_PeriphCLKConfig+0xa86>
 8003452:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003456:	d111      	bne.n	800347c <HAL_RCCEx_PeriphCLKConfig+0xa74>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	3304      	adds	r3, #4
 800345c:	2100      	movs	r1, #0
 800345e:	4618      	mov	r0, r3
 8003460:	f000 fcd6 	bl	8003e10 <RCCEx_PLL2_Config>
 8003464:	4603      	mov	r3, r0
 8003466:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8003468:	e012      	b.n	8003490 <HAL_RCCEx_PeriphCLKConfig+0xa88>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	3324      	adds	r3, #36	; 0x24
 800346e:	2102      	movs	r1, #2
 8003470:	4618      	mov	r0, r3
 8003472:	f000 fd7f 	bl	8003f74 <RCCEx_PLL3_Config>
 8003476:	4603      	mov	r3, r0
 8003478:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 800347a:	e009      	b.n	8003490 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800347c:	2301      	movs	r3, #1
 800347e:	75fb      	strb	r3, [r7, #23]
      break;
 8003480:	e006      	b.n	8003490 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8003482:	bf00      	nop
 8003484:	e004      	b.n	8003490 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8003486:	bf00      	nop
 8003488:	e002      	b.n	8003490 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 800348a:	bf00      	nop
 800348c:	e000      	b.n	8003490 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 800348e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003490:	7dfb      	ldrb	r3, [r7, #23]
 8003492:	2b00      	cmp	r3, #0
 8003494:	d10c      	bne.n	80034b0 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003496:	4b05      	ldr	r3, [pc, #20]	; (80034ac <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8003498:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800349a:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80034a4:	4901      	ldr	r1, [pc, #4]	; (80034ac <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80034a6:	4313      	orrs	r3, r2
 80034a8:	658b      	str	r3, [r1, #88]	; 0x58
 80034aa:	e003      	b.n	80034b4 <HAL_RCCEx_PeriphCLKConfig+0xaac>
 80034ac:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034b0:	7dfb      	ldrb	r3, [r7, #23]
 80034b2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d04b      	beq.n	8003558 <HAL_RCCEx_PeriphCLKConfig+0xb50>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80034c6:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80034ca:	d02e      	beq.n	800352a <HAL_RCCEx_PeriphCLKConfig+0xb22>
 80034cc:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80034d0:	d828      	bhi.n	8003524 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 80034d2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80034d6:	d02a      	beq.n	800352e <HAL_RCCEx_PeriphCLKConfig+0xb26>
 80034d8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80034dc:	d822      	bhi.n	8003524 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 80034de:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80034e2:	d026      	beq.n	8003532 <HAL_RCCEx_PeriphCLKConfig+0xb2a>
 80034e4:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80034e8:	d81c      	bhi.n	8003524 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 80034ea:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80034ee:	d010      	beq.n	8003512 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 80034f0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80034f4:	d816      	bhi.n	8003524 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d01d      	beq.n	8003536 <HAL_RCCEx_PeriphCLKConfig+0xb2e>
 80034fa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80034fe:	d111      	bne.n	8003524 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	3304      	adds	r3, #4
 8003504:	2100      	movs	r1, #0
 8003506:	4618      	mov	r0, r3
 8003508:	f000 fc82 	bl	8003e10 <RCCEx_PLL2_Config>
 800350c:	4603      	mov	r3, r0
 800350e:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8003510:	e012      	b.n	8003538 <HAL_RCCEx_PeriphCLKConfig+0xb30>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	3324      	adds	r3, #36	; 0x24
 8003516:	2102      	movs	r1, #2
 8003518:	4618      	mov	r0, r3
 800351a:	f000 fd2b 	bl	8003f74 <RCCEx_PLL3_Config>
 800351e:	4603      	mov	r3, r0
 8003520:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8003522:	e009      	b.n	8003538 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003524:	2301      	movs	r3, #1
 8003526:	75fb      	strb	r3, [r7, #23]
      break;
 8003528:	e006      	b.n	8003538 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 800352a:	bf00      	nop
 800352c:	e004      	b.n	8003538 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 800352e:	bf00      	nop
 8003530:	e002      	b.n	8003538 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8003532:	bf00      	nop
 8003534:	e000      	b.n	8003538 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8003536:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003538:	7dfb      	ldrb	r3, [r7, #23]
 800353a:	2b00      	cmp	r3, #0
 800353c:	d10a      	bne.n	8003554 <HAL_RCCEx_PeriphCLKConfig+0xb4c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800353e:	4b9d      	ldr	r3, [pc, #628]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003540:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003542:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800354c:	4999      	ldr	r1, [pc, #612]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800354e:	4313      	orrs	r3, r2
 8003550:	658b      	str	r3, [r1, #88]	; 0x58
 8003552:	e001      	b.n	8003558 <HAL_RCCEx_PeriphCLKConfig+0xb50>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003554:	7dfb      	ldrb	r3, [r7, #23]
 8003556:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f003 0308 	and.w	r3, r3, #8
 8003560:	2b00      	cmp	r3, #0
 8003562:	d01a      	beq.n	800359a <HAL_RCCEx_PeriphCLKConfig+0xb92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800356a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800356e:	d10a      	bne.n	8003586 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	3324      	adds	r3, #36	; 0x24
 8003574:	2102      	movs	r1, #2
 8003576:	4618      	mov	r0, r3
 8003578:	f000 fcfc 	bl	8003f74 <RCCEx_PLL3_Config>
 800357c:	4603      	mov	r3, r0
 800357e:	2b00      	cmp	r3, #0
 8003580:	d001      	beq.n	8003586 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        {
          status = HAL_ERROR;
 8003582:	2301      	movs	r3, #1
 8003584:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8003586:	4b8b      	ldr	r3, [pc, #556]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003588:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800358a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003594:	4987      	ldr	r1, [pc, #540]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003596:	4313      	orrs	r3, r2
 8003598:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f003 0310 	and.w	r3, r3, #16
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d01a      	beq.n	80035dc <HAL_RCCEx_PeriphCLKConfig+0xbd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80035ac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80035b0:	d10a      	bne.n	80035c8 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	3324      	adds	r3, #36	; 0x24
 80035b6:	2102      	movs	r1, #2
 80035b8:	4618      	mov	r0, r3
 80035ba:	f000 fcdb 	bl	8003f74 <RCCEx_PLL3_Config>
 80035be:	4603      	mov	r3, r0
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d001      	beq.n	80035c8 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
      {
        status = HAL_ERROR;
 80035c4:	2301      	movs	r3, #1
 80035c6:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80035c8:	4b7a      	ldr	r3, [pc, #488]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80035ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035cc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80035d6:	4977      	ldr	r1, [pc, #476]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80035d8:	4313      	orrs	r3, r2
 80035da:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d034      	beq.n	8003652 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
  {
    switch(PeriphClkInit->AdcClockSelection)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80035ee:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80035f2:	d01d      	beq.n	8003630 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 80035f4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80035f8:	d817      	bhi.n	800362a <HAL_RCCEx_PeriphCLKConfig+0xc22>
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d003      	beq.n	8003606 <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 80035fe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003602:	d009      	beq.n	8003618 <HAL_RCCEx_PeriphCLKConfig+0xc10>
 8003604:	e011      	b.n	800362a <HAL_RCCEx_PeriphCLKConfig+0xc22>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	3304      	adds	r3, #4
 800360a:	2100      	movs	r1, #0
 800360c:	4618      	mov	r0, r3
 800360e:	f000 fbff 	bl	8003e10 <RCCEx_PLL2_Config>
 8003612:	4603      	mov	r3, r0
 8003614:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8003616:	e00c      	b.n	8003632 <HAL_RCCEx_PeriphCLKConfig+0xc2a>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	3324      	adds	r3, #36	; 0x24
 800361c:	2102      	movs	r1, #2
 800361e:	4618      	mov	r0, r3
 8003620:	f000 fca8 	bl	8003f74 <RCCEx_PLL3_Config>
 8003624:	4603      	mov	r3, r0
 8003626:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8003628:	e003      	b.n	8003632 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800362a:	2301      	movs	r3, #1
 800362c:	75fb      	strb	r3, [r7, #23]
      break;
 800362e:	e000      	b.n	8003632 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      break;
 8003630:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003632:	7dfb      	ldrb	r3, [r7, #23]
 8003634:	2b00      	cmp	r3, #0
 8003636:	d10a      	bne.n	800364e <HAL_RCCEx_PeriphCLKConfig+0xc46>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003638:	4b5e      	ldr	r3, [pc, #376]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800363a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800363c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8003646:	495b      	ldr	r1, [pc, #364]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003648:	4313      	orrs	r3, r2
 800364a:	658b      	str	r3, [r1, #88]	; 0x58
 800364c:	e001      	b.n	8003652 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800364e:	7dfb      	ldrb	r3, [r7, #23]
 8003650:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800365a:	2b00      	cmp	r3, #0
 800365c:	d033      	beq.n	80036c6 <HAL_RCCEx_PeriphCLKConfig+0xcbe>
  {

    switch(PeriphClkInit->UsbClockSelection)
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003664:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003668:	d01c      	beq.n	80036a4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>
 800366a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800366e:	d816      	bhi.n	800369e <HAL_RCCEx_PeriphCLKConfig+0xc96>
 8003670:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003674:	d003      	beq.n	800367e <HAL_RCCEx_PeriphCLKConfig+0xc76>
 8003676:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800367a:	d007      	beq.n	800368c <HAL_RCCEx_PeriphCLKConfig+0xc84>
 800367c:	e00f      	b.n	800369e <HAL_RCCEx_PeriphCLKConfig+0xc96>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800367e:	4b4d      	ldr	r3, [pc, #308]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003680:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003682:	4a4c      	ldr	r2, [pc, #304]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003684:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003688:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 800368a:	e00c      	b.n	80036a6 <HAL_RCCEx_PeriphCLKConfig+0xc9e>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	3324      	adds	r3, #36	; 0x24
 8003690:	2101      	movs	r1, #1
 8003692:	4618      	mov	r0, r3
 8003694:	f000 fc6e 	bl	8003f74 <RCCEx_PLL3_Config>
 8003698:	4603      	mov	r3, r0
 800369a:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 800369c:	e003      	b.n	80036a6 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800369e:	2301      	movs	r3, #1
 80036a0:	75fb      	strb	r3, [r7, #23]
      break;
 80036a2:	e000      	b.n	80036a6 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      break;
 80036a4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80036a6:	7dfb      	ldrb	r3, [r7, #23]
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d10a      	bne.n	80036c2 <HAL_RCCEx_PeriphCLKConfig+0xcba>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80036ac:	4b41      	ldr	r3, [pc, #260]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80036ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036b0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80036ba:	493e      	ldr	r1, [pc, #248]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80036bc:	4313      	orrs	r3, r2
 80036be:	654b      	str	r3, [r1, #84]	; 0x54
 80036c0:	e001      	b.n	80036c6 <HAL_RCCEx_PeriphCLKConfig+0xcbe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036c2:	7dfb      	ldrb	r3, [r7, #23]
 80036c4:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d029      	beq.n	8003726 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d003      	beq.n	80036e2 <HAL_RCCEx_PeriphCLKConfig+0xcda>
 80036da:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80036de:	d007      	beq.n	80036f0 <HAL_RCCEx_PeriphCLKConfig+0xce8>
 80036e0:	e00f      	b.n	8003702 <HAL_RCCEx_PeriphCLKConfig+0xcfa>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80036e2:	4b34      	ldr	r3, [pc, #208]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80036e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036e6:	4a33      	ldr	r2, [pc, #204]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80036e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80036ec:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 80036ee:	e00b      	b.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	3304      	adds	r3, #4
 80036f4:	2102      	movs	r1, #2
 80036f6:	4618      	mov	r0, r3
 80036f8:	f000 fb8a 	bl	8003e10 <RCCEx_PLL2_Config>
 80036fc:	4603      	mov	r3, r0
 80036fe:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8003700:	e002      	b.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    default:
      ret = HAL_ERROR;
 8003702:	2301      	movs	r3, #1
 8003704:	75fb      	strb	r3, [r7, #23]
      break;
 8003706:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003708:	7dfb      	ldrb	r3, [r7, #23]
 800370a:	2b00      	cmp	r3, #0
 800370c:	d109      	bne.n	8003722 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800370e:	4b29      	ldr	r3, [pc, #164]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003710:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003712:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800371a:	4926      	ldr	r1, [pc, #152]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800371c:	4313      	orrs	r3, r2
 800371e:	64cb      	str	r3, [r1, #76]	; 0x4c
 8003720:	e001      	b.n	8003726 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003722:	7dfb      	ldrb	r3, [r7, #23]
 8003724:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800372e:	2b00      	cmp	r3, #0
 8003730:	d00a      	beq.n	8003748 <HAL_RCCEx_PeriphCLKConfig+0xd40>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	3324      	adds	r3, #36	; 0x24
 8003736:	2102      	movs	r1, #2
 8003738:	4618      	mov	r0, r3
 800373a:	f000 fc1b 	bl	8003f74 <RCCEx_PLL3_Config>
 800373e:	4603      	mov	r3, r0
 8003740:	2b00      	cmp	r3, #0
 8003742:	d001      	beq.n	8003748 <HAL_RCCEx_PeriphCLKConfig+0xd40>
    {
      status=HAL_ERROR;
 8003744:	2301      	movs	r3, #1
 8003746:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003750:	2b00      	cmp	r3, #0
 8003752:	d033      	beq.n	80037bc <HAL_RCCEx_PeriphCLKConfig+0xdb4>
  {

    switch(PeriphClkInit->RngClockSelection)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003758:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800375c:	d017      	beq.n	800378e <HAL_RCCEx_PeriphCLKConfig+0xd86>
 800375e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003762:	d811      	bhi.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 8003764:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003768:	d013      	beq.n	8003792 <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 800376a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800376e:	d80b      	bhi.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 8003770:	2b00      	cmp	r3, #0
 8003772:	d010      	beq.n	8003796 <HAL_RCCEx_PeriphCLKConfig+0xd8e>
 8003774:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003778:	d106      	bne.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0xd80>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800377a:	4b0e      	ldr	r3, [pc, #56]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800377c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800377e:	4a0d      	ldr	r2, [pc, #52]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003780:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003784:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8003786:	e007      	b.n	8003798 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003788:	2301      	movs	r3, #1
 800378a:	75fb      	strb	r3, [r7, #23]
      break;
 800378c:	e004      	b.n	8003798 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 800378e:	bf00      	nop
 8003790:	e002      	b.n	8003798 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8003792:	bf00      	nop
 8003794:	e000      	b.n	8003798 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8003796:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003798:	7dfb      	ldrb	r3, [r7, #23]
 800379a:	2b00      	cmp	r3, #0
 800379c:	d10c      	bne.n	80037b8 <HAL_RCCEx_PeriphCLKConfig+0xdb0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800379e:	4b05      	ldr	r3, [pc, #20]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80037a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037a2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80037aa:	4902      	ldr	r1, [pc, #8]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80037ac:	4313      	orrs	r3, r2
 80037ae:	654b      	str	r3, [r1, #84]	; 0x54
 80037b0:	e004      	b.n	80037bc <HAL_RCCEx_PeriphCLKConfig+0xdb4>
 80037b2:	bf00      	nop
 80037b4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037b8:	7dfb      	ldrb	r3, [r7, #23]
 80037ba:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d008      	beq.n	80037da <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80037c8:	4b31      	ldr	r3, [pc, #196]	; (8003890 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80037ca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80037cc:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037d4:	492e      	ldr	r1, [pc, #184]	; (8003890 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80037d6:	4313      	orrs	r3, r2
 80037d8:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d009      	beq.n	80037fa <HAL_RCCEx_PeriphCLKConfig+0xdf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80037e6:	4b2a      	ldr	r3, [pc, #168]	; (8003890 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80037e8:	691b      	ldr	r3, [r3, #16]
 80037ea:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80037f4:	4926      	ldr	r1, [pc, #152]	; (8003890 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80037f6:	4313      	orrs	r3, r2
 80037f8:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003802:	2b00      	cmp	r3, #0
 8003804:	d008      	beq.n	8003818 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003806:	4b22      	ldr	r3, [pc, #136]	; (8003890 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8003808:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800380a:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003812:	491f      	ldr	r1, [pc, #124]	; (8003890 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8003814:	4313      	orrs	r3, r2
 8003816:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8003820:	2b00      	cmp	r3, #0
 8003822:	d00d      	beq.n	8003840 <HAL_RCCEx_PeriphCLKConfig+0xe38>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003824:	4b1a      	ldr	r3, [pc, #104]	; (8003890 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8003826:	691b      	ldr	r3, [r3, #16]
 8003828:	4a19      	ldr	r2, [pc, #100]	; (8003890 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800382a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800382e:	6113      	str	r3, [r2, #16]
 8003830:	4b17      	ldr	r3, [pc, #92]	; (8003890 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8003832:	691a      	ldr	r2, [r3, #16]
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800383a:	4915      	ldr	r1, [pc, #84]	; (8003890 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800383c:	4313      	orrs	r3, r2
 800383e:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	2b00      	cmp	r3, #0
 8003846:	da08      	bge.n	800385a <HAL_RCCEx_PeriphCLKConfig+0xe52>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8003848:	4b11      	ldr	r3, [pc, #68]	; (8003890 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800384a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800384c:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003854:	490e      	ldr	r1, [pc, #56]	; (8003890 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8003856:	4313      	orrs	r3, r2
 8003858:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003862:	2b00      	cmp	r3, #0
 8003864:	d009      	beq.n	800387a <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003866:	4b0a      	ldr	r3, [pc, #40]	; (8003890 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8003868:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800386a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003874:	4906      	ldr	r1, [pc, #24]	; (8003890 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8003876:	4313      	orrs	r3, r2
 8003878:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 800387a:	7dbb      	ldrb	r3, [r7, #22]
 800387c:	2b00      	cmp	r3, #0
 800387e:	d101      	bne.n	8003884 <HAL_RCCEx_PeriphCLKConfig+0xe7c>
  {
    return HAL_OK;
 8003880:	2300      	movs	r3, #0
 8003882:	e000      	b.n	8003886 <HAL_RCCEx_PeriphCLKConfig+0xe7e>
  }
  return HAL_ERROR;
 8003884:	2301      	movs	r3, #1
}
 8003886:	4618      	mov	r0, r3
 8003888:	3718      	adds	r7, #24
 800388a:	46bd      	mov	sp, r7
 800388c:	bd80      	pop	{r7, pc}
 800388e:	bf00      	nop
 8003890:	58024400 	.word	0x58024400

08003894 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8003894:	b580      	push	{r7, lr}
 8003896:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8003898:	f7ff f85a 	bl	8002950 <HAL_RCC_GetHCLKFreq>
 800389c:	4602      	mov	r2, r0
 800389e:	4b06      	ldr	r3, [pc, #24]	; (80038b8 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80038a0:	6a1b      	ldr	r3, [r3, #32]
 80038a2:	091b      	lsrs	r3, r3, #4
 80038a4:	f003 0307 	and.w	r3, r3, #7
 80038a8:	4904      	ldr	r1, [pc, #16]	; (80038bc <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80038aa:	5ccb      	ldrb	r3, [r1, r3]
 80038ac:	f003 031f 	and.w	r3, r3, #31
 80038b0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80038b4:	4618      	mov	r0, r3
 80038b6:	bd80      	pop	{r7, pc}
 80038b8:	58024400 	.word	0x58024400
 80038bc:	080079d4 	.word	0x080079d4

080038c0 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 80038c0:	b480      	push	{r7}
 80038c2:	b089      	sub	sp, #36	; 0x24
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80038c8:	4ba1      	ldr	r3, [pc, #644]	; (8003b50 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80038ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038cc:	f003 0303 	and.w	r3, r3, #3
 80038d0:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 80038d2:	4b9f      	ldr	r3, [pc, #636]	; (8003b50 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80038d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038d6:	0b1b      	lsrs	r3, r3, #12
 80038d8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80038dc:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80038de:	4b9c      	ldr	r3, [pc, #624]	; (8003b50 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80038e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038e2:	091b      	lsrs	r3, r3, #4
 80038e4:	f003 0301 	and.w	r3, r3, #1
 80038e8:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 80038ea:	4b99      	ldr	r3, [pc, #612]	; (8003b50 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80038ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038ee:	08db      	lsrs	r3, r3, #3
 80038f0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80038f4:	693a      	ldr	r2, [r7, #16]
 80038f6:	fb02 f303 	mul.w	r3, r2, r3
 80038fa:	ee07 3a90 	vmov	s15, r3
 80038fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003902:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8003906:	697b      	ldr	r3, [r7, #20]
 8003908:	2b00      	cmp	r3, #0
 800390a:	f000 8111 	beq.w	8003b30 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800390e:	69bb      	ldr	r3, [r7, #24]
 8003910:	2b02      	cmp	r3, #2
 8003912:	f000 8083 	beq.w	8003a1c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8003916:	69bb      	ldr	r3, [r7, #24]
 8003918:	2b02      	cmp	r3, #2
 800391a:	f200 80a1 	bhi.w	8003a60 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800391e:	69bb      	ldr	r3, [r7, #24]
 8003920:	2b00      	cmp	r3, #0
 8003922:	d003      	beq.n	800392c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8003924:	69bb      	ldr	r3, [r7, #24]
 8003926:	2b01      	cmp	r3, #1
 8003928:	d056      	beq.n	80039d8 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800392a:	e099      	b.n	8003a60 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800392c:	4b88      	ldr	r3, [pc, #544]	; (8003b50 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f003 0320 	and.w	r3, r3, #32
 8003934:	2b00      	cmp	r3, #0
 8003936:	d02d      	beq.n	8003994 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8003938:	4b85      	ldr	r3, [pc, #532]	; (8003b50 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	08db      	lsrs	r3, r3, #3
 800393e:	f003 0303 	and.w	r3, r3, #3
 8003942:	4a84      	ldr	r2, [pc, #528]	; (8003b54 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8003944:	fa22 f303 	lsr.w	r3, r2, r3
 8003948:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800394a:	68bb      	ldr	r3, [r7, #8]
 800394c:	ee07 3a90 	vmov	s15, r3
 8003950:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003954:	697b      	ldr	r3, [r7, #20]
 8003956:	ee07 3a90 	vmov	s15, r3
 800395a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800395e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003962:	4b7b      	ldr	r3, [pc, #492]	; (8003b50 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003964:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003966:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800396a:	ee07 3a90 	vmov	s15, r3
 800396e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003972:	ed97 6a03 	vldr	s12, [r7, #12]
 8003976:	eddf 5a78 	vldr	s11, [pc, #480]	; 8003b58 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800397a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800397e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003982:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003986:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800398a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800398e:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8003992:	e087      	b.n	8003aa4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8003994:	697b      	ldr	r3, [r7, #20]
 8003996:	ee07 3a90 	vmov	s15, r3
 800399a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800399e:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8003b5c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80039a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80039a6:	4b6a      	ldr	r3, [pc, #424]	; (8003b50 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80039a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80039ae:	ee07 3a90 	vmov	s15, r3
 80039b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80039b6:	ed97 6a03 	vldr	s12, [r7, #12]
 80039ba:	eddf 5a67 	vldr	s11, [pc, #412]	; 8003b58 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80039be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80039c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80039c6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80039ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80039ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80039d2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80039d6:	e065      	b.n	8003aa4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80039d8:	697b      	ldr	r3, [r7, #20]
 80039da:	ee07 3a90 	vmov	s15, r3
 80039de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80039e2:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8003b60 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80039e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80039ea:	4b59      	ldr	r3, [pc, #356]	; (8003b50 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80039ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80039f2:	ee07 3a90 	vmov	s15, r3
 80039f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80039fa:	ed97 6a03 	vldr	s12, [r7, #12]
 80039fe:	eddf 5a56 	vldr	s11, [pc, #344]	; 8003b58 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003a02:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003a06:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003a0a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003a0e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003a12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a16:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003a1a:	e043      	b.n	8003aa4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8003a1c:	697b      	ldr	r3, [r7, #20]
 8003a1e:	ee07 3a90 	vmov	s15, r3
 8003a22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003a26:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8003b64 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8003a2a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003a2e:	4b48      	ldr	r3, [pc, #288]	; (8003b50 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003a30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a32:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a36:	ee07 3a90 	vmov	s15, r3
 8003a3a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003a3e:	ed97 6a03 	vldr	s12, [r7, #12]
 8003a42:	eddf 5a45 	vldr	s11, [pc, #276]	; 8003b58 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003a46:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003a4a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003a4e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003a52:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003a56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a5a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003a5e:	e021      	b.n	8003aa4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8003a60:	697b      	ldr	r3, [r7, #20]
 8003a62:	ee07 3a90 	vmov	s15, r3
 8003a66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003a6a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8003b60 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8003a6e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003a72:	4b37      	ldr	r3, [pc, #220]	; (8003b50 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003a74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a7a:	ee07 3a90 	vmov	s15, r3
 8003a7e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003a82:	ed97 6a03 	vldr	s12, [r7, #12]
 8003a86:	eddf 5a34 	vldr	s11, [pc, #208]	; 8003b58 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003a8a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003a8e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003a92:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003a96:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003a9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a9e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003aa2:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8003aa4:	4b2a      	ldr	r3, [pc, #168]	; (8003b50 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003aa6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003aa8:	0a5b      	lsrs	r3, r3, #9
 8003aaa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003aae:	ee07 3a90 	vmov	s15, r3
 8003ab2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ab6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003aba:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003abe:	edd7 6a07 	vldr	s13, [r7, #28]
 8003ac2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003ac6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003aca:	ee17 2a90 	vmov	r2, s15
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8003ad2:	4b1f      	ldr	r3, [pc, #124]	; (8003b50 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003ad4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ad6:	0c1b      	lsrs	r3, r3, #16
 8003ad8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003adc:	ee07 3a90 	vmov	s15, r3
 8003ae0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ae4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003ae8:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003aec:	edd7 6a07 	vldr	s13, [r7, #28]
 8003af0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003af4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003af8:	ee17 2a90 	vmov	r2, s15
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8003b00:	4b13      	ldr	r3, [pc, #76]	; (8003b50 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003b02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b04:	0e1b      	lsrs	r3, r3, #24
 8003b06:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003b0a:	ee07 3a90 	vmov	s15, r3
 8003b0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b12:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003b16:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003b1a:	edd7 6a07 	vldr	s13, [r7, #28]
 8003b1e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003b22:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003b26:	ee17 2a90 	vmov	r2, s15
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8003b2e:	e008      	b.n	8003b42 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	2200      	movs	r2, #0
 8003b34:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	2200      	movs	r2, #0
 8003b3a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2200      	movs	r2, #0
 8003b40:	609a      	str	r2, [r3, #8]
}
 8003b42:	bf00      	nop
 8003b44:	3724      	adds	r7, #36	; 0x24
 8003b46:	46bd      	mov	sp, r7
 8003b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4c:	4770      	bx	lr
 8003b4e:	bf00      	nop
 8003b50:	58024400 	.word	0x58024400
 8003b54:	03d09000 	.word	0x03d09000
 8003b58:	46000000 	.word	0x46000000
 8003b5c:	4c742400 	.word	0x4c742400
 8003b60:	4a742400 	.word	0x4a742400
 8003b64:	4af42400 	.word	0x4af42400

08003b68 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8003b68:	b480      	push	{r7}
 8003b6a:	b089      	sub	sp, #36	; 0x24
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003b70:	4ba1      	ldr	r3, [pc, #644]	; (8003df8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003b72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b74:	f003 0303 	and.w	r3, r3, #3
 8003b78:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8003b7a:	4b9f      	ldr	r3, [pc, #636]	; (8003df8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003b7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b7e:	0d1b      	lsrs	r3, r3, #20
 8003b80:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003b84:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8003b86:	4b9c      	ldr	r3, [pc, #624]	; (8003df8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003b88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b8a:	0a1b      	lsrs	r3, r3, #8
 8003b8c:	f003 0301 	and.w	r3, r3, #1
 8003b90:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8003b92:	4b99      	ldr	r3, [pc, #612]	; (8003df8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003b94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b96:	08db      	lsrs	r3, r3, #3
 8003b98:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003b9c:	693a      	ldr	r2, [r7, #16]
 8003b9e:	fb02 f303 	mul.w	r3, r2, r3
 8003ba2:	ee07 3a90 	vmov	s15, r3
 8003ba6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003baa:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8003bae:	697b      	ldr	r3, [r7, #20]
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	f000 8111 	beq.w	8003dd8 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8003bb6:	69bb      	ldr	r3, [r7, #24]
 8003bb8:	2b02      	cmp	r3, #2
 8003bba:	f000 8083 	beq.w	8003cc4 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8003bbe:	69bb      	ldr	r3, [r7, #24]
 8003bc0:	2b02      	cmp	r3, #2
 8003bc2:	f200 80a1 	bhi.w	8003d08 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8003bc6:	69bb      	ldr	r3, [r7, #24]
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d003      	beq.n	8003bd4 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8003bcc:	69bb      	ldr	r3, [r7, #24]
 8003bce:	2b01      	cmp	r3, #1
 8003bd0:	d056      	beq.n	8003c80 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8003bd2:	e099      	b.n	8003d08 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003bd4:	4b88      	ldr	r3, [pc, #544]	; (8003df8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f003 0320 	and.w	r3, r3, #32
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d02d      	beq.n	8003c3c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8003be0:	4b85      	ldr	r3, [pc, #532]	; (8003df8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	08db      	lsrs	r3, r3, #3
 8003be6:	f003 0303 	and.w	r3, r3, #3
 8003bea:	4a84      	ldr	r2, [pc, #528]	; (8003dfc <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8003bec:	fa22 f303 	lsr.w	r3, r2, r3
 8003bf0:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8003bf2:	68bb      	ldr	r3, [r7, #8]
 8003bf4:	ee07 3a90 	vmov	s15, r3
 8003bf8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003bfc:	697b      	ldr	r3, [r7, #20]
 8003bfe:	ee07 3a90 	vmov	s15, r3
 8003c02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c06:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003c0a:	4b7b      	ldr	r3, [pc, #492]	; (8003df8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c12:	ee07 3a90 	vmov	s15, r3
 8003c16:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003c1a:	ed97 6a03 	vldr	s12, [r7, #12]
 8003c1e:	eddf 5a78 	vldr	s11, [pc, #480]	; 8003e00 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003c22:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003c26:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003c2a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003c2e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003c32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c36:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8003c3a:	e087      	b.n	8003d4c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8003c3c:	697b      	ldr	r3, [r7, #20]
 8003c3e:	ee07 3a90 	vmov	s15, r3
 8003c42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c46:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8003e04 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8003c4a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003c4e:	4b6a      	ldr	r3, [pc, #424]	; (8003df8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003c50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c56:	ee07 3a90 	vmov	s15, r3
 8003c5a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003c5e:	ed97 6a03 	vldr	s12, [r7, #12]
 8003c62:	eddf 5a67 	vldr	s11, [pc, #412]	; 8003e00 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003c66:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003c6a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003c6e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003c72:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003c76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c7a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003c7e:	e065      	b.n	8003d4c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8003c80:	697b      	ldr	r3, [r7, #20]
 8003c82:	ee07 3a90 	vmov	s15, r3
 8003c86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c8a:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8003e08 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8003c8e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003c92:	4b59      	ldr	r3, [pc, #356]	; (8003df8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003c94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c9a:	ee07 3a90 	vmov	s15, r3
 8003c9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003ca2:	ed97 6a03 	vldr	s12, [r7, #12]
 8003ca6:	eddf 5a56 	vldr	s11, [pc, #344]	; 8003e00 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003caa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003cae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003cb2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003cb6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003cba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003cbe:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003cc2:	e043      	b.n	8003d4c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8003cc4:	697b      	ldr	r3, [r7, #20]
 8003cc6:	ee07 3a90 	vmov	s15, r3
 8003cca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003cce:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8003e0c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8003cd2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003cd6:	4b48      	ldr	r3, [pc, #288]	; (8003df8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003cd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003cde:	ee07 3a90 	vmov	s15, r3
 8003ce2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003ce6:	ed97 6a03 	vldr	s12, [r7, #12]
 8003cea:	eddf 5a45 	vldr	s11, [pc, #276]	; 8003e00 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003cee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003cf2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003cf6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003cfa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003cfe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d02:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003d06:	e021      	b.n	8003d4c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8003d08:	697b      	ldr	r3, [r7, #20]
 8003d0a:	ee07 3a90 	vmov	s15, r3
 8003d0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d12:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8003e08 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8003d16:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003d1a:	4b37      	ldr	r3, [pc, #220]	; (8003df8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003d1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d22:	ee07 3a90 	vmov	s15, r3
 8003d26:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003d2a:	ed97 6a03 	vldr	s12, [r7, #12]
 8003d2e:	eddf 5a34 	vldr	s11, [pc, #208]	; 8003e00 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003d32:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003d36:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003d3a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003d3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003d42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d46:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003d4a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8003d4c:	4b2a      	ldr	r3, [pc, #168]	; (8003df8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003d4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d50:	0a5b      	lsrs	r3, r3, #9
 8003d52:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003d56:	ee07 3a90 	vmov	s15, r3
 8003d5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d5e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003d62:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003d66:	edd7 6a07 	vldr	s13, [r7, #28]
 8003d6a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003d6e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003d72:	ee17 2a90 	vmov	r2, s15
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8003d7a:	4b1f      	ldr	r3, [pc, #124]	; (8003df8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003d7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d7e:	0c1b      	lsrs	r3, r3, #16
 8003d80:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003d84:	ee07 3a90 	vmov	s15, r3
 8003d88:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d8c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003d90:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003d94:	edd7 6a07 	vldr	s13, [r7, #28]
 8003d98:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003d9c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003da0:	ee17 2a90 	vmov	r2, s15
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8003da8:	4b13      	ldr	r3, [pc, #76]	; (8003df8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003daa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dac:	0e1b      	lsrs	r3, r3, #24
 8003dae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003db2:	ee07 3a90 	vmov	s15, r3
 8003db6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003dba:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003dbe:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003dc2:	edd7 6a07 	vldr	s13, [r7, #28]
 8003dc6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003dca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003dce:	ee17 2a90 	vmov	r2, s15
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8003dd6:	e008      	b.n	8003dea <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	2200      	movs	r2, #0
 8003ddc:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	2200      	movs	r2, #0
 8003de2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2200      	movs	r2, #0
 8003de8:	609a      	str	r2, [r3, #8]
}
 8003dea:	bf00      	nop
 8003dec:	3724      	adds	r7, #36	; 0x24
 8003dee:	46bd      	mov	sp, r7
 8003df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df4:	4770      	bx	lr
 8003df6:	bf00      	nop
 8003df8:	58024400 	.word	0x58024400
 8003dfc:	03d09000 	.word	0x03d09000
 8003e00:	46000000 	.word	0x46000000
 8003e04:	4c742400 	.word	0x4c742400
 8003e08:	4a742400 	.word	0x4a742400
 8003e0c:	4af42400 	.word	0x4af42400

08003e10 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8003e10:	b580      	push	{r7, lr}
 8003e12:	b084      	sub	sp, #16
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	6078      	str	r0, [r7, #4]
 8003e18:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8003e1e:	4b53      	ldr	r3, [pc, #332]	; (8003f6c <RCCEx_PLL2_Config+0x15c>)
 8003e20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e22:	f003 0303 	and.w	r3, r3, #3
 8003e26:	2b03      	cmp	r3, #3
 8003e28:	d101      	bne.n	8003e2e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8003e2a:	2301      	movs	r3, #1
 8003e2c:	e099      	b.n	8003f62 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8003e2e:	4b4f      	ldr	r3, [pc, #316]	; (8003f6c <RCCEx_PLL2_Config+0x15c>)
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	4a4e      	ldr	r2, [pc, #312]	; (8003f6c <RCCEx_PLL2_Config+0x15c>)
 8003e34:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003e38:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e3a:	f7fd fab9 	bl	80013b0 <HAL_GetTick>
 8003e3e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8003e40:	e008      	b.n	8003e54 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8003e42:	f7fd fab5 	bl	80013b0 <HAL_GetTick>
 8003e46:	4602      	mov	r2, r0
 8003e48:	68bb      	ldr	r3, [r7, #8]
 8003e4a:	1ad3      	subs	r3, r2, r3
 8003e4c:	2b02      	cmp	r3, #2
 8003e4e:	d901      	bls.n	8003e54 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8003e50:	2303      	movs	r3, #3
 8003e52:	e086      	b.n	8003f62 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8003e54:	4b45      	ldr	r3, [pc, #276]	; (8003f6c <RCCEx_PLL2_Config+0x15c>)
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d1f0      	bne.n	8003e42 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8003e60:	4b42      	ldr	r3, [pc, #264]	; (8003f6c <RCCEx_PLL2_Config+0x15c>)
 8003e62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e64:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	031b      	lsls	r3, r3, #12
 8003e6e:	493f      	ldr	r1, [pc, #252]	; (8003f6c <RCCEx_PLL2_Config+0x15c>)
 8003e70:	4313      	orrs	r3, r2
 8003e72:	628b      	str	r3, [r1, #40]	; 0x28
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	685b      	ldr	r3, [r3, #4]
 8003e78:	3b01      	subs	r3, #1
 8003e7a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	689b      	ldr	r3, [r3, #8]
 8003e82:	3b01      	subs	r3, #1
 8003e84:	025b      	lsls	r3, r3, #9
 8003e86:	b29b      	uxth	r3, r3
 8003e88:	431a      	orrs	r2, r3
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	68db      	ldr	r3, [r3, #12]
 8003e8e:	3b01      	subs	r3, #1
 8003e90:	041b      	lsls	r3, r3, #16
 8003e92:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8003e96:	431a      	orrs	r2, r3
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	691b      	ldr	r3, [r3, #16]
 8003e9c:	3b01      	subs	r3, #1
 8003e9e:	061b      	lsls	r3, r3, #24
 8003ea0:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8003ea4:	4931      	ldr	r1, [pc, #196]	; (8003f6c <RCCEx_PLL2_Config+0x15c>)
 8003ea6:	4313      	orrs	r3, r2
 8003ea8:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8003eaa:	4b30      	ldr	r3, [pc, #192]	; (8003f6c <RCCEx_PLL2_Config+0x15c>)
 8003eac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003eae:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	695b      	ldr	r3, [r3, #20]
 8003eb6:	492d      	ldr	r1, [pc, #180]	; (8003f6c <RCCEx_PLL2_Config+0x15c>)
 8003eb8:	4313      	orrs	r3, r2
 8003eba:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8003ebc:	4b2b      	ldr	r3, [pc, #172]	; (8003f6c <RCCEx_PLL2_Config+0x15c>)
 8003ebe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ec0:	f023 0220 	bic.w	r2, r3, #32
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	699b      	ldr	r3, [r3, #24]
 8003ec8:	4928      	ldr	r1, [pc, #160]	; (8003f6c <RCCEx_PLL2_Config+0x15c>)
 8003eca:	4313      	orrs	r3, r2
 8003ecc:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8003ece:	4b27      	ldr	r3, [pc, #156]	; (8003f6c <RCCEx_PLL2_Config+0x15c>)
 8003ed0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ed2:	4a26      	ldr	r2, [pc, #152]	; (8003f6c <RCCEx_PLL2_Config+0x15c>)
 8003ed4:	f023 0310 	bic.w	r3, r3, #16
 8003ed8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8003eda:	4b24      	ldr	r3, [pc, #144]	; (8003f6c <RCCEx_PLL2_Config+0x15c>)
 8003edc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003ede:	4b24      	ldr	r3, [pc, #144]	; (8003f70 <RCCEx_PLL2_Config+0x160>)
 8003ee0:	4013      	ands	r3, r2
 8003ee2:	687a      	ldr	r2, [r7, #4]
 8003ee4:	69d2      	ldr	r2, [r2, #28]
 8003ee6:	00d2      	lsls	r2, r2, #3
 8003ee8:	4920      	ldr	r1, [pc, #128]	; (8003f6c <RCCEx_PLL2_Config+0x15c>)
 8003eea:	4313      	orrs	r3, r2
 8003eec:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8003eee:	4b1f      	ldr	r3, [pc, #124]	; (8003f6c <RCCEx_PLL2_Config+0x15c>)
 8003ef0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ef2:	4a1e      	ldr	r2, [pc, #120]	; (8003f6c <RCCEx_PLL2_Config+0x15c>)
 8003ef4:	f043 0310 	orr.w	r3, r3, #16
 8003ef8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8003efa:	683b      	ldr	r3, [r7, #0]
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d106      	bne.n	8003f0e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8003f00:	4b1a      	ldr	r3, [pc, #104]	; (8003f6c <RCCEx_PLL2_Config+0x15c>)
 8003f02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f04:	4a19      	ldr	r2, [pc, #100]	; (8003f6c <RCCEx_PLL2_Config+0x15c>)
 8003f06:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8003f0a:	62d3      	str	r3, [r2, #44]	; 0x2c
 8003f0c:	e00f      	b.n	8003f2e <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8003f0e:	683b      	ldr	r3, [r7, #0]
 8003f10:	2b01      	cmp	r3, #1
 8003f12:	d106      	bne.n	8003f22 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8003f14:	4b15      	ldr	r3, [pc, #84]	; (8003f6c <RCCEx_PLL2_Config+0x15c>)
 8003f16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f18:	4a14      	ldr	r2, [pc, #80]	; (8003f6c <RCCEx_PLL2_Config+0x15c>)
 8003f1a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003f1e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8003f20:	e005      	b.n	8003f2e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8003f22:	4b12      	ldr	r3, [pc, #72]	; (8003f6c <RCCEx_PLL2_Config+0x15c>)
 8003f24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f26:	4a11      	ldr	r2, [pc, #68]	; (8003f6c <RCCEx_PLL2_Config+0x15c>)
 8003f28:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003f2c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8003f2e:	4b0f      	ldr	r3, [pc, #60]	; (8003f6c <RCCEx_PLL2_Config+0x15c>)
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	4a0e      	ldr	r2, [pc, #56]	; (8003f6c <RCCEx_PLL2_Config+0x15c>)
 8003f34:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003f38:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f3a:	f7fd fa39 	bl	80013b0 <HAL_GetTick>
 8003f3e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8003f40:	e008      	b.n	8003f54 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8003f42:	f7fd fa35 	bl	80013b0 <HAL_GetTick>
 8003f46:	4602      	mov	r2, r0
 8003f48:	68bb      	ldr	r3, [r7, #8]
 8003f4a:	1ad3      	subs	r3, r2, r3
 8003f4c:	2b02      	cmp	r3, #2
 8003f4e:	d901      	bls.n	8003f54 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8003f50:	2303      	movs	r3, #3
 8003f52:	e006      	b.n	8003f62 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8003f54:	4b05      	ldr	r3, [pc, #20]	; (8003f6c <RCCEx_PLL2_Config+0x15c>)
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d0f0      	beq.n	8003f42 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8003f60:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f62:	4618      	mov	r0, r3
 8003f64:	3710      	adds	r7, #16
 8003f66:	46bd      	mov	sp, r7
 8003f68:	bd80      	pop	{r7, pc}
 8003f6a:	bf00      	nop
 8003f6c:	58024400 	.word	0x58024400
 8003f70:	ffff0007 	.word	0xffff0007

08003f74 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b084      	sub	sp, #16
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]
 8003f7c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003f7e:	2300      	movs	r3, #0
 8003f80:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8003f82:	4b53      	ldr	r3, [pc, #332]	; (80040d0 <RCCEx_PLL3_Config+0x15c>)
 8003f84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f86:	f003 0303 	and.w	r3, r3, #3
 8003f8a:	2b03      	cmp	r3, #3
 8003f8c:	d101      	bne.n	8003f92 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8003f8e:	2301      	movs	r3, #1
 8003f90:	e099      	b.n	80040c6 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8003f92:	4b4f      	ldr	r3, [pc, #316]	; (80040d0 <RCCEx_PLL3_Config+0x15c>)
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	4a4e      	ldr	r2, [pc, #312]	; (80040d0 <RCCEx_PLL3_Config+0x15c>)
 8003f98:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003f9c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f9e:	f7fd fa07 	bl	80013b0 <HAL_GetTick>
 8003fa2:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8003fa4:	e008      	b.n	8003fb8 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8003fa6:	f7fd fa03 	bl	80013b0 <HAL_GetTick>
 8003faa:	4602      	mov	r2, r0
 8003fac:	68bb      	ldr	r3, [r7, #8]
 8003fae:	1ad3      	subs	r3, r2, r3
 8003fb0:	2b02      	cmp	r3, #2
 8003fb2:	d901      	bls.n	8003fb8 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8003fb4:	2303      	movs	r3, #3
 8003fb6:	e086      	b.n	80040c6 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8003fb8:	4b45      	ldr	r3, [pc, #276]	; (80040d0 <RCCEx_PLL3_Config+0x15c>)
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d1f0      	bne.n	8003fa6 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8003fc4:	4b42      	ldr	r3, [pc, #264]	; (80040d0 <RCCEx_PLL3_Config+0x15c>)
 8003fc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fc8:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	051b      	lsls	r3, r3, #20
 8003fd2:	493f      	ldr	r1, [pc, #252]	; (80040d0 <RCCEx_PLL3_Config+0x15c>)
 8003fd4:	4313      	orrs	r3, r2
 8003fd6:	628b      	str	r3, [r1, #40]	; 0x28
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	685b      	ldr	r3, [r3, #4]
 8003fdc:	3b01      	subs	r3, #1
 8003fde:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	689b      	ldr	r3, [r3, #8]
 8003fe6:	3b01      	subs	r3, #1
 8003fe8:	025b      	lsls	r3, r3, #9
 8003fea:	b29b      	uxth	r3, r3
 8003fec:	431a      	orrs	r2, r3
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	68db      	ldr	r3, [r3, #12]
 8003ff2:	3b01      	subs	r3, #1
 8003ff4:	041b      	lsls	r3, r3, #16
 8003ff6:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8003ffa:	431a      	orrs	r2, r3
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	691b      	ldr	r3, [r3, #16]
 8004000:	3b01      	subs	r3, #1
 8004002:	061b      	lsls	r3, r3, #24
 8004004:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8004008:	4931      	ldr	r1, [pc, #196]	; (80040d0 <RCCEx_PLL3_Config+0x15c>)
 800400a:	4313      	orrs	r3, r2
 800400c:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800400e:	4b30      	ldr	r3, [pc, #192]	; (80040d0 <RCCEx_PLL3_Config+0x15c>)
 8004010:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004012:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	695b      	ldr	r3, [r3, #20]
 800401a:	492d      	ldr	r1, [pc, #180]	; (80040d0 <RCCEx_PLL3_Config+0x15c>)
 800401c:	4313      	orrs	r3, r2
 800401e:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004020:	4b2b      	ldr	r3, [pc, #172]	; (80040d0 <RCCEx_PLL3_Config+0x15c>)
 8004022:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004024:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	699b      	ldr	r3, [r3, #24]
 800402c:	4928      	ldr	r1, [pc, #160]	; (80040d0 <RCCEx_PLL3_Config+0x15c>)
 800402e:	4313      	orrs	r3, r2
 8004030:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8004032:	4b27      	ldr	r3, [pc, #156]	; (80040d0 <RCCEx_PLL3_Config+0x15c>)
 8004034:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004036:	4a26      	ldr	r2, [pc, #152]	; (80040d0 <RCCEx_PLL3_Config+0x15c>)
 8004038:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800403c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800403e:	4b24      	ldr	r3, [pc, #144]	; (80040d0 <RCCEx_PLL3_Config+0x15c>)
 8004040:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004042:	4b24      	ldr	r3, [pc, #144]	; (80040d4 <RCCEx_PLL3_Config+0x160>)
 8004044:	4013      	ands	r3, r2
 8004046:	687a      	ldr	r2, [r7, #4]
 8004048:	69d2      	ldr	r2, [r2, #28]
 800404a:	00d2      	lsls	r2, r2, #3
 800404c:	4920      	ldr	r1, [pc, #128]	; (80040d0 <RCCEx_PLL3_Config+0x15c>)
 800404e:	4313      	orrs	r3, r2
 8004050:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8004052:	4b1f      	ldr	r3, [pc, #124]	; (80040d0 <RCCEx_PLL3_Config+0x15c>)
 8004054:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004056:	4a1e      	ldr	r2, [pc, #120]	; (80040d0 <RCCEx_PLL3_Config+0x15c>)
 8004058:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800405c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800405e:	683b      	ldr	r3, [r7, #0]
 8004060:	2b00      	cmp	r3, #0
 8004062:	d106      	bne.n	8004072 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004064:	4b1a      	ldr	r3, [pc, #104]	; (80040d0 <RCCEx_PLL3_Config+0x15c>)
 8004066:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004068:	4a19      	ldr	r2, [pc, #100]	; (80040d0 <RCCEx_PLL3_Config+0x15c>)
 800406a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800406e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004070:	e00f      	b.n	8004092 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8004072:	683b      	ldr	r3, [r7, #0]
 8004074:	2b01      	cmp	r3, #1
 8004076:	d106      	bne.n	8004086 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004078:	4b15      	ldr	r3, [pc, #84]	; (80040d0 <RCCEx_PLL3_Config+0x15c>)
 800407a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800407c:	4a14      	ldr	r2, [pc, #80]	; (80040d0 <RCCEx_PLL3_Config+0x15c>)
 800407e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004082:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004084:	e005      	b.n	8004092 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8004086:	4b12      	ldr	r3, [pc, #72]	; (80040d0 <RCCEx_PLL3_Config+0x15c>)
 8004088:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800408a:	4a11      	ldr	r2, [pc, #68]	; (80040d0 <RCCEx_PLL3_Config+0x15c>)
 800408c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004090:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8004092:	4b0f      	ldr	r3, [pc, #60]	; (80040d0 <RCCEx_PLL3_Config+0x15c>)
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	4a0e      	ldr	r2, [pc, #56]	; (80040d0 <RCCEx_PLL3_Config+0x15c>)
 8004098:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800409c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800409e:	f7fd f987 	bl	80013b0 <HAL_GetTick>
 80040a2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80040a4:	e008      	b.n	80040b8 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80040a6:	f7fd f983 	bl	80013b0 <HAL_GetTick>
 80040aa:	4602      	mov	r2, r0
 80040ac:	68bb      	ldr	r3, [r7, #8]
 80040ae:	1ad3      	subs	r3, r2, r3
 80040b0:	2b02      	cmp	r3, #2
 80040b2:	d901      	bls.n	80040b8 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80040b4:	2303      	movs	r3, #3
 80040b6:	e006      	b.n	80040c6 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80040b8:	4b05      	ldr	r3, [pc, #20]	; (80040d0 <RCCEx_PLL3_Config+0x15c>)
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d0f0      	beq.n	80040a6 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80040c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80040c6:	4618      	mov	r0, r3
 80040c8:	3710      	adds	r7, #16
 80040ca:	46bd      	mov	sp, r7
 80040cc:	bd80      	pop	{r7, pc}
 80040ce:	bf00      	nop
 80040d0:	58024400 	.word	0x58024400
 80040d4:	ffff0007 	.word	0xffff0007

080040d8 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80040d8:	b580      	push	{r7, lr}
 80040da:	b084      	sub	sp, #16
 80040dc:	af00      	add	r7, sp, #0
 80040de:	6078      	str	r0, [r7, #4]
  uint32_t crc_length;
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d101      	bne.n	80040ea <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80040e6:	2301      	movs	r3, #1
 80040e8:	e0f1      	b.n	80042ce <HAL_SPI_Init+0x1f6>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	2200      	movs	r2, #0
 80040ee:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	4a78      	ldr	r2, [pc, #480]	; (80042d8 <HAL_SPI_Init+0x200>)
 80040f6:	4293      	cmp	r3, r2
 80040f8:	d00f      	beq.n	800411a <HAL_SPI_Init+0x42>
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	4a77      	ldr	r2, [pc, #476]	; (80042dc <HAL_SPI_Init+0x204>)
 8004100:	4293      	cmp	r3, r2
 8004102:	d00a      	beq.n	800411a <HAL_SPI_Init+0x42>
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	4a75      	ldr	r2, [pc, #468]	; (80042e0 <HAL_SPI_Init+0x208>)
 800410a:	4293      	cmp	r3, r2
 800410c:	d005      	beq.n	800411a <HAL_SPI_Init+0x42>
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	68db      	ldr	r3, [r3, #12]
 8004112:	2b0f      	cmp	r3, #15
 8004114:	d901      	bls.n	800411a <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8004116:	2301      	movs	r3, #1
 8004118:	e0d9      	b.n	80042ce <HAL_SPI_Init+0x1f6>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800411a:	6878      	ldr	r0, [r7, #4]
 800411c:	f000 ff66 	bl	8004fec <SPI_GetPacketSize>
 8004120:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	4a6c      	ldr	r2, [pc, #432]	; (80042d8 <HAL_SPI_Init+0x200>)
 8004128:	4293      	cmp	r3, r2
 800412a:	d00c      	beq.n	8004146 <HAL_SPI_Init+0x6e>
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	4a6a      	ldr	r2, [pc, #424]	; (80042dc <HAL_SPI_Init+0x204>)
 8004132:	4293      	cmp	r3, r2
 8004134:	d007      	beq.n	8004146 <HAL_SPI_Init+0x6e>
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	4a69      	ldr	r2, [pc, #420]	; (80042e0 <HAL_SPI_Init+0x208>)
 800413c:	4293      	cmp	r3, r2
 800413e:	d002      	beq.n	8004146 <HAL_SPI_Init+0x6e>
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	2b08      	cmp	r3, #8
 8004144:	d811      	bhi.n	800416a <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800414a:	4a63      	ldr	r2, [pc, #396]	; (80042d8 <HAL_SPI_Init+0x200>)
 800414c:	4293      	cmp	r3, r2
 800414e:	d009      	beq.n	8004164 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	4a61      	ldr	r2, [pc, #388]	; (80042dc <HAL_SPI_Init+0x204>)
 8004156:	4293      	cmp	r3, r2
 8004158:	d004      	beq.n	8004164 <HAL_SPI_Init+0x8c>
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	4a60      	ldr	r2, [pc, #384]	; (80042e0 <HAL_SPI_Init+0x208>)
 8004160:	4293      	cmp	r3, r2
 8004162:	d104      	bne.n	800416e <HAL_SPI_Init+0x96>
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	2b10      	cmp	r3, #16
 8004168:	d901      	bls.n	800416e <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800416a:	2301      	movs	r3, #1
 800416c:	e0af      	b.n	80042ce <HAL_SPI_Init+0x1f6>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8004174:	b2db      	uxtb	r3, r3
 8004176:	2b00      	cmp	r3, #0
 8004178:	d106      	bne.n	8004188 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	2200      	movs	r2, #0
 800417e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004182:	6878      	ldr	r0, [r7, #4]
 8004184:	f7fc fe60 	bl	8000e48 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2202      	movs	r2, #2
 800418c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	681a      	ldr	r2, [r3, #0]
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f022 0201 	bic.w	r2, r2, #1
 800419e:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	689b      	ldr	r3, [r3, #8]
 80041a6:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 80041aa:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	699b      	ldr	r3, [r3, #24]
 80041b0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80041b4:	d119      	bne.n	80041ea <HAL_SPI_Init+0x112>
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	685b      	ldr	r3, [r3, #4]
 80041ba:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80041be:	d103      	bne.n	80041c8 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d008      	beq.n	80041da <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d10c      	bne.n	80041ea <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80041d4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80041d8:	d107      	bne.n	80041ea <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	681a      	ldr	r2, [r3, #0]
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80041e8:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	69da      	ldr	r2, [r3, #28]
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041f2:	431a      	orrs	r2, r3
 80041f4:	68bb      	ldr	r3, [r7, #8]
 80041f6:	431a      	orrs	r2, r3
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041fc:	ea42 0103 	orr.w	r1, r2, r3
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	68da      	ldr	r2, [r3, #12]
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	430a      	orrs	r2, r1
 800420a:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004214:	431a      	orrs	r2, r3
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800421a:	431a      	orrs	r2, r3
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	699b      	ldr	r3, [r3, #24]
 8004220:	431a      	orrs	r2, r3
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	691b      	ldr	r3, [r3, #16]
 8004226:	431a      	orrs	r2, r3
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	695b      	ldr	r3, [r3, #20]
 800422c:	431a      	orrs	r2, r3
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6a1b      	ldr	r3, [r3, #32]
 8004232:	431a      	orrs	r2, r3
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	685b      	ldr	r3, [r3, #4]
 8004238:	431a      	orrs	r2, r3
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800423e:	431a      	orrs	r2, r3
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	689b      	ldr	r3, [r3, #8]
 8004244:	431a      	orrs	r2, r3
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800424a:	ea42 0103 	orr.w	r1, r2, r3
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	430a      	orrs	r2, r1
 8004258:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	685b      	ldr	r3, [r3, #4]
 800425e:	2b00      	cmp	r3, #0
 8004260:	d113      	bne.n	800428a <HAL_SPI_Init+0x1b2>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	689b      	ldr	r3, [r3, #8]
 8004268:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004274:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	689b      	ldr	r3, [r3, #8]
 800427c:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004288:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	f022 0201 	bic.w	r2, r2, #1
 8004298:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	685b      	ldr	r3, [r3, #4]
 800429e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d00a      	beq.n	80042bc <HAL_SPI_Init+0x1e4>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	68db      	ldr	r3, [r3, #12]
 80042ac:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	430a      	orrs	r2, r1
 80042ba:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2200      	movs	r2, #0
 80042c0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2201      	movs	r2, #1
 80042c8:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 80042cc:	2300      	movs	r3, #0
}
 80042ce:	4618      	mov	r0, r3
 80042d0:	3710      	adds	r7, #16
 80042d2:	46bd      	mov	sp, r7
 80042d4:	bd80      	pop	{r7, pc}
 80042d6:	bf00      	nop
 80042d8:	40013000 	.word	0x40013000
 80042dc:	40003800 	.word	0x40003800
 80042e0:	40003c00 	.word	0x40003c00

080042e4 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80042e4:	b580      	push	{r7, lr}
 80042e6:	b08a      	sub	sp, #40	; 0x28
 80042e8:	af02      	add	r7, sp, #8
 80042ea:	60f8      	str	r0, [r7, #12]
 80042ec:	60b9      	str	r1, [r7, #8]
 80042ee:	603b      	str	r3, [r7, #0]
 80042f0:	4613      	mov	r3, r2
 80042f2:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	3320      	adds	r3, #32
 80042fa:	61fb      	str	r3, [r7, #28]
#endif /* __GNUC__ */

  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80042fc:	2300      	movs	r3, #0
 80042fe:	76fb      	strb	r3, [r7, #27]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8004306:	2b01      	cmp	r3, #1
 8004308:	d101      	bne.n	800430e <HAL_SPI_Transmit+0x2a>
 800430a:	2302      	movs	r3, #2
 800430c:	e1d7      	b.n	80046be <HAL_SPI_Transmit+0x3da>
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	2201      	movs	r2, #1
 8004312:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004316:	f7fd f84b 	bl	80013b0 <HAL_GetTick>
 800431a:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8004322:	b2db      	uxtb	r3, r3
 8004324:	2b01      	cmp	r3, #1
 8004326:	d007      	beq.n	8004338 <HAL_SPI_Transmit+0x54>
  {
    errorcode = HAL_BUSY;
 8004328:	2302      	movs	r3, #2
 800432a:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	2200      	movs	r2, #0
 8004330:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8004334:	7efb      	ldrb	r3, [r7, #27]
 8004336:	e1c2      	b.n	80046be <HAL_SPI_Transmit+0x3da>
  }

  if ((pData == NULL) || (Size == 0UL))
 8004338:	68bb      	ldr	r3, [r7, #8]
 800433a:	2b00      	cmp	r3, #0
 800433c:	d002      	beq.n	8004344 <HAL_SPI_Transmit+0x60>
 800433e:	88fb      	ldrh	r3, [r7, #6]
 8004340:	2b00      	cmp	r3, #0
 8004342:	d107      	bne.n	8004354 <HAL_SPI_Transmit+0x70>
  {
    errorcode = HAL_ERROR;
 8004344:	2301      	movs	r3, #1
 8004346:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	2200      	movs	r2, #0
 800434c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8004350:	7efb      	ldrb	r3, [r7, #27]
 8004352:	e1b4      	b.n	80046be <HAL_SPI_Transmit+0x3da>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	2203      	movs	r2, #3
 8004358:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	2200      	movs	r2, #0
 8004360:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	68ba      	ldr	r2, [r7, #8]
 8004368:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = Size;
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	88fa      	ldrh	r2, [r7, #6]
 800436e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = Size;
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	88fa      	ldrh	r2, [r7, #6]
 8004376:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	2200      	movs	r2, #0
 800437e:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	2200      	movs	r2, #0
 8004384:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	2200      	movs	r2, #0
 800438c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->TxISR       = NULL;
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	2200      	movs	r2, #0
 8004394:	675a      	str	r2, [r3, #116]	; 0x74
  hspi->RxISR       = NULL;
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	2200      	movs	r2, #0
 800439a:	671a      	str	r2, [r3, #112]	; 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	689b      	ldr	r3, [r3, #8]
 80043a0:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 80043a4:	d107      	bne.n	80043b6 <HAL_SPI_Transmit+0xd2>
  {
    SPI_1LINE_TX(hspi);
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	681a      	ldr	r2, [r3, #0]
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80043b4:	601a      	str	r2, [r3, #0]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	685a      	ldr	r2, [r3, #4]
 80043bc:	4b96      	ldr	r3, [pc, #600]	; (8004618 <HAL_SPI_Transmit+0x334>)
 80043be:	4013      	ands	r3, r2
 80043c0:	88f9      	ldrh	r1, [r7, #6]
 80043c2:	68fa      	ldr	r2, [r7, #12]
 80043c4:	6812      	ldr	r2, [r2, #0]
 80043c6:	430b      	orrs	r3, r1
 80043c8:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	681a      	ldr	r2, [r3, #0]
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f042 0201 	orr.w	r2, r2, #1
 80043d8:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	685b      	ldr	r3, [r3, #4]
 80043de:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80043e2:	d107      	bne.n	80043f4 <HAL_SPI_Transmit+0x110>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	681a      	ldr	r2, [r3, #0]
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80043f2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	68db      	ldr	r3, [r3, #12]
 80043f8:	2b0f      	cmp	r3, #15
 80043fa:	d947      	bls.n	800448c <HAL_SPI_Transmit+0x1a8>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 80043fc:	e03f      	b.n	800447e <HAL_SPI_Transmit+0x19a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	695b      	ldr	r3, [r3, #20]
 8004404:	f003 0302 	and.w	r3, r3, #2
 8004408:	2b02      	cmp	r3, #2
 800440a:	d114      	bne.n	8004436 <HAL_SPI_Transmit+0x152>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	6812      	ldr	r2, [r2, #0]
 8004416:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800441c:	1d1a      	adds	r2, r3, #4
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount--;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8004428:	b29b      	uxth	r3, r3
 800442a:	3b01      	subs	r3, #1
 800442c:	b29a      	uxth	r2, r3
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8004434:	e023      	b.n	800447e <HAL_SPI_Transmit+0x19a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004436:	f7fc ffbb 	bl	80013b0 <HAL_GetTick>
 800443a:	4602      	mov	r2, r0
 800443c:	697b      	ldr	r3, [r7, #20]
 800443e:	1ad3      	subs	r3, r2, r3
 8004440:	683a      	ldr	r2, [r7, #0]
 8004442:	429a      	cmp	r2, r3
 8004444:	d803      	bhi.n	800444e <HAL_SPI_Transmit+0x16a>
 8004446:	683b      	ldr	r3, [r7, #0]
 8004448:	f1b3 3fff 	cmp.w	r3, #4294967295
 800444c:	d102      	bne.n	8004454 <HAL_SPI_Transmit+0x170>
 800444e:	683b      	ldr	r3, [r7, #0]
 8004450:	2b00      	cmp	r3, #0
 8004452:	d114      	bne.n	800447e <HAL_SPI_Transmit+0x19a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8004454:	68f8      	ldr	r0, [r7, #12]
 8004456:	f000 fcfb 	bl	8004e50 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	2200      	movs	r2, #0
 800445e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004468:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	2201      	movs	r2, #1
 8004476:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800447a:	2303      	movs	r3, #3
 800447c:	e11f      	b.n	80046be <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8004484:	b29b      	uxth	r3, r3
 8004486:	2b00      	cmp	r3, #0
 8004488:	d1b9      	bne.n	80043fe <HAL_SPI_Transmit+0x11a>
 800448a:	e0f2      	b.n	8004672 <HAL_SPI_Transmit+0x38e>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	68db      	ldr	r3, [r3, #12]
 8004490:	2b07      	cmp	r3, #7
 8004492:	f240 80e7 	bls.w	8004664 <HAL_SPI_Transmit+0x380>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8004496:	e05d      	b.n	8004554 <HAL_SPI_Transmit+0x270>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	695b      	ldr	r3, [r3, #20]
 800449e:	f003 0302 	and.w	r3, r3, #2
 80044a2:	2b02      	cmp	r3, #2
 80044a4:	d132      	bne.n	800450c <HAL_SPI_Transmit+0x228>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80044ac:	b29b      	uxth	r3, r3
 80044ae:	2b01      	cmp	r3, #1
 80044b0:	d918      	bls.n	80044e4 <HAL_SPI_Transmit+0x200>
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d014      	beq.n	80044e4 <HAL_SPI_Transmit+0x200>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	6812      	ldr	r2, [r2, #0]
 80044c4:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044ca:	1d1a      	adds	r2, r3, #4
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80044d6:	b29b      	uxth	r3, r3
 80044d8:	3b02      	subs	r3, #2
 80044da:	b29a      	uxth	r2, r3
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 80044e2:	e037      	b.n	8004554 <HAL_SPI_Transmit+0x270>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044e8:	881a      	ldrh	r2, [r3, #0]
 80044ea:	69fb      	ldr	r3, [r7, #28]
 80044ec:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044f2:	1c9a      	adds	r2, r3, #2
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80044fe:	b29b      	uxth	r3, r3
 8004500:	3b01      	subs	r3, #1
 8004502:	b29a      	uxth	r2, r3
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800450a:	e023      	b.n	8004554 <HAL_SPI_Transmit+0x270>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800450c:	f7fc ff50 	bl	80013b0 <HAL_GetTick>
 8004510:	4602      	mov	r2, r0
 8004512:	697b      	ldr	r3, [r7, #20]
 8004514:	1ad3      	subs	r3, r2, r3
 8004516:	683a      	ldr	r2, [r7, #0]
 8004518:	429a      	cmp	r2, r3
 800451a:	d803      	bhi.n	8004524 <HAL_SPI_Transmit+0x240>
 800451c:	683b      	ldr	r3, [r7, #0]
 800451e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004522:	d102      	bne.n	800452a <HAL_SPI_Transmit+0x246>
 8004524:	683b      	ldr	r3, [r7, #0]
 8004526:	2b00      	cmp	r3, #0
 8004528:	d114      	bne.n	8004554 <HAL_SPI_Transmit+0x270>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800452a:	68f8      	ldr	r0, [r7, #12]
 800452c:	f000 fc90 	bl	8004e50 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	2200      	movs	r2, #0
 8004534:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800453e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	2201      	movs	r2, #1
 800454c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 8004550:	2303      	movs	r3, #3
 8004552:	e0b4      	b.n	80046be <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800455a:	b29b      	uxth	r3, r3
 800455c:	2b00      	cmp	r3, #0
 800455e:	d19b      	bne.n	8004498 <HAL_SPI_Transmit+0x1b4>
 8004560:	e087      	b.n	8004672 <HAL_SPI_Transmit+0x38e>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	695b      	ldr	r3, [r3, #20]
 8004568:	f003 0302 	and.w	r3, r3, #2
 800456c:	2b02      	cmp	r3, #2
 800456e:	d155      	bne.n	800461c <HAL_SPI_Transmit+0x338>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8004576:	b29b      	uxth	r3, r3
 8004578:	2b03      	cmp	r3, #3
 800457a:	d918      	bls.n	80045ae <HAL_SPI_Transmit+0x2ca>
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004580:	2b40      	cmp	r3, #64	; 0x40
 8004582:	d914      	bls.n	80045ae <HAL_SPI_Transmit+0x2ca>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	6812      	ldr	r2, [r2, #0]
 800458e:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004594:	1d1a      	adds	r2, r3, #4
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80045a0:	b29b      	uxth	r3, r3
 80045a2:	3b04      	subs	r3, #4
 80045a4:	b29a      	uxth	r2, r3
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 80045ac:	e05a      	b.n	8004664 <HAL_SPI_Transmit+0x380>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80045b4:	b29b      	uxth	r3, r3
 80045b6:	2b01      	cmp	r3, #1
 80045b8:	d917      	bls.n	80045ea <HAL_SPI_Transmit+0x306>
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d013      	beq.n	80045ea <HAL_SPI_Transmit+0x306>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045c6:	881a      	ldrh	r2, [r3, #0]
 80045c8:	69fb      	ldr	r3, [r7, #28]
 80045ca:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045d0:	1c9a      	adds	r2, r3, #2
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80045dc:	b29b      	uxth	r3, r3
 80045de:	3b02      	subs	r3, #2
 80045e0:	b29a      	uxth	r2, r3
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 80045e8:	e03c      	b.n	8004664 <HAL_SPI_Transmit+0x380>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	3320      	adds	r3, #32
 80045f4:	7812      	ldrb	r2, [r2, #0]
 80045f6:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045fc:	1c5a      	adds	r2, r3, #1
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8004608:	b29b      	uxth	r3, r3
 800460a:	3b01      	subs	r3, #1
 800460c:	b29a      	uxth	r2, r3
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8004614:	e026      	b.n	8004664 <HAL_SPI_Transmit+0x380>
 8004616:	bf00      	nop
 8004618:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800461c:	f7fc fec8 	bl	80013b0 <HAL_GetTick>
 8004620:	4602      	mov	r2, r0
 8004622:	697b      	ldr	r3, [r7, #20]
 8004624:	1ad3      	subs	r3, r2, r3
 8004626:	683a      	ldr	r2, [r7, #0]
 8004628:	429a      	cmp	r2, r3
 800462a:	d803      	bhi.n	8004634 <HAL_SPI_Transmit+0x350>
 800462c:	683b      	ldr	r3, [r7, #0]
 800462e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004632:	d102      	bne.n	800463a <HAL_SPI_Transmit+0x356>
 8004634:	683b      	ldr	r3, [r7, #0]
 8004636:	2b00      	cmp	r3, #0
 8004638:	d114      	bne.n	8004664 <HAL_SPI_Transmit+0x380>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800463a:	68f8      	ldr	r0, [r7, #12]
 800463c:	f000 fc08 	bl	8004e50 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	2200      	movs	r2, #0
 8004644:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800464e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	2201      	movs	r2, #1
 800465c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 8004660:	2303      	movs	r3, #3
 8004662:	e02c      	b.n	80046be <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800466a:	b29b      	uxth	r3, r3
 800466c:	2b00      	cmp	r3, #0
 800466e:	f47f af78 	bne.w	8004562 <HAL_SPI_Transmit+0x27e>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, tickstart, Timeout) != HAL_OK)
 8004672:	683b      	ldr	r3, [r7, #0]
 8004674:	9300      	str	r3, [sp, #0]
 8004676:	697b      	ldr	r3, [r7, #20]
 8004678:	2200      	movs	r2, #0
 800467a:	2108      	movs	r1, #8
 800467c:	68f8      	ldr	r0, [r7, #12]
 800467e:	f000 fc87 	bl	8004f90 <SPI_WaitOnFlagUntilTimeout>
 8004682:	4603      	mov	r3, r0
 8004684:	2b00      	cmp	r3, #0
 8004686:	d007      	beq.n	8004698 <HAL_SPI_Transmit+0x3b4>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800468e:	f043 0220 	orr.w	r2, r3, #32
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8004698:	68f8      	ldr	r0, [r7, #12]
 800469a:	f000 fbd9 	bl	8004e50 <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	2200      	movs	r2, #0
 80046a2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	2201      	movs	r2, #1
 80046aa:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d001      	beq.n	80046bc <HAL_SPI_Transmit+0x3d8>
  {
    return HAL_ERROR;
 80046b8:	2301      	movs	r3, #1
 80046ba:	e000      	b.n	80046be <HAL_SPI_Transmit+0x3da>
  }
  return errorcode;
 80046bc:	7efb      	ldrb	r3, [r7, #27]
}
 80046be:	4618      	mov	r0, r3
 80046c0:	3720      	adds	r7, #32
 80046c2:	46bd      	mov	sp, r7
 80046c4:	bd80      	pop	{r7, pc}
 80046c6:	bf00      	nop

080046c8 <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	b08a      	sub	sp, #40	; 0x28
 80046cc:	af02      	add	r7, sp, #8
 80046ce:	60f8      	str	r0, [r7, #12]
 80046d0:	60b9      	str	r1, [r7, #8]
 80046d2:	603b      	str	r3, [r7, #0]
 80046d4:	4613      	mov	r3, r2
 80046d6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80046d8:	2300      	movs	r3, #0
 80046da:	77fb      	strb	r3, [r7, #31]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	3330      	adds	r3, #48	; 0x30
 80046e2:	61bb      	str	r3, [r7, #24]
#endif /* __GNUC__ */

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	685b      	ldr	r3, [r3, #4]
 80046e8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80046ec:	d112      	bne.n	8004714 <HAL_SPI_Receive+0x4c>
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	689b      	ldr	r3, [r3, #8]
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d10e      	bne.n	8004714 <HAL_SPI_Receive+0x4c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	2204      	movs	r2, #4
 80046fa:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80046fe:	88fa      	ldrh	r2, [r7, #6]
 8004700:	683b      	ldr	r3, [r7, #0]
 8004702:	9300      	str	r3, [sp, #0]
 8004704:	4613      	mov	r3, r2
 8004706:	68ba      	ldr	r2, [r7, #8]
 8004708:	68b9      	ldr	r1, [r7, #8]
 800470a:	68f8      	ldr	r0, [r7, #12]
 800470c:	f000 f978 	bl	8004a00 <HAL_SPI_TransmitReceive>
 8004710:	4603      	mov	r3, r0
 8004712:	e16f      	b.n	80049f4 <HAL_SPI_Receive+0x32c>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800471a:	2b01      	cmp	r3, #1
 800471c:	d101      	bne.n	8004722 <HAL_SPI_Receive+0x5a>
 800471e:	2302      	movs	r3, #2
 8004720:	e168      	b.n	80049f4 <HAL_SPI_Receive+0x32c>
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	2201      	movs	r2, #1
 8004726:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800472a:	f7fc fe41 	bl	80013b0 <HAL_GetTick>
 800472e:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8004736:	b2db      	uxtb	r3, r3
 8004738:	2b01      	cmp	r3, #1
 800473a:	d007      	beq.n	800474c <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_BUSY;
 800473c:	2302      	movs	r3, #2
 800473e:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	2200      	movs	r2, #0
 8004744:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8004748:	7ffb      	ldrb	r3, [r7, #31]
 800474a:	e153      	b.n	80049f4 <HAL_SPI_Receive+0x32c>
  }

  if ((pData == NULL) || (Size == 0UL))
 800474c:	68bb      	ldr	r3, [r7, #8]
 800474e:	2b00      	cmp	r3, #0
 8004750:	d002      	beq.n	8004758 <HAL_SPI_Receive+0x90>
 8004752:	88fb      	ldrh	r3, [r7, #6]
 8004754:	2b00      	cmp	r3, #0
 8004756:	d107      	bne.n	8004768 <HAL_SPI_Receive+0xa0>
  {
    errorcode = HAL_ERROR;
 8004758:	2301      	movs	r3, #1
 800475a:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	2200      	movs	r2, #0
 8004760:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8004764:	7ffb      	ldrb	r3, [r7, #31]
 8004766:	e145      	b.n	80049f4 <HAL_SPI_Receive+0x32c>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	2204      	movs	r2, #4
 800476c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	2200      	movs	r2, #0
 8004774:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	68ba      	ldr	r2, [r7, #8]
 800477c:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = Size;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	88fa      	ldrh	r2, [r7, #6]
 8004782:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = Size;
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	88fa      	ldrh	r2, [r7, #6]
 800478a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	2200      	movs	r2, #0
 8004792:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	2200      	movs	r2, #0
 8004798:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	2200      	movs	r2, #0
 80047a0:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxISR       = NULL;
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	2200      	movs	r2, #0
 80047a8:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	2200      	movs	r2, #0
 80047ae:	675a      	str	r2, [r3, #116]	; 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	689b      	ldr	r3, [r3, #8]
 80047b4:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 80047b8:	d107      	bne.n	80047ca <HAL_SPI_Receive+0x102>
  {
    SPI_1LINE_RX(hspi);
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	681a      	ldr	r2, [r3, #0]
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80047c8:	601a      	str	r2, [r3, #0]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	685a      	ldr	r2, [r3, #4]
 80047d0:	4b8a      	ldr	r3, [pc, #552]	; (80049fc <HAL_SPI_Receive+0x334>)
 80047d2:	4013      	ands	r3, r2
 80047d4:	88f9      	ldrh	r1, [r7, #6]
 80047d6:	68fa      	ldr	r2, [r7, #12]
 80047d8:	6812      	ldr	r2, [r2, #0]
 80047da:	430b      	orrs	r3, r1
 80047dc:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	681a      	ldr	r2, [r3, #0]
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f042 0201 	orr.w	r2, r2, #1
 80047ec:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	685b      	ldr	r3, [r3, #4]
 80047f2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80047f6:	d107      	bne.n	8004808 <HAL_SPI_Receive+0x140>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	681a      	ldr	r2, [r3, #0]
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004806:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	68db      	ldr	r3, [r3, #12]
 800480c:	2b0f      	cmp	r3, #15
 800480e:	d948      	bls.n	80048a2 <HAL_SPI_Receive+0x1da>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8004810:	e040      	b.n	8004894 <HAL_SPI_Receive+0x1cc>
    {
      /* Check the RXWNE/EOT flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL)
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	695a      	ldr	r2, [r3, #20]
 8004818:	f248 0308 	movw	r3, #32776	; 0x8008
 800481c:	4013      	ands	r3, r2
 800481e:	2b00      	cmp	r3, #0
 8004820:	d014      	beq.n	800484c <HAL_SPI_Receive+0x184>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	681a      	ldr	r2, [r3, #0]
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800482a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800482c:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004832:	1d1a      	adds	r2, r3, #4
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800483e:	b29b      	uxth	r3, r3
 8004840:	3b01      	subs	r3, #1
 8004842:	b29a      	uxth	r2, r3
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800484a:	e023      	b.n	8004894 <HAL_SPI_Receive+0x1cc>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800484c:	f7fc fdb0 	bl	80013b0 <HAL_GetTick>
 8004850:	4602      	mov	r2, r0
 8004852:	697b      	ldr	r3, [r7, #20]
 8004854:	1ad3      	subs	r3, r2, r3
 8004856:	683a      	ldr	r2, [r7, #0]
 8004858:	429a      	cmp	r2, r3
 800485a:	d803      	bhi.n	8004864 <HAL_SPI_Receive+0x19c>
 800485c:	683b      	ldr	r3, [r7, #0]
 800485e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004862:	d102      	bne.n	800486a <HAL_SPI_Receive+0x1a2>
 8004864:	683b      	ldr	r3, [r7, #0]
 8004866:	2b00      	cmp	r3, #0
 8004868:	d114      	bne.n	8004894 <HAL_SPI_Receive+0x1cc>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800486a:	68f8      	ldr	r0, [r7, #12]
 800486c:	f000 faf0 	bl	8004e50 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	2200      	movs	r2, #0
 8004874:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800487e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	2201      	movs	r2, #1
 800488c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 8004890:	2303      	movs	r3, #3
 8004892:	e0af      	b.n	80049f4 <HAL_SPI_Receive+0x32c>
    while (hspi->RxXferCount > 0UL)
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800489a:	b29b      	uxth	r3, r3
 800489c:	2b00      	cmp	r3, #0
 800489e:	d1b8      	bne.n	8004812 <HAL_SPI_Receive+0x14a>
 80048a0:	e095      	b.n	80049ce <HAL_SPI_Receive+0x306>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	68db      	ldr	r3, [r3, #12]
 80048a6:	2b07      	cmp	r3, #7
 80048a8:	f240 808b 	bls.w	80049c2 <HAL_SPI_Receive+0x2fa>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 80048ac:	e03f      	b.n	800492e <HAL_SPI_Receive+0x266>
    {
      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	695b      	ldr	r3, [r3, #20]
 80048b4:	f003 0301 	and.w	r3, r3, #1
 80048b8:	2b01      	cmp	r3, #1
 80048ba:	d114      	bne.n	80048e6 <HAL_SPI_Receive+0x21e>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80048c0:	69ba      	ldr	r2, [r7, #24]
 80048c2:	8812      	ldrh	r2, [r2, #0]
 80048c4:	b292      	uxth	r2, r2
 80048c6:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80048cc:	1c9a      	adds	r2, r3, #2
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 80048d8:	b29b      	uxth	r3, r3
 80048da:	3b01      	subs	r3, #1
 80048dc:	b29a      	uxth	r2, r3
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 80048e4:	e023      	b.n	800492e <HAL_SPI_Receive+0x266>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80048e6:	f7fc fd63 	bl	80013b0 <HAL_GetTick>
 80048ea:	4602      	mov	r2, r0
 80048ec:	697b      	ldr	r3, [r7, #20]
 80048ee:	1ad3      	subs	r3, r2, r3
 80048f0:	683a      	ldr	r2, [r7, #0]
 80048f2:	429a      	cmp	r2, r3
 80048f4:	d803      	bhi.n	80048fe <HAL_SPI_Receive+0x236>
 80048f6:	683b      	ldr	r3, [r7, #0]
 80048f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048fc:	d102      	bne.n	8004904 <HAL_SPI_Receive+0x23c>
 80048fe:	683b      	ldr	r3, [r7, #0]
 8004900:	2b00      	cmp	r3, #0
 8004902:	d114      	bne.n	800492e <HAL_SPI_Receive+0x266>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8004904:	68f8      	ldr	r0, [r7, #12]
 8004906:	f000 faa3 	bl	8004e50 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	2200      	movs	r2, #0
 800490e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004918:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	2201      	movs	r2, #1
 8004926:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800492a:	2303      	movs	r3, #3
 800492c:	e062      	b.n	80049f4 <HAL_SPI_Receive+0x32c>
    while (hspi->RxXferCount > 0UL)
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8004934:	b29b      	uxth	r3, r3
 8004936:	2b00      	cmp	r3, #0
 8004938:	d1b9      	bne.n	80048ae <HAL_SPI_Receive+0x1e6>
 800493a:	e048      	b.n	80049ce <HAL_SPI_Receive+0x306>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	695b      	ldr	r3, [r3, #20]
 8004942:	f003 0301 	and.w	r3, r3, #1
 8004946:	2b01      	cmp	r3, #1
 8004948:	d117      	bne.n	800497a <HAL_SPI_Receive+0x2b2>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004956:	7812      	ldrb	r2, [r2, #0]
 8004958:	b2d2      	uxtb	r2, r2
 800495a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004960:	1c5a      	adds	r2, r3, #1
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800496c:	b29b      	uxth	r3, r3
 800496e:	3b01      	subs	r3, #1
 8004970:	b29a      	uxth	r2, r3
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8004978:	e023      	b.n	80049c2 <HAL_SPI_Receive+0x2fa>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800497a:	f7fc fd19 	bl	80013b0 <HAL_GetTick>
 800497e:	4602      	mov	r2, r0
 8004980:	697b      	ldr	r3, [r7, #20]
 8004982:	1ad3      	subs	r3, r2, r3
 8004984:	683a      	ldr	r2, [r7, #0]
 8004986:	429a      	cmp	r2, r3
 8004988:	d803      	bhi.n	8004992 <HAL_SPI_Receive+0x2ca>
 800498a:	683b      	ldr	r3, [r7, #0]
 800498c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004990:	d102      	bne.n	8004998 <HAL_SPI_Receive+0x2d0>
 8004992:	683b      	ldr	r3, [r7, #0]
 8004994:	2b00      	cmp	r3, #0
 8004996:	d114      	bne.n	80049c2 <HAL_SPI_Receive+0x2fa>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8004998:	68f8      	ldr	r0, [r7, #12]
 800499a:	f000 fa59 	bl	8004e50 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	2200      	movs	r2, #0
 80049a2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80049ac:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	2201      	movs	r2, #1
 80049ba:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 80049be:	2303      	movs	r3, #3
 80049c0:	e018      	b.n	80049f4 <HAL_SPI_Receive+0x32c>
    while (hspi->RxXferCount > 0UL)
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 80049c8:	b29b      	uxth	r3, r3
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d1b6      	bne.n	800493c <HAL_SPI_Receive+0x274>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 80049ce:	68f8      	ldr	r0, [r7, #12]
 80049d0:	f000 fa3e 	bl	8004e50 <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	2200      	movs	r2, #0
 80049d8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	2201      	movs	r2, #1
 80049e0:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d001      	beq.n	80049f2 <HAL_SPI_Receive+0x32a>
  {
    return HAL_ERROR;
 80049ee:	2301      	movs	r3, #1
 80049f0:	e000      	b.n	80049f4 <HAL_SPI_Receive+0x32c>
  }
  return errorcode;
 80049f2:	7ffb      	ldrb	r3, [r7, #31]
}
 80049f4:	4618      	mov	r0, r3
 80049f6:	3720      	adds	r7, #32
 80049f8:	46bd      	mov	sp, r7
 80049fa:	bd80      	pop	{r7, pc}
 80049fc:	ffff0000 	.word	0xffff0000

08004a00 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	b08e      	sub	sp, #56	; 0x38
 8004a04:	af02      	add	r7, sp, #8
 8004a06:	60f8      	str	r0, [r7, #12]
 8004a08:	60b9      	str	r1, [r7, #8]
 8004a0a:	607a      	str	r2, [r7, #4]
 8004a0c:	807b      	strh	r3, [r7, #2]
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004a0e:	2300      	movs	r3, #0
 8004a10:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	3320      	adds	r3, #32
 8004a1a:	627b      	str	r3, [r7, #36]	; 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	3330      	adds	r3, #48	; 0x30
 8004a22:	623b      	str	r3, [r7, #32]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8004a2a:	2b01      	cmp	r3, #1
 8004a2c:	d101      	bne.n	8004a32 <HAL_SPI_TransmitReceive+0x32>
 8004a2e:	2302      	movs	r3, #2
 8004a30:	e209      	b.n	8004e46 <HAL_SPI_TransmitReceive+0x446>
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	2201      	movs	r2, #1
 8004a36:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004a3a:	f7fc fcb9 	bl	80013b0 <HAL_GetTick>
 8004a3e:	61f8      	str	r0, [r7, #28]

  initial_TxXferCount = Size;
 8004a40:	887b      	ldrh	r3, [r7, #2]
 8004a42:	85fb      	strh	r3, [r7, #46]	; 0x2e
  initial_RxXferCount = Size;
 8004a44:	887b      	ldrh	r3, [r7, #2]
 8004a46:	85bb      	strh	r3, [r7, #44]	; 0x2c
  tmp_state           = hspi->State;
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8004a4e:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	685b      	ldr	r3, [r3, #4]
 8004a54:	617b      	str	r3, [r7, #20]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004a56:	7efb      	ldrb	r3, [r7, #27]
 8004a58:	2b01      	cmp	r3, #1
 8004a5a:	d014      	beq.n	8004a86 <HAL_SPI_TransmitReceive+0x86>
 8004a5c:	697b      	ldr	r3, [r7, #20]
 8004a5e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004a62:	d106      	bne.n	8004a72 <HAL_SPI_TransmitReceive+0x72>
        ((tmp_mode == SPI_MODE_MASTER) && \
         (hspi->Init.Direction == SPI_DIRECTION_2LINES) && \
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	689b      	ldr	r3, [r3, #8]
        ((tmp_mode == SPI_MODE_MASTER) && \
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d102      	bne.n	8004a72 <HAL_SPI_TransmitReceive+0x72>
         (hspi->Init.Direction == SPI_DIRECTION_2LINES) && \
 8004a6c:	7efb      	ldrb	r3, [r7, #27]
 8004a6e:	2b04      	cmp	r3, #4
 8004a70:	d009      	beq.n	8004a86 <HAL_SPI_TransmitReceive+0x86>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    errorcode = HAL_BUSY;
 8004a72:	2302      	movs	r3, #2
 8004a74:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    __HAL_UNLOCK(hspi);
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8004a80:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004a84:	e1df      	b.n	8004e46 <HAL_SPI_TransmitReceive+0x446>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 8004a86:	68bb      	ldr	r3, [r7, #8]
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d005      	beq.n	8004a98 <HAL_SPI_TransmitReceive+0x98>
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d002      	beq.n	8004a98 <HAL_SPI_TransmitReceive+0x98>
 8004a92:	887b      	ldrh	r3, [r7, #2]
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d109      	bne.n	8004aac <HAL_SPI_TransmitReceive+0xac>
  {
    errorcode = HAL_ERROR;
 8004a98:	2301      	movs	r3, #1
 8004a9a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    __HAL_UNLOCK(hspi);
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8004aa6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004aaa:	e1cc      	b.n	8004e46 <HAL_SPI_TransmitReceive+0x446>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8004ab2:	b2db      	uxtb	r3, r3
 8004ab4:	2b04      	cmp	r3, #4
 8004ab6:	d003      	beq.n	8004ac0 <HAL_SPI_TransmitReceive+0xc0>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	2205      	movs	r2, #5
 8004abc:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	687a      	ldr	r2, [r7, #4]
 8004acc:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferCount = Size;
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	887a      	ldrh	r2, [r7, #2]
 8004ad2:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->RxXferSize  = Size;
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	887a      	ldrh	r2, [r7, #2]
 8004ada:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	68ba      	ldr	r2, [r7, #8]
 8004ae2:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferCount = Size;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	887a      	ldrh	r2, [r7, #2]
 8004ae8:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->TxXferSize  = Size;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	887a      	ldrh	r2, [r7, #2]
 8004af0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	2200      	movs	r2, #0
 8004af8:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	2200      	movs	r2, #0
 8004afe:	675a      	str	r2, [r3, #116]	; 0x74

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	685a      	ldr	r2, [r3, #4]
 8004b06:	4b82      	ldr	r3, [pc, #520]	; (8004d10 <HAL_SPI_TransmitReceive+0x310>)
 8004b08:	4013      	ands	r3, r2
 8004b0a:	8879      	ldrh	r1, [r7, #2]
 8004b0c:	68fa      	ldr	r2, [r7, #12]
 8004b0e:	6812      	ldr	r2, [r2, #0]
 8004b10:	430b      	orrs	r3, r1
 8004b12:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	681a      	ldr	r2, [r3, #0]
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f042 0201 	orr.w	r2, r2, #1
 8004b22:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	685b      	ldr	r3, [r3, #4]
 8004b28:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004b2c:	d107      	bne.n	8004b3e <HAL_SPI_TransmitReceive+0x13e>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	681a      	ldr	r2, [r3, #0]
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b3c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	68db      	ldr	r3, [r3, #12]
 8004b42:	2b0f      	cmp	r3, #15
 8004b44:	d970      	bls.n	8004c28 <HAL_SPI_TransmitReceive+0x228>
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8004b46:	e068      	b.n	8004c1a <HAL_SPI_TransmitReceive+0x21a>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL))
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	695b      	ldr	r3, [r3, #20]
 8004b4e:	f003 0302 	and.w	r3, r3, #2
 8004b52:	2b02      	cmp	r3, #2
 8004b54:	d11a      	bne.n	8004b8c <HAL_SPI_TransmitReceive+0x18c>
 8004b56:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d017      	beq.n	8004b8c <HAL_SPI_TransmitReceive+0x18c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	6812      	ldr	r2, [r2, #0]
 8004b66:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b6c:	1d1a      	adds	r2, r3, #4
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount --;
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8004b78:	b29b      	uxth	r3, r3
 8004b7a:	3b01      	subs	r3, #1
 8004b7c:	b29a      	uxth	r2, r3
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8004b8a:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }

      /* Check RXWNE/EOT flag */
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL) && (initial_RxXferCount > 0UL))
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	695a      	ldr	r2, [r3, #20]
 8004b92:	f248 0308 	movw	r3, #32776	; 0x8008
 8004b96:	4013      	ands	r3, r2
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d01a      	beq.n	8004bd2 <HAL_SPI_TransmitReceive+0x1d2>
 8004b9c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d017      	beq.n	8004bd2 <HAL_SPI_TransmitReceive+0x1d2>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	681a      	ldr	r2, [r3, #0]
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004baa:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004bac:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004bb2:	1d1a      	adds	r2, r3, #4
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount --;
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8004bbe:	b29b      	uxth	r3, r3
 8004bc0:	3b01      	subs	r3, #1
 8004bc2:	b29a      	uxth	r2, r3
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
        initial_RxXferCount = hspi->RxXferCount;
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8004bd0:	85bb      	strh	r3, [r7, #44]	; 0x2c
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004bd2:	f7fc fbed 	bl	80013b0 <HAL_GetTick>
 8004bd6:	4602      	mov	r2, r0
 8004bd8:	69fb      	ldr	r3, [r7, #28]
 8004bda:	1ad3      	subs	r3, r2, r3
 8004bdc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004bde:	429a      	cmp	r2, r3
 8004be0:	d803      	bhi.n	8004bea <HAL_SPI_TransmitReceive+0x1ea>
 8004be2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004be4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004be8:	d102      	bne.n	8004bf0 <HAL_SPI_TransmitReceive+0x1f0>
 8004bea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d114      	bne.n	8004c1a <HAL_SPI_TransmitReceive+0x21a>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 8004bf0:	68f8      	ldr	r0, [r7, #12]
 8004bf2:	f000 f92d 	bl	8004e50 <SPI_CloseTransfer>

        /* Unlock the process */
        __HAL_UNLOCK(hspi);
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004c04:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	2201      	movs	r2, #1
 8004c12:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_TIMEOUT;
 8004c16:	2303      	movs	r3, #3
 8004c18:	e115      	b.n	8004e46 <HAL_SPI_TransmitReceive+0x446>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8004c1a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d193      	bne.n	8004b48 <HAL_SPI_TransmitReceive+0x148>
 8004c20:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d190      	bne.n	8004b48 <HAL_SPI_TransmitReceive+0x148>
 8004c26:	e0e7      	b.n	8004df8 <HAL_SPI_TransmitReceive+0x3f8>
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	68db      	ldr	r3, [r3, #12]
 8004c2c:	2b07      	cmp	r3, #7
 8004c2e:	f240 80dd 	bls.w	8004dec <HAL_SPI_TransmitReceive+0x3ec>
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8004c32:	e066      	b.n	8004d02 <HAL_SPI_TransmitReceive+0x302>
    {
      /* Check the TXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP) && (initial_TxXferCount > 0UL))
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	695b      	ldr	r3, [r3, #20]
 8004c3a:	f003 0302 	and.w	r3, r3, #2
 8004c3e:	2b02      	cmp	r3, #2
 8004c40:	d119      	bne.n	8004c76 <HAL_SPI_TransmitReceive+0x276>
 8004c42:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d016      	beq.n	8004c76 <HAL_SPI_TransmitReceive+0x276>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c4c:	881a      	ldrh	r2, [r3, #0]
 8004c4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c50:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c56:	1c9a      	adds	r2, r3, #2
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount--;
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8004c62:	b29b      	uxth	r3, r3
 8004c64:	3b01      	subs	r3, #1
 8004c66:	b29a      	uxth	r2, r3
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8004c74:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }

      /* Check the RXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP)) && (initial_RxXferCount > 0UL))
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	695b      	ldr	r3, [r3, #20]
 8004c7c:	f003 0301 	and.w	r3, r3, #1
 8004c80:	2b01      	cmp	r3, #1
 8004c82:	d11a      	bne.n	8004cba <HAL_SPI_TransmitReceive+0x2ba>
 8004c84:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d017      	beq.n	8004cba <HAL_SPI_TransmitReceive+0x2ba>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004c8e:	6a3a      	ldr	r2, [r7, #32]
 8004c90:	8812      	ldrh	r2, [r2, #0]
 8004c92:	b292      	uxth	r2, r2
 8004c94:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004c9a:	1c9a      	adds	r2, r3, #2
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8004ca6:	b29b      	uxth	r3, r3
 8004ca8:	3b01      	subs	r3, #1
 8004caa:	b29a      	uxth	r2, r3
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
        initial_RxXferCount = hspi->RxXferCount;
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8004cb8:	85bb      	strh	r3, [r7, #44]	; 0x2c
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004cba:	f7fc fb79 	bl	80013b0 <HAL_GetTick>
 8004cbe:	4602      	mov	r2, r0
 8004cc0:	69fb      	ldr	r3, [r7, #28]
 8004cc2:	1ad3      	subs	r3, r2, r3
 8004cc4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004cc6:	429a      	cmp	r2, r3
 8004cc8:	d803      	bhi.n	8004cd2 <HAL_SPI_TransmitReceive+0x2d2>
 8004cca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ccc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cd0:	d102      	bne.n	8004cd8 <HAL_SPI_TransmitReceive+0x2d8>
 8004cd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d114      	bne.n	8004d02 <HAL_SPI_TransmitReceive+0x302>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 8004cd8:	68f8      	ldr	r0, [r7, #12]
 8004cda:	f000 f8b9 	bl	8004e50 <SPI_CloseTransfer>

        /* Unlock the process */
        __HAL_UNLOCK(hspi);
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	2200      	movs	r2, #0
 8004ce2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004cec:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	2201      	movs	r2, #1
 8004cfa:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_TIMEOUT;
 8004cfe:	2303      	movs	r3, #3
 8004d00:	e0a1      	b.n	8004e46 <HAL_SPI_TransmitReceive+0x446>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8004d02:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d195      	bne.n	8004c34 <HAL_SPI_TransmitReceive+0x234>
 8004d08:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d192      	bne.n	8004c34 <HAL_SPI_TransmitReceive+0x234>
 8004d0e:	e073      	b.n	8004df8 <HAL_SPI_TransmitReceive+0x3f8>
 8004d10:	ffff0000 	.word	0xffff0000
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL))
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	695b      	ldr	r3, [r3, #20]
 8004d1a:	f003 0302 	and.w	r3, r3, #2
 8004d1e:	2b02      	cmp	r3, #2
 8004d20:	d11b      	bne.n	8004d5a <HAL_SPI_TransmitReceive+0x35a>
 8004d22:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d018      	beq.n	8004d5a <HAL_SPI_TransmitReceive+0x35a>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	3320      	adds	r3, #32
 8004d32:	7812      	ldrb	r2, [r2, #0]
 8004d34:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d3a:	1c5a      	adds	r2, r3, #1
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount--;
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8004d46:	b29b      	uxth	r3, r3
 8004d48:	3b01      	subs	r3, #1
 8004d4a:	b29a      	uxth	r2, r3
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8004d58:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }

      /* Check the RXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP)) && (initial_RxXferCount > 0UL))
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	695b      	ldr	r3, [r3, #20]
 8004d60:	f003 0301 	and.w	r3, r3, #1
 8004d64:	2b01      	cmp	r3, #1
 8004d66:	d11d      	bne.n	8004da4 <HAL_SPI_TransmitReceive+0x3a4>
 8004d68:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d01a      	beq.n	8004da4 <HAL_SPI_TransmitReceive+0x3a4>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004d7a:	7812      	ldrb	r2, [r2, #0]
 8004d7c:	b2d2      	uxtb	r2, r2
 8004d7e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004d84:	1c5a      	adds	r2, r3, #1
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8004d90:	b29b      	uxth	r3, r3
 8004d92:	3b01      	subs	r3, #1
 8004d94:	b29a      	uxth	r2, r3
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
        initial_RxXferCount = hspi->RxXferCount;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8004da2:	85bb      	strh	r3, [r7, #44]	; 0x2c
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004da4:	f7fc fb04 	bl	80013b0 <HAL_GetTick>
 8004da8:	4602      	mov	r2, r0
 8004daa:	69fb      	ldr	r3, [r7, #28]
 8004dac:	1ad3      	subs	r3, r2, r3
 8004dae:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004db0:	429a      	cmp	r2, r3
 8004db2:	d803      	bhi.n	8004dbc <HAL_SPI_TransmitReceive+0x3bc>
 8004db4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004db6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dba:	d102      	bne.n	8004dc2 <HAL_SPI_TransmitReceive+0x3c2>
 8004dbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d114      	bne.n	8004dec <HAL_SPI_TransmitReceive+0x3ec>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 8004dc2:	68f8      	ldr	r0, [r7, #12]
 8004dc4:	f000 f844 	bl	8004e50 <SPI_CloseTransfer>

        /* Unlock the process */
        __HAL_UNLOCK(hspi);
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	2200      	movs	r2, #0
 8004dcc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004dd6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	2201      	movs	r2, #1
 8004de4:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_TIMEOUT;
 8004de8:	2303      	movs	r3, #3
 8004dea:	e02c      	b.n	8004e46 <HAL_SPI_TransmitReceive+0x446>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8004dec:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d190      	bne.n	8004d14 <HAL_SPI_TransmitReceive+0x314>
 8004df2:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d18d      	bne.n	8004d14 <HAL_SPI_TransmitReceive+0x314>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, tickstart, Timeout) != HAL_OK)
 8004df8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004dfa:	9300      	str	r3, [sp, #0]
 8004dfc:	69fb      	ldr	r3, [r7, #28]
 8004dfe:	2200      	movs	r2, #0
 8004e00:	2108      	movs	r1, #8
 8004e02:	68f8      	ldr	r0, [r7, #12]
 8004e04:	f000 f8c4 	bl	8004f90 <SPI_WaitOnFlagUntilTimeout>
 8004e08:	4603      	mov	r3, r0
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d007      	beq.n	8004e1e <HAL_SPI_TransmitReceive+0x41e>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004e14:	f043 0220 	orr.w	r2, r3, #32
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8004e1e:	68f8      	ldr	r0, [r7, #12]
 8004e20:	f000 f816 	bl	8004e50 <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	2200      	movs	r2, #0
 8004e28:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	2201      	movs	r2, #1
 8004e30:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d001      	beq.n	8004e42 <HAL_SPI_TransmitReceive+0x442>
  {
    return HAL_ERROR;
 8004e3e:	2301      	movs	r3, #1
 8004e40:	e001      	b.n	8004e46 <HAL_SPI_TransmitReceive+0x446>
  }
  return errorcode;
 8004e42:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8004e46:	4618      	mov	r0, r3
 8004e48:	3730      	adds	r7, #48	; 0x30
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	bd80      	pop	{r7, pc}
 8004e4e:	bf00      	nop

08004e50 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8004e50:	b480      	push	{r7}
 8004e52:	b085      	sub	sp, #20
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	695b      	ldr	r3, [r3, #20]
 8004e5e:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	699a      	ldr	r2, [r3, #24]
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f042 0208 	orr.w	r2, r2, #8
 8004e6e:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	699a      	ldr	r2, [r3, #24]
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f042 0210 	orr.w	r2, r2, #16
 8004e7e:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	681a      	ldr	r2, [r3, #0]
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f022 0201 	bic.w	r2, r2, #1
 8004e8e:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	6919      	ldr	r1, [r3, #16]
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681a      	ldr	r2, [r3, #0]
 8004e9a:	4b3c      	ldr	r3, [pc, #240]	; (8004f8c <SPI_CloseTransfer+0x13c>)
 8004e9c:	400b      	ands	r3, r1
 8004e9e:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	689a      	ldr	r2, [r3, #8]
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8004eae:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8004eb6:	b2db      	uxtb	r3, r3
 8004eb8:	2b04      	cmp	r3, #4
 8004eba:	d014      	beq.n	8004ee6 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	f003 0320 	and.w	r3, r3, #32
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d00f      	beq.n	8004ee6 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004ecc:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	699a      	ldr	r2, [r3, #24]
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f042 0220 	orr.w	r2, r2, #32
 8004ee4:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8004eec:	b2db      	uxtb	r3, r3
 8004eee:	2b03      	cmp	r3, #3
 8004ef0:	d014      	beq.n	8004f1c <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d00f      	beq.n	8004f1c <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004f02:	f043 0204 	orr.w	r2, r3, #4
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	699a      	ldr	r2, [r3, #24]
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004f1a:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d00f      	beq.n	8004f46 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004f2c:	f043 0201 	orr.w	r2, r3, #1
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	699a      	ldr	r2, [r3, #24]
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f44:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d00f      	beq.n	8004f70 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004f56:	f043 0208 	orr.w	r2, r3, #8
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	699a      	ldr	r2, [r3, #24]
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004f6e:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2200      	movs	r2, #0
 8004f74:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	2200      	movs	r2, #0
 8004f7c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
}
 8004f80:	bf00      	nop
 8004f82:	3714      	adds	r7, #20
 8004f84:	46bd      	mov	sp, r7
 8004f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f8a:	4770      	bx	lr
 8004f8c:	fffffc90 	.word	0xfffffc90

08004f90 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Tickstart, uint32_t Timeout)
{
 8004f90:	b580      	push	{r7, lr}
 8004f92:	b084      	sub	sp, #16
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	60f8      	str	r0, [r7, #12]
 8004f98:	60b9      	str	r1, [r7, #8]
 8004f9a:	603b      	str	r3, [r7, #0]
 8004f9c:	4613      	mov	r3, r2
 8004f9e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8004fa0:	e010      	b.n	8004fc4 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004fa2:	f7fc fa05 	bl	80013b0 <HAL_GetTick>
 8004fa6:	4602      	mov	r2, r0
 8004fa8:	683b      	ldr	r3, [r7, #0]
 8004faa:	1ad3      	subs	r3, r2, r3
 8004fac:	69ba      	ldr	r2, [r7, #24]
 8004fae:	429a      	cmp	r2, r3
 8004fb0:	d803      	bhi.n	8004fba <SPI_WaitOnFlagUntilTimeout+0x2a>
 8004fb2:	69bb      	ldr	r3, [r7, #24]
 8004fb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fb8:	d102      	bne.n	8004fc0 <SPI_WaitOnFlagUntilTimeout+0x30>
 8004fba:	69bb      	ldr	r3, [r7, #24]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d101      	bne.n	8004fc4 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8004fc0:	2303      	movs	r3, #3
 8004fc2:	e00f      	b.n	8004fe4 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	695a      	ldr	r2, [r3, #20]
 8004fca:	68bb      	ldr	r3, [r7, #8]
 8004fcc:	4013      	ands	r3, r2
 8004fce:	68ba      	ldr	r2, [r7, #8]
 8004fd0:	429a      	cmp	r2, r3
 8004fd2:	bf0c      	ite	eq
 8004fd4:	2301      	moveq	r3, #1
 8004fd6:	2300      	movne	r3, #0
 8004fd8:	b2db      	uxtb	r3, r3
 8004fda:	461a      	mov	r2, r3
 8004fdc:	79fb      	ldrb	r3, [r7, #7]
 8004fde:	429a      	cmp	r2, r3
 8004fe0:	d0df      	beq.n	8004fa2 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8004fe2:	2300      	movs	r3, #0
}
 8004fe4:	4618      	mov	r0, r3
 8004fe6:	3710      	adds	r7, #16
 8004fe8:	46bd      	mov	sp, r7
 8004fea:	bd80      	pop	{r7, pc}

08004fec <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 8004fec:	b480      	push	{r7}
 8004fee:	b085      	sub	sp, #20
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ff8:	095b      	lsrs	r3, r3, #5
 8004ffa:	3301      	adds	r3, #1
 8004ffc:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	68db      	ldr	r3, [r3, #12]
 8005002:	3301      	adds	r3, #1
 8005004:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8005006:	68bb      	ldr	r3, [r7, #8]
 8005008:	3307      	adds	r3, #7
 800500a:	08db      	lsrs	r3, r3, #3
 800500c:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800500e:	68bb      	ldr	r3, [r7, #8]
 8005010:	68fa      	ldr	r2, [r7, #12]
 8005012:	fb02 f303 	mul.w	r3, r2, r3
}
 8005016:	4618      	mov	r0, r3
 8005018:	3714      	adds	r7, #20
 800501a:	46bd      	mov	sp, r7
 800501c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005020:	4770      	bx	lr

08005022 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005022:	b580      	push	{r7, lr}
 8005024:	b082      	sub	sp, #8
 8005026:	af00      	add	r7, sp, #0
 8005028:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	2b00      	cmp	r3, #0
 800502e:	d101      	bne.n	8005034 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005030:	2301      	movs	r3, #1
 8005032:	e049      	b.n	80050c8 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800503a:	b2db      	uxtb	r3, r3
 800503c:	2b00      	cmp	r3, #0
 800503e:	d106      	bne.n	800504e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	2200      	movs	r2, #0
 8005044:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005048:	6878      	ldr	r0, [r7, #4]
 800504a:	f7fb ff61 	bl	8000f10 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	2202      	movs	r2, #2
 8005052:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681a      	ldr	r2, [r3, #0]
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	3304      	adds	r3, #4
 800505e:	4619      	mov	r1, r3
 8005060:	4610      	mov	r0, r2
 8005062:	f000 fa15 	bl	8005490 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	2201      	movs	r2, #1
 800506a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	2201      	movs	r2, #1
 8005072:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	2201      	movs	r2, #1
 800507a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	2201      	movs	r2, #1
 8005082:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	2201      	movs	r2, #1
 800508a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	2201      	movs	r2, #1
 8005092:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	2201      	movs	r2, #1
 800509a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	2201      	movs	r2, #1
 80050a2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	2201      	movs	r2, #1
 80050aa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	2201      	movs	r2, #1
 80050b2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	2201      	movs	r2, #1
 80050ba:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	2201      	movs	r2, #1
 80050c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80050c6:	2300      	movs	r3, #0
}
 80050c8:	4618      	mov	r0, r3
 80050ca:	3708      	adds	r7, #8
 80050cc:	46bd      	mov	sp, r7
 80050ce:	bd80      	pop	{r7, pc}

080050d0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80050d0:	b480      	push	{r7}
 80050d2:	b085      	sub	sp, #20
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80050de:	b2db      	uxtb	r3, r3
 80050e0:	2b01      	cmp	r3, #1
 80050e2:	d001      	beq.n	80050e8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80050e4:	2301      	movs	r3, #1
 80050e6:	e04c      	b.n	8005182 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2202      	movs	r2, #2
 80050ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	4a26      	ldr	r2, [pc, #152]	; (8005190 <HAL_TIM_Base_Start+0xc0>)
 80050f6:	4293      	cmp	r3, r2
 80050f8:	d022      	beq.n	8005140 <HAL_TIM_Base_Start+0x70>
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005102:	d01d      	beq.n	8005140 <HAL_TIM_Base_Start+0x70>
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	4a22      	ldr	r2, [pc, #136]	; (8005194 <HAL_TIM_Base_Start+0xc4>)
 800510a:	4293      	cmp	r3, r2
 800510c:	d018      	beq.n	8005140 <HAL_TIM_Base_Start+0x70>
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	4a21      	ldr	r2, [pc, #132]	; (8005198 <HAL_TIM_Base_Start+0xc8>)
 8005114:	4293      	cmp	r3, r2
 8005116:	d013      	beq.n	8005140 <HAL_TIM_Base_Start+0x70>
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	4a1f      	ldr	r2, [pc, #124]	; (800519c <HAL_TIM_Base_Start+0xcc>)
 800511e:	4293      	cmp	r3, r2
 8005120:	d00e      	beq.n	8005140 <HAL_TIM_Base_Start+0x70>
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	4a1e      	ldr	r2, [pc, #120]	; (80051a0 <HAL_TIM_Base_Start+0xd0>)
 8005128:	4293      	cmp	r3, r2
 800512a:	d009      	beq.n	8005140 <HAL_TIM_Base_Start+0x70>
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	4a1c      	ldr	r2, [pc, #112]	; (80051a4 <HAL_TIM_Base_Start+0xd4>)
 8005132:	4293      	cmp	r3, r2
 8005134:	d004      	beq.n	8005140 <HAL_TIM_Base_Start+0x70>
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	4a1b      	ldr	r2, [pc, #108]	; (80051a8 <HAL_TIM_Base_Start+0xd8>)
 800513c:	4293      	cmp	r3, r2
 800513e:	d115      	bne.n	800516c <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	689a      	ldr	r2, [r3, #8]
 8005146:	4b19      	ldr	r3, [pc, #100]	; (80051ac <HAL_TIM_Base_Start+0xdc>)
 8005148:	4013      	ands	r3, r2
 800514a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	2b06      	cmp	r3, #6
 8005150:	d015      	beq.n	800517e <HAL_TIM_Base_Start+0xae>
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005158:	d011      	beq.n	800517e <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	681a      	ldr	r2, [r3, #0]
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	f042 0201 	orr.w	r2, r2, #1
 8005168:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800516a:	e008      	b.n	800517e <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	681a      	ldr	r2, [r3, #0]
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	f042 0201 	orr.w	r2, r2, #1
 800517a:	601a      	str	r2, [r3, #0]
 800517c:	e000      	b.n	8005180 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800517e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005180:	2300      	movs	r3, #0
}
 8005182:	4618      	mov	r0, r3
 8005184:	3714      	adds	r7, #20
 8005186:	46bd      	mov	sp, r7
 8005188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518c:	4770      	bx	lr
 800518e:	bf00      	nop
 8005190:	40010000 	.word	0x40010000
 8005194:	40000400 	.word	0x40000400
 8005198:	40000800 	.word	0x40000800
 800519c:	40000c00 	.word	0x40000c00
 80051a0:	40010400 	.word	0x40010400
 80051a4:	40001800 	.word	0x40001800
 80051a8:	40014000 	.word	0x40014000
 80051ac:	00010007 	.word	0x00010007

080051b0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80051b0:	b480      	push	{r7}
 80051b2:	b085      	sub	sp, #20
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051be:	b2db      	uxtb	r3, r3
 80051c0:	2b01      	cmp	r3, #1
 80051c2:	d001      	beq.n	80051c8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80051c4:	2301      	movs	r3, #1
 80051c6:	e054      	b.n	8005272 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2202      	movs	r2, #2
 80051cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	68da      	ldr	r2, [r3, #12]
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	f042 0201 	orr.w	r2, r2, #1
 80051de:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	4a26      	ldr	r2, [pc, #152]	; (8005280 <HAL_TIM_Base_Start_IT+0xd0>)
 80051e6:	4293      	cmp	r3, r2
 80051e8:	d022      	beq.n	8005230 <HAL_TIM_Base_Start_IT+0x80>
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051f2:	d01d      	beq.n	8005230 <HAL_TIM_Base_Start_IT+0x80>
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	4a22      	ldr	r2, [pc, #136]	; (8005284 <HAL_TIM_Base_Start_IT+0xd4>)
 80051fa:	4293      	cmp	r3, r2
 80051fc:	d018      	beq.n	8005230 <HAL_TIM_Base_Start_IT+0x80>
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	4a21      	ldr	r2, [pc, #132]	; (8005288 <HAL_TIM_Base_Start_IT+0xd8>)
 8005204:	4293      	cmp	r3, r2
 8005206:	d013      	beq.n	8005230 <HAL_TIM_Base_Start_IT+0x80>
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	4a1f      	ldr	r2, [pc, #124]	; (800528c <HAL_TIM_Base_Start_IT+0xdc>)
 800520e:	4293      	cmp	r3, r2
 8005210:	d00e      	beq.n	8005230 <HAL_TIM_Base_Start_IT+0x80>
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	4a1e      	ldr	r2, [pc, #120]	; (8005290 <HAL_TIM_Base_Start_IT+0xe0>)
 8005218:	4293      	cmp	r3, r2
 800521a:	d009      	beq.n	8005230 <HAL_TIM_Base_Start_IT+0x80>
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	4a1c      	ldr	r2, [pc, #112]	; (8005294 <HAL_TIM_Base_Start_IT+0xe4>)
 8005222:	4293      	cmp	r3, r2
 8005224:	d004      	beq.n	8005230 <HAL_TIM_Base_Start_IT+0x80>
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	4a1b      	ldr	r2, [pc, #108]	; (8005298 <HAL_TIM_Base_Start_IT+0xe8>)
 800522c:	4293      	cmp	r3, r2
 800522e:	d115      	bne.n	800525c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	689a      	ldr	r2, [r3, #8]
 8005236:	4b19      	ldr	r3, [pc, #100]	; (800529c <HAL_TIM_Base_Start_IT+0xec>)
 8005238:	4013      	ands	r3, r2
 800523a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	2b06      	cmp	r3, #6
 8005240:	d015      	beq.n	800526e <HAL_TIM_Base_Start_IT+0xbe>
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005248:	d011      	beq.n	800526e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	681a      	ldr	r2, [r3, #0]
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f042 0201 	orr.w	r2, r2, #1
 8005258:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800525a:	e008      	b.n	800526e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	681a      	ldr	r2, [r3, #0]
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f042 0201 	orr.w	r2, r2, #1
 800526a:	601a      	str	r2, [r3, #0]
 800526c:	e000      	b.n	8005270 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800526e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005270:	2300      	movs	r3, #0
}
 8005272:	4618      	mov	r0, r3
 8005274:	3714      	adds	r7, #20
 8005276:	46bd      	mov	sp, r7
 8005278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800527c:	4770      	bx	lr
 800527e:	bf00      	nop
 8005280:	40010000 	.word	0x40010000
 8005284:	40000400 	.word	0x40000400
 8005288:	40000800 	.word	0x40000800
 800528c:	40000c00 	.word	0x40000c00
 8005290:	40010400 	.word	0x40010400
 8005294:	40001800 	.word	0x40001800
 8005298:	40014000 	.word	0x40014000
 800529c:	00010007 	.word	0x00010007

080052a0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80052a0:	b580      	push	{r7, lr}
 80052a2:	b084      	sub	sp, #16
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	6078      	str	r0, [r7, #4]
 80052a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80052aa:	2300      	movs	r3, #0
 80052ac:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80052b4:	2b01      	cmp	r3, #1
 80052b6:	d101      	bne.n	80052bc <HAL_TIM_ConfigClockSource+0x1c>
 80052b8:	2302      	movs	r3, #2
 80052ba:	e0dc      	b.n	8005476 <HAL_TIM_ConfigClockSource+0x1d6>
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	2201      	movs	r2, #1
 80052c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2202      	movs	r2, #2
 80052c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	689b      	ldr	r3, [r3, #8]
 80052d2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80052d4:	68ba      	ldr	r2, [r7, #8]
 80052d6:	4b6a      	ldr	r3, [pc, #424]	; (8005480 <HAL_TIM_ConfigClockSource+0x1e0>)
 80052d8:	4013      	ands	r3, r2
 80052da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80052dc:	68bb      	ldr	r3, [r7, #8]
 80052de:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80052e2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	68ba      	ldr	r2, [r7, #8]
 80052ea:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80052ec:	683b      	ldr	r3, [r7, #0]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	4a64      	ldr	r2, [pc, #400]	; (8005484 <HAL_TIM_ConfigClockSource+0x1e4>)
 80052f2:	4293      	cmp	r3, r2
 80052f4:	f000 80a9 	beq.w	800544a <HAL_TIM_ConfigClockSource+0x1aa>
 80052f8:	4a62      	ldr	r2, [pc, #392]	; (8005484 <HAL_TIM_ConfigClockSource+0x1e4>)
 80052fa:	4293      	cmp	r3, r2
 80052fc:	f200 80ae 	bhi.w	800545c <HAL_TIM_ConfigClockSource+0x1bc>
 8005300:	4a61      	ldr	r2, [pc, #388]	; (8005488 <HAL_TIM_ConfigClockSource+0x1e8>)
 8005302:	4293      	cmp	r3, r2
 8005304:	f000 80a1 	beq.w	800544a <HAL_TIM_ConfigClockSource+0x1aa>
 8005308:	4a5f      	ldr	r2, [pc, #380]	; (8005488 <HAL_TIM_ConfigClockSource+0x1e8>)
 800530a:	4293      	cmp	r3, r2
 800530c:	f200 80a6 	bhi.w	800545c <HAL_TIM_ConfigClockSource+0x1bc>
 8005310:	4a5e      	ldr	r2, [pc, #376]	; (800548c <HAL_TIM_ConfigClockSource+0x1ec>)
 8005312:	4293      	cmp	r3, r2
 8005314:	f000 8099 	beq.w	800544a <HAL_TIM_ConfigClockSource+0x1aa>
 8005318:	4a5c      	ldr	r2, [pc, #368]	; (800548c <HAL_TIM_ConfigClockSource+0x1ec>)
 800531a:	4293      	cmp	r3, r2
 800531c:	f200 809e 	bhi.w	800545c <HAL_TIM_ConfigClockSource+0x1bc>
 8005320:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8005324:	f000 8091 	beq.w	800544a <HAL_TIM_ConfigClockSource+0x1aa>
 8005328:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800532c:	f200 8096 	bhi.w	800545c <HAL_TIM_ConfigClockSource+0x1bc>
 8005330:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005334:	f000 8089 	beq.w	800544a <HAL_TIM_ConfigClockSource+0x1aa>
 8005338:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800533c:	f200 808e 	bhi.w	800545c <HAL_TIM_ConfigClockSource+0x1bc>
 8005340:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005344:	d03e      	beq.n	80053c4 <HAL_TIM_ConfigClockSource+0x124>
 8005346:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800534a:	f200 8087 	bhi.w	800545c <HAL_TIM_ConfigClockSource+0x1bc>
 800534e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005352:	f000 8086 	beq.w	8005462 <HAL_TIM_ConfigClockSource+0x1c2>
 8005356:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800535a:	d87f      	bhi.n	800545c <HAL_TIM_ConfigClockSource+0x1bc>
 800535c:	2b70      	cmp	r3, #112	; 0x70
 800535e:	d01a      	beq.n	8005396 <HAL_TIM_ConfigClockSource+0xf6>
 8005360:	2b70      	cmp	r3, #112	; 0x70
 8005362:	d87b      	bhi.n	800545c <HAL_TIM_ConfigClockSource+0x1bc>
 8005364:	2b60      	cmp	r3, #96	; 0x60
 8005366:	d050      	beq.n	800540a <HAL_TIM_ConfigClockSource+0x16a>
 8005368:	2b60      	cmp	r3, #96	; 0x60
 800536a:	d877      	bhi.n	800545c <HAL_TIM_ConfigClockSource+0x1bc>
 800536c:	2b50      	cmp	r3, #80	; 0x50
 800536e:	d03c      	beq.n	80053ea <HAL_TIM_ConfigClockSource+0x14a>
 8005370:	2b50      	cmp	r3, #80	; 0x50
 8005372:	d873      	bhi.n	800545c <HAL_TIM_ConfigClockSource+0x1bc>
 8005374:	2b40      	cmp	r3, #64	; 0x40
 8005376:	d058      	beq.n	800542a <HAL_TIM_ConfigClockSource+0x18a>
 8005378:	2b40      	cmp	r3, #64	; 0x40
 800537a:	d86f      	bhi.n	800545c <HAL_TIM_ConfigClockSource+0x1bc>
 800537c:	2b30      	cmp	r3, #48	; 0x30
 800537e:	d064      	beq.n	800544a <HAL_TIM_ConfigClockSource+0x1aa>
 8005380:	2b30      	cmp	r3, #48	; 0x30
 8005382:	d86b      	bhi.n	800545c <HAL_TIM_ConfigClockSource+0x1bc>
 8005384:	2b20      	cmp	r3, #32
 8005386:	d060      	beq.n	800544a <HAL_TIM_ConfigClockSource+0x1aa>
 8005388:	2b20      	cmp	r3, #32
 800538a:	d867      	bhi.n	800545c <HAL_TIM_ConfigClockSource+0x1bc>
 800538c:	2b00      	cmp	r3, #0
 800538e:	d05c      	beq.n	800544a <HAL_TIM_ConfigClockSource+0x1aa>
 8005390:	2b10      	cmp	r3, #16
 8005392:	d05a      	beq.n	800544a <HAL_TIM_ConfigClockSource+0x1aa>
 8005394:	e062      	b.n	800545c <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6818      	ldr	r0, [r3, #0]
 800539a:	683b      	ldr	r3, [r7, #0]
 800539c:	6899      	ldr	r1, [r3, #8]
 800539e:	683b      	ldr	r3, [r7, #0]
 80053a0:	685a      	ldr	r2, [r3, #4]
 80053a2:	683b      	ldr	r3, [r7, #0]
 80053a4:	68db      	ldr	r3, [r3, #12]
 80053a6:	f000 f98b 	bl	80056c0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	689b      	ldr	r3, [r3, #8]
 80053b0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80053b2:	68bb      	ldr	r3, [r7, #8]
 80053b4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80053b8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	68ba      	ldr	r2, [r7, #8]
 80053c0:	609a      	str	r2, [r3, #8]
      break;
 80053c2:	e04f      	b.n	8005464 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	6818      	ldr	r0, [r3, #0]
 80053c8:	683b      	ldr	r3, [r7, #0]
 80053ca:	6899      	ldr	r1, [r3, #8]
 80053cc:	683b      	ldr	r3, [r7, #0]
 80053ce:	685a      	ldr	r2, [r3, #4]
 80053d0:	683b      	ldr	r3, [r7, #0]
 80053d2:	68db      	ldr	r3, [r3, #12]
 80053d4:	f000 f974 	bl	80056c0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	689a      	ldr	r2, [r3, #8]
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80053e6:	609a      	str	r2, [r3, #8]
      break;
 80053e8:	e03c      	b.n	8005464 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	6818      	ldr	r0, [r3, #0]
 80053ee:	683b      	ldr	r3, [r7, #0]
 80053f0:	6859      	ldr	r1, [r3, #4]
 80053f2:	683b      	ldr	r3, [r7, #0]
 80053f4:	68db      	ldr	r3, [r3, #12]
 80053f6:	461a      	mov	r2, r3
 80053f8:	f000 f8e4 	bl	80055c4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	2150      	movs	r1, #80	; 0x50
 8005402:	4618      	mov	r0, r3
 8005404:	f000 f93e 	bl	8005684 <TIM_ITRx_SetConfig>
      break;
 8005408:	e02c      	b.n	8005464 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	6818      	ldr	r0, [r3, #0]
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	6859      	ldr	r1, [r3, #4]
 8005412:	683b      	ldr	r3, [r7, #0]
 8005414:	68db      	ldr	r3, [r3, #12]
 8005416:	461a      	mov	r2, r3
 8005418:	f000 f903 	bl	8005622 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	2160      	movs	r1, #96	; 0x60
 8005422:	4618      	mov	r0, r3
 8005424:	f000 f92e 	bl	8005684 <TIM_ITRx_SetConfig>
      break;
 8005428:	e01c      	b.n	8005464 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	6818      	ldr	r0, [r3, #0]
 800542e:	683b      	ldr	r3, [r7, #0]
 8005430:	6859      	ldr	r1, [r3, #4]
 8005432:	683b      	ldr	r3, [r7, #0]
 8005434:	68db      	ldr	r3, [r3, #12]
 8005436:	461a      	mov	r2, r3
 8005438:	f000 f8c4 	bl	80055c4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	2140      	movs	r1, #64	; 0x40
 8005442:	4618      	mov	r0, r3
 8005444:	f000 f91e 	bl	8005684 <TIM_ITRx_SetConfig>
      break;
 8005448:	e00c      	b.n	8005464 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681a      	ldr	r2, [r3, #0]
 800544e:	683b      	ldr	r3, [r7, #0]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	4619      	mov	r1, r3
 8005454:	4610      	mov	r0, r2
 8005456:	f000 f915 	bl	8005684 <TIM_ITRx_SetConfig>
      break;
 800545a:	e003      	b.n	8005464 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800545c:	2301      	movs	r3, #1
 800545e:	73fb      	strb	r3, [r7, #15]
      break;
 8005460:	e000      	b.n	8005464 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 8005462:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2201      	movs	r2, #1
 8005468:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2200      	movs	r2, #0
 8005470:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005474:	7bfb      	ldrb	r3, [r7, #15]
}
 8005476:	4618      	mov	r0, r3
 8005478:	3710      	adds	r7, #16
 800547a:	46bd      	mov	sp, r7
 800547c:	bd80      	pop	{r7, pc}
 800547e:	bf00      	nop
 8005480:	ffceff88 	.word	0xffceff88
 8005484:	00100040 	.word	0x00100040
 8005488:	00100030 	.word	0x00100030
 800548c:	00100020 	.word	0x00100020

08005490 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005490:	b480      	push	{r7}
 8005492:	b085      	sub	sp, #20
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]
 8005498:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	4a40      	ldr	r2, [pc, #256]	; (80055a4 <TIM_Base_SetConfig+0x114>)
 80054a4:	4293      	cmp	r3, r2
 80054a6:	d013      	beq.n	80054d0 <TIM_Base_SetConfig+0x40>
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80054ae:	d00f      	beq.n	80054d0 <TIM_Base_SetConfig+0x40>
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	4a3d      	ldr	r2, [pc, #244]	; (80055a8 <TIM_Base_SetConfig+0x118>)
 80054b4:	4293      	cmp	r3, r2
 80054b6:	d00b      	beq.n	80054d0 <TIM_Base_SetConfig+0x40>
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	4a3c      	ldr	r2, [pc, #240]	; (80055ac <TIM_Base_SetConfig+0x11c>)
 80054bc:	4293      	cmp	r3, r2
 80054be:	d007      	beq.n	80054d0 <TIM_Base_SetConfig+0x40>
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	4a3b      	ldr	r2, [pc, #236]	; (80055b0 <TIM_Base_SetConfig+0x120>)
 80054c4:	4293      	cmp	r3, r2
 80054c6:	d003      	beq.n	80054d0 <TIM_Base_SetConfig+0x40>
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	4a3a      	ldr	r2, [pc, #232]	; (80055b4 <TIM_Base_SetConfig+0x124>)
 80054cc:	4293      	cmp	r3, r2
 80054ce:	d108      	bne.n	80054e2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80054d6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80054d8:	683b      	ldr	r3, [r7, #0]
 80054da:	685b      	ldr	r3, [r3, #4]
 80054dc:	68fa      	ldr	r2, [r7, #12]
 80054de:	4313      	orrs	r3, r2
 80054e0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	4a2f      	ldr	r2, [pc, #188]	; (80055a4 <TIM_Base_SetConfig+0x114>)
 80054e6:	4293      	cmp	r3, r2
 80054e8:	d01f      	beq.n	800552a <TIM_Base_SetConfig+0x9a>
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80054f0:	d01b      	beq.n	800552a <TIM_Base_SetConfig+0x9a>
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	4a2c      	ldr	r2, [pc, #176]	; (80055a8 <TIM_Base_SetConfig+0x118>)
 80054f6:	4293      	cmp	r3, r2
 80054f8:	d017      	beq.n	800552a <TIM_Base_SetConfig+0x9a>
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	4a2b      	ldr	r2, [pc, #172]	; (80055ac <TIM_Base_SetConfig+0x11c>)
 80054fe:	4293      	cmp	r3, r2
 8005500:	d013      	beq.n	800552a <TIM_Base_SetConfig+0x9a>
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	4a2a      	ldr	r2, [pc, #168]	; (80055b0 <TIM_Base_SetConfig+0x120>)
 8005506:	4293      	cmp	r3, r2
 8005508:	d00f      	beq.n	800552a <TIM_Base_SetConfig+0x9a>
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	4a29      	ldr	r2, [pc, #164]	; (80055b4 <TIM_Base_SetConfig+0x124>)
 800550e:	4293      	cmp	r3, r2
 8005510:	d00b      	beq.n	800552a <TIM_Base_SetConfig+0x9a>
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	4a28      	ldr	r2, [pc, #160]	; (80055b8 <TIM_Base_SetConfig+0x128>)
 8005516:	4293      	cmp	r3, r2
 8005518:	d007      	beq.n	800552a <TIM_Base_SetConfig+0x9a>
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	4a27      	ldr	r2, [pc, #156]	; (80055bc <TIM_Base_SetConfig+0x12c>)
 800551e:	4293      	cmp	r3, r2
 8005520:	d003      	beq.n	800552a <TIM_Base_SetConfig+0x9a>
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	4a26      	ldr	r2, [pc, #152]	; (80055c0 <TIM_Base_SetConfig+0x130>)
 8005526:	4293      	cmp	r3, r2
 8005528:	d108      	bne.n	800553c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005530:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005532:	683b      	ldr	r3, [r7, #0]
 8005534:	68db      	ldr	r3, [r3, #12]
 8005536:	68fa      	ldr	r2, [r7, #12]
 8005538:	4313      	orrs	r3, r2
 800553a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005542:	683b      	ldr	r3, [r7, #0]
 8005544:	695b      	ldr	r3, [r3, #20]
 8005546:	4313      	orrs	r3, r2
 8005548:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	68fa      	ldr	r2, [r7, #12]
 800554e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005550:	683b      	ldr	r3, [r7, #0]
 8005552:	689a      	ldr	r2, [r3, #8]
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005558:	683b      	ldr	r3, [r7, #0]
 800555a:	681a      	ldr	r2, [r3, #0]
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	4a10      	ldr	r2, [pc, #64]	; (80055a4 <TIM_Base_SetConfig+0x114>)
 8005564:	4293      	cmp	r3, r2
 8005566:	d00f      	beq.n	8005588 <TIM_Base_SetConfig+0xf8>
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	4a12      	ldr	r2, [pc, #72]	; (80055b4 <TIM_Base_SetConfig+0x124>)
 800556c:	4293      	cmp	r3, r2
 800556e:	d00b      	beq.n	8005588 <TIM_Base_SetConfig+0xf8>
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	4a11      	ldr	r2, [pc, #68]	; (80055b8 <TIM_Base_SetConfig+0x128>)
 8005574:	4293      	cmp	r3, r2
 8005576:	d007      	beq.n	8005588 <TIM_Base_SetConfig+0xf8>
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	4a10      	ldr	r2, [pc, #64]	; (80055bc <TIM_Base_SetConfig+0x12c>)
 800557c:	4293      	cmp	r3, r2
 800557e:	d003      	beq.n	8005588 <TIM_Base_SetConfig+0xf8>
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	4a0f      	ldr	r2, [pc, #60]	; (80055c0 <TIM_Base_SetConfig+0x130>)
 8005584:	4293      	cmp	r3, r2
 8005586:	d103      	bne.n	8005590 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005588:	683b      	ldr	r3, [r7, #0]
 800558a:	691a      	ldr	r2, [r3, #16]
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	2201      	movs	r2, #1
 8005594:	615a      	str	r2, [r3, #20]
}
 8005596:	bf00      	nop
 8005598:	3714      	adds	r7, #20
 800559a:	46bd      	mov	sp, r7
 800559c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a0:	4770      	bx	lr
 80055a2:	bf00      	nop
 80055a4:	40010000 	.word	0x40010000
 80055a8:	40000400 	.word	0x40000400
 80055ac:	40000800 	.word	0x40000800
 80055b0:	40000c00 	.word	0x40000c00
 80055b4:	40010400 	.word	0x40010400
 80055b8:	40014000 	.word	0x40014000
 80055bc:	40014400 	.word	0x40014400
 80055c0:	40014800 	.word	0x40014800

080055c4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80055c4:	b480      	push	{r7}
 80055c6:	b087      	sub	sp, #28
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	60f8      	str	r0, [r7, #12]
 80055cc:	60b9      	str	r1, [r7, #8]
 80055ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	6a1b      	ldr	r3, [r3, #32]
 80055d4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	6a1b      	ldr	r3, [r3, #32]
 80055da:	f023 0201 	bic.w	r2, r3, #1
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	699b      	ldr	r3, [r3, #24]
 80055e6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80055e8:	693b      	ldr	r3, [r7, #16]
 80055ea:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80055ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	011b      	lsls	r3, r3, #4
 80055f4:	693a      	ldr	r2, [r7, #16]
 80055f6:	4313      	orrs	r3, r2
 80055f8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80055fa:	697b      	ldr	r3, [r7, #20]
 80055fc:	f023 030a 	bic.w	r3, r3, #10
 8005600:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005602:	697a      	ldr	r2, [r7, #20]
 8005604:	68bb      	ldr	r3, [r7, #8]
 8005606:	4313      	orrs	r3, r2
 8005608:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	693a      	ldr	r2, [r7, #16]
 800560e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	697a      	ldr	r2, [r7, #20]
 8005614:	621a      	str	r2, [r3, #32]
}
 8005616:	bf00      	nop
 8005618:	371c      	adds	r7, #28
 800561a:	46bd      	mov	sp, r7
 800561c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005620:	4770      	bx	lr

08005622 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005622:	b480      	push	{r7}
 8005624:	b087      	sub	sp, #28
 8005626:	af00      	add	r7, sp, #0
 8005628:	60f8      	str	r0, [r7, #12]
 800562a:	60b9      	str	r1, [r7, #8]
 800562c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	6a1b      	ldr	r3, [r3, #32]
 8005632:	f023 0210 	bic.w	r2, r3, #16
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	699b      	ldr	r3, [r3, #24]
 800563e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	6a1b      	ldr	r3, [r3, #32]
 8005644:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005646:	697b      	ldr	r3, [r7, #20]
 8005648:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800564c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	031b      	lsls	r3, r3, #12
 8005652:	697a      	ldr	r2, [r7, #20]
 8005654:	4313      	orrs	r3, r2
 8005656:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005658:	693b      	ldr	r3, [r7, #16]
 800565a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800565e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005660:	68bb      	ldr	r3, [r7, #8]
 8005662:	011b      	lsls	r3, r3, #4
 8005664:	693a      	ldr	r2, [r7, #16]
 8005666:	4313      	orrs	r3, r2
 8005668:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	697a      	ldr	r2, [r7, #20]
 800566e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	693a      	ldr	r2, [r7, #16]
 8005674:	621a      	str	r2, [r3, #32]
}
 8005676:	bf00      	nop
 8005678:	371c      	adds	r7, #28
 800567a:	46bd      	mov	sp, r7
 800567c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005680:	4770      	bx	lr
	...

08005684 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005684:	b480      	push	{r7}
 8005686:	b085      	sub	sp, #20
 8005688:	af00      	add	r7, sp, #0
 800568a:	6078      	str	r0, [r7, #4]
 800568c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	689b      	ldr	r3, [r3, #8]
 8005692:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005694:	68fa      	ldr	r2, [r7, #12]
 8005696:	4b09      	ldr	r3, [pc, #36]	; (80056bc <TIM_ITRx_SetConfig+0x38>)
 8005698:	4013      	ands	r3, r2
 800569a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800569c:	683a      	ldr	r2, [r7, #0]
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	4313      	orrs	r3, r2
 80056a2:	f043 0307 	orr.w	r3, r3, #7
 80056a6:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	68fa      	ldr	r2, [r7, #12]
 80056ac:	609a      	str	r2, [r3, #8]
}
 80056ae:	bf00      	nop
 80056b0:	3714      	adds	r7, #20
 80056b2:	46bd      	mov	sp, r7
 80056b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b8:	4770      	bx	lr
 80056ba:	bf00      	nop
 80056bc:	ffcfff8f 	.word	0xffcfff8f

080056c0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80056c0:	b480      	push	{r7}
 80056c2:	b087      	sub	sp, #28
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	60f8      	str	r0, [r7, #12]
 80056c8:	60b9      	str	r1, [r7, #8]
 80056ca:	607a      	str	r2, [r7, #4]
 80056cc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	689b      	ldr	r3, [r3, #8]
 80056d2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80056d4:	697b      	ldr	r3, [r7, #20]
 80056d6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80056da:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80056dc:	683b      	ldr	r3, [r7, #0]
 80056de:	021a      	lsls	r2, r3, #8
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	431a      	orrs	r2, r3
 80056e4:	68bb      	ldr	r3, [r7, #8]
 80056e6:	4313      	orrs	r3, r2
 80056e8:	697a      	ldr	r2, [r7, #20]
 80056ea:	4313      	orrs	r3, r2
 80056ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	697a      	ldr	r2, [r7, #20]
 80056f2:	609a      	str	r2, [r3, #8]
}
 80056f4:	bf00      	nop
 80056f6:	371c      	adds	r7, #28
 80056f8:	46bd      	mov	sp, r7
 80056fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056fe:	4770      	bx	lr

08005700 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005700:	b480      	push	{r7}
 8005702:	b085      	sub	sp, #20
 8005704:	af00      	add	r7, sp, #0
 8005706:	6078      	str	r0, [r7, #4]
 8005708:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005710:	2b01      	cmp	r3, #1
 8005712:	d101      	bne.n	8005718 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005714:	2302      	movs	r3, #2
 8005716:	e06d      	b.n	80057f4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2201      	movs	r2, #1
 800571c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2202      	movs	r2, #2
 8005724:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	685b      	ldr	r3, [r3, #4]
 800572e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	689b      	ldr	r3, [r3, #8]
 8005736:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	4a30      	ldr	r2, [pc, #192]	; (8005800 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800573e:	4293      	cmp	r3, r2
 8005740:	d004      	beq.n	800574c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	4a2f      	ldr	r2, [pc, #188]	; (8005804 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005748:	4293      	cmp	r3, r2
 800574a:	d108      	bne.n	800575e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005752:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005754:	683b      	ldr	r3, [r7, #0]
 8005756:	685b      	ldr	r3, [r3, #4]
 8005758:	68fa      	ldr	r2, [r7, #12]
 800575a:	4313      	orrs	r3, r2
 800575c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005764:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005766:	683b      	ldr	r3, [r7, #0]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	68fa      	ldr	r2, [r7, #12]
 800576c:	4313      	orrs	r3, r2
 800576e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	68fa      	ldr	r2, [r7, #12]
 8005776:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	4a20      	ldr	r2, [pc, #128]	; (8005800 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800577e:	4293      	cmp	r3, r2
 8005780:	d022      	beq.n	80057c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800578a:	d01d      	beq.n	80057c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	4a1d      	ldr	r2, [pc, #116]	; (8005808 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005792:	4293      	cmp	r3, r2
 8005794:	d018      	beq.n	80057c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	4a1c      	ldr	r2, [pc, #112]	; (800580c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800579c:	4293      	cmp	r3, r2
 800579e:	d013      	beq.n	80057c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	4a1a      	ldr	r2, [pc, #104]	; (8005810 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80057a6:	4293      	cmp	r3, r2
 80057a8:	d00e      	beq.n	80057c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	4a15      	ldr	r2, [pc, #84]	; (8005804 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80057b0:	4293      	cmp	r3, r2
 80057b2:	d009      	beq.n	80057c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	4a16      	ldr	r2, [pc, #88]	; (8005814 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80057ba:	4293      	cmp	r3, r2
 80057bc:	d004      	beq.n	80057c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	4a15      	ldr	r2, [pc, #84]	; (8005818 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80057c4:	4293      	cmp	r3, r2
 80057c6:	d10c      	bne.n	80057e2 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80057c8:	68bb      	ldr	r3, [r7, #8]
 80057ca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80057ce:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80057d0:	683b      	ldr	r3, [r7, #0]
 80057d2:	689b      	ldr	r3, [r3, #8]
 80057d4:	68ba      	ldr	r2, [r7, #8]
 80057d6:	4313      	orrs	r3, r2
 80057d8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	68ba      	ldr	r2, [r7, #8]
 80057e0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	2201      	movs	r2, #1
 80057e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	2200      	movs	r2, #0
 80057ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80057f2:	2300      	movs	r3, #0
}
 80057f4:	4618      	mov	r0, r3
 80057f6:	3714      	adds	r7, #20
 80057f8:	46bd      	mov	sp, r7
 80057fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fe:	4770      	bx	lr
 8005800:	40010000 	.word	0x40010000
 8005804:	40010400 	.word	0x40010400
 8005808:	40000400 	.word	0x40000400
 800580c:	40000800 	.word	0x40000800
 8005810:	40000c00 	.word	0x40000c00
 8005814:	40001800 	.word	0x40001800
 8005818:	40014000 	.word	0x40014000

0800581c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800581c:	b580      	push	{r7, lr}
 800581e:	b082      	sub	sp, #8
 8005820:	af00      	add	r7, sp, #0
 8005822:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	2b00      	cmp	r3, #0
 8005828:	d101      	bne.n	800582e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800582a:	2301      	movs	r3, #1
 800582c:	e042      	b.n	80058b4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005834:	2b00      	cmp	r3, #0
 8005836:	d106      	bne.n	8005846 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	2200      	movs	r2, #0
 800583c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005840:	6878      	ldr	r0, [r7, #4]
 8005842:	f7fb fb87 	bl	8000f54 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	2224      	movs	r2, #36	; 0x24
 800584a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	681a      	ldr	r2, [r3, #0]
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	f022 0201 	bic.w	r2, r2, #1
 800585c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800585e:	6878      	ldr	r0, [r7, #4]
 8005860:	f000 f8c2 	bl	80059e8 <UART_SetConfig>
 8005864:	4603      	mov	r3, r0
 8005866:	2b01      	cmp	r3, #1
 8005868:	d101      	bne.n	800586e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800586a:	2301      	movs	r3, #1
 800586c:	e022      	b.n	80058b4 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005872:	2b00      	cmp	r3, #0
 8005874:	d002      	beq.n	800587c <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8005876:	6878      	ldr	r0, [r7, #4]
 8005878:	f000 fe1e 	bl	80064b8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	685a      	ldr	r2, [r3, #4]
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800588a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	689a      	ldr	r2, [r3, #8]
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800589a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	681a      	ldr	r2, [r3, #0]
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	f042 0201 	orr.w	r2, r2, #1
 80058aa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80058ac:	6878      	ldr	r0, [r7, #4]
 80058ae:	f000 fea5 	bl	80065fc <UART_CheckIdleState>
 80058b2:	4603      	mov	r3, r0
}
 80058b4:	4618      	mov	r0, r3
 80058b6:	3708      	adds	r7, #8
 80058b8:	46bd      	mov	sp, r7
 80058ba:	bd80      	pop	{r7, pc}

080058bc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80058bc:	b580      	push	{r7, lr}
 80058be:	b08a      	sub	sp, #40	; 0x28
 80058c0:	af02      	add	r7, sp, #8
 80058c2:	60f8      	str	r0, [r7, #12]
 80058c4:	60b9      	str	r1, [r7, #8]
 80058c6:	603b      	str	r3, [r7, #0]
 80058c8:	4613      	mov	r3, r2
 80058ca:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80058d2:	2b20      	cmp	r3, #32
 80058d4:	f040 8083 	bne.w	80059de <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 80058d8:	68bb      	ldr	r3, [r7, #8]
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d002      	beq.n	80058e4 <HAL_UART_Transmit+0x28>
 80058de:	88fb      	ldrh	r3, [r7, #6]
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d101      	bne.n	80058e8 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80058e4:	2301      	movs	r3, #1
 80058e6:	e07b      	b.n	80059e0 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80058ee:	2b01      	cmp	r3, #1
 80058f0:	d101      	bne.n	80058f6 <HAL_UART_Transmit+0x3a>
 80058f2:	2302      	movs	r3, #2
 80058f4:	e074      	b.n	80059e0 <HAL_UART_Transmit+0x124>
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	2201      	movs	r2, #1
 80058fa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	2200      	movs	r2, #0
 8005902:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	2221      	movs	r2, #33	; 0x21
 800590a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800590e:	f7fb fd4f 	bl	80013b0 <HAL_GetTick>
 8005912:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	88fa      	ldrh	r2, [r7, #6]
 8005918:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	88fa      	ldrh	r2, [r7, #6]
 8005920:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	689b      	ldr	r3, [r3, #8]
 8005928:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800592c:	d108      	bne.n	8005940 <HAL_UART_Transmit+0x84>
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	691b      	ldr	r3, [r3, #16]
 8005932:	2b00      	cmp	r3, #0
 8005934:	d104      	bne.n	8005940 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8005936:	2300      	movs	r3, #0
 8005938:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800593a:	68bb      	ldr	r3, [r7, #8]
 800593c:	61bb      	str	r3, [r7, #24]
 800593e:	e003      	b.n	8005948 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8005940:	68bb      	ldr	r3, [r7, #8]
 8005942:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005944:	2300      	movs	r3, #0
 8005946:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	2200      	movs	r2, #0
 800594c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8005950:	e02c      	b.n	80059ac <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005952:	683b      	ldr	r3, [r7, #0]
 8005954:	9300      	str	r3, [sp, #0]
 8005956:	697b      	ldr	r3, [r7, #20]
 8005958:	2200      	movs	r2, #0
 800595a:	2180      	movs	r1, #128	; 0x80
 800595c:	68f8      	ldr	r0, [r7, #12]
 800595e:	f000 fe98 	bl	8006692 <UART_WaitOnFlagUntilTimeout>
 8005962:	4603      	mov	r3, r0
 8005964:	2b00      	cmp	r3, #0
 8005966:	d001      	beq.n	800596c <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8005968:	2303      	movs	r3, #3
 800596a:	e039      	b.n	80059e0 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 800596c:	69fb      	ldr	r3, [r7, #28]
 800596e:	2b00      	cmp	r3, #0
 8005970:	d10b      	bne.n	800598a <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005972:	69bb      	ldr	r3, [r7, #24]
 8005974:	881b      	ldrh	r3, [r3, #0]
 8005976:	461a      	mov	r2, r3
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005980:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005982:	69bb      	ldr	r3, [r7, #24]
 8005984:	3302      	adds	r3, #2
 8005986:	61bb      	str	r3, [r7, #24]
 8005988:	e007      	b.n	800599a <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800598a:	69fb      	ldr	r3, [r7, #28]
 800598c:	781a      	ldrb	r2, [r3, #0]
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005994:	69fb      	ldr	r3, [r7, #28]
 8005996:	3301      	adds	r3, #1
 8005998:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80059a0:	b29b      	uxth	r3, r3
 80059a2:	3b01      	subs	r3, #1
 80059a4:	b29a      	uxth	r2, r3
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80059b2:	b29b      	uxth	r3, r3
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d1cc      	bne.n	8005952 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80059b8:	683b      	ldr	r3, [r7, #0]
 80059ba:	9300      	str	r3, [sp, #0]
 80059bc:	697b      	ldr	r3, [r7, #20]
 80059be:	2200      	movs	r2, #0
 80059c0:	2140      	movs	r1, #64	; 0x40
 80059c2:	68f8      	ldr	r0, [r7, #12]
 80059c4:	f000 fe65 	bl	8006692 <UART_WaitOnFlagUntilTimeout>
 80059c8:	4603      	mov	r3, r0
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d001      	beq.n	80059d2 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 80059ce:	2303      	movs	r3, #3
 80059d0:	e006      	b.n	80059e0 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	2220      	movs	r2, #32
 80059d6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 80059da:	2300      	movs	r3, #0
 80059dc:	e000      	b.n	80059e0 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 80059de:	2302      	movs	r3, #2
  }
}
 80059e0:	4618      	mov	r0, r3
 80059e2:	3720      	adds	r7, #32
 80059e4:	46bd      	mov	sp, r7
 80059e6:	bd80      	pop	{r7, pc}

080059e8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80059e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80059ec:	b092      	sub	sp, #72	; 0x48
 80059ee:	af00      	add	r7, sp, #0
 80059f0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80059f2:	2300      	movs	r3, #0
 80059f4:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80059f8:	697b      	ldr	r3, [r7, #20]
 80059fa:	689a      	ldr	r2, [r3, #8]
 80059fc:	697b      	ldr	r3, [r7, #20]
 80059fe:	691b      	ldr	r3, [r3, #16]
 8005a00:	431a      	orrs	r2, r3
 8005a02:	697b      	ldr	r3, [r7, #20]
 8005a04:	695b      	ldr	r3, [r3, #20]
 8005a06:	431a      	orrs	r2, r3
 8005a08:	697b      	ldr	r3, [r7, #20]
 8005a0a:	69db      	ldr	r3, [r3, #28]
 8005a0c:	4313      	orrs	r3, r2
 8005a0e:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005a10:	697b      	ldr	r3, [r7, #20]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	681a      	ldr	r2, [r3, #0]
 8005a16:	4bbe      	ldr	r3, [pc, #760]	; (8005d10 <UART_SetConfig+0x328>)
 8005a18:	4013      	ands	r3, r2
 8005a1a:	697a      	ldr	r2, [r7, #20]
 8005a1c:	6812      	ldr	r2, [r2, #0]
 8005a1e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005a20:	430b      	orrs	r3, r1
 8005a22:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005a24:	697b      	ldr	r3, [r7, #20]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	685b      	ldr	r3, [r3, #4]
 8005a2a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005a2e:	697b      	ldr	r3, [r7, #20]
 8005a30:	68da      	ldr	r2, [r3, #12]
 8005a32:	697b      	ldr	r3, [r7, #20]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	430a      	orrs	r2, r1
 8005a38:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005a3a:	697b      	ldr	r3, [r7, #20]
 8005a3c:	699b      	ldr	r3, [r3, #24]
 8005a3e:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005a40:	697b      	ldr	r3, [r7, #20]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	4ab3      	ldr	r2, [pc, #716]	; (8005d14 <UART_SetConfig+0x32c>)
 8005a46:	4293      	cmp	r3, r2
 8005a48:	d004      	beq.n	8005a54 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005a4a:	697b      	ldr	r3, [r7, #20]
 8005a4c:	6a1b      	ldr	r3, [r3, #32]
 8005a4e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005a50:	4313      	orrs	r3, r2
 8005a52:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005a54:	697b      	ldr	r3, [r7, #20]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	689a      	ldr	r2, [r3, #8]
 8005a5a:	4baf      	ldr	r3, [pc, #700]	; (8005d18 <UART_SetConfig+0x330>)
 8005a5c:	4013      	ands	r3, r2
 8005a5e:	697a      	ldr	r2, [r7, #20]
 8005a60:	6812      	ldr	r2, [r2, #0]
 8005a62:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005a64:	430b      	orrs	r3, r1
 8005a66:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005a68:	697b      	ldr	r3, [r7, #20]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a6e:	f023 010f 	bic.w	r1, r3, #15
 8005a72:	697b      	ldr	r3, [r7, #20]
 8005a74:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005a76:	697b      	ldr	r3, [r7, #20]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	430a      	orrs	r2, r1
 8005a7c:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005a7e:	697b      	ldr	r3, [r7, #20]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	4aa6      	ldr	r2, [pc, #664]	; (8005d1c <UART_SetConfig+0x334>)
 8005a84:	4293      	cmp	r3, r2
 8005a86:	d177      	bne.n	8005b78 <UART_SetConfig+0x190>
 8005a88:	4ba5      	ldr	r3, [pc, #660]	; (8005d20 <UART_SetConfig+0x338>)
 8005a8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a8c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005a90:	2b28      	cmp	r3, #40	; 0x28
 8005a92:	d86d      	bhi.n	8005b70 <UART_SetConfig+0x188>
 8005a94:	a201      	add	r2, pc, #4	; (adr r2, 8005a9c <UART_SetConfig+0xb4>)
 8005a96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a9a:	bf00      	nop
 8005a9c:	08005b41 	.word	0x08005b41
 8005aa0:	08005b71 	.word	0x08005b71
 8005aa4:	08005b71 	.word	0x08005b71
 8005aa8:	08005b71 	.word	0x08005b71
 8005aac:	08005b71 	.word	0x08005b71
 8005ab0:	08005b71 	.word	0x08005b71
 8005ab4:	08005b71 	.word	0x08005b71
 8005ab8:	08005b71 	.word	0x08005b71
 8005abc:	08005b49 	.word	0x08005b49
 8005ac0:	08005b71 	.word	0x08005b71
 8005ac4:	08005b71 	.word	0x08005b71
 8005ac8:	08005b71 	.word	0x08005b71
 8005acc:	08005b71 	.word	0x08005b71
 8005ad0:	08005b71 	.word	0x08005b71
 8005ad4:	08005b71 	.word	0x08005b71
 8005ad8:	08005b71 	.word	0x08005b71
 8005adc:	08005b51 	.word	0x08005b51
 8005ae0:	08005b71 	.word	0x08005b71
 8005ae4:	08005b71 	.word	0x08005b71
 8005ae8:	08005b71 	.word	0x08005b71
 8005aec:	08005b71 	.word	0x08005b71
 8005af0:	08005b71 	.word	0x08005b71
 8005af4:	08005b71 	.word	0x08005b71
 8005af8:	08005b71 	.word	0x08005b71
 8005afc:	08005b59 	.word	0x08005b59
 8005b00:	08005b71 	.word	0x08005b71
 8005b04:	08005b71 	.word	0x08005b71
 8005b08:	08005b71 	.word	0x08005b71
 8005b0c:	08005b71 	.word	0x08005b71
 8005b10:	08005b71 	.word	0x08005b71
 8005b14:	08005b71 	.word	0x08005b71
 8005b18:	08005b71 	.word	0x08005b71
 8005b1c:	08005b61 	.word	0x08005b61
 8005b20:	08005b71 	.word	0x08005b71
 8005b24:	08005b71 	.word	0x08005b71
 8005b28:	08005b71 	.word	0x08005b71
 8005b2c:	08005b71 	.word	0x08005b71
 8005b30:	08005b71 	.word	0x08005b71
 8005b34:	08005b71 	.word	0x08005b71
 8005b38:	08005b71 	.word	0x08005b71
 8005b3c:	08005b69 	.word	0x08005b69
 8005b40:	2301      	movs	r3, #1
 8005b42:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005b46:	e222      	b.n	8005f8e <UART_SetConfig+0x5a6>
 8005b48:	2304      	movs	r3, #4
 8005b4a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005b4e:	e21e      	b.n	8005f8e <UART_SetConfig+0x5a6>
 8005b50:	2308      	movs	r3, #8
 8005b52:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005b56:	e21a      	b.n	8005f8e <UART_SetConfig+0x5a6>
 8005b58:	2310      	movs	r3, #16
 8005b5a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005b5e:	e216      	b.n	8005f8e <UART_SetConfig+0x5a6>
 8005b60:	2320      	movs	r3, #32
 8005b62:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005b66:	e212      	b.n	8005f8e <UART_SetConfig+0x5a6>
 8005b68:	2340      	movs	r3, #64	; 0x40
 8005b6a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005b6e:	e20e      	b.n	8005f8e <UART_SetConfig+0x5a6>
 8005b70:	2380      	movs	r3, #128	; 0x80
 8005b72:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005b76:	e20a      	b.n	8005f8e <UART_SetConfig+0x5a6>
 8005b78:	697b      	ldr	r3, [r7, #20]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	4a69      	ldr	r2, [pc, #420]	; (8005d24 <UART_SetConfig+0x33c>)
 8005b7e:	4293      	cmp	r3, r2
 8005b80:	d130      	bne.n	8005be4 <UART_SetConfig+0x1fc>
 8005b82:	4b67      	ldr	r3, [pc, #412]	; (8005d20 <UART_SetConfig+0x338>)
 8005b84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b86:	f003 0307 	and.w	r3, r3, #7
 8005b8a:	2b05      	cmp	r3, #5
 8005b8c:	d826      	bhi.n	8005bdc <UART_SetConfig+0x1f4>
 8005b8e:	a201      	add	r2, pc, #4	; (adr r2, 8005b94 <UART_SetConfig+0x1ac>)
 8005b90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b94:	08005bad 	.word	0x08005bad
 8005b98:	08005bb5 	.word	0x08005bb5
 8005b9c:	08005bbd 	.word	0x08005bbd
 8005ba0:	08005bc5 	.word	0x08005bc5
 8005ba4:	08005bcd 	.word	0x08005bcd
 8005ba8:	08005bd5 	.word	0x08005bd5
 8005bac:	2300      	movs	r3, #0
 8005bae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005bb2:	e1ec      	b.n	8005f8e <UART_SetConfig+0x5a6>
 8005bb4:	2304      	movs	r3, #4
 8005bb6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005bba:	e1e8      	b.n	8005f8e <UART_SetConfig+0x5a6>
 8005bbc:	2308      	movs	r3, #8
 8005bbe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005bc2:	e1e4      	b.n	8005f8e <UART_SetConfig+0x5a6>
 8005bc4:	2310      	movs	r3, #16
 8005bc6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005bca:	e1e0      	b.n	8005f8e <UART_SetConfig+0x5a6>
 8005bcc:	2320      	movs	r3, #32
 8005bce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005bd2:	e1dc      	b.n	8005f8e <UART_SetConfig+0x5a6>
 8005bd4:	2340      	movs	r3, #64	; 0x40
 8005bd6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005bda:	e1d8      	b.n	8005f8e <UART_SetConfig+0x5a6>
 8005bdc:	2380      	movs	r3, #128	; 0x80
 8005bde:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005be2:	e1d4      	b.n	8005f8e <UART_SetConfig+0x5a6>
 8005be4:	697b      	ldr	r3, [r7, #20]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	4a4f      	ldr	r2, [pc, #316]	; (8005d28 <UART_SetConfig+0x340>)
 8005bea:	4293      	cmp	r3, r2
 8005bec:	d130      	bne.n	8005c50 <UART_SetConfig+0x268>
 8005bee:	4b4c      	ldr	r3, [pc, #304]	; (8005d20 <UART_SetConfig+0x338>)
 8005bf0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005bf2:	f003 0307 	and.w	r3, r3, #7
 8005bf6:	2b05      	cmp	r3, #5
 8005bf8:	d826      	bhi.n	8005c48 <UART_SetConfig+0x260>
 8005bfa:	a201      	add	r2, pc, #4	; (adr r2, 8005c00 <UART_SetConfig+0x218>)
 8005bfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c00:	08005c19 	.word	0x08005c19
 8005c04:	08005c21 	.word	0x08005c21
 8005c08:	08005c29 	.word	0x08005c29
 8005c0c:	08005c31 	.word	0x08005c31
 8005c10:	08005c39 	.word	0x08005c39
 8005c14:	08005c41 	.word	0x08005c41
 8005c18:	2300      	movs	r3, #0
 8005c1a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005c1e:	e1b6      	b.n	8005f8e <UART_SetConfig+0x5a6>
 8005c20:	2304      	movs	r3, #4
 8005c22:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005c26:	e1b2      	b.n	8005f8e <UART_SetConfig+0x5a6>
 8005c28:	2308      	movs	r3, #8
 8005c2a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005c2e:	e1ae      	b.n	8005f8e <UART_SetConfig+0x5a6>
 8005c30:	2310      	movs	r3, #16
 8005c32:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005c36:	e1aa      	b.n	8005f8e <UART_SetConfig+0x5a6>
 8005c38:	2320      	movs	r3, #32
 8005c3a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005c3e:	e1a6      	b.n	8005f8e <UART_SetConfig+0x5a6>
 8005c40:	2340      	movs	r3, #64	; 0x40
 8005c42:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005c46:	e1a2      	b.n	8005f8e <UART_SetConfig+0x5a6>
 8005c48:	2380      	movs	r3, #128	; 0x80
 8005c4a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005c4e:	e19e      	b.n	8005f8e <UART_SetConfig+0x5a6>
 8005c50:	697b      	ldr	r3, [r7, #20]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	4a35      	ldr	r2, [pc, #212]	; (8005d2c <UART_SetConfig+0x344>)
 8005c56:	4293      	cmp	r3, r2
 8005c58:	d130      	bne.n	8005cbc <UART_SetConfig+0x2d4>
 8005c5a:	4b31      	ldr	r3, [pc, #196]	; (8005d20 <UART_SetConfig+0x338>)
 8005c5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c5e:	f003 0307 	and.w	r3, r3, #7
 8005c62:	2b05      	cmp	r3, #5
 8005c64:	d826      	bhi.n	8005cb4 <UART_SetConfig+0x2cc>
 8005c66:	a201      	add	r2, pc, #4	; (adr r2, 8005c6c <UART_SetConfig+0x284>)
 8005c68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c6c:	08005c85 	.word	0x08005c85
 8005c70:	08005c8d 	.word	0x08005c8d
 8005c74:	08005c95 	.word	0x08005c95
 8005c78:	08005c9d 	.word	0x08005c9d
 8005c7c:	08005ca5 	.word	0x08005ca5
 8005c80:	08005cad 	.word	0x08005cad
 8005c84:	2300      	movs	r3, #0
 8005c86:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005c8a:	e180      	b.n	8005f8e <UART_SetConfig+0x5a6>
 8005c8c:	2304      	movs	r3, #4
 8005c8e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005c92:	e17c      	b.n	8005f8e <UART_SetConfig+0x5a6>
 8005c94:	2308      	movs	r3, #8
 8005c96:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005c9a:	e178      	b.n	8005f8e <UART_SetConfig+0x5a6>
 8005c9c:	2310      	movs	r3, #16
 8005c9e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005ca2:	e174      	b.n	8005f8e <UART_SetConfig+0x5a6>
 8005ca4:	2320      	movs	r3, #32
 8005ca6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005caa:	e170      	b.n	8005f8e <UART_SetConfig+0x5a6>
 8005cac:	2340      	movs	r3, #64	; 0x40
 8005cae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005cb2:	e16c      	b.n	8005f8e <UART_SetConfig+0x5a6>
 8005cb4:	2380      	movs	r3, #128	; 0x80
 8005cb6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005cba:	e168      	b.n	8005f8e <UART_SetConfig+0x5a6>
 8005cbc:	697b      	ldr	r3, [r7, #20]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	4a1b      	ldr	r2, [pc, #108]	; (8005d30 <UART_SetConfig+0x348>)
 8005cc2:	4293      	cmp	r3, r2
 8005cc4:	d142      	bne.n	8005d4c <UART_SetConfig+0x364>
 8005cc6:	4b16      	ldr	r3, [pc, #88]	; (8005d20 <UART_SetConfig+0x338>)
 8005cc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005cca:	f003 0307 	and.w	r3, r3, #7
 8005cce:	2b05      	cmp	r3, #5
 8005cd0:	d838      	bhi.n	8005d44 <UART_SetConfig+0x35c>
 8005cd2:	a201      	add	r2, pc, #4	; (adr r2, 8005cd8 <UART_SetConfig+0x2f0>)
 8005cd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cd8:	08005cf1 	.word	0x08005cf1
 8005cdc:	08005cf9 	.word	0x08005cf9
 8005ce0:	08005d01 	.word	0x08005d01
 8005ce4:	08005d09 	.word	0x08005d09
 8005ce8:	08005d35 	.word	0x08005d35
 8005cec:	08005d3d 	.word	0x08005d3d
 8005cf0:	2300      	movs	r3, #0
 8005cf2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005cf6:	e14a      	b.n	8005f8e <UART_SetConfig+0x5a6>
 8005cf8:	2304      	movs	r3, #4
 8005cfa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005cfe:	e146      	b.n	8005f8e <UART_SetConfig+0x5a6>
 8005d00:	2308      	movs	r3, #8
 8005d02:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005d06:	e142      	b.n	8005f8e <UART_SetConfig+0x5a6>
 8005d08:	2310      	movs	r3, #16
 8005d0a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005d0e:	e13e      	b.n	8005f8e <UART_SetConfig+0x5a6>
 8005d10:	cfff69f3 	.word	0xcfff69f3
 8005d14:	58000c00 	.word	0x58000c00
 8005d18:	11fff4ff 	.word	0x11fff4ff
 8005d1c:	40011000 	.word	0x40011000
 8005d20:	58024400 	.word	0x58024400
 8005d24:	40004400 	.word	0x40004400
 8005d28:	40004800 	.word	0x40004800
 8005d2c:	40004c00 	.word	0x40004c00
 8005d30:	40005000 	.word	0x40005000
 8005d34:	2320      	movs	r3, #32
 8005d36:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005d3a:	e128      	b.n	8005f8e <UART_SetConfig+0x5a6>
 8005d3c:	2340      	movs	r3, #64	; 0x40
 8005d3e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005d42:	e124      	b.n	8005f8e <UART_SetConfig+0x5a6>
 8005d44:	2380      	movs	r3, #128	; 0x80
 8005d46:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005d4a:	e120      	b.n	8005f8e <UART_SetConfig+0x5a6>
 8005d4c:	697b      	ldr	r3, [r7, #20]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	4acb      	ldr	r2, [pc, #812]	; (8006080 <UART_SetConfig+0x698>)
 8005d52:	4293      	cmp	r3, r2
 8005d54:	d176      	bne.n	8005e44 <UART_SetConfig+0x45c>
 8005d56:	4bcb      	ldr	r3, [pc, #812]	; (8006084 <UART_SetConfig+0x69c>)
 8005d58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d5a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005d5e:	2b28      	cmp	r3, #40	; 0x28
 8005d60:	d86c      	bhi.n	8005e3c <UART_SetConfig+0x454>
 8005d62:	a201      	add	r2, pc, #4	; (adr r2, 8005d68 <UART_SetConfig+0x380>)
 8005d64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d68:	08005e0d 	.word	0x08005e0d
 8005d6c:	08005e3d 	.word	0x08005e3d
 8005d70:	08005e3d 	.word	0x08005e3d
 8005d74:	08005e3d 	.word	0x08005e3d
 8005d78:	08005e3d 	.word	0x08005e3d
 8005d7c:	08005e3d 	.word	0x08005e3d
 8005d80:	08005e3d 	.word	0x08005e3d
 8005d84:	08005e3d 	.word	0x08005e3d
 8005d88:	08005e15 	.word	0x08005e15
 8005d8c:	08005e3d 	.word	0x08005e3d
 8005d90:	08005e3d 	.word	0x08005e3d
 8005d94:	08005e3d 	.word	0x08005e3d
 8005d98:	08005e3d 	.word	0x08005e3d
 8005d9c:	08005e3d 	.word	0x08005e3d
 8005da0:	08005e3d 	.word	0x08005e3d
 8005da4:	08005e3d 	.word	0x08005e3d
 8005da8:	08005e1d 	.word	0x08005e1d
 8005dac:	08005e3d 	.word	0x08005e3d
 8005db0:	08005e3d 	.word	0x08005e3d
 8005db4:	08005e3d 	.word	0x08005e3d
 8005db8:	08005e3d 	.word	0x08005e3d
 8005dbc:	08005e3d 	.word	0x08005e3d
 8005dc0:	08005e3d 	.word	0x08005e3d
 8005dc4:	08005e3d 	.word	0x08005e3d
 8005dc8:	08005e25 	.word	0x08005e25
 8005dcc:	08005e3d 	.word	0x08005e3d
 8005dd0:	08005e3d 	.word	0x08005e3d
 8005dd4:	08005e3d 	.word	0x08005e3d
 8005dd8:	08005e3d 	.word	0x08005e3d
 8005ddc:	08005e3d 	.word	0x08005e3d
 8005de0:	08005e3d 	.word	0x08005e3d
 8005de4:	08005e3d 	.word	0x08005e3d
 8005de8:	08005e2d 	.word	0x08005e2d
 8005dec:	08005e3d 	.word	0x08005e3d
 8005df0:	08005e3d 	.word	0x08005e3d
 8005df4:	08005e3d 	.word	0x08005e3d
 8005df8:	08005e3d 	.word	0x08005e3d
 8005dfc:	08005e3d 	.word	0x08005e3d
 8005e00:	08005e3d 	.word	0x08005e3d
 8005e04:	08005e3d 	.word	0x08005e3d
 8005e08:	08005e35 	.word	0x08005e35
 8005e0c:	2301      	movs	r3, #1
 8005e0e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005e12:	e0bc      	b.n	8005f8e <UART_SetConfig+0x5a6>
 8005e14:	2304      	movs	r3, #4
 8005e16:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005e1a:	e0b8      	b.n	8005f8e <UART_SetConfig+0x5a6>
 8005e1c:	2308      	movs	r3, #8
 8005e1e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005e22:	e0b4      	b.n	8005f8e <UART_SetConfig+0x5a6>
 8005e24:	2310      	movs	r3, #16
 8005e26:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005e2a:	e0b0      	b.n	8005f8e <UART_SetConfig+0x5a6>
 8005e2c:	2320      	movs	r3, #32
 8005e2e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005e32:	e0ac      	b.n	8005f8e <UART_SetConfig+0x5a6>
 8005e34:	2340      	movs	r3, #64	; 0x40
 8005e36:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005e3a:	e0a8      	b.n	8005f8e <UART_SetConfig+0x5a6>
 8005e3c:	2380      	movs	r3, #128	; 0x80
 8005e3e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005e42:	e0a4      	b.n	8005f8e <UART_SetConfig+0x5a6>
 8005e44:	697b      	ldr	r3, [r7, #20]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	4a8f      	ldr	r2, [pc, #572]	; (8006088 <UART_SetConfig+0x6a0>)
 8005e4a:	4293      	cmp	r3, r2
 8005e4c:	d130      	bne.n	8005eb0 <UART_SetConfig+0x4c8>
 8005e4e:	4b8d      	ldr	r3, [pc, #564]	; (8006084 <UART_SetConfig+0x69c>)
 8005e50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e52:	f003 0307 	and.w	r3, r3, #7
 8005e56:	2b05      	cmp	r3, #5
 8005e58:	d826      	bhi.n	8005ea8 <UART_SetConfig+0x4c0>
 8005e5a:	a201      	add	r2, pc, #4	; (adr r2, 8005e60 <UART_SetConfig+0x478>)
 8005e5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e60:	08005e79 	.word	0x08005e79
 8005e64:	08005e81 	.word	0x08005e81
 8005e68:	08005e89 	.word	0x08005e89
 8005e6c:	08005e91 	.word	0x08005e91
 8005e70:	08005e99 	.word	0x08005e99
 8005e74:	08005ea1 	.word	0x08005ea1
 8005e78:	2300      	movs	r3, #0
 8005e7a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005e7e:	e086      	b.n	8005f8e <UART_SetConfig+0x5a6>
 8005e80:	2304      	movs	r3, #4
 8005e82:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005e86:	e082      	b.n	8005f8e <UART_SetConfig+0x5a6>
 8005e88:	2308      	movs	r3, #8
 8005e8a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005e8e:	e07e      	b.n	8005f8e <UART_SetConfig+0x5a6>
 8005e90:	2310      	movs	r3, #16
 8005e92:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005e96:	e07a      	b.n	8005f8e <UART_SetConfig+0x5a6>
 8005e98:	2320      	movs	r3, #32
 8005e9a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005e9e:	e076      	b.n	8005f8e <UART_SetConfig+0x5a6>
 8005ea0:	2340      	movs	r3, #64	; 0x40
 8005ea2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005ea6:	e072      	b.n	8005f8e <UART_SetConfig+0x5a6>
 8005ea8:	2380      	movs	r3, #128	; 0x80
 8005eaa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005eae:	e06e      	b.n	8005f8e <UART_SetConfig+0x5a6>
 8005eb0:	697b      	ldr	r3, [r7, #20]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	4a75      	ldr	r2, [pc, #468]	; (800608c <UART_SetConfig+0x6a4>)
 8005eb6:	4293      	cmp	r3, r2
 8005eb8:	d130      	bne.n	8005f1c <UART_SetConfig+0x534>
 8005eba:	4b72      	ldr	r3, [pc, #456]	; (8006084 <UART_SetConfig+0x69c>)
 8005ebc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ebe:	f003 0307 	and.w	r3, r3, #7
 8005ec2:	2b05      	cmp	r3, #5
 8005ec4:	d826      	bhi.n	8005f14 <UART_SetConfig+0x52c>
 8005ec6:	a201      	add	r2, pc, #4	; (adr r2, 8005ecc <UART_SetConfig+0x4e4>)
 8005ec8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ecc:	08005ee5 	.word	0x08005ee5
 8005ed0:	08005eed 	.word	0x08005eed
 8005ed4:	08005ef5 	.word	0x08005ef5
 8005ed8:	08005efd 	.word	0x08005efd
 8005edc:	08005f05 	.word	0x08005f05
 8005ee0:	08005f0d 	.word	0x08005f0d
 8005ee4:	2300      	movs	r3, #0
 8005ee6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005eea:	e050      	b.n	8005f8e <UART_SetConfig+0x5a6>
 8005eec:	2304      	movs	r3, #4
 8005eee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005ef2:	e04c      	b.n	8005f8e <UART_SetConfig+0x5a6>
 8005ef4:	2308      	movs	r3, #8
 8005ef6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005efa:	e048      	b.n	8005f8e <UART_SetConfig+0x5a6>
 8005efc:	2310      	movs	r3, #16
 8005efe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005f02:	e044      	b.n	8005f8e <UART_SetConfig+0x5a6>
 8005f04:	2320      	movs	r3, #32
 8005f06:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005f0a:	e040      	b.n	8005f8e <UART_SetConfig+0x5a6>
 8005f0c:	2340      	movs	r3, #64	; 0x40
 8005f0e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005f12:	e03c      	b.n	8005f8e <UART_SetConfig+0x5a6>
 8005f14:	2380      	movs	r3, #128	; 0x80
 8005f16:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005f1a:	e038      	b.n	8005f8e <UART_SetConfig+0x5a6>
 8005f1c:	697b      	ldr	r3, [r7, #20]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	4a5b      	ldr	r2, [pc, #364]	; (8006090 <UART_SetConfig+0x6a8>)
 8005f22:	4293      	cmp	r3, r2
 8005f24:	d130      	bne.n	8005f88 <UART_SetConfig+0x5a0>
 8005f26:	4b57      	ldr	r3, [pc, #348]	; (8006084 <UART_SetConfig+0x69c>)
 8005f28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f2a:	f003 0307 	and.w	r3, r3, #7
 8005f2e:	2b05      	cmp	r3, #5
 8005f30:	d826      	bhi.n	8005f80 <UART_SetConfig+0x598>
 8005f32:	a201      	add	r2, pc, #4	; (adr r2, 8005f38 <UART_SetConfig+0x550>)
 8005f34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f38:	08005f51 	.word	0x08005f51
 8005f3c:	08005f59 	.word	0x08005f59
 8005f40:	08005f61 	.word	0x08005f61
 8005f44:	08005f69 	.word	0x08005f69
 8005f48:	08005f71 	.word	0x08005f71
 8005f4c:	08005f79 	.word	0x08005f79
 8005f50:	2302      	movs	r3, #2
 8005f52:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005f56:	e01a      	b.n	8005f8e <UART_SetConfig+0x5a6>
 8005f58:	2304      	movs	r3, #4
 8005f5a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005f5e:	e016      	b.n	8005f8e <UART_SetConfig+0x5a6>
 8005f60:	2308      	movs	r3, #8
 8005f62:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005f66:	e012      	b.n	8005f8e <UART_SetConfig+0x5a6>
 8005f68:	2310      	movs	r3, #16
 8005f6a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005f6e:	e00e      	b.n	8005f8e <UART_SetConfig+0x5a6>
 8005f70:	2320      	movs	r3, #32
 8005f72:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005f76:	e00a      	b.n	8005f8e <UART_SetConfig+0x5a6>
 8005f78:	2340      	movs	r3, #64	; 0x40
 8005f7a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005f7e:	e006      	b.n	8005f8e <UART_SetConfig+0x5a6>
 8005f80:	2380      	movs	r3, #128	; 0x80
 8005f82:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005f86:	e002      	b.n	8005f8e <UART_SetConfig+0x5a6>
 8005f88:	2380      	movs	r3, #128	; 0x80
 8005f8a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005f8e:	697b      	ldr	r3, [r7, #20]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	4a3f      	ldr	r2, [pc, #252]	; (8006090 <UART_SetConfig+0x6a8>)
 8005f94:	4293      	cmp	r3, r2
 8005f96:	f040 80f8 	bne.w	800618a <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005f9a:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8005f9e:	2b20      	cmp	r3, #32
 8005fa0:	dc46      	bgt.n	8006030 <UART_SetConfig+0x648>
 8005fa2:	2b02      	cmp	r3, #2
 8005fa4:	f2c0 8082 	blt.w	80060ac <UART_SetConfig+0x6c4>
 8005fa8:	3b02      	subs	r3, #2
 8005faa:	2b1e      	cmp	r3, #30
 8005fac:	d87e      	bhi.n	80060ac <UART_SetConfig+0x6c4>
 8005fae:	a201      	add	r2, pc, #4	; (adr r2, 8005fb4 <UART_SetConfig+0x5cc>)
 8005fb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fb4:	08006037 	.word	0x08006037
 8005fb8:	080060ad 	.word	0x080060ad
 8005fbc:	0800603f 	.word	0x0800603f
 8005fc0:	080060ad 	.word	0x080060ad
 8005fc4:	080060ad 	.word	0x080060ad
 8005fc8:	080060ad 	.word	0x080060ad
 8005fcc:	0800604f 	.word	0x0800604f
 8005fd0:	080060ad 	.word	0x080060ad
 8005fd4:	080060ad 	.word	0x080060ad
 8005fd8:	080060ad 	.word	0x080060ad
 8005fdc:	080060ad 	.word	0x080060ad
 8005fe0:	080060ad 	.word	0x080060ad
 8005fe4:	080060ad 	.word	0x080060ad
 8005fe8:	080060ad 	.word	0x080060ad
 8005fec:	0800605f 	.word	0x0800605f
 8005ff0:	080060ad 	.word	0x080060ad
 8005ff4:	080060ad 	.word	0x080060ad
 8005ff8:	080060ad 	.word	0x080060ad
 8005ffc:	080060ad 	.word	0x080060ad
 8006000:	080060ad 	.word	0x080060ad
 8006004:	080060ad 	.word	0x080060ad
 8006008:	080060ad 	.word	0x080060ad
 800600c:	080060ad 	.word	0x080060ad
 8006010:	080060ad 	.word	0x080060ad
 8006014:	080060ad 	.word	0x080060ad
 8006018:	080060ad 	.word	0x080060ad
 800601c:	080060ad 	.word	0x080060ad
 8006020:	080060ad 	.word	0x080060ad
 8006024:	080060ad 	.word	0x080060ad
 8006028:	080060ad 	.word	0x080060ad
 800602c:	0800609f 	.word	0x0800609f
 8006030:	2b40      	cmp	r3, #64	; 0x40
 8006032:	d037      	beq.n	80060a4 <UART_SetConfig+0x6bc>
 8006034:	e03a      	b.n	80060ac <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8006036:	f7fd fc2d 	bl	8003894 <HAL_RCCEx_GetD3PCLK1Freq>
 800603a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800603c:	e03c      	b.n	80060b8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800603e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006042:	4618      	mov	r0, r3
 8006044:	f7fd fc3c 	bl	80038c0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006048:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800604a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800604c:	e034      	b.n	80060b8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800604e:	f107 0318 	add.w	r3, r7, #24
 8006052:	4618      	mov	r0, r3
 8006054:	f7fd fd88 	bl	8003b68 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006058:	69fb      	ldr	r3, [r7, #28]
 800605a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800605c:	e02c      	b.n	80060b8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800605e:	4b09      	ldr	r3, [pc, #36]	; (8006084 <UART_SetConfig+0x69c>)
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	f003 0320 	and.w	r3, r3, #32
 8006066:	2b00      	cmp	r3, #0
 8006068:	d016      	beq.n	8006098 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800606a:	4b06      	ldr	r3, [pc, #24]	; (8006084 <UART_SetConfig+0x69c>)
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	08db      	lsrs	r3, r3, #3
 8006070:	f003 0303 	and.w	r3, r3, #3
 8006074:	4a07      	ldr	r2, [pc, #28]	; (8006094 <UART_SetConfig+0x6ac>)
 8006076:	fa22 f303 	lsr.w	r3, r2, r3
 800607a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800607c:	e01c      	b.n	80060b8 <UART_SetConfig+0x6d0>
 800607e:	bf00      	nop
 8006080:	40011400 	.word	0x40011400
 8006084:	58024400 	.word	0x58024400
 8006088:	40007800 	.word	0x40007800
 800608c:	40007c00 	.word	0x40007c00
 8006090:	58000c00 	.word	0x58000c00
 8006094:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8006098:	4b9d      	ldr	r3, [pc, #628]	; (8006310 <UART_SetConfig+0x928>)
 800609a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800609c:	e00c      	b.n	80060b8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800609e:	4b9d      	ldr	r3, [pc, #628]	; (8006314 <UART_SetConfig+0x92c>)
 80060a0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80060a2:	e009      	b.n	80060b8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80060a4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80060a8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80060aa:	e005      	b.n	80060b8 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 80060ac:	2300      	movs	r3, #0
 80060ae:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 80060b0:	2301      	movs	r3, #1
 80060b2:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 80060b6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80060b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	f000 81de 	beq.w	800647c <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80060c0:	697b      	ldr	r3, [r7, #20]
 80060c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060c4:	4a94      	ldr	r2, [pc, #592]	; (8006318 <UART_SetConfig+0x930>)
 80060c6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80060ca:	461a      	mov	r2, r3
 80060cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80060ce:	fbb3 f3f2 	udiv	r3, r3, r2
 80060d2:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80060d4:	697b      	ldr	r3, [r7, #20]
 80060d6:	685a      	ldr	r2, [r3, #4]
 80060d8:	4613      	mov	r3, r2
 80060da:	005b      	lsls	r3, r3, #1
 80060dc:	4413      	add	r3, r2
 80060de:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80060e0:	429a      	cmp	r2, r3
 80060e2:	d305      	bcc.n	80060f0 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80060e4:	697b      	ldr	r3, [r7, #20]
 80060e6:	685b      	ldr	r3, [r3, #4]
 80060e8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80060ea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80060ec:	429a      	cmp	r2, r3
 80060ee:	d903      	bls.n	80060f8 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 80060f0:	2301      	movs	r3, #1
 80060f2:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 80060f6:	e1c1      	b.n	800647c <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80060f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80060fa:	2200      	movs	r2, #0
 80060fc:	60bb      	str	r3, [r7, #8]
 80060fe:	60fa      	str	r2, [r7, #12]
 8006100:	697b      	ldr	r3, [r7, #20]
 8006102:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006104:	4a84      	ldr	r2, [pc, #528]	; (8006318 <UART_SetConfig+0x930>)
 8006106:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800610a:	b29b      	uxth	r3, r3
 800610c:	2200      	movs	r2, #0
 800610e:	603b      	str	r3, [r7, #0]
 8006110:	607a      	str	r2, [r7, #4]
 8006112:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006116:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800611a:	f7fa f931 	bl	8000380 <__aeabi_uldivmod>
 800611e:	4602      	mov	r2, r0
 8006120:	460b      	mov	r3, r1
 8006122:	4610      	mov	r0, r2
 8006124:	4619      	mov	r1, r3
 8006126:	f04f 0200 	mov.w	r2, #0
 800612a:	f04f 0300 	mov.w	r3, #0
 800612e:	020b      	lsls	r3, r1, #8
 8006130:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006134:	0202      	lsls	r2, r0, #8
 8006136:	6979      	ldr	r1, [r7, #20]
 8006138:	6849      	ldr	r1, [r1, #4]
 800613a:	0849      	lsrs	r1, r1, #1
 800613c:	2000      	movs	r0, #0
 800613e:	460c      	mov	r4, r1
 8006140:	4605      	mov	r5, r0
 8006142:	eb12 0804 	adds.w	r8, r2, r4
 8006146:	eb43 0905 	adc.w	r9, r3, r5
 800614a:	697b      	ldr	r3, [r7, #20]
 800614c:	685b      	ldr	r3, [r3, #4]
 800614e:	2200      	movs	r2, #0
 8006150:	469a      	mov	sl, r3
 8006152:	4693      	mov	fp, r2
 8006154:	4652      	mov	r2, sl
 8006156:	465b      	mov	r3, fp
 8006158:	4640      	mov	r0, r8
 800615a:	4649      	mov	r1, r9
 800615c:	f7fa f910 	bl	8000380 <__aeabi_uldivmod>
 8006160:	4602      	mov	r2, r0
 8006162:	460b      	mov	r3, r1
 8006164:	4613      	mov	r3, r2
 8006166:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006168:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800616a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800616e:	d308      	bcc.n	8006182 <UART_SetConfig+0x79a>
 8006170:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006172:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006176:	d204      	bcs.n	8006182 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8006178:	697b      	ldr	r3, [r7, #20]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800617e:	60da      	str	r2, [r3, #12]
 8006180:	e17c      	b.n	800647c <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8006182:	2301      	movs	r3, #1
 8006184:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8006188:	e178      	b.n	800647c <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800618a:	697b      	ldr	r3, [r7, #20]
 800618c:	69db      	ldr	r3, [r3, #28]
 800618e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006192:	f040 80c5 	bne.w	8006320 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8006196:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800619a:	2b20      	cmp	r3, #32
 800619c:	dc48      	bgt.n	8006230 <UART_SetConfig+0x848>
 800619e:	2b00      	cmp	r3, #0
 80061a0:	db7b      	blt.n	800629a <UART_SetConfig+0x8b2>
 80061a2:	2b20      	cmp	r3, #32
 80061a4:	d879      	bhi.n	800629a <UART_SetConfig+0x8b2>
 80061a6:	a201      	add	r2, pc, #4	; (adr r2, 80061ac <UART_SetConfig+0x7c4>)
 80061a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061ac:	08006237 	.word	0x08006237
 80061b0:	0800623f 	.word	0x0800623f
 80061b4:	0800629b 	.word	0x0800629b
 80061b8:	0800629b 	.word	0x0800629b
 80061bc:	08006247 	.word	0x08006247
 80061c0:	0800629b 	.word	0x0800629b
 80061c4:	0800629b 	.word	0x0800629b
 80061c8:	0800629b 	.word	0x0800629b
 80061cc:	08006257 	.word	0x08006257
 80061d0:	0800629b 	.word	0x0800629b
 80061d4:	0800629b 	.word	0x0800629b
 80061d8:	0800629b 	.word	0x0800629b
 80061dc:	0800629b 	.word	0x0800629b
 80061e0:	0800629b 	.word	0x0800629b
 80061e4:	0800629b 	.word	0x0800629b
 80061e8:	0800629b 	.word	0x0800629b
 80061ec:	08006267 	.word	0x08006267
 80061f0:	0800629b 	.word	0x0800629b
 80061f4:	0800629b 	.word	0x0800629b
 80061f8:	0800629b 	.word	0x0800629b
 80061fc:	0800629b 	.word	0x0800629b
 8006200:	0800629b 	.word	0x0800629b
 8006204:	0800629b 	.word	0x0800629b
 8006208:	0800629b 	.word	0x0800629b
 800620c:	0800629b 	.word	0x0800629b
 8006210:	0800629b 	.word	0x0800629b
 8006214:	0800629b 	.word	0x0800629b
 8006218:	0800629b 	.word	0x0800629b
 800621c:	0800629b 	.word	0x0800629b
 8006220:	0800629b 	.word	0x0800629b
 8006224:	0800629b 	.word	0x0800629b
 8006228:	0800629b 	.word	0x0800629b
 800622c:	0800628d 	.word	0x0800628d
 8006230:	2b40      	cmp	r3, #64	; 0x40
 8006232:	d02e      	beq.n	8006292 <UART_SetConfig+0x8aa>
 8006234:	e031      	b.n	800629a <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006236:	f7fc fbbb 	bl	80029b0 <HAL_RCC_GetPCLK1Freq>
 800623a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800623c:	e033      	b.n	80062a6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800623e:	f7fc fbcd 	bl	80029dc <HAL_RCC_GetPCLK2Freq>
 8006242:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8006244:	e02f      	b.n	80062a6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006246:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800624a:	4618      	mov	r0, r3
 800624c:	f7fd fb38 	bl	80038c0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006250:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006252:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006254:	e027      	b.n	80062a6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006256:	f107 0318 	add.w	r3, r7, #24
 800625a:	4618      	mov	r0, r3
 800625c:	f7fd fc84 	bl	8003b68 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006260:	69fb      	ldr	r3, [r7, #28]
 8006262:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006264:	e01f      	b.n	80062a6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006266:	4b2d      	ldr	r3, [pc, #180]	; (800631c <UART_SetConfig+0x934>)
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	f003 0320 	and.w	r3, r3, #32
 800626e:	2b00      	cmp	r3, #0
 8006270:	d009      	beq.n	8006286 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006272:	4b2a      	ldr	r3, [pc, #168]	; (800631c <UART_SetConfig+0x934>)
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	08db      	lsrs	r3, r3, #3
 8006278:	f003 0303 	and.w	r3, r3, #3
 800627c:	4a24      	ldr	r2, [pc, #144]	; (8006310 <UART_SetConfig+0x928>)
 800627e:	fa22 f303 	lsr.w	r3, r2, r3
 8006282:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006284:	e00f      	b.n	80062a6 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8006286:	4b22      	ldr	r3, [pc, #136]	; (8006310 <UART_SetConfig+0x928>)
 8006288:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800628a:	e00c      	b.n	80062a6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800628c:	4b21      	ldr	r3, [pc, #132]	; (8006314 <UART_SetConfig+0x92c>)
 800628e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006290:	e009      	b.n	80062a6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006292:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006296:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006298:	e005      	b.n	80062a6 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800629a:	2300      	movs	r3, #0
 800629c:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800629e:	2301      	movs	r3, #1
 80062a0:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 80062a4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80062a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	f000 80e7 	beq.w	800647c <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80062ae:	697b      	ldr	r3, [r7, #20]
 80062b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062b2:	4a19      	ldr	r2, [pc, #100]	; (8006318 <UART_SetConfig+0x930>)
 80062b4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80062b8:	461a      	mov	r2, r3
 80062ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80062bc:	fbb3 f3f2 	udiv	r3, r3, r2
 80062c0:	005a      	lsls	r2, r3, #1
 80062c2:	697b      	ldr	r3, [r7, #20]
 80062c4:	685b      	ldr	r3, [r3, #4]
 80062c6:	085b      	lsrs	r3, r3, #1
 80062c8:	441a      	add	r2, r3
 80062ca:	697b      	ldr	r3, [r7, #20]
 80062cc:	685b      	ldr	r3, [r3, #4]
 80062ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80062d2:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80062d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80062d6:	2b0f      	cmp	r3, #15
 80062d8:	d916      	bls.n	8006308 <UART_SetConfig+0x920>
 80062da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80062dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80062e0:	d212      	bcs.n	8006308 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80062e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80062e4:	b29b      	uxth	r3, r3
 80062e6:	f023 030f 	bic.w	r3, r3, #15
 80062ea:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80062ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80062ee:	085b      	lsrs	r3, r3, #1
 80062f0:	b29b      	uxth	r3, r3
 80062f2:	f003 0307 	and.w	r3, r3, #7
 80062f6:	b29a      	uxth	r2, r3
 80062f8:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80062fa:	4313      	orrs	r3, r2
 80062fc:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 80062fe:	697b      	ldr	r3, [r7, #20]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8006304:	60da      	str	r2, [r3, #12]
 8006306:	e0b9      	b.n	800647c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8006308:	2301      	movs	r3, #1
 800630a:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800630e:	e0b5      	b.n	800647c <UART_SetConfig+0xa94>
 8006310:	03d09000 	.word	0x03d09000
 8006314:	003d0900 	.word	0x003d0900
 8006318:	080079e4 	.word	0x080079e4
 800631c:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8006320:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8006324:	2b20      	cmp	r3, #32
 8006326:	dc49      	bgt.n	80063bc <UART_SetConfig+0x9d4>
 8006328:	2b00      	cmp	r3, #0
 800632a:	db7c      	blt.n	8006426 <UART_SetConfig+0xa3e>
 800632c:	2b20      	cmp	r3, #32
 800632e:	d87a      	bhi.n	8006426 <UART_SetConfig+0xa3e>
 8006330:	a201      	add	r2, pc, #4	; (adr r2, 8006338 <UART_SetConfig+0x950>)
 8006332:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006336:	bf00      	nop
 8006338:	080063c3 	.word	0x080063c3
 800633c:	080063cb 	.word	0x080063cb
 8006340:	08006427 	.word	0x08006427
 8006344:	08006427 	.word	0x08006427
 8006348:	080063d3 	.word	0x080063d3
 800634c:	08006427 	.word	0x08006427
 8006350:	08006427 	.word	0x08006427
 8006354:	08006427 	.word	0x08006427
 8006358:	080063e3 	.word	0x080063e3
 800635c:	08006427 	.word	0x08006427
 8006360:	08006427 	.word	0x08006427
 8006364:	08006427 	.word	0x08006427
 8006368:	08006427 	.word	0x08006427
 800636c:	08006427 	.word	0x08006427
 8006370:	08006427 	.word	0x08006427
 8006374:	08006427 	.word	0x08006427
 8006378:	080063f3 	.word	0x080063f3
 800637c:	08006427 	.word	0x08006427
 8006380:	08006427 	.word	0x08006427
 8006384:	08006427 	.word	0x08006427
 8006388:	08006427 	.word	0x08006427
 800638c:	08006427 	.word	0x08006427
 8006390:	08006427 	.word	0x08006427
 8006394:	08006427 	.word	0x08006427
 8006398:	08006427 	.word	0x08006427
 800639c:	08006427 	.word	0x08006427
 80063a0:	08006427 	.word	0x08006427
 80063a4:	08006427 	.word	0x08006427
 80063a8:	08006427 	.word	0x08006427
 80063ac:	08006427 	.word	0x08006427
 80063b0:	08006427 	.word	0x08006427
 80063b4:	08006427 	.word	0x08006427
 80063b8:	08006419 	.word	0x08006419
 80063bc:	2b40      	cmp	r3, #64	; 0x40
 80063be:	d02e      	beq.n	800641e <UART_SetConfig+0xa36>
 80063c0:	e031      	b.n	8006426 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80063c2:	f7fc faf5 	bl	80029b0 <HAL_RCC_GetPCLK1Freq>
 80063c6:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80063c8:	e033      	b.n	8006432 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80063ca:	f7fc fb07 	bl	80029dc <HAL_RCC_GetPCLK2Freq>
 80063ce:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80063d0:	e02f      	b.n	8006432 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80063d2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80063d6:	4618      	mov	r0, r3
 80063d8:	f7fd fa72 	bl	80038c0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80063dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063de:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80063e0:	e027      	b.n	8006432 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80063e2:	f107 0318 	add.w	r3, r7, #24
 80063e6:	4618      	mov	r0, r3
 80063e8:	f7fd fbbe 	bl	8003b68 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80063ec:	69fb      	ldr	r3, [r7, #28]
 80063ee:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80063f0:	e01f      	b.n	8006432 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80063f2:	4b2d      	ldr	r3, [pc, #180]	; (80064a8 <UART_SetConfig+0xac0>)
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	f003 0320 	and.w	r3, r3, #32
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d009      	beq.n	8006412 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80063fe:	4b2a      	ldr	r3, [pc, #168]	; (80064a8 <UART_SetConfig+0xac0>)
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	08db      	lsrs	r3, r3, #3
 8006404:	f003 0303 	and.w	r3, r3, #3
 8006408:	4a28      	ldr	r2, [pc, #160]	; (80064ac <UART_SetConfig+0xac4>)
 800640a:	fa22 f303 	lsr.w	r3, r2, r3
 800640e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006410:	e00f      	b.n	8006432 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8006412:	4b26      	ldr	r3, [pc, #152]	; (80064ac <UART_SetConfig+0xac4>)
 8006414:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006416:	e00c      	b.n	8006432 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006418:	4b25      	ldr	r3, [pc, #148]	; (80064b0 <UART_SetConfig+0xac8>)
 800641a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800641c:	e009      	b.n	8006432 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800641e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006422:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006424:	e005      	b.n	8006432 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8006426:	2300      	movs	r3, #0
 8006428:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800642a:	2301      	movs	r3, #1
 800642c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8006430:	bf00      	nop
    }

    if (pclk != 0U)
 8006432:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006434:	2b00      	cmp	r3, #0
 8006436:	d021      	beq.n	800647c <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006438:	697b      	ldr	r3, [r7, #20]
 800643a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800643c:	4a1d      	ldr	r2, [pc, #116]	; (80064b4 <UART_SetConfig+0xacc>)
 800643e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006442:	461a      	mov	r2, r3
 8006444:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006446:	fbb3 f2f2 	udiv	r2, r3, r2
 800644a:	697b      	ldr	r3, [r7, #20]
 800644c:	685b      	ldr	r3, [r3, #4]
 800644e:	085b      	lsrs	r3, r3, #1
 8006450:	441a      	add	r2, r3
 8006452:	697b      	ldr	r3, [r7, #20]
 8006454:	685b      	ldr	r3, [r3, #4]
 8006456:	fbb2 f3f3 	udiv	r3, r2, r3
 800645a:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800645c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800645e:	2b0f      	cmp	r3, #15
 8006460:	d909      	bls.n	8006476 <UART_SetConfig+0xa8e>
 8006462:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006464:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006468:	d205      	bcs.n	8006476 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800646a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800646c:	b29a      	uxth	r2, r3
 800646e:	697b      	ldr	r3, [r7, #20]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	60da      	str	r2, [r3, #12]
 8006474:	e002      	b.n	800647c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8006476:	2301      	movs	r3, #1
 8006478:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800647c:	697b      	ldr	r3, [r7, #20]
 800647e:	2201      	movs	r2, #1
 8006480:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8006484:	697b      	ldr	r3, [r7, #20]
 8006486:	2201      	movs	r2, #1
 8006488:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800648c:	697b      	ldr	r3, [r7, #20]
 800648e:	2200      	movs	r2, #0
 8006490:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8006492:	697b      	ldr	r3, [r7, #20]
 8006494:	2200      	movs	r2, #0
 8006496:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8006498:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 800649c:	4618      	mov	r0, r3
 800649e:	3748      	adds	r7, #72	; 0x48
 80064a0:	46bd      	mov	sp, r7
 80064a2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80064a6:	bf00      	nop
 80064a8:	58024400 	.word	0x58024400
 80064ac:	03d09000 	.word	0x03d09000
 80064b0:	003d0900 	.word	0x003d0900
 80064b4:	080079e4 	.word	0x080079e4

080064b8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80064b8:	b480      	push	{r7}
 80064ba:	b083      	sub	sp, #12
 80064bc:	af00      	add	r7, sp, #0
 80064be:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064c4:	f003 0301 	and.w	r3, r3, #1
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d00a      	beq.n	80064e2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	685b      	ldr	r3, [r3, #4]
 80064d2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	430a      	orrs	r2, r1
 80064e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064e6:	f003 0302 	and.w	r3, r3, #2
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d00a      	beq.n	8006504 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	685b      	ldr	r3, [r3, #4]
 80064f4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	430a      	orrs	r2, r1
 8006502:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006508:	f003 0304 	and.w	r3, r3, #4
 800650c:	2b00      	cmp	r3, #0
 800650e:	d00a      	beq.n	8006526 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	685b      	ldr	r3, [r3, #4]
 8006516:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	430a      	orrs	r2, r1
 8006524:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800652a:	f003 0308 	and.w	r3, r3, #8
 800652e:	2b00      	cmp	r3, #0
 8006530:	d00a      	beq.n	8006548 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	685b      	ldr	r3, [r3, #4]
 8006538:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	430a      	orrs	r2, r1
 8006546:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800654c:	f003 0310 	and.w	r3, r3, #16
 8006550:	2b00      	cmp	r3, #0
 8006552:	d00a      	beq.n	800656a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	689b      	ldr	r3, [r3, #8]
 800655a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	430a      	orrs	r2, r1
 8006568:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800656e:	f003 0320 	and.w	r3, r3, #32
 8006572:	2b00      	cmp	r3, #0
 8006574:	d00a      	beq.n	800658c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	689b      	ldr	r3, [r3, #8]
 800657c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	430a      	orrs	r2, r1
 800658a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006590:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006594:	2b00      	cmp	r3, #0
 8006596:	d01a      	beq.n	80065ce <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	685b      	ldr	r3, [r3, #4]
 800659e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	430a      	orrs	r2, r1
 80065ac:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80065b2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80065b6:	d10a      	bne.n	80065ce <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	685b      	ldr	r3, [r3, #4]
 80065be:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	430a      	orrs	r2, r1
 80065cc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d00a      	beq.n	80065f0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	685b      	ldr	r3, [r3, #4]
 80065e0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	430a      	orrs	r2, r1
 80065ee:	605a      	str	r2, [r3, #4]
  }
}
 80065f0:	bf00      	nop
 80065f2:	370c      	adds	r7, #12
 80065f4:	46bd      	mov	sp, r7
 80065f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065fa:	4770      	bx	lr

080065fc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80065fc:	b580      	push	{r7, lr}
 80065fe:	b086      	sub	sp, #24
 8006600:	af02      	add	r7, sp, #8
 8006602:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	2200      	movs	r2, #0
 8006608:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800660c:	f7fa fed0 	bl	80013b0 <HAL_GetTick>
 8006610:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	f003 0308 	and.w	r3, r3, #8
 800661c:	2b08      	cmp	r3, #8
 800661e:	d10e      	bne.n	800663e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006620:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006624:	9300      	str	r3, [sp, #0]
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	2200      	movs	r2, #0
 800662a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800662e:	6878      	ldr	r0, [r7, #4]
 8006630:	f000 f82f 	bl	8006692 <UART_WaitOnFlagUntilTimeout>
 8006634:	4603      	mov	r3, r0
 8006636:	2b00      	cmp	r3, #0
 8006638:	d001      	beq.n	800663e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800663a:	2303      	movs	r3, #3
 800663c:	e025      	b.n	800668a <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	f003 0304 	and.w	r3, r3, #4
 8006648:	2b04      	cmp	r3, #4
 800664a:	d10e      	bne.n	800666a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800664c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006650:	9300      	str	r3, [sp, #0]
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	2200      	movs	r2, #0
 8006656:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800665a:	6878      	ldr	r0, [r7, #4]
 800665c:	f000 f819 	bl	8006692 <UART_WaitOnFlagUntilTimeout>
 8006660:	4603      	mov	r3, r0
 8006662:	2b00      	cmp	r3, #0
 8006664:	d001      	beq.n	800666a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006666:	2303      	movs	r3, #3
 8006668:	e00f      	b.n	800668a <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	2220      	movs	r2, #32
 800666e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	2220      	movs	r2, #32
 8006676:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	2200      	movs	r2, #0
 800667e:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	2200      	movs	r2, #0
 8006684:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006688:	2300      	movs	r3, #0
}
 800668a:	4618      	mov	r0, r3
 800668c:	3710      	adds	r7, #16
 800668e:	46bd      	mov	sp, r7
 8006690:	bd80      	pop	{r7, pc}

08006692 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006692:	b580      	push	{r7, lr}
 8006694:	b09c      	sub	sp, #112	; 0x70
 8006696:	af00      	add	r7, sp, #0
 8006698:	60f8      	str	r0, [r7, #12]
 800669a:	60b9      	str	r1, [r7, #8]
 800669c:	603b      	str	r3, [r7, #0]
 800669e:	4613      	mov	r3, r2
 80066a0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80066a2:	e0a9      	b.n	80067f8 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80066a4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80066a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066aa:	f000 80a5 	beq.w	80067f8 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80066ae:	f7fa fe7f 	bl	80013b0 <HAL_GetTick>
 80066b2:	4602      	mov	r2, r0
 80066b4:	683b      	ldr	r3, [r7, #0]
 80066b6:	1ad3      	subs	r3, r2, r3
 80066b8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80066ba:	429a      	cmp	r2, r3
 80066bc:	d302      	bcc.n	80066c4 <UART_WaitOnFlagUntilTimeout+0x32>
 80066be:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d140      	bne.n	8006746 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066ca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80066cc:	e853 3f00 	ldrex	r3, [r3]
 80066d0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80066d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80066d4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80066d8:	667b      	str	r3, [r7, #100]	; 0x64
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	461a      	mov	r2, r3
 80066e0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80066e2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80066e4:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066e6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80066e8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80066ea:	e841 2300 	strex	r3, r2, [r1]
 80066ee:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80066f0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d1e6      	bne.n	80066c4 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	3308      	adds	r3, #8
 80066fc:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006700:	e853 3f00 	ldrex	r3, [r3]
 8006704:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006706:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006708:	f023 0301 	bic.w	r3, r3, #1
 800670c:	663b      	str	r3, [r7, #96]	; 0x60
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	3308      	adds	r3, #8
 8006714:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006716:	64ba      	str	r2, [r7, #72]	; 0x48
 8006718:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800671a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800671c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800671e:	e841 2300 	strex	r3, r2, [r1]
 8006722:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006724:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006726:	2b00      	cmp	r3, #0
 8006728:	d1e5      	bne.n	80066f6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	2220      	movs	r2, #32
 800672e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	2220      	movs	r2, #32
 8006736:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	2200      	movs	r2, #0
 800673e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8006742:	2303      	movs	r3, #3
 8006744:	e069      	b.n	800681a <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	f003 0304 	and.w	r3, r3, #4
 8006750:	2b00      	cmp	r3, #0
 8006752:	d051      	beq.n	80067f8 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	69db      	ldr	r3, [r3, #28]
 800675a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800675e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006762:	d149      	bne.n	80067f8 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800676c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006774:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006776:	e853 3f00 	ldrex	r3, [r3]
 800677a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800677c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800677e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006782:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	461a      	mov	r2, r3
 800678a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800678c:	637b      	str	r3, [r7, #52]	; 0x34
 800678e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006790:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006792:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006794:	e841 2300 	strex	r3, r2, [r1]
 8006798:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800679a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800679c:	2b00      	cmp	r3, #0
 800679e:	d1e6      	bne.n	800676e <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	3308      	adds	r3, #8
 80067a6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067a8:	697b      	ldr	r3, [r7, #20]
 80067aa:	e853 3f00 	ldrex	r3, [r3]
 80067ae:	613b      	str	r3, [r7, #16]
   return(result);
 80067b0:	693b      	ldr	r3, [r7, #16]
 80067b2:	f023 0301 	bic.w	r3, r3, #1
 80067b6:	66bb      	str	r3, [r7, #104]	; 0x68
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	3308      	adds	r3, #8
 80067be:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80067c0:	623a      	str	r2, [r7, #32]
 80067c2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067c4:	69f9      	ldr	r1, [r7, #28]
 80067c6:	6a3a      	ldr	r2, [r7, #32]
 80067c8:	e841 2300 	strex	r3, r2, [r1]
 80067cc:	61bb      	str	r3, [r7, #24]
   return(result);
 80067ce:	69bb      	ldr	r3, [r7, #24]
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d1e5      	bne.n	80067a0 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	2220      	movs	r2, #32
 80067d8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	2220      	movs	r2, #32
 80067e0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	2220      	movs	r2, #32
 80067e8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	2200      	movs	r2, #0
 80067f0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 80067f4:	2303      	movs	r3, #3
 80067f6:	e010      	b.n	800681a <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	69da      	ldr	r2, [r3, #28]
 80067fe:	68bb      	ldr	r3, [r7, #8]
 8006800:	4013      	ands	r3, r2
 8006802:	68ba      	ldr	r2, [r7, #8]
 8006804:	429a      	cmp	r2, r3
 8006806:	bf0c      	ite	eq
 8006808:	2301      	moveq	r3, #1
 800680a:	2300      	movne	r3, #0
 800680c:	b2db      	uxtb	r3, r3
 800680e:	461a      	mov	r2, r3
 8006810:	79fb      	ldrb	r3, [r7, #7]
 8006812:	429a      	cmp	r2, r3
 8006814:	f43f af46 	beq.w	80066a4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006818:	2300      	movs	r3, #0
}
 800681a:	4618      	mov	r0, r3
 800681c:	3770      	adds	r7, #112	; 0x70
 800681e:	46bd      	mov	sp, r7
 8006820:	bd80      	pop	{r7, pc}

08006822 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006822:	b480      	push	{r7}
 8006824:	b085      	sub	sp, #20
 8006826:	af00      	add	r7, sp, #0
 8006828:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006830:	2b01      	cmp	r3, #1
 8006832:	d101      	bne.n	8006838 <HAL_UARTEx_DisableFifoMode+0x16>
 8006834:	2302      	movs	r3, #2
 8006836:	e027      	b.n	8006888 <HAL_UARTEx_DisableFifoMode+0x66>
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	2201      	movs	r2, #1
 800683c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	2224      	movs	r2, #36	; 0x24
 8006844:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	681a      	ldr	r2, [r3, #0]
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	f022 0201 	bic.w	r2, r2, #1
 800685e:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8006866:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	2200      	movs	r2, #0
 800686c:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	68fa      	ldr	r2, [r7, #12]
 8006874:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	2220      	movs	r2, #32
 800687a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	2200      	movs	r2, #0
 8006882:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006886:	2300      	movs	r3, #0
}
 8006888:	4618      	mov	r0, r3
 800688a:	3714      	adds	r7, #20
 800688c:	46bd      	mov	sp, r7
 800688e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006892:	4770      	bx	lr

08006894 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006894:	b580      	push	{r7, lr}
 8006896:	b084      	sub	sp, #16
 8006898:	af00      	add	r7, sp, #0
 800689a:	6078      	str	r0, [r7, #4]
 800689c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80068a4:	2b01      	cmp	r3, #1
 80068a6:	d101      	bne.n	80068ac <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80068a8:	2302      	movs	r3, #2
 80068aa:	e02d      	b.n	8006908 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	2201      	movs	r2, #1
 80068b0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	2224      	movs	r2, #36	; 0x24
 80068b8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	681a      	ldr	r2, [r3, #0]
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	f022 0201 	bic.w	r2, r2, #1
 80068d2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	689b      	ldr	r3, [r3, #8]
 80068da:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	683a      	ldr	r2, [r7, #0]
 80068e4:	430a      	orrs	r2, r1
 80068e6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80068e8:	6878      	ldr	r0, [r7, #4]
 80068ea:	f000 f84f 	bl	800698c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	68fa      	ldr	r2, [r7, #12]
 80068f4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	2220      	movs	r2, #32
 80068fa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	2200      	movs	r2, #0
 8006902:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006906:	2300      	movs	r3, #0
}
 8006908:	4618      	mov	r0, r3
 800690a:	3710      	adds	r7, #16
 800690c:	46bd      	mov	sp, r7
 800690e:	bd80      	pop	{r7, pc}

08006910 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006910:	b580      	push	{r7, lr}
 8006912:	b084      	sub	sp, #16
 8006914:	af00      	add	r7, sp, #0
 8006916:	6078      	str	r0, [r7, #4]
 8006918:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006920:	2b01      	cmp	r3, #1
 8006922:	d101      	bne.n	8006928 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006924:	2302      	movs	r3, #2
 8006926:	e02d      	b.n	8006984 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	2201      	movs	r2, #1
 800692c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	2224      	movs	r2, #36	; 0x24
 8006934:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	681a      	ldr	r2, [r3, #0]
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	f022 0201 	bic.w	r2, r2, #1
 800694e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	689b      	ldr	r3, [r3, #8]
 8006956:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	683a      	ldr	r2, [r7, #0]
 8006960:	430a      	orrs	r2, r1
 8006962:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006964:	6878      	ldr	r0, [r7, #4]
 8006966:	f000 f811 	bl	800698c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	68fa      	ldr	r2, [r7, #12]
 8006970:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	2220      	movs	r2, #32
 8006976:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	2200      	movs	r2, #0
 800697e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006982:	2300      	movs	r3, #0
}
 8006984:	4618      	mov	r0, r3
 8006986:	3710      	adds	r7, #16
 8006988:	46bd      	mov	sp, r7
 800698a:	bd80      	pop	{r7, pc}

0800698c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800698c:	b480      	push	{r7}
 800698e:	b085      	sub	sp, #20
 8006990:	af00      	add	r7, sp, #0
 8006992:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006998:	2b00      	cmp	r3, #0
 800699a:	d108      	bne.n	80069ae <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	2201      	movs	r2, #1
 80069a0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	2201      	movs	r2, #1
 80069a8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80069ac:	e031      	b.n	8006a12 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80069ae:	2310      	movs	r3, #16
 80069b0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80069b2:	2310      	movs	r3, #16
 80069b4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	689b      	ldr	r3, [r3, #8]
 80069bc:	0e5b      	lsrs	r3, r3, #25
 80069be:	b2db      	uxtb	r3, r3
 80069c0:	f003 0307 	and.w	r3, r3, #7
 80069c4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	689b      	ldr	r3, [r3, #8]
 80069cc:	0f5b      	lsrs	r3, r3, #29
 80069ce:	b2db      	uxtb	r3, r3
 80069d0:	f003 0307 	and.w	r3, r3, #7
 80069d4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80069d6:	7bbb      	ldrb	r3, [r7, #14]
 80069d8:	7b3a      	ldrb	r2, [r7, #12]
 80069da:	4911      	ldr	r1, [pc, #68]	; (8006a20 <UARTEx_SetNbDataToProcess+0x94>)
 80069dc:	5c8a      	ldrb	r2, [r1, r2]
 80069de:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80069e2:	7b3a      	ldrb	r2, [r7, #12]
 80069e4:	490f      	ldr	r1, [pc, #60]	; (8006a24 <UARTEx_SetNbDataToProcess+0x98>)
 80069e6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80069e8:	fb93 f3f2 	sdiv	r3, r3, r2
 80069ec:	b29a      	uxth	r2, r3
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80069f4:	7bfb      	ldrb	r3, [r7, #15]
 80069f6:	7b7a      	ldrb	r2, [r7, #13]
 80069f8:	4909      	ldr	r1, [pc, #36]	; (8006a20 <UARTEx_SetNbDataToProcess+0x94>)
 80069fa:	5c8a      	ldrb	r2, [r1, r2]
 80069fc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006a00:	7b7a      	ldrb	r2, [r7, #13]
 8006a02:	4908      	ldr	r1, [pc, #32]	; (8006a24 <UARTEx_SetNbDataToProcess+0x98>)
 8006a04:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006a06:	fb93 f3f2 	sdiv	r3, r3, r2
 8006a0a:	b29a      	uxth	r2, r3
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8006a12:	bf00      	nop
 8006a14:	3714      	adds	r7, #20
 8006a16:	46bd      	mov	sp, r7
 8006a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a1c:	4770      	bx	lr
 8006a1e:	bf00      	nop
 8006a20:	080079fc 	.word	0x080079fc
 8006a24:	08007a04 	.word	0x08007a04

08006a28 <__errno>:
 8006a28:	4b01      	ldr	r3, [pc, #4]	; (8006a30 <__errno+0x8>)
 8006a2a:	6818      	ldr	r0, [r3, #0]
 8006a2c:	4770      	bx	lr
 8006a2e:	bf00      	nop
 8006a30:	24000010 	.word	0x24000010

08006a34 <__libc_init_array>:
 8006a34:	b570      	push	{r4, r5, r6, lr}
 8006a36:	4d0d      	ldr	r5, [pc, #52]	; (8006a6c <__libc_init_array+0x38>)
 8006a38:	4c0d      	ldr	r4, [pc, #52]	; (8006a70 <__libc_init_array+0x3c>)
 8006a3a:	1b64      	subs	r4, r4, r5
 8006a3c:	10a4      	asrs	r4, r4, #2
 8006a3e:	2600      	movs	r6, #0
 8006a40:	42a6      	cmp	r6, r4
 8006a42:	d109      	bne.n	8006a58 <__libc_init_array+0x24>
 8006a44:	4d0b      	ldr	r5, [pc, #44]	; (8006a74 <__libc_init_array+0x40>)
 8006a46:	4c0c      	ldr	r4, [pc, #48]	; (8006a78 <__libc_init_array+0x44>)
 8006a48:	f000 ffae 	bl	80079a8 <_init>
 8006a4c:	1b64      	subs	r4, r4, r5
 8006a4e:	10a4      	asrs	r4, r4, #2
 8006a50:	2600      	movs	r6, #0
 8006a52:	42a6      	cmp	r6, r4
 8006a54:	d105      	bne.n	8006a62 <__libc_init_array+0x2e>
 8006a56:	bd70      	pop	{r4, r5, r6, pc}
 8006a58:	f855 3b04 	ldr.w	r3, [r5], #4
 8006a5c:	4798      	blx	r3
 8006a5e:	3601      	adds	r6, #1
 8006a60:	e7ee      	b.n	8006a40 <__libc_init_array+0xc>
 8006a62:	f855 3b04 	ldr.w	r3, [r5], #4
 8006a66:	4798      	blx	r3
 8006a68:	3601      	adds	r6, #1
 8006a6a:	e7f2      	b.n	8006a52 <__libc_init_array+0x1e>
 8006a6c:	08007aac 	.word	0x08007aac
 8006a70:	08007aac 	.word	0x08007aac
 8006a74:	08007aac 	.word	0x08007aac
 8006a78:	08007ab0 	.word	0x08007ab0

08006a7c <memset>:
 8006a7c:	4402      	add	r2, r0
 8006a7e:	4603      	mov	r3, r0
 8006a80:	4293      	cmp	r3, r2
 8006a82:	d100      	bne.n	8006a86 <memset+0xa>
 8006a84:	4770      	bx	lr
 8006a86:	f803 1b01 	strb.w	r1, [r3], #1
 8006a8a:	e7f9      	b.n	8006a80 <memset+0x4>

08006a8c <iprintf>:
 8006a8c:	b40f      	push	{r0, r1, r2, r3}
 8006a8e:	4b0a      	ldr	r3, [pc, #40]	; (8006ab8 <iprintf+0x2c>)
 8006a90:	b513      	push	{r0, r1, r4, lr}
 8006a92:	681c      	ldr	r4, [r3, #0]
 8006a94:	b124      	cbz	r4, 8006aa0 <iprintf+0x14>
 8006a96:	69a3      	ldr	r3, [r4, #24]
 8006a98:	b913      	cbnz	r3, 8006aa0 <iprintf+0x14>
 8006a9a:	4620      	mov	r0, r4
 8006a9c:	f000 f866 	bl	8006b6c <__sinit>
 8006aa0:	ab05      	add	r3, sp, #20
 8006aa2:	9a04      	ldr	r2, [sp, #16]
 8006aa4:	68a1      	ldr	r1, [r4, #8]
 8006aa6:	9301      	str	r3, [sp, #4]
 8006aa8:	4620      	mov	r0, r4
 8006aaa:	f000 f9bd 	bl	8006e28 <_vfiprintf_r>
 8006aae:	b002      	add	sp, #8
 8006ab0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ab4:	b004      	add	sp, #16
 8006ab6:	4770      	bx	lr
 8006ab8:	24000010 	.word	0x24000010

08006abc <std>:
 8006abc:	2300      	movs	r3, #0
 8006abe:	b510      	push	{r4, lr}
 8006ac0:	4604      	mov	r4, r0
 8006ac2:	e9c0 3300 	strd	r3, r3, [r0]
 8006ac6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006aca:	6083      	str	r3, [r0, #8]
 8006acc:	8181      	strh	r1, [r0, #12]
 8006ace:	6643      	str	r3, [r0, #100]	; 0x64
 8006ad0:	81c2      	strh	r2, [r0, #14]
 8006ad2:	6183      	str	r3, [r0, #24]
 8006ad4:	4619      	mov	r1, r3
 8006ad6:	2208      	movs	r2, #8
 8006ad8:	305c      	adds	r0, #92	; 0x5c
 8006ada:	f7ff ffcf 	bl	8006a7c <memset>
 8006ade:	4b05      	ldr	r3, [pc, #20]	; (8006af4 <std+0x38>)
 8006ae0:	6263      	str	r3, [r4, #36]	; 0x24
 8006ae2:	4b05      	ldr	r3, [pc, #20]	; (8006af8 <std+0x3c>)
 8006ae4:	62a3      	str	r3, [r4, #40]	; 0x28
 8006ae6:	4b05      	ldr	r3, [pc, #20]	; (8006afc <std+0x40>)
 8006ae8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006aea:	4b05      	ldr	r3, [pc, #20]	; (8006b00 <std+0x44>)
 8006aec:	6224      	str	r4, [r4, #32]
 8006aee:	6323      	str	r3, [r4, #48]	; 0x30
 8006af0:	bd10      	pop	{r4, pc}
 8006af2:	bf00      	nop
 8006af4:	080073d1 	.word	0x080073d1
 8006af8:	080073f3 	.word	0x080073f3
 8006afc:	0800742b 	.word	0x0800742b
 8006b00:	0800744f 	.word	0x0800744f

08006b04 <_cleanup_r>:
 8006b04:	4901      	ldr	r1, [pc, #4]	; (8006b0c <_cleanup_r+0x8>)
 8006b06:	f000 b8af 	b.w	8006c68 <_fwalk_reent>
 8006b0a:	bf00      	nop
 8006b0c:	08007729 	.word	0x08007729

08006b10 <__sfmoreglue>:
 8006b10:	b570      	push	{r4, r5, r6, lr}
 8006b12:	2268      	movs	r2, #104	; 0x68
 8006b14:	1e4d      	subs	r5, r1, #1
 8006b16:	4355      	muls	r5, r2
 8006b18:	460e      	mov	r6, r1
 8006b1a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006b1e:	f000 f8e5 	bl	8006cec <_malloc_r>
 8006b22:	4604      	mov	r4, r0
 8006b24:	b140      	cbz	r0, 8006b38 <__sfmoreglue+0x28>
 8006b26:	2100      	movs	r1, #0
 8006b28:	e9c0 1600 	strd	r1, r6, [r0]
 8006b2c:	300c      	adds	r0, #12
 8006b2e:	60a0      	str	r0, [r4, #8]
 8006b30:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006b34:	f7ff ffa2 	bl	8006a7c <memset>
 8006b38:	4620      	mov	r0, r4
 8006b3a:	bd70      	pop	{r4, r5, r6, pc}

08006b3c <__sfp_lock_acquire>:
 8006b3c:	4801      	ldr	r0, [pc, #4]	; (8006b44 <__sfp_lock_acquire+0x8>)
 8006b3e:	f000 b8b3 	b.w	8006ca8 <__retarget_lock_acquire_recursive>
 8006b42:	bf00      	nop
 8006b44:	24000291 	.word	0x24000291

08006b48 <__sfp_lock_release>:
 8006b48:	4801      	ldr	r0, [pc, #4]	; (8006b50 <__sfp_lock_release+0x8>)
 8006b4a:	f000 b8ae 	b.w	8006caa <__retarget_lock_release_recursive>
 8006b4e:	bf00      	nop
 8006b50:	24000291 	.word	0x24000291

08006b54 <__sinit_lock_acquire>:
 8006b54:	4801      	ldr	r0, [pc, #4]	; (8006b5c <__sinit_lock_acquire+0x8>)
 8006b56:	f000 b8a7 	b.w	8006ca8 <__retarget_lock_acquire_recursive>
 8006b5a:	bf00      	nop
 8006b5c:	24000292 	.word	0x24000292

08006b60 <__sinit_lock_release>:
 8006b60:	4801      	ldr	r0, [pc, #4]	; (8006b68 <__sinit_lock_release+0x8>)
 8006b62:	f000 b8a2 	b.w	8006caa <__retarget_lock_release_recursive>
 8006b66:	bf00      	nop
 8006b68:	24000292 	.word	0x24000292

08006b6c <__sinit>:
 8006b6c:	b510      	push	{r4, lr}
 8006b6e:	4604      	mov	r4, r0
 8006b70:	f7ff fff0 	bl	8006b54 <__sinit_lock_acquire>
 8006b74:	69a3      	ldr	r3, [r4, #24]
 8006b76:	b11b      	cbz	r3, 8006b80 <__sinit+0x14>
 8006b78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b7c:	f7ff bff0 	b.w	8006b60 <__sinit_lock_release>
 8006b80:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006b84:	6523      	str	r3, [r4, #80]	; 0x50
 8006b86:	4b13      	ldr	r3, [pc, #76]	; (8006bd4 <__sinit+0x68>)
 8006b88:	4a13      	ldr	r2, [pc, #76]	; (8006bd8 <__sinit+0x6c>)
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	62a2      	str	r2, [r4, #40]	; 0x28
 8006b8e:	42a3      	cmp	r3, r4
 8006b90:	bf04      	itt	eq
 8006b92:	2301      	moveq	r3, #1
 8006b94:	61a3      	streq	r3, [r4, #24]
 8006b96:	4620      	mov	r0, r4
 8006b98:	f000 f820 	bl	8006bdc <__sfp>
 8006b9c:	6060      	str	r0, [r4, #4]
 8006b9e:	4620      	mov	r0, r4
 8006ba0:	f000 f81c 	bl	8006bdc <__sfp>
 8006ba4:	60a0      	str	r0, [r4, #8]
 8006ba6:	4620      	mov	r0, r4
 8006ba8:	f000 f818 	bl	8006bdc <__sfp>
 8006bac:	2200      	movs	r2, #0
 8006bae:	60e0      	str	r0, [r4, #12]
 8006bb0:	2104      	movs	r1, #4
 8006bb2:	6860      	ldr	r0, [r4, #4]
 8006bb4:	f7ff ff82 	bl	8006abc <std>
 8006bb8:	68a0      	ldr	r0, [r4, #8]
 8006bba:	2201      	movs	r2, #1
 8006bbc:	2109      	movs	r1, #9
 8006bbe:	f7ff ff7d 	bl	8006abc <std>
 8006bc2:	68e0      	ldr	r0, [r4, #12]
 8006bc4:	2202      	movs	r2, #2
 8006bc6:	2112      	movs	r1, #18
 8006bc8:	f7ff ff78 	bl	8006abc <std>
 8006bcc:	2301      	movs	r3, #1
 8006bce:	61a3      	str	r3, [r4, #24]
 8006bd0:	e7d2      	b.n	8006b78 <__sinit+0xc>
 8006bd2:	bf00      	nop
 8006bd4:	08007a0c 	.word	0x08007a0c
 8006bd8:	08006b05 	.word	0x08006b05

08006bdc <__sfp>:
 8006bdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006bde:	4607      	mov	r7, r0
 8006be0:	f7ff ffac 	bl	8006b3c <__sfp_lock_acquire>
 8006be4:	4b1e      	ldr	r3, [pc, #120]	; (8006c60 <__sfp+0x84>)
 8006be6:	681e      	ldr	r6, [r3, #0]
 8006be8:	69b3      	ldr	r3, [r6, #24]
 8006bea:	b913      	cbnz	r3, 8006bf2 <__sfp+0x16>
 8006bec:	4630      	mov	r0, r6
 8006bee:	f7ff ffbd 	bl	8006b6c <__sinit>
 8006bf2:	3648      	adds	r6, #72	; 0x48
 8006bf4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006bf8:	3b01      	subs	r3, #1
 8006bfa:	d503      	bpl.n	8006c04 <__sfp+0x28>
 8006bfc:	6833      	ldr	r3, [r6, #0]
 8006bfe:	b30b      	cbz	r3, 8006c44 <__sfp+0x68>
 8006c00:	6836      	ldr	r6, [r6, #0]
 8006c02:	e7f7      	b.n	8006bf4 <__sfp+0x18>
 8006c04:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006c08:	b9d5      	cbnz	r5, 8006c40 <__sfp+0x64>
 8006c0a:	4b16      	ldr	r3, [pc, #88]	; (8006c64 <__sfp+0x88>)
 8006c0c:	60e3      	str	r3, [r4, #12]
 8006c0e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006c12:	6665      	str	r5, [r4, #100]	; 0x64
 8006c14:	f000 f847 	bl	8006ca6 <__retarget_lock_init_recursive>
 8006c18:	f7ff ff96 	bl	8006b48 <__sfp_lock_release>
 8006c1c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006c20:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006c24:	6025      	str	r5, [r4, #0]
 8006c26:	61a5      	str	r5, [r4, #24]
 8006c28:	2208      	movs	r2, #8
 8006c2a:	4629      	mov	r1, r5
 8006c2c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006c30:	f7ff ff24 	bl	8006a7c <memset>
 8006c34:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006c38:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006c3c:	4620      	mov	r0, r4
 8006c3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006c40:	3468      	adds	r4, #104	; 0x68
 8006c42:	e7d9      	b.n	8006bf8 <__sfp+0x1c>
 8006c44:	2104      	movs	r1, #4
 8006c46:	4638      	mov	r0, r7
 8006c48:	f7ff ff62 	bl	8006b10 <__sfmoreglue>
 8006c4c:	4604      	mov	r4, r0
 8006c4e:	6030      	str	r0, [r6, #0]
 8006c50:	2800      	cmp	r0, #0
 8006c52:	d1d5      	bne.n	8006c00 <__sfp+0x24>
 8006c54:	f7ff ff78 	bl	8006b48 <__sfp_lock_release>
 8006c58:	230c      	movs	r3, #12
 8006c5a:	603b      	str	r3, [r7, #0]
 8006c5c:	e7ee      	b.n	8006c3c <__sfp+0x60>
 8006c5e:	bf00      	nop
 8006c60:	08007a0c 	.word	0x08007a0c
 8006c64:	ffff0001 	.word	0xffff0001

08006c68 <_fwalk_reent>:
 8006c68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c6c:	4606      	mov	r6, r0
 8006c6e:	4688      	mov	r8, r1
 8006c70:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006c74:	2700      	movs	r7, #0
 8006c76:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006c7a:	f1b9 0901 	subs.w	r9, r9, #1
 8006c7e:	d505      	bpl.n	8006c8c <_fwalk_reent+0x24>
 8006c80:	6824      	ldr	r4, [r4, #0]
 8006c82:	2c00      	cmp	r4, #0
 8006c84:	d1f7      	bne.n	8006c76 <_fwalk_reent+0xe>
 8006c86:	4638      	mov	r0, r7
 8006c88:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006c8c:	89ab      	ldrh	r3, [r5, #12]
 8006c8e:	2b01      	cmp	r3, #1
 8006c90:	d907      	bls.n	8006ca2 <_fwalk_reent+0x3a>
 8006c92:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006c96:	3301      	adds	r3, #1
 8006c98:	d003      	beq.n	8006ca2 <_fwalk_reent+0x3a>
 8006c9a:	4629      	mov	r1, r5
 8006c9c:	4630      	mov	r0, r6
 8006c9e:	47c0      	blx	r8
 8006ca0:	4307      	orrs	r7, r0
 8006ca2:	3568      	adds	r5, #104	; 0x68
 8006ca4:	e7e9      	b.n	8006c7a <_fwalk_reent+0x12>

08006ca6 <__retarget_lock_init_recursive>:
 8006ca6:	4770      	bx	lr

08006ca8 <__retarget_lock_acquire_recursive>:
 8006ca8:	4770      	bx	lr

08006caa <__retarget_lock_release_recursive>:
 8006caa:	4770      	bx	lr

08006cac <sbrk_aligned>:
 8006cac:	b570      	push	{r4, r5, r6, lr}
 8006cae:	4e0e      	ldr	r6, [pc, #56]	; (8006ce8 <sbrk_aligned+0x3c>)
 8006cb0:	460c      	mov	r4, r1
 8006cb2:	6831      	ldr	r1, [r6, #0]
 8006cb4:	4605      	mov	r5, r0
 8006cb6:	b911      	cbnz	r1, 8006cbe <sbrk_aligned+0x12>
 8006cb8:	f000 fb7a 	bl	80073b0 <_sbrk_r>
 8006cbc:	6030      	str	r0, [r6, #0]
 8006cbe:	4621      	mov	r1, r4
 8006cc0:	4628      	mov	r0, r5
 8006cc2:	f000 fb75 	bl	80073b0 <_sbrk_r>
 8006cc6:	1c43      	adds	r3, r0, #1
 8006cc8:	d00a      	beq.n	8006ce0 <sbrk_aligned+0x34>
 8006cca:	1cc4      	adds	r4, r0, #3
 8006ccc:	f024 0403 	bic.w	r4, r4, #3
 8006cd0:	42a0      	cmp	r0, r4
 8006cd2:	d007      	beq.n	8006ce4 <sbrk_aligned+0x38>
 8006cd4:	1a21      	subs	r1, r4, r0
 8006cd6:	4628      	mov	r0, r5
 8006cd8:	f000 fb6a 	bl	80073b0 <_sbrk_r>
 8006cdc:	3001      	adds	r0, #1
 8006cde:	d101      	bne.n	8006ce4 <sbrk_aligned+0x38>
 8006ce0:	f04f 34ff 	mov.w	r4, #4294967295
 8006ce4:	4620      	mov	r0, r4
 8006ce6:	bd70      	pop	{r4, r5, r6, pc}
 8006ce8:	24000298 	.word	0x24000298

08006cec <_malloc_r>:
 8006cec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006cf0:	1ccd      	adds	r5, r1, #3
 8006cf2:	f025 0503 	bic.w	r5, r5, #3
 8006cf6:	3508      	adds	r5, #8
 8006cf8:	2d0c      	cmp	r5, #12
 8006cfa:	bf38      	it	cc
 8006cfc:	250c      	movcc	r5, #12
 8006cfe:	2d00      	cmp	r5, #0
 8006d00:	4607      	mov	r7, r0
 8006d02:	db01      	blt.n	8006d08 <_malloc_r+0x1c>
 8006d04:	42a9      	cmp	r1, r5
 8006d06:	d905      	bls.n	8006d14 <_malloc_r+0x28>
 8006d08:	230c      	movs	r3, #12
 8006d0a:	603b      	str	r3, [r7, #0]
 8006d0c:	2600      	movs	r6, #0
 8006d0e:	4630      	mov	r0, r6
 8006d10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d14:	4e2e      	ldr	r6, [pc, #184]	; (8006dd0 <_malloc_r+0xe4>)
 8006d16:	f000 fdbb 	bl	8007890 <__malloc_lock>
 8006d1a:	6833      	ldr	r3, [r6, #0]
 8006d1c:	461c      	mov	r4, r3
 8006d1e:	bb34      	cbnz	r4, 8006d6e <_malloc_r+0x82>
 8006d20:	4629      	mov	r1, r5
 8006d22:	4638      	mov	r0, r7
 8006d24:	f7ff ffc2 	bl	8006cac <sbrk_aligned>
 8006d28:	1c43      	adds	r3, r0, #1
 8006d2a:	4604      	mov	r4, r0
 8006d2c:	d14d      	bne.n	8006dca <_malloc_r+0xde>
 8006d2e:	6834      	ldr	r4, [r6, #0]
 8006d30:	4626      	mov	r6, r4
 8006d32:	2e00      	cmp	r6, #0
 8006d34:	d140      	bne.n	8006db8 <_malloc_r+0xcc>
 8006d36:	6823      	ldr	r3, [r4, #0]
 8006d38:	4631      	mov	r1, r6
 8006d3a:	4638      	mov	r0, r7
 8006d3c:	eb04 0803 	add.w	r8, r4, r3
 8006d40:	f000 fb36 	bl	80073b0 <_sbrk_r>
 8006d44:	4580      	cmp	r8, r0
 8006d46:	d13a      	bne.n	8006dbe <_malloc_r+0xd2>
 8006d48:	6821      	ldr	r1, [r4, #0]
 8006d4a:	3503      	adds	r5, #3
 8006d4c:	1a6d      	subs	r5, r5, r1
 8006d4e:	f025 0503 	bic.w	r5, r5, #3
 8006d52:	3508      	adds	r5, #8
 8006d54:	2d0c      	cmp	r5, #12
 8006d56:	bf38      	it	cc
 8006d58:	250c      	movcc	r5, #12
 8006d5a:	4629      	mov	r1, r5
 8006d5c:	4638      	mov	r0, r7
 8006d5e:	f7ff ffa5 	bl	8006cac <sbrk_aligned>
 8006d62:	3001      	adds	r0, #1
 8006d64:	d02b      	beq.n	8006dbe <_malloc_r+0xd2>
 8006d66:	6823      	ldr	r3, [r4, #0]
 8006d68:	442b      	add	r3, r5
 8006d6a:	6023      	str	r3, [r4, #0]
 8006d6c:	e00e      	b.n	8006d8c <_malloc_r+0xa0>
 8006d6e:	6822      	ldr	r2, [r4, #0]
 8006d70:	1b52      	subs	r2, r2, r5
 8006d72:	d41e      	bmi.n	8006db2 <_malloc_r+0xc6>
 8006d74:	2a0b      	cmp	r2, #11
 8006d76:	d916      	bls.n	8006da6 <_malloc_r+0xba>
 8006d78:	1961      	adds	r1, r4, r5
 8006d7a:	42a3      	cmp	r3, r4
 8006d7c:	6025      	str	r5, [r4, #0]
 8006d7e:	bf18      	it	ne
 8006d80:	6059      	strne	r1, [r3, #4]
 8006d82:	6863      	ldr	r3, [r4, #4]
 8006d84:	bf08      	it	eq
 8006d86:	6031      	streq	r1, [r6, #0]
 8006d88:	5162      	str	r2, [r4, r5]
 8006d8a:	604b      	str	r3, [r1, #4]
 8006d8c:	4638      	mov	r0, r7
 8006d8e:	f104 060b 	add.w	r6, r4, #11
 8006d92:	f000 fd83 	bl	800789c <__malloc_unlock>
 8006d96:	f026 0607 	bic.w	r6, r6, #7
 8006d9a:	1d23      	adds	r3, r4, #4
 8006d9c:	1af2      	subs	r2, r6, r3
 8006d9e:	d0b6      	beq.n	8006d0e <_malloc_r+0x22>
 8006da0:	1b9b      	subs	r3, r3, r6
 8006da2:	50a3      	str	r3, [r4, r2]
 8006da4:	e7b3      	b.n	8006d0e <_malloc_r+0x22>
 8006da6:	6862      	ldr	r2, [r4, #4]
 8006da8:	42a3      	cmp	r3, r4
 8006daa:	bf0c      	ite	eq
 8006dac:	6032      	streq	r2, [r6, #0]
 8006dae:	605a      	strne	r2, [r3, #4]
 8006db0:	e7ec      	b.n	8006d8c <_malloc_r+0xa0>
 8006db2:	4623      	mov	r3, r4
 8006db4:	6864      	ldr	r4, [r4, #4]
 8006db6:	e7b2      	b.n	8006d1e <_malloc_r+0x32>
 8006db8:	4634      	mov	r4, r6
 8006dba:	6876      	ldr	r6, [r6, #4]
 8006dbc:	e7b9      	b.n	8006d32 <_malloc_r+0x46>
 8006dbe:	230c      	movs	r3, #12
 8006dc0:	603b      	str	r3, [r7, #0]
 8006dc2:	4638      	mov	r0, r7
 8006dc4:	f000 fd6a 	bl	800789c <__malloc_unlock>
 8006dc8:	e7a1      	b.n	8006d0e <_malloc_r+0x22>
 8006dca:	6025      	str	r5, [r4, #0]
 8006dcc:	e7de      	b.n	8006d8c <_malloc_r+0xa0>
 8006dce:	bf00      	nop
 8006dd0:	24000294 	.word	0x24000294

08006dd4 <__sfputc_r>:
 8006dd4:	6893      	ldr	r3, [r2, #8]
 8006dd6:	3b01      	subs	r3, #1
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	b410      	push	{r4}
 8006ddc:	6093      	str	r3, [r2, #8]
 8006dde:	da08      	bge.n	8006df2 <__sfputc_r+0x1e>
 8006de0:	6994      	ldr	r4, [r2, #24]
 8006de2:	42a3      	cmp	r3, r4
 8006de4:	db01      	blt.n	8006dea <__sfputc_r+0x16>
 8006de6:	290a      	cmp	r1, #10
 8006de8:	d103      	bne.n	8006df2 <__sfputc_r+0x1e>
 8006dea:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006dee:	f000 bb33 	b.w	8007458 <__swbuf_r>
 8006df2:	6813      	ldr	r3, [r2, #0]
 8006df4:	1c58      	adds	r0, r3, #1
 8006df6:	6010      	str	r0, [r2, #0]
 8006df8:	7019      	strb	r1, [r3, #0]
 8006dfa:	4608      	mov	r0, r1
 8006dfc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006e00:	4770      	bx	lr

08006e02 <__sfputs_r>:
 8006e02:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e04:	4606      	mov	r6, r0
 8006e06:	460f      	mov	r7, r1
 8006e08:	4614      	mov	r4, r2
 8006e0a:	18d5      	adds	r5, r2, r3
 8006e0c:	42ac      	cmp	r4, r5
 8006e0e:	d101      	bne.n	8006e14 <__sfputs_r+0x12>
 8006e10:	2000      	movs	r0, #0
 8006e12:	e007      	b.n	8006e24 <__sfputs_r+0x22>
 8006e14:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006e18:	463a      	mov	r2, r7
 8006e1a:	4630      	mov	r0, r6
 8006e1c:	f7ff ffda 	bl	8006dd4 <__sfputc_r>
 8006e20:	1c43      	adds	r3, r0, #1
 8006e22:	d1f3      	bne.n	8006e0c <__sfputs_r+0xa>
 8006e24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006e28 <_vfiprintf_r>:
 8006e28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e2c:	460d      	mov	r5, r1
 8006e2e:	b09d      	sub	sp, #116	; 0x74
 8006e30:	4614      	mov	r4, r2
 8006e32:	4698      	mov	r8, r3
 8006e34:	4606      	mov	r6, r0
 8006e36:	b118      	cbz	r0, 8006e40 <_vfiprintf_r+0x18>
 8006e38:	6983      	ldr	r3, [r0, #24]
 8006e3a:	b90b      	cbnz	r3, 8006e40 <_vfiprintf_r+0x18>
 8006e3c:	f7ff fe96 	bl	8006b6c <__sinit>
 8006e40:	4b89      	ldr	r3, [pc, #548]	; (8007068 <_vfiprintf_r+0x240>)
 8006e42:	429d      	cmp	r5, r3
 8006e44:	d11b      	bne.n	8006e7e <_vfiprintf_r+0x56>
 8006e46:	6875      	ldr	r5, [r6, #4]
 8006e48:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006e4a:	07d9      	lsls	r1, r3, #31
 8006e4c:	d405      	bmi.n	8006e5a <_vfiprintf_r+0x32>
 8006e4e:	89ab      	ldrh	r3, [r5, #12]
 8006e50:	059a      	lsls	r2, r3, #22
 8006e52:	d402      	bmi.n	8006e5a <_vfiprintf_r+0x32>
 8006e54:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006e56:	f7ff ff27 	bl	8006ca8 <__retarget_lock_acquire_recursive>
 8006e5a:	89ab      	ldrh	r3, [r5, #12]
 8006e5c:	071b      	lsls	r3, r3, #28
 8006e5e:	d501      	bpl.n	8006e64 <_vfiprintf_r+0x3c>
 8006e60:	692b      	ldr	r3, [r5, #16]
 8006e62:	b9eb      	cbnz	r3, 8006ea0 <_vfiprintf_r+0x78>
 8006e64:	4629      	mov	r1, r5
 8006e66:	4630      	mov	r0, r6
 8006e68:	f000 fb5a 	bl	8007520 <__swsetup_r>
 8006e6c:	b1c0      	cbz	r0, 8006ea0 <_vfiprintf_r+0x78>
 8006e6e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006e70:	07dc      	lsls	r4, r3, #31
 8006e72:	d50e      	bpl.n	8006e92 <_vfiprintf_r+0x6a>
 8006e74:	f04f 30ff 	mov.w	r0, #4294967295
 8006e78:	b01d      	add	sp, #116	; 0x74
 8006e7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e7e:	4b7b      	ldr	r3, [pc, #492]	; (800706c <_vfiprintf_r+0x244>)
 8006e80:	429d      	cmp	r5, r3
 8006e82:	d101      	bne.n	8006e88 <_vfiprintf_r+0x60>
 8006e84:	68b5      	ldr	r5, [r6, #8]
 8006e86:	e7df      	b.n	8006e48 <_vfiprintf_r+0x20>
 8006e88:	4b79      	ldr	r3, [pc, #484]	; (8007070 <_vfiprintf_r+0x248>)
 8006e8a:	429d      	cmp	r5, r3
 8006e8c:	bf08      	it	eq
 8006e8e:	68f5      	ldreq	r5, [r6, #12]
 8006e90:	e7da      	b.n	8006e48 <_vfiprintf_r+0x20>
 8006e92:	89ab      	ldrh	r3, [r5, #12]
 8006e94:	0598      	lsls	r0, r3, #22
 8006e96:	d4ed      	bmi.n	8006e74 <_vfiprintf_r+0x4c>
 8006e98:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006e9a:	f7ff ff06 	bl	8006caa <__retarget_lock_release_recursive>
 8006e9e:	e7e9      	b.n	8006e74 <_vfiprintf_r+0x4c>
 8006ea0:	2300      	movs	r3, #0
 8006ea2:	9309      	str	r3, [sp, #36]	; 0x24
 8006ea4:	2320      	movs	r3, #32
 8006ea6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006eaa:	f8cd 800c 	str.w	r8, [sp, #12]
 8006eae:	2330      	movs	r3, #48	; 0x30
 8006eb0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007074 <_vfiprintf_r+0x24c>
 8006eb4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006eb8:	f04f 0901 	mov.w	r9, #1
 8006ebc:	4623      	mov	r3, r4
 8006ebe:	469a      	mov	sl, r3
 8006ec0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006ec4:	b10a      	cbz	r2, 8006eca <_vfiprintf_r+0xa2>
 8006ec6:	2a25      	cmp	r2, #37	; 0x25
 8006ec8:	d1f9      	bne.n	8006ebe <_vfiprintf_r+0x96>
 8006eca:	ebba 0b04 	subs.w	fp, sl, r4
 8006ece:	d00b      	beq.n	8006ee8 <_vfiprintf_r+0xc0>
 8006ed0:	465b      	mov	r3, fp
 8006ed2:	4622      	mov	r2, r4
 8006ed4:	4629      	mov	r1, r5
 8006ed6:	4630      	mov	r0, r6
 8006ed8:	f7ff ff93 	bl	8006e02 <__sfputs_r>
 8006edc:	3001      	adds	r0, #1
 8006ede:	f000 80aa 	beq.w	8007036 <_vfiprintf_r+0x20e>
 8006ee2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006ee4:	445a      	add	r2, fp
 8006ee6:	9209      	str	r2, [sp, #36]	; 0x24
 8006ee8:	f89a 3000 	ldrb.w	r3, [sl]
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	f000 80a2 	beq.w	8007036 <_vfiprintf_r+0x20e>
 8006ef2:	2300      	movs	r3, #0
 8006ef4:	f04f 32ff 	mov.w	r2, #4294967295
 8006ef8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006efc:	f10a 0a01 	add.w	sl, sl, #1
 8006f00:	9304      	str	r3, [sp, #16]
 8006f02:	9307      	str	r3, [sp, #28]
 8006f04:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006f08:	931a      	str	r3, [sp, #104]	; 0x68
 8006f0a:	4654      	mov	r4, sl
 8006f0c:	2205      	movs	r2, #5
 8006f0e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006f12:	4858      	ldr	r0, [pc, #352]	; (8007074 <_vfiprintf_r+0x24c>)
 8006f14:	f7f9 f9e4 	bl	80002e0 <memchr>
 8006f18:	9a04      	ldr	r2, [sp, #16]
 8006f1a:	b9d8      	cbnz	r0, 8006f54 <_vfiprintf_r+0x12c>
 8006f1c:	06d1      	lsls	r1, r2, #27
 8006f1e:	bf44      	itt	mi
 8006f20:	2320      	movmi	r3, #32
 8006f22:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006f26:	0713      	lsls	r3, r2, #28
 8006f28:	bf44      	itt	mi
 8006f2a:	232b      	movmi	r3, #43	; 0x2b
 8006f2c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006f30:	f89a 3000 	ldrb.w	r3, [sl]
 8006f34:	2b2a      	cmp	r3, #42	; 0x2a
 8006f36:	d015      	beq.n	8006f64 <_vfiprintf_r+0x13c>
 8006f38:	9a07      	ldr	r2, [sp, #28]
 8006f3a:	4654      	mov	r4, sl
 8006f3c:	2000      	movs	r0, #0
 8006f3e:	f04f 0c0a 	mov.w	ip, #10
 8006f42:	4621      	mov	r1, r4
 8006f44:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006f48:	3b30      	subs	r3, #48	; 0x30
 8006f4a:	2b09      	cmp	r3, #9
 8006f4c:	d94e      	bls.n	8006fec <_vfiprintf_r+0x1c4>
 8006f4e:	b1b0      	cbz	r0, 8006f7e <_vfiprintf_r+0x156>
 8006f50:	9207      	str	r2, [sp, #28]
 8006f52:	e014      	b.n	8006f7e <_vfiprintf_r+0x156>
 8006f54:	eba0 0308 	sub.w	r3, r0, r8
 8006f58:	fa09 f303 	lsl.w	r3, r9, r3
 8006f5c:	4313      	orrs	r3, r2
 8006f5e:	9304      	str	r3, [sp, #16]
 8006f60:	46a2      	mov	sl, r4
 8006f62:	e7d2      	b.n	8006f0a <_vfiprintf_r+0xe2>
 8006f64:	9b03      	ldr	r3, [sp, #12]
 8006f66:	1d19      	adds	r1, r3, #4
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	9103      	str	r1, [sp, #12]
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	bfbb      	ittet	lt
 8006f70:	425b      	neglt	r3, r3
 8006f72:	f042 0202 	orrlt.w	r2, r2, #2
 8006f76:	9307      	strge	r3, [sp, #28]
 8006f78:	9307      	strlt	r3, [sp, #28]
 8006f7a:	bfb8      	it	lt
 8006f7c:	9204      	strlt	r2, [sp, #16]
 8006f7e:	7823      	ldrb	r3, [r4, #0]
 8006f80:	2b2e      	cmp	r3, #46	; 0x2e
 8006f82:	d10c      	bne.n	8006f9e <_vfiprintf_r+0x176>
 8006f84:	7863      	ldrb	r3, [r4, #1]
 8006f86:	2b2a      	cmp	r3, #42	; 0x2a
 8006f88:	d135      	bne.n	8006ff6 <_vfiprintf_r+0x1ce>
 8006f8a:	9b03      	ldr	r3, [sp, #12]
 8006f8c:	1d1a      	adds	r2, r3, #4
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	9203      	str	r2, [sp, #12]
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	bfb8      	it	lt
 8006f96:	f04f 33ff 	movlt.w	r3, #4294967295
 8006f9a:	3402      	adds	r4, #2
 8006f9c:	9305      	str	r3, [sp, #20]
 8006f9e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007084 <_vfiprintf_r+0x25c>
 8006fa2:	7821      	ldrb	r1, [r4, #0]
 8006fa4:	2203      	movs	r2, #3
 8006fa6:	4650      	mov	r0, sl
 8006fa8:	f7f9 f99a 	bl	80002e0 <memchr>
 8006fac:	b140      	cbz	r0, 8006fc0 <_vfiprintf_r+0x198>
 8006fae:	2340      	movs	r3, #64	; 0x40
 8006fb0:	eba0 000a 	sub.w	r0, r0, sl
 8006fb4:	fa03 f000 	lsl.w	r0, r3, r0
 8006fb8:	9b04      	ldr	r3, [sp, #16]
 8006fba:	4303      	orrs	r3, r0
 8006fbc:	3401      	adds	r4, #1
 8006fbe:	9304      	str	r3, [sp, #16]
 8006fc0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006fc4:	482c      	ldr	r0, [pc, #176]	; (8007078 <_vfiprintf_r+0x250>)
 8006fc6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006fca:	2206      	movs	r2, #6
 8006fcc:	f7f9 f988 	bl	80002e0 <memchr>
 8006fd0:	2800      	cmp	r0, #0
 8006fd2:	d03f      	beq.n	8007054 <_vfiprintf_r+0x22c>
 8006fd4:	4b29      	ldr	r3, [pc, #164]	; (800707c <_vfiprintf_r+0x254>)
 8006fd6:	bb1b      	cbnz	r3, 8007020 <_vfiprintf_r+0x1f8>
 8006fd8:	9b03      	ldr	r3, [sp, #12]
 8006fda:	3307      	adds	r3, #7
 8006fdc:	f023 0307 	bic.w	r3, r3, #7
 8006fe0:	3308      	adds	r3, #8
 8006fe2:	9303      	str	r3, [sp, #12]
 8006fe4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006fe6:	443b      	add	r3, r7
 8006fe8:	9309      	str	r3, [sp, #36]	; 0x24
 8006fea:	e767      	b.n	8006ebc <_vfiprintf_r+0x94>
 8006fec:	fb0c 3202 	mla	r2, ip, r2, r3
 8006ff0:	460c      	mov	r4, r1
 8006ff2:	2001      	movs	r0, #1
 8006ff4:	e7a5      	b.n	8006f42 <_vfiprintf_r+0x11a>
 8006ff6:	2300      	movs	r3, #0
 8006ff8:	3401      	adds	r4, #1
 8006ffa:	9305      	str	r3, [sp, #20]
 8006ffc:	4619      	mov	r1, r3
 8006ffe:	f04f 0c0a 	mov.w	ip, #10
 8007002:	4620      	mov	r0, r4
 8007004:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007008:	3a30      	subs	r2, #48	; 0x30
 800700a:	2a09      	cmp	r2, #9
 800700c:	d903      	bls.n	8007016 <_vfiprintf_r+0x1ee>
 800700e:	2b00      	cmp	r3, #0
 8007010:	d0c5      	beq.n	8006f9e <_vfiprintf_r+0x176>
 8007012:	9105      	str	r1, [sp, #20]
 8007014:	e7c3      	b.n	8006f9e <_vfiprintf_r+0x176>
 8007016:	fb0c 2101 	mla	r1, ip, r1, r2
 800701a:	4604      	mov	r4, r0
 800701c:	2301      	movs	r3, #1
 800701e:	e7f0      	b.n	8007002 <_vfiprintf_r+0x1da>
 8007020:	ab03      	add	r3, sp, #12
 8007022:	9300      	str	r3, [sp, #0]
 8007024:	462a      	mov	r2, r5
 8007026:	4b16      	ldr	r3, [pc, #88]	; (8007080 <_vfiprintf_r+0x258>)
 8007028:	a904      	add	r1, sp, #16
 800702a:	4630      	mov	r0, r6
 800702c:	f3af 8000 	nop.w
 8007030:	4607      	mov	r7, r0
 8007032:	1c78      	adds	r0, r7, #1
 8007034:	d1d6      	bne.n	8006fe4 <_vfiprintf_r+0x1bc>
 8007036:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007038:	07d9      	lsls	r1, r3, #31
 800703a:	d405      	bmi.n	8007048 <_vfiprintf_r+0x220>
 800703c:	89ab      	ldrh	r3, [r5, #12]
 800703e:	059a      	lsls	r2, r3, #22
 8007040:	d402      	bmi.n	8007048 <_vfiprintf_r+0x220>
 8007042:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007044:	f7ff fe31 	bl	8006caa <__retarget_lock_release_recursive>
 8007048:	89ab      	ldrh	r3, [r5, #12]
 800704a:	065b      	lsls	r3, r3, #25
 800704c:	f53f af12 	bmi.w	8006e74 <_vfiprintf_r+0x4c>
 8007050:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007052:	e711      	b.n	8006e78 <_vfiprintf_r+0x50>
 8007054:	ab03      	add	r3, sp, #12
 8007056:	9300      	str	r3, [sp, #0]
 8007058:	462a      	mov	r2, r5
 800705a:	4b09      	ldr	r3, [pc, #36]	; (8007080 <_vfiprintf_r+0x258>)
 800705c:	a904      	add	r1, sp, #16
 800705e:	4630      	mov	r0, r6
 8007060:	f000 f880 	bl	8007164 <_printf_i>
 8007064:	e7e4      	b.n	8007030 <_vfiprintf_r+0x208>
 8007066:	bf00      	nop
 8007068:	08007a30 	.word	0x08007a30
 800706c:	08007a50 	.word	0x08007a50
 8007070:	08007a10 	.word	0x08007a10
 8007074:	08007a70 	.word	0x08007a70
 8007078:	08007a7a 	.word	0x08007a7a
 800707c:	00000000 	.word	0x00000000
 8007080:	08006e03 	.word	0x08006e03
 8007084:	08007a76 	.word	0x08007a76

08007088 <_printf_common>:
 8007088:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800708c:	4616      	mov	r6, r2
 800708e:	4699      	mov	r9, r3
 8007090:	688a      	ldr	r2, [r1, #8]
 8007092:	690b      	ldr	r3, [r1, #16]
 8007094:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007098:	4293      	cmp	r3, r2
 800709a:	bfb8      	it	lt
 800709c:	4613      	movlt	r3, r2
 800709e:	6033      	str	r3, [r6, #0]
 80070a0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80070a4:	4607      	mov	r7, r0
 80070a6:	460c      	mov	r4, r1
 80070a8:	b10a      	cbz	r2, 80070ae <_printf_common+0x26>
 80070aa:	3301      	adds	r3, #1
 80070ac:	6033      	str	r3, [r6, #0]
 80070ae:	6823      	ldr	r3, [r4, #0]
 80070b0:	0699      	lsls	r1, r3, #26
 80070b2:	bf42      	ittt	mi
 80070b4:	6833      	ldrmi	r3, [r6, #0]
 80070b6:	3302      	addmi	r3, #2
 80070b8:	6033      	strmi	r3, [r6, #0]
 80070ba:	6825      	ldr	r5, [r4, #0]
 80070bc:	f015 0506 	ands.w	r5, r5, #6
 80070c0:	d106      	bne.n	80070d0 <_printf_common+0x48>
 80070c2:	f104 0a19 	add.w	sl, r4, #25
 80070c6:	68e3      	ldr	r3, [r4, #12]
 80070c8:	6832      	ldr	r2, [r6, #0]
 80070ca:	1a9b      	subs	r3, r3, r2
 80070cc:	42ab      	cmp	r3, r5
 80070ce:	dc26      	bgt.n	800711e <_printf_common+0x96>
 80070d0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80070d4:	1e13      	subs	r3, r2, #0
 80070d6:	6822      	ldr	r2, [r4, #0]
 80070d8:	bf18      	it	ne
 80070da:	2301      	movne	r3, #1
 80070dc:	0692      	lsls	r2, r2, #26
 80070de:	d42b      	bmi.n	8007138 <_printf_common+0xb0>
 80070e0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80070e4:	4649      	mov	r1, r9
 80070e6:	4638      	mov	r0, r7
 80070e8:	47c0      	blx	r8
 80070ea:	3001      	adds	r0, #1
 80070ec:	d01e      	beq.n	800712c <_printf_common+0xa4>
 80070ee:	6823      	ldr	r3, [r4, #0]
 80070f0:	68e5      	ldr	r5, [r4, #12]
 80070f2:	6832      	ldr	r2, [r6, #0]
 80070f4:	f003 0306 	and.w	r3, r3, #6
 80070f8:	2b04      	cmp	r3, #4
 80070fa:	bf08      	it	eq
 80070fc:	1aad      	subeq	r5, r5, r2
 80070fe:	68a3      	ldr	r3, [r4, #8]
 8007100:	6922      	ldr	r2, [r4, #16]
 8007102:	bf0c      	ite	eq
 8007104:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007108:	2500      	movne	r5, #0
 800710a:	4293      	cmp	r3, r2
 800710c:	bfc4      	itt	gt
 800710e:	1a9b      	subgt	r3, r3, r2
 8007110:	18ed      	addgt	r5, r5, r3
 8007112:	2600      	movs	r6, #0
 8007114:	341a      	adds	r4, #26
 8007116:	42b5      	cmp	r5, r6
 8007118:	d11a      	bne.n	8007150 <_printf_common+0xc8>
 800711a:	2000      	movs	r0, #0
 800711c:	e008      	b.n	8007130 <_printf_common+0xa8>
 800711e:	2301      	movs	r3, #1
 8007120:	4652      	mov	r2, sl
 8007122:	4649      	mov	r1, r9
 8007124:	4638      	mov	r0, r7
 8007126:	47c0      	blx	r8
 8007128:	3001      	adds	r0, #1
 800712a:	d103      	bne.n	8007134 <_printf_common+0xac>
 800712c:	f04f 30ff 	mov.w	r0, #4294967295
 8007130:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007134:	3501      	adds	r5, #1
 8007136:	e7c6      	b.n	80070c6 <_printf_common+0x3e>
 8007138:	18e1      	adds	r1, r4, r3
 800713a:	1c5a      	adds	r2, r3, #1
 800713c:	2030      	movs	r0, #48	; 0x30
 800713e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007142:	4422      	add	r2, r4
 8007144:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007148:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800714c:	3302      	adds	r3, #2
 800714e:	e7c7      	b.n	80070e0 <_printf_common+0x58>
 8007150:	2301      	movs	r3, #1
 8007152:	4622      	mov	r2, r4
 8007154:	4649      	mov	r1, r9
 8007156:	4638      	mov	r0, r7
 8007158:	47c0      	blx	r8
 800715a:	3001      	adds	r0, #1
 800715c:	d0e6      	beq.n	800712c <_printf_common+0xa4>
 800715e:	3601      	adds	r6, #1
 8007160:	e7d9      	b.n	8007116 <_printf_common+0x8e>
	...

08007164 <_printf_i>:
 8007164:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007168:	7e0f      	ldrb	r7, [r1, #24]
 800716a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800716c:	2f78      	cmp	r7, #120	; 0x78
 800716e:	4691      	mov	r9, r2
 8007170:	4680      	mov	r8, r0
 8007172:	460c      	mov	r4, r1
 8007174:	469a      	mov	sl, r3
 8007176:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800717a:	d807      	bhi.n	800718c <_printf_i+0x28>
 800717c:	2f62      	cmp	r7, #98	; 0x62
 800717e:	d80a      	bhi.n	8007196 <_printf_i+0x32>
 8007180:	2f00      	cmp	r7, #0
 8007182:	f000 80d8 	beq.w	8007336 <_printf_i+0x1d2>
 8007186:	2f58      	cmp	r7, #88	; 0x58
 8007188:	f000 80a3 	beq.w	80072d2 <_printf_i+0x16e>
 800718c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007190:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007194:	e03a      	b.n	800720c <_printf_i+0xa8>
 8007196:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800719a:	2b15      	cmp	r3, #21
 800719c:	d8f6      	bhi.n	800718c <_printf_i+0x28>
 800719e:	a101      	add	r1, pc, #4	; (adr r1, 80071a4 <_printf_i+0x40>)
 80071a0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80071a4:	080071fd 	.word	0x080071fd
 80071a8:	08007211 	.word	0x08007211
 80071ac:	0800718d 	.word	0x0800718d
 80071b0:	0800718d 	.word	0x0800718d
 80071b4:	0800718d 	.word	0x0800718d
 80071b8:	0800718d 	.word	0x0800718d
 80071bc:	08007211 	.word	0x08007211
 80071c0:	0800718d 	.word	0x0800718d
 80071c4:	0800718d 	.word	0x0800718d
 80071c8:	0800718d 	.word	0x0800718d
 80071cc:	0800718d 	.word	0x0800718d
 80071d0:	0800731d 	.word	0x0800731d
 80071d4:	08007241 	.word	0x08007241
 80071d8:	080072ff 	.word	0x080072ff
 80071dc:	0800718d 	.word	0x0800718d
 80071e0:	0800718d 	.word	0x0800718d
 80071e4:	0800733f 	.word	0x0800733f
 80071e8:	0800718d 	.word	0x0800718d
 80071ec:	08007241 	.word	0x08007241
 80071f0:	0800718d 	.word	0x0800718d
 80071f4:	0800718d 	.word	0x0800718d
 80071f8:	08007307 	.word	0x08007307
 80071fc:	682b      	ldr	r3, [r5, #0]
 80071fe:	1d1a      	adds	r2, r3, #4
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	602a      	str	r2, [r5, #0]
 8007204:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007208:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800720c:	2301      	movs	r3, #1
 800720e:	e0a3      	b.n	8007358 <_printf_i+0x1f4>
 8007210:	6820      	ldr	r0, [r4, #0]
 8007212:	6829      	ldr	r1, [r5, #0]
 8007214:	0606      	lsls	r6, r0, #24
 8007216:	f101 0304 	add.w	r3, r1, #4
 800721a:	d50a      	bpl.n	8007232 <_printf_i+0xce>
 800721c:	680e      	ldr	r6, [r1, #0]
 800721e:	602b      	str	r3, [r5, #0]
 8007220:	2e00      	cmp	r6, #0
 8007222:	da03      	bge.n	800722c <_printf_i+0xc8>
 8007224:	232d      	movs	r3, #45	; 0x2d
 8007226:	4276      	negs	r6, r6
 8007228:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800722c:	485e      	ldr	r0, [pc, #376]	; (80073a8 <_printf_i+0x244>)
 800722e:	230a      	movs	r3, #10
 8007230:	e019      	b.n	8007266 <_printf_i+0x102>
 8007232:	680e      	ldr	r6, [r1, #0]
 8007234:	602b      	str	r3, [r5, #0]
 8007236:	f010 0f40 	tst.w	r0, #64	; 0x40
 800723a:	bf18      	it	ne
 800723c:	b236      	sxthne	r6, r6
 800723e:	e7ef      	b.n	8007220 <_printf_i+0xbc>
 8007240:	682b      	ldr	r3, [r5, #0]
 8007242:	6820      	ldr	r0, [r4, #0]
 8007244:	1d19      	adds	r1, r3, #4
 8007246:	6029      	str	r1, [r5, #0]
 8007248:	0601      	lsls	r1, r0, #24
 800724a:	d501      	bpl.n	8007250 <_printf_i+0xec>
 800724c:	681e      	ldr	r6, [r3, #0]
 800724e:	e002      	b.n	8007256 <_printf_i+0xf2>
 8007250:	0646      	lsls	r6, r0, #25
 8007252:	d5fb      	bpl.n	800724c <_printf_i+0xe8>
 8007254:	881e      	ldrh	r6, [r3, #0]
 8007256:	4854      	ldr	r0, [pc, #336]	; (80073a8 <_printf_i+0x244>)
 8007258:	2f6f      	cmp	r7, #111	; 0x6f
 800725a:	bf0c      	ite	eq
 800725c:	2308      	moveq	r3, #8
 800725e:	230a      	movne	r3, #10
 8007260:	2100      	movs	r1, #0
 8007262:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007266:	6865      	ldr	r5, [r4, #4]
 8007268:	60a5      	str	r5, [r4, #8]
 800726a:	2d00      	cmp	r5, #0
 800726c:	bfa2      	ittt	ge
 800726e:	6821      	ldrge	r1, [r4, #0]
 8007270:	f021 0104 	bicge.w	r1, r1, #4
 8007274:	6021      	strge	r1, [r4, #0]
 8007276:	b90e      	cbnz	r6, 800727c <_printf_i+0x118>
 8007278:	2d00      	cmp	r5, #0
 800727a:	d04d      	beq.n	8007318 <_printf_i+0x1b4>
 800727c:	4615      	mov	r5, r2
 800727e:	fbb6 f1f3 	udiv	r1, r6, r3
 8007282:	fb03 6711 	mls	r7, r3, r1, r6
 8007286:	5dc7      	ldrb	r7, [r0, r7]
 8007288:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800728c:	4637      	mov	r7, r6
 800728e:	42bb      	cmp	r3, r7
 8007290:	460e      	mov	r6, r1
 8007292:	d9f4      	bls.n	800727e <_printf_i+0x11a>
 8007294:	2b08      	cmp	r3, #8
 8007296:	d10b      	bne.n	80072b0 <_printf_i+0x14c>
 8007298:	6823      	ldr	r3, [r4, #0]
 800729a:	07de      	lsls	r6, r3, #31
 800729c:	d508      	bpl.n	80072b0 <_printf_i+0x14c>
 800729e:	6923      	ldr	r3, [r4, #16]
 80072a0:	6861      	ldr	r1, [r4, #4]
 80072a2:	4299      	cmp	r1, r3
 80072a4:	bfde      	ittt	le
 80072a6:	2330      	movle	r3, #48	; 0x30
 80072a8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80072ac:	f105 35ff 	addle.w	r5, r5, #4294967295
 80072b0:	1b52      	subs	r2, r2, r5
 80072b2:	6122      	str	r2, [r4, #16]
 80072b4:	f8cd a000 	str.w	sl, [sp]
 80072b8:	464b      	mov	r3, r9
 80072ba:	aa03      	add	r2, sp, #12
 80072bc:	4621      	mov	r1, r4
 80072be:	4640      	mov	r0, r8
 80072c0:	f7ff fee2 	bl	8007088 <_printf_common>
 80072c4:	3001      	adds	r0, #1
 80072c6:	d14c      	bne.n	8007362 <_printf_i+0x1fe>
 80072c8:	f04f 30ff 	mov.w	r0, #4294967295
 80072cc:	b004      	add	sp, #16
 80072ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072d2:	4835      	ldr	r0, [pc, #212]	; (80073a8 <_printf_i+0x244>)
 80072d4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80072d8:	6829      	ldr	r1, [r5, #0]
 80072da:	6823      	ldr	r3, [r4, #0]
 80072dc:	f851 6b04 	ldr.w	r6, [r1], #4
 80072e0:	6029      	str	r1, [r5, #0]
 80072e2:	061d      	lsls	r5, r3, #24
 80072e4:	d514      	bpl.n	8007310 <_printf_i+0x1ac>
 80072e6:	07df      	lsls	r7, r3, #31
 80072e8:	bf44      	itt	mi
 80072ea:	f043 0320 	orrmi.w	r3, r3, #32
 80072ee:	6023      	strmi	r3, [r4, #0]
 80072f0:	b91e      	cbnz	r6, 80072fa <_printf_i+0x196>
 80072f2:	6823      	ldr	r3, [r4, #0]
 80072f4:	f023 0320 	bic.w	r3, r3, #32
 80072f8:	6023      	str	r3, [r4, #0]
 80072fa:	2310      	movs	r3, #16
 80072fc:	e7b0      	b.n	8007260 <_printf_i+0xfc>
 80072fe:	6823      	ldr	r3, [r4, #0]
 8007300:	f043 0320 	orr.w	r3, r3, #32
 8007304:	6023      	str	r3, [r4, #0]
 8007306:	2378      	movs	r3, #120	; 0x78
 8007308:	4828      	ldr	r0, [pc, #160]	; (80073ac <_printf_i+0x248>)
 800730a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800730e:	e7e3      	b.n	80072d8 <_printf_i+0x174>
 8007310:	0659      	lsls	r1, r3, #25
 8007312:	bf48      	it	mi
 8007314:	b2b6      	uxthmi	r6, r6
 8007316:	e7e6      	b.n	80072e6 <_printf_i+0x182>
 8007318:	4615      	mov	r5, r2
 800731a:	e7bb      	b.n	8007294 <_printf_i+0x130>
 800731c:	682b      	ldr	r3, [r5, #0]
 800731e:	6826      	ldr	r6, [r4, #0]
 8007320:	6961      	ldr	r1, [r4, #20]
 8007322:	1d18      	adds	r0, r3, #4
 8007324:	6028      	str	r0, [r5, #0]
 8007326:	0635      	lsls	r5, r6, #24
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	d501      	bpl.n	8007330 <_printf_i+0x1cc>
 800732c:	6019      	str	r1, [r3, #0]
 800732e:	e002      	b.n	8007336 <_printf_i+0x1d2>
 8007330:	0670      	lsls	r0, r6, #25
 8007332:	d5fb      	bpl.n	800732c <_printf_i+0x1c8>
 8007334:	8019      	strh	r1, [r3, #0]
 8007336:	2300      	movs	r3, #0
 8007338:	6123      	str	r3, [r4, #16]
 800733a:	4615      	mov	r5, r2
 800733c:	e7ba      	b.n	80072b4 <_printf_i+0x150>
 800733e:	682b      	ldr	r3, [r5, #0]
 8007340:	1d1a      	adds	r2, r3, #4
 8007342:	602a      	str	r2, [r5, #0]
 8007344:	681d      	ldr	r5, [r3, #0]
 8007346:	6862      	ldr	r2, [r4, #4]
 8007348:	2100      	movs	r1, #0
 800734a:	4628      	mov	r0, r5
 800734c:	f7f8 ffc8 	bl	80002e0 <memchr>
 8007350:	b108      	cbz	r0, 8007356 <_printf_i+0x1f2>
 8007352:	1b40      	subs	r0, r0, r5
 8007354:	6060      	str	r0, [r4, #4]
 8007356:	6863      	ldr	r3, [r4, #4]
 8007358:	6123      	str	r3, [r4, #16]
 800735a:	2300      	movs	r3, #0
 800735c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007360:	e7a8      	b.n	80072b4 <_printf_i+0x150>
 8007362:	6923      	ldr	r3, [r4, #16]
 8007364:	462a      	mov	r2, r5
 8007366:	4649      	mov	r1, r9
 8007368:	4640      	mov	r0, r8
 800736a:	47d0      	blx	sl
 800736c:	3001      	adds	r0, #1
 800736e:	d0ab      	beq.n	80072c8 <_printf_i+0x164>
 8007370:	6823      	ldr	r3, [r4, #0]
 8007372:	079b      	lsls	r3, r3, #30
 8007374:	d413      	bmi.n	800739e <_printf_i+0x23a>
 8007376:	68e0      	ldr	r0, [r4, #12]
 8007378:	9b03      	ldr	r3, [sp, #12]
 800737a:	4298      	cmp	r0, r3
 800737c:	bfb8      	it	lt
 800737e:	4618      	movlt	r0, r3
 8007380:	e7a4      	b.n	80072cc <_printf_i+0x168>
 8007382:	2301      	movs	r3, #1
 8007384:	4632      	mov	r2, r6
 8007386:	4649      	mov	r1, r9
 8007388:	4640      	mov	r0, r8
 800738a:	47d0      	blx	sl
 800738c:	3001      	adds	r0, #1
 800738e:	d09b      	beq.n	80072c8 <_printf_i+0x164>
 8007390:	3501      	adds	r5, #1
 8007392:	68e3      	ldr	r3, [r4, #12]
 8007394:	9903      	ldr	r1, [sp, #12]
 8007396:	1a5b      	subs	r3, r3, r1
 8007398:	42ab      	cmp	r3, r5
 800739a:	dcf2      	bgt.n	8007382 <_printf_i+0x21e>
 800739c:	e7eb      	b.n	8007376 <_printf_i+0x212>
 800739e:	2500      	movs	r5, #0
 80073a0:	f104 0619 	add.w	r6, r4, #25
 80073a4:	e7f5      	b.n	8007392 <_printf_i+0x22e>
 80073a6:	bf00      	nop
 80073a8:	08007a81 	.word	0x08007a81
 80073ac:	08007a92 	.word	0x08007a92

080073b0 <_sbrk_r>:
 80073b0:	b538      	push	{r3, r4, r5, lr}
 80073b2:	4d06      	ldr	r5, [pc, #24]	; (80073cc <_sbrk_r+0x1c>)
 80073b4:	2300      	movs	r3, #0
 80073b6:	4604      	mov	r4, r0
 80073b8:	4608      	mov	r0, r1
 80073ba:	602b      	str	r3, [r5, #0]
 80073bc:	f7f9 ff12 	bl	80011e4 <_sbrk>
 80073c0:	1c43      	adds	r3, r0, #1
 80073c2:	d102      	bne.n	80073ca <_sbrk_r+0x1a>
 80073c4:	682b      	ldr	r3, [r5, #0]
 80073c6:	b103      	cbz	r3, 80073ca <_sbrk_r+0x1a>
 80073c8:	6023      	str	r3, [r4, #0]
 80073ca:	bd38      	pop	{r3, r4, r5, pc}
 80073cc:	2400029c 	.word	0x2400029c

080073d0 <__sread>:
 80073d0:	b510      	push	{r4, lr}
 80073d2:	460c      	mov	r4, r1
 80073d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80073d8:	f000 fab2 	bl	8007940 <_read_r>
 80073dc:	2800      	cmp	r0, #0
 80073de:	bfab      	itete	ge
 80073e0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80073e2:	89a3      	ldrhlt	r3, [r4, #12]
 80073e4:	181b      	addge	r3, r3, r0
 80073e6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80073ea:	bfac      	ite	ge
 80073ec:	6563      	strge	r3, [r4, #84]	; 0x54
 80073ee:	81a3      	strhlt	r3, [r4, #12]
 80073f0:	bd10      	pop	{r4, pc}

080073f2 <__swrite>:
 80073f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80073f6:	461f      	mov	r7, r3
 80073f8:	898b      	ldrh	r3, [r1, #12]
 80073fa:	05db      	lsls	r3, r3, #23
 80073fc:	4605      	mov	r5, r0
 80073fe:	460c      	mov	r4, r1
 8007400:	4616      	mov	r6, r2
 8007402:	d505      	bpl.n	8007410 <__swrite+0x1e>
 8007404:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007408:	2302      	movs	r3, #2
 800740a:	2200      	movs	r2, #0
 800740c:	f000 f9c8 	bl	80077a0 <_lseek_r>
 8007410:	89a3      	ldrh	r3, [r4, #12]
 8007412:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007416:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800741a:	81a3      	strh	r3, [r4, #12]
 800741c:	4632      	mov	r2, r6
 800741e:	463b      	mov	r3, r7
 8007420:	4628      	mov	r0, r5
 8007422:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007426:	f000 b869 	b.w	80074fc <_write_r>

0800742a <__sseek>:
 800742a:	b510      	push	{r4, lr}
 800742c:	460c      	mov	r4, r1
 800742e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007432:	f000 f9b5 	bl	80077a0 <_lseek_r>
 8007436:	1c43      	adds	r3, r0, #1
 8007438:	89a3      	ldrh	r3, [r4, #12]
 800743a:	bf15      	itete	ne
 800743c:	6560      	strne	r0, [r4, #84]	; 0x54
 800743e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007442:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007446:	81a3      	strheq	r3, [r4, #12]
 8007448:	bf18      	it	ne
 800744a:	81a3      	strhne	r3, [r4, #12]
 800744c:	bd10      	pop	{r4, pc}

0800744e <__sclose>:
 800744e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007452:	f000 b8d3 	b.w	80075fc <_close_r>
	...

08007458 <__swbuf_r>:
 8007458:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800745a:	460e      	mov	r6, r1
 800745c:	4614      	mov	r4, r2
 800745e:	4605      	mov	r5, r0
 8007460:	b118      	cbz	r0, 800746a <__swbuf_r+0x12>
 8007462:	6983      	ldr	r3, [r0, #24]
 8007464:	b90b      	cbnz	r3, 800746a <__swbuf_r+0x12>
 8007466:	f7ff fb81 	bl	8006b6c <__sinit>
 800746a:	4b21      	ldr	r3, [pc, #132]	; (80074f0 <__swbuf_r+0x98>)
 800746c:	429c      	cmp	r4, r3
 800746e:	d12b      	bne.n	80074c8 <__swbuf_r+0x70>
 8007470:	686c      	ldr	r4, [r5, #4]
 8007472:	69a3      	ldr	r3, [r4, #24]
 8007474:	60a3      	str	r3, [r4, #8]
 8007476:	89a3      	ldrh	r3, [r4, #12]
 8007478:	071a      	lsls	r2, r3, #28
 800747a:	d52f      	bpl.n	80074dc <__swbuf_r+0x84>
 800747c:	6923      	ldr	r3, [r4, #16]
 800747e:	b36b      	cbz	r3, 80074dc <__swbuf_r+0x84>
 8007480:	6923      	ldr	r3, [r4, #16]
 8007482:	6820      	ldr	r0, [r4, #0]
 8007484:	1ac0      	subs	r0, r0, r3
 8007486:	6963      	ldr	r3, [r4, #20]
 8007488:	b2f6      	uxtb	r6, r6
 800748a:	4283      	cmp	r3, r0
 800748c:	4637      	mov	r7, r6
 800748e:	dc04      	bgt.n	800749a <__swbuf_r+0x42>
 8007490:	4621      	mov	r1, r4
 8007492:	4628      	mov	r0, r5
 8007494:	f000 f948 	bl	8007728 <_fflush_r>
 8007498:	bb30      	cbnz	r0, 80074e8 <__swbuf_r+0x90>
 800749a:	68a3      	ldr	r3, [r4, #8]
 800749c:	3b01      	subs	r3, #1
 800749e:	60a3      	str	r3, [r4, #8]
 80074a0:	6823      	ldr	r3, [r4, #0]
 80074a2:	1c5a      	adds	r2, r3, #1
 80074a4:	6022      	str	r2, [r4, #0]
 80074a6:	701e      	strb	r6, [r3, #0]
 80074a8:	6963      	ldr	r3, [r4, #20]
 80074aa:	3001      	adds	r0, #1
 80074ac:	4283      	cmp	r3, r0
 80074ae:	d004      	beq.n	80074ba <__swbuf_r+0x62>
 80074b0:	89a3      	ldrh	r3, [r4, #12]
 80074b2:	07db      	lsls	r3, r3, #31
 80074b4:	d506      	bpl.n	80074c4 <__swbuf_r+0x6c>
 80074b6:	2e0a      	cmp	r6, #10
 80074b8:	d104      	bne.n	80074c4 <__swbuf_r+0x6c>
 80074ba:	4621      	mov	r1, r4
 80074bc:	4628      	mov	r0, r5
 80074be:	f000 f933 	bl	8007728 <_fflush_r>
 80074c2:	b988      	cbnz	r0, 80074e8 <__swbuf_r+0x90>
 80074c4:	4638      	mov	r0, r7
 80074c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80074c8:	4b0a      	ldr	r3, [pc, #40]	; (80074f4 <__swbuf_r+0x9c>)
 80074ca:	429c      	cmp	r4, r3
 80074cc:	d101      	bne.n	80074d2 <__swbuf_r+0x7a>
 80074ce:	68ac      	ldr	r4, [r5, #8]
 80074d0:	e7cf      	b.n	8007472 <__swbuf_r+0x1a>
 80074d2:	4b09      	ldr	r3, [pc, #36]	; (80074f8 <__swbuf_r+0xa0>)
 80074d4:	429c      	cmp	r4, r3
 80074d6:	bf08      	it	eq
 80074d8:	68ec      	ldreq	r4, [r5, #12]
 80074da:	e7ca      	b.n	8007472 <__swbuf_r+0x1a>
 80074dc:	4621      	mov	r1, r4
 80074de:	4628      	mov	r0, r5
 80074e0:	f000 f81e 	bl	8007520 <__swsetup_r>
 80074e4:	2800      	cmp	r0, #0
 80074e6:	d0cb      	beq.n	8007480 <__swbuf_r+0x28>
 80074e8:	f04f 37ff 	mov.w	r7, #4294967295
 80074ec:	e7ea      	b.n	80074c4 <__swbuf_r+0x6c>
 80074ee:	bf00      	nop
 80074f0:	08007a30 	.word	0x08007a30
 80074f4:	08007a50 	.word	0x08007a50
 80074f8:	08007a10 	.word	0x08007a10

080074fc <_write_r>:
 80074fc:	b538      	push	{r3, r4, r5, lr}
 80074fe:	4d07      	ldr	r5, [pc, #28]	; (800751c <_write_r+0x20>)
 8007500:	4604      	mov	r4, r0
 8007502:	4608      	mov	r0, r1
 8007504:	4611      	mov	r1, r2
 8007506:	2200      	movs	r2, #0
 8007508:	602a      	str	r2, [r5, #0]
 800750a:	461a      	mov	r2, r3
 800750c:	f7f9 fe19 	bl	8001142 <_write>
 8007510:	1c43      	adds	r3, r0, #1
 8007512:	d102      	bne.n	800751a <_write_r+0x1e>
 8007514:	682b      	ldr	r3, [r5, #0]
 8007516:	b103      	cbz	r3, 800751a <_write_r+0x1e>
 8007518:	6023      	str	r3, [r4, #0]
 800751a:	bd38      	pop	{r3, r4, r5, pc}
 800751c:	2400029c 	.word	0x2400029c

08007520 <__swsetup_r>:
 8007520:	4b32      	ldr	r3, [pc, #200]	; (80075ec <__swsetup_r+0xcc>)
 8007522:	b570      	push	{r4, r5, r6, lr}
 8007524:	681d      	ldr	r5, [r3, #0]
 8007526:	4606      	mov	r6, r0
 8007528:	460c      	mov	r4, r1
 800752a:	b125      	cbz	r5, 8007536 <__swsetup_r+0x16>
 800752c:	69ab      	ldr	r3, [r5, #24]
 800752e:	b913      	cbnz	r3, 8007536 <__swsetup_r+0x16>
 8007530:	4628      	mov	r0, r5
 8007532:	f7ff fb1b 	bl	8006b6c <__sinit>
 8007536:	4b2e      	ldr	r3, [pc, #184]	; (80075f0 <__swsetup_r+0xd0>)
 8007538:	429c      	cmp	r4, r3
 800753a:	d10f      	bne.n	800755c <__swsetup_r+0x3c>
 800753c:	686c      	ldr	r4, [r5, #4]
 800753e:	89a3      	ldrh	r3, [r4, #12]
 8007540:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007544:	0719      	lsls	r1, r3, #28
 8007546:	d42c      	bmi.n	80075a2 <__swsetup_r+0x82>
 8007548:	06dd      	lsls	r5, r3, #27
 800754a:	d411      	bmi.n	8007570 <__swsetup_r+0x50>
 800754c:	2309      	movs	r3, #9
 800754e:	6033      	str	r3, [r6, #0]
 8007550:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007554:	81a3      	strh	r3, [r4, #12]
 8007556:	f04f 30ff 	mov.w	r0, #4294967295
 800755a:	e03e      	b.n	80075da <__swsetup_r+0xba>
 800755c:	4b25      	ldr	r3, [pc, #148]	; (80075f4 <__swsetup_r+0xd4>)
 800755e:	429c      	cmp	r4, r3
 8007560:	d101      	bne.n	8007566 <__swsetup_r+0x46>
 8007562:	68ac      	ldr	r4, [r5, #8]
 8007564:	e7eb      	b.n	800753e <__swsetup_r+0x1e>
 8007566:	4b24      	ldr	r3, [pc, #144]	; (80075f8 <__swsetup_r+0xd8>)
 8007568:	429c      	cmp	r4, r3
 800756a:	bf08      	it	eq
 800756c:	68ec      	ldreq	r4, [r5, #12]
 800756e:	e7e6      	b.n	800753e <__swsetup_r+0x1e>
 8007570:	0758      	lsls	r0, r3, #29
 8007572:	d512      	bpl.n	800759a <__swsetup_r+0x7a>
 8007574:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007576:	b141      	cbz	r1, 800758a <__swsetup_r+0x6a>
 8007578:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800757c:	4299      	cmp	r1, r3
 800757e:	d002      	beq.n	8007586 <__swsetup_r+0x66>
 8007580:	4630      	mov	r0, r6
 8007582:	f000 f991 	bl	80078a8 <_free_r>
 8007586:	2300      	movs	r3, #0
 8007588:	6363      	str	r3, [r4, #52]	; 0x34
 800758a:	89a3      	ldrh	r3, [r4, #12]
 800758c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007590:	81a3      	strh	r3, [r4, #12]
 8007592:	2300      	movs	r3, #0
 8007594:	6063      	str	r3, [r4, #4]
 8007596:	6923      	ldr	r3, [r4, #16]
 8007598:	6023      	str	r3, [r4, #0]
 800759a:	89a3      	ldrh	r3, [r4, #12]
 800759c:	f043 0308 	orr.w	r3, r3, #8
 80075a0:	81a3      	strh	r3, [r4, #12]
 80075a2:	6923      	ldr	r3, [r4, #16]
 80075a4:	b94b      	cbnz	r3, 80075ba <__swsetup_r+0x9a>
 80075a6:	89a3      	ldrh	r3, [r4, #12]
 80075a8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80075ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80075b0:	d003      	beq.n	80075ba <__swsetup_r+0x9a>
 80075b2:	4621      	mov	r1, r4
 80075b4:	4630      	mov	r0, r6
 80075b6:	f000 f92b 	bl	8007810 <__smakebuf_r>
 80075ba:	89a0      	ldrh	r0, [r4, #12]
 80075bc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80075c0:	f010 0301 	ands.w	r3, r0, #1
 80075c4:	d00a      	beq.n	80075dc <__swsetup_r+0xbc>
 80075c6:	2300      	movs	r3, #0
 80075c8:	60a3      	str	r3, [r4, #8]
 80075ca:	6963      	ldr	r3, [r4, #20]
 80075cc:	425b      	negs	r3, r3
 80075ce:	61a3      	str	r3, [r4, #24]
 80075d0:	6923      	ldr	r3, [r4, #16]
 80075d2:	b943      	cbnz	r3, 80075e6 <__swsetup_r+0xc6>
 80075d4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80075d8:	d1ba      	bne.n	8007550 <__swsetup_r+0x30>
 80075da:	bd70      	pop	{r4, r5, r6, pc}
 80075dc:	0781      	lsls	r1, r0, #30
 80075de:	bf58      	it	pl
 80075e0:	6963      	ldrpl	r3, [r4, #20]
 80075e2:	60a3      	str	r3, [r4, #8]
 80075e4:	e7f4      	b.n	80075d0 <__swsetup_r+0xb0>
 80075e6:	2000      	movs	r0, #0
 80075e8:	e7f7      	b.n	80075da <__swsetup_r+0xba>
 80075ea:	bf00      	nop
 80075ec:	24000010 	.word	0x24000010
 80075f0:	08007a30 	.word	0x08007a30
 80075f4:	08007a50 	.word	0x08007a50
 80075f8:	08007a10 	.word	0x08007a10

080075fc <_close_r>:
 80075fc:	b538      	push	{r3, r4, r5, lr}
 80075fe:	4d06      	ldr	r5, [pc, #24]	; (8007618 <_close_r+0x1c>)
 8007600:	2300      	movs	r3, #0
 8007602:	4604      	mov	r4, r0
 8007604:	4608      	mov	r0, r1
 8007606:	602b      	str	r3, [r5, #0]
 8007608:	f7f9 fdb7 	bl	800117a <_close>
 800760c:	1c43      	adds	r3, r0, #1
 800760e:	d102      	bne.n	8007616 <_close_r+0x1a>
 8007610:	682b      	ldr	r3, [r5, #0]
 8007612:	b103      	cbz	r3, 8007616 <_close_r+0x1a>
 8007614:	6023      	str	r3, [r4, #0]
 8007616:	bd38      	pop	{r3, r4, r5, pc}
 8007618:	2400029c 	.word	0x2400029c

0800761c <__sflush_r>:
 800761c:	898a      	ldrh	r2, [r1, #12]
 800761e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007622:	4605      	mov	r5, r0
 8007624:	0710      	lsls	r0, r2, #28
 8007626:	460c      	mov	r4, r1
 8007628:	d458      	bmi.n	80076dc <__sflush_r+0xc0>
 800762a:	684b      	ldr	r3, [r1, #4]
 800762c:	2b00      	cmp	r3, #0
 800762e:	dc05      	bgt.n	800763c <__sflush_r+0x20>
 8007630:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007632:	2b00      	cmp	r3, #0
 8007634:	dc02      	bgt.n	800763c <__sflush_r+0x20>
 8007636:	2000      	movs	r0, #0
 8007638:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800763c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800763e:	2e00      	cmp	r6, #0
 8007640:	d0f9      	beq.n	8007636 <__sflush_r+0x1a>
 8007642:	2300      	movs	r3, #0
 8007644:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007648:	682f      	ldr	r7, [r5, #0]
 800764a:	602b      	str	r3, [r5, #0]
 800764c:	d032      	beq.n	80076b4 <__sflush_r+0x98>
 800764e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007650:	89a3      	ldrh	r3, [r4, #12]
 8007652:	075a      	lsls	r2, r3, #29
 8007654:	d505      	bpl.n	8007662 <__sflush_r+0x46>
 8007656:	6863      	ldr	r3, [r4, #4]
 8007658:	1ac0      	subs	r0, r0, r3
 800765a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800765c:	b10b      	cbz	r3, 8007662 <__sflush_r+0x46>
 800765e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007660:	1ac0      	subs	r0, r0, r3
 8007662:	2300      	movs	r3, #0
 8007664:	4602      	mov	r2, r0
 8007666:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007668:	6a21      	ldr	r1, [r4, #32]
 800766a:	4628      	mov	r0, r5
 800766c:	47b0      	blx	r6
 800766e:	1c43      	adds	r3, r0, #1
 8007670:	89a3      	ldrh	r3, [r4, #12]
 8007672:	d106      	bne.n	8007682 <__sflush_r+0x66>
 8007674:	6829      	ldr	r1, [r5, #0]
 8007676:	291d      	cmp	r1, #29
 8007678:	d82c      	bhi.n	80076d4 <__sflush_r+0xb8>
 800767a:	4a2a      	ldr	r2, [pc, #168]	; (8007724 <__sflush_r+0x108>)
 800767c:	40ca      	lsrs	r2, r1
 800767e:	07d6      	lsls	r6, r2, #31
 8007680:	d528      	bpl.n	80076d4 <__sflush_r+0xb8>
 8007682:	2200      	movs	r2, #0
 8007684:	6062      	str	r2, [r4, #4]
 8007686:	04d9      	lsls	r1, r3, #19
 8007688:	6922      	ldr	r2, [r4, #16]
 800768a:	6022      	str	r2, [r4, #0]
 800768c:	d504      	bpl.n	8007698 <__sflush_r+0x7c>
 800768e:	1c42      	adds	r2, r0, #1
 8007690:	d101      	bne.n	8007696 <__sflush_r+0x7a>
 8007692:	682b      	ldr	r3, [r5, #0]
 8007694:	b903      	cbnz	r3, 8007698 <__sflush_r+0x7c>
 8007696:	6560      	str	r0, [r4, #84]	; 0x54
 8007698:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800769a:	602f      	str	r7, [r5, #0]
 800769c:	2900      	cmp	r1, #0
 800769e:	d0ca      	beq.n	8007636 <__sflush_r+0x1a>
 80076a0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80076a4:	4299      	cmp	r1, r3
 80076a6:	d002      	beq.n	80076ae <__sflush_r+0x92>
 80076a8:	4628      	mov	r0, r5
 80076aa:	f000 f8fd 	bl	80078a8 <_free_r>
 80076ae:	2000      	movs	r0, #0
 80076b0:	6360      	str	r0, [r4, #52]	; 0x34
 80076b2:	e7c1      	b.n	8007638 <__sflush_r+0x1c>
 80076b4:	6a21      	ldr	r1, [r4, #32]
 80076b6:	2301      	movs	r3, #1
 80076b8:	4628      	mov	r0, r5
 80076ba:	47b0      	blx	r6
 80076bc:	1c41      	adds	r1, r0, #1
 80076be:	d1c7      	bne.n	8007650 <__sflush_r+0x34>
 80076c0:	682b      	ldr	r3, [r5, #0]
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d0c4      	beq.n	8007650 <__sflush_r+0x34>
 80076c6:	2b1d      	cmp	r3, #29
 80076c8:	d001      	beq.n	80076ce <__sflush_r+0xb2>
 80076ca:	2b16      	cmp	r3, #22
 80076cc:	d101      	bne.n	80076d2 <__sflush_r+0xb6>
 80076ce:	602f      	str	r7, [r5, #0]
 80076d0:	e7b1      	b.n	8007636 <__sflush_r+0x1a>
 80076d2:	89a3      	ldrh	r3, [r4, #12]
 80076d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80076d8:	81a3      	strh	r3, [r4, #12]
 80076da:	e7ad      	b.n	8007638 <__sflush_r+0x1c>
 80076dc:	690f      	ldr	r7, [r1, #16]
 80076de:	2f00      	cmp	r7, #0
 80076e0:	d0a9      	beq.n	8007636 <__sflush_r+0x1a>
 80076e2:	0793      	lsls	r3, r2, #30
 80076e4:	680e      	ldr	r6, [r1, #0]
 80076e6:	bf08      	it	eq
 80076e8:	694b      	ldreq	r3, [r1, #20]
 80076ea:	600f      	str	r7, [r1, #0]
 80076ec:	bf18      	it	ne
 80076ee:	2300      	movne	r3, #0
 80076f0:	eba6 0807 	sub.w	r8, r6, r7
 80076f4:	608b      	str	r3, [r1, #8]
 80076f6:	f1b8 0f00 	cmp.w	r8, #0
 80076fa:	dd9c      	ble.n	8007636 <__sflush_r+0x1a>
 80076fc:	6a21      	ldr	r1, [r4, #32]
 80076fe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007700:	4643      	mov	r3, r8
 8007702:	463a      	mov	r2, r7
 8007704:	4628      	mov	r0, r5
 8007706:	47b0      	blx	r6
 8007708:	2800      	cmp	r0, #0
 800770a:	dc06      	bgt.n	800771a <__sflush_r+0xfe>
 800770c:	89a3      	ldrh	r3, [r4, #12]
 800770e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007712:	81a3      	strh	r3, [r4, #12]
 8007714:	f04f 30ff 	mov.w	r0, #4294967295
 8007718:	e78e      	b.n	8007638 <__sflush_r+0x1c>
 800771a:	4407      	add	r7, r0
 800771c:	eba8 0800 	sub.w	r8, r8, r0
 8007720:	e7e9      	b.n	80076f6 <__sflush_r+0xda>
 8007722:	bf00      	nop
 8007724:	20400001 	.word	0x20400001

08007728 <_fflush_r>:
 8007728:	b538      	push	{r3, r4, r5, lr}
 800772a:	690b      	ldr	r3, [r1, #16]
 800772c:	4605      	mov	r5, r0
 800772e:	460c      	mov	r4, r1
 8007730:	b913      	cbnz	r3, 8007738 <_fflush_r+0x10>
 8007732:	2500      	movs	r5, #0
 8007734:	4628      	mov	r0, r5
 8007736:	bd38      	pop	{r3, r4, r5, pc}
 8007738:	b118      	cbz	r0, 8007742 <_fflush_r+0x1a>
 800773a:	6983      	ldr	r3, [r0, #24]
 800773c:	b90b      	cbnz	r3, 8007742 <_fflush_r+0x1a>
 800773e:	f7ff fa15 	bl	8006b6c <__sinit>
 8007742:	4b14      	ldr	r3, [pc, #80]	; (8007794 <_fflush_r+0x6c>)
 8007744:	429c      	cmp	r4, r3
 8007746:	d11b      	bne.n	8007780 <_fflush_r+0x58>
 8007748:	686c      	ldr	r4, [r5, #4]
 800774a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800774e:	2b00      	cmp	r3, #0
 8007750:	d0ef      	beq.n	8007732 <_fflush_r+0xa>
 8007752:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007754:	07d0      	lsls	r0, r2, #31
 8007756:	d404      	bmi.n	8007762 <_fflush_r+0x3a>
 8007758:	0599      	lsls	r1, r3, #22
 800775a:	d402      	bmi.n	8007762 <_fflush_r+0x3a>
 800775c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800775e:	f7ff faa3 	bl	8006ca8 <__retarget_lock_acquire_recursive>
 8007762:	4628      	mov	r0, r5
 8007764:	4621      	mov	r1, r4
 8007766:	f7ff ff59 	bl	800761c <__sflush_r>
 800776a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800776c:	07da      	lsls	r2, r3, #31
 800776e:	4605      	mov	r5, r0
 8007770:	d4e0      	bmi.n	8007734 <_fflush_r+0xc>
 8007772:	89a3      	ldrh	r3, [r4, #12]
 8007774:	059b      	lsls	r3, r3, #22
 8007776:	d4dd      	bmi.n	8007734 <_fflush_r+0xc>
 8007778:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800777a:	f7ff fa96 	bl	8006caa <__retarget_lock_release_recursive>
 800777e:	e7d9      	b.n	8007734 <_fflush_r+0xc>
 8007780:	4b05      	ldr	r3, [pc, #20]	; (8007798 <_fflush_r+0x70>)
 8007782:	429c      	cmp	r4, r3
 8007784:	d101      	bne.n	800778a <_fflush_r+0x62>
 8007786:	68ac      	ldr	r4, [r5, #8]
 8007788:	e7df      	b.n	800774a <_fflush_r+0x22>
 800778a:	4b04      	ldr	r3, [pc, #16]	; (800779c <_fflush_r+0x74>)
 800778c:	429c      	cmp	r4, r3
 800778e:	bf08      	it	eq
 8007790:	68ec      	ldreq	r4, [r5, #12]
 8007792:	e7da      	b.n	800774a <_fflush_r+0x22>
 8007794:	08007a30 	.word	0x08007a30
 8007798:	08007a50 	.word	0x08007a50
 800779c:	08007a10 	.word	0x08007a10

080077a0 <_lseek_r>:
 80077a0:	b538      	push	{r3, r4, r5, lr}
 80077a2:	4d07      	ldr	r5, [pc, #28]	; (80077c0 <_lseek_r+0x20>)
 80077a4:	4604      	mov	r4, r0
 80077a6:	4608      	mov	r0, r1
 80077a8:	4611      	mov	r1, r2
 80077aa:	2200      	movs	r2, #0
 80077ac:	602a      	str	r2, [r5, #0]
 80077ae:	461a      	mov	r2, r3
 80077b0:	f7f9 fd0a 	bl	80011c8 <_lseek>
 80077b4:	1c43      	adds	r3, r0, #1
 80077b6:	d102      	bne.n	80077be <_lseek_r+0x1e>
 80077b8:	682b      	ldr	r3, [r5, #0]
 80077ba:	b103      	cbz	r3, 80077be <_lseek_r+0x1e>
 80077bc:	6023      	str	r3, [r4, #0]
 80077be:	bd38      	pop	{r3, r4, r5, pc}
 80077c0:	2400029c 	.word	0x2400029c

080077c4 <__swhatbuf_r>:
 80077c4:	b570      	push	{r4, r5, r6, lr}
 80077c6:	460e      	mov	r6, r1
 80077c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80077cc:	2900      	cmp	r1, #0
 80077ce:	b096      	sub	sp, #88	; 0x58
 80077d0:	4614      	mov	r4, r2
 80077d2:	461d      	mov	r5, r3
 80077d4:	da08      	bge.n	80077e8 <__swhatbuf_r+0x24>
 80077d6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80077da:	2200      	movs	r2, #0
 80077dc:	602a      	str	r2, [r5, #0]
 80077de:	061a      	lsls	r2, r3, #24
 80077e0:	d410      	bmi.n	8007804 <__swhatbuf_r+0x40>
 80077e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80077e6:	e00e      	b.n	8007806 <__swhatbuf_r+0x42>
 80077e8:	466a      	mov	r2, sp
 80077ea:	f000 f8bb 	bl	8007964 <_fstat_r>
 80077ee:	2800      	cmp	r0, #0
 80077f0:	dbf1      	blt.n	80077d6 <__swhatbuf_r+0x12>
 80077f2:	9a01      	ldr	r2, [sp, #4]
 80077f4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80077f8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80077fc:	425a      	negs	r2, r3
 80077fe:	415a      	adcs	r2, r3
 8007800:	602a      	str	r2, [r5, #0]
 8007802:	e7ee      	b.n	80077e2 <__swhatbuf_r+0x1e>
 8007804:	2340      	movs	r3, #64	; 0x40
 8007806:	2000      	movs	r0, #0
 8007808:	6023      	str	r3, [r4, #0]
 800780a:	b016      	add	sp, #88	; 0x58
 800780c:	bd70      	pop	{r4, r5, r6, pc}
	...

08007810 <__smakebuf_r>:
 8007810:	898b      	ldrh	r3, [r1, #12]
 8007812:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007814:	079d      	lsls	r5, r3, #30
 8007816:	4606      	mov	r6, r0
 8007818:	460c      	mov	r4, r1
 800781a:	d507      	bpl.n	800782c <__smakebuf_r+0x1c>
 800781c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007820:	6023      	str	r3, [r4, #0]
 8007822:	6123      	str	r3, [r4, #16]
 8007824:	2301      	movs	r3, #1
 8007826:	6163      	str	r3, [r4, #20]
 8007828:	b002      	add	sp, #8
 800782a:	bd70      	pop	{r4, r5, r6, pc}
 800782c:	ab01      	add	r3, sp, #4
 800782e:	466a      	mov	r2, sp
 8007830:	f7ff ffc8 	bl	80077c4 <__swhatbuf_r>
 8007834:	9900      	ldr	r1, [sp, #0]
 8007836:	4605      	mov	r5, r0
 8007838:	4630      	mov	r0, r6
 800783a:	f7ff fa57 	bl	8006cec <_malloc_r>
 800783e:	b948      	cbnz	r0, 8007854 <__smakebuf_r+0x44>
 8007840:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007844:	059a      	lsls	r2, r3, #22
 8007846:	d4ef      	bmi.n	8007828 <__smakebuf_r+0x18>
 8007848:	f023 0303 	bic.w	r3, r3, #3
 800784c:	f043 0302 	orr.w	r3, r3, #2
 8007850:	81a3      	strh	r3, [r4, #12]
 8007852:	e7e3      	b.n	800781c <__smakebuf_r+0xc>
 8007854:	4b0d      	ldr	r3, [pc, #52]	; (800788c <__smakebuf_r+0x7c>)
 8007856:	62b3      	str	r3, [r6, #40]	; 0x28
 8007858:	89a3      	ldrh	r3, [r4, #12]
 800785a:	6020      	str	r0, [r4, #0]
 800785c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007860:	81a3      	strh	r3, [r4, #12]
 8007862:	9b00      	ldr	r3, [sp, #0]
 8007864:	6163      	str	r3, [r4, #20]
 8007866:	9b01      	ldr	r3, [sp, #4]
 8007868:	6120      	str	r0, [r4, #16]
 800786a:	b15b      	cbz	r3, 8007884 <__smakebuf_r+0x74>
 800786c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007870:	4630      	mov	r0, r6
 8007872:	f000 f889 	bl	8007988 <_isatty_r>
 8007876:	b128      	cbz	r0, 8007884 <__smakebuf_r+0x74>
 8007878:	89a3      	ldrh	r3, [r4, #12]
 800787a:	f023 0303 	bic.w	r3, r3, #3
 800787e:	f043 0301 	orr.w	r3, r3, #1
 8007882:	81a3      	strh	r3, [r4, #12]
 8007884:	89a0      	ldrh	r0, [r4, #12]
 8007886:	4305      	orrs	r5, r0
 8007888:	81a5      	strh	r5, [r4, #12]
 800788a:	e7cd      	b.n	8007828 <__smakebuf_r+0x18>
 800788c:	08006b05 	.word	0x08006b05

08007890 <__malloc_lock>:
 8007890:	4801      	ldr	r0, [pc, #4]	; (8007898 <__malloc_lock+0x8>)
 8007892:	f7ff ba09 	b.w	8006ca8 <__retarget_lock_acquire_recursive>
 8007896:	bf00      	nop
 8007898:	24000290 	.word	0x24000290

0800789c <__malloc_unlock>:
 800789c:	4801      	ldr	r0, [pc, #4]	; (80078a4 <__malloc_unlock+0x8>)
 800789e:	f7ff ba04 	b.w	8006caa <__retarget_lock_release_recursive>
 80078a2:	bf00      	nop
 80078a4:	24000290 	.word	0x24000290

080078a8 <_free_r>:
 80078a8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80078aa:	2900      	cmp	r1, #0
 80078ac:	d044      	beq.n	8007938 <_free_r+0x90>
 80078ae:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80078b2:	9001      	str	r0, [sp, #4]
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	f1a1 0404 	sub.w	r4, r1, #4
 80078ba:	bfb8      	it	lt
 80078bc:	18e4      	addlt	r4, r4, r3
 80078be:	f7ff ffe7 	bl	8007890 <__malloc_lock>
 80078c2:	4a1e      	ldr	r2, [pc, #120]	; (800793c <_free_r+0x94>)
 80078c4:	9801      	ldr	r0, [sp, #4]
 80078c6:	6813      	ldr	r3, [r2, #0]
 80078c8:	b933      	cbnz	r3, 80078d8 <_free_r+0x30>
 80078ca:	6063      	str	r3, [r4, #4]
 80078cc:	6014      	str	r4, [r2, #0]
 80078ce:	b003      	add	sp, #12
 80078d0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80078d4:	f7ff bfe2 	b.w	800789c <__malloc_unlock>
 80078d8:	42a3      	cmp	r3, r4
 80078da:	d908      	bls.n	80078ee <_free_r+0x46>
 80078dc:	6825      	ldr	r5, [r4, #0]
 80078de:	1961      	adds	r1, r4, r5
 80078e0:	428b      	cmp	r3, r1
 80078e2:	bf01      	itttt	eq
 80078e4:	6819      	ldreq	r1, [r3, #0]
 80078e6:	685b      	ldreq	r3, [r3, #4]
 80078e8:	1949      	addeq	r1, r1, r5
 80078ea:	6021      	streq	r1, [r4, #0]
 80078ec:	e7ed      	b.n	80078ca <_free_r+0x22>
 80078ee:	461a      	mov	r2, r3
 80078f0:	685b      	ldr	r3, [r3, #4]
 80078f2:	b10b      	cbz	r3, 80078f8 <_free_r+0x50>
 80078f4:	42a3      	cmp	r3, r4
 80078f6:	d9fa      	bls.n	80078ee <_free_r+0x46>
 80078f8:	6811      	ldr	r1, [r2, #0]
 80078fa:	1855      	adds	r5, r2, r1
 80078fc:	42a5      	cmp	r5, r4
 80078fe:	d10b      	bne.n	8007918 <_free_r+0x70>
 8007900:	6824      	ldr	r4, [r4, #0]
 8007902:	4421      	add	r1, r4
 8007904:	1854      	adds	r4, r2, r1
 8007906:	42a3      	cmp	r3, r4
 8007908:	6011      	str	r1, [r2, #0]
 800790a:	d1e0      	bne.n	80078ce <_free_r+0x26>
 800790c:	681c      	ldr	r4, [r3, #0]
 800790e:	685b      	ldr	r3, [r3, #4]
 8007910:	6053      	str	r3, [r2, #4]
 8007912:	4421      	add	r1, r4
 8007914:	6011      	str	r1, [r2, #0]
 8007916:	e7da      	b.n	80078ce <_free_r+0x26>
 8007918:	d902      	bls.n	8007920 <_free_r+0x78>
 800791a:	230c      	movs	r3, #12
 800791c:	6003      	str	r3, [r0, #0]
 800791e:	e7d6      	b.n	80078ce <_free_r+0x26>
 8007920:	6825      	ldr	r5, [r4, #0]
 8007922:	1961      	adds	r1, r4, r5
 8007924:	428b      	cmp	r3, r1
 8007926:	bf04      	itt	eq
 8007928:	6819      	ldreq	r1, [r3, #0]
 800792a:	685b      	ldreq	r3, [r3, #4]
 800792c:	6063      	str	r3, [r4, #4]
 800792e:	bf04      	itt	eq
 8007930:	1949      	addeq	r1, r1, r5
 8007932:	6021      	streq	r1, [r4, #0]
 8007934:	6054      	str	r4, [r2, #4]
 8007936:	e7ca      	b.n	80078ce <_free_r+0x26>
 8007938:	b003      	add	sp, #12
 800793a:	bd30      	pop	{r4, r5, pc}
 800793c:	24000294 	.word	0x24000294

08007940 <_read_r>:
 8007940:	b538      	push	{r3, r4, r5, lr}
 8007942:	4d07      	ldr	r5, [pc, #28]	; (8007960 <_read_r+0x20>)
 8007944:	4604      	mov	r4, r0
 8007946:	4608      	mov	r0, r1
 8007948:	4611      	mov	r1, r2
 800794a:	2200      	movs	r2, #0
 800794c:	602a      	str	r2, [r5, #0]
 800794e:	461a      	mov	r2, r3
 8007950:	f7f9 fbda 	bl	8001108 <_read>
 8007954:	1c43      	adds	r3, r0, #1
 8007956:	d102      	bne.n	800795e <_read_r+0x1e>
 8007958:	682b      	ldr	r3, [r5, #0]
 800795a:	b103      	cbz	r3, 800795e <_read_r+0x1e>
 800795c:	6023      	str	r3, [r4, #0]
 800795e:	bd38      	pop	{r3, r4, r5, pc}
 8007960:	2400029c 	.word	0x2400029c

08007964 <_fstat_r>:
 8007964:	b538      	push	{r3, r4, r5, lr}
 8007966:	4d07      	ldr	r5, [pc, #28]	; (8007984 <_fstat_r+0x20>)
 8007968:	2300      	movs	r3, #0
 800796a:	4604      	mov	r4, r0
 800796c:	4608      	mov	r0, r1
 800796e:	4611      	mov	r1, r2
 8007970:	602b      	str	r3, [r5, #0]
 8007972:	f7f9 fc0e 	bl	8001192 <_fstat>
 8007976:	1c43      	adds	r3, r0, #1
 8007978:	d102      	bne.n	8007980 <_fstat_r+0x1c>
 800797a:	682b      	ldr	r3, [r5, #0]
 800797c:	b103      	cbz	r3, 8007980 <_fstat_r+0x1c>
 800797e:	6023      	str	r3, [r4, #0]
 8007980:	bd38      	pop	{r3, r4, r5, pc}
 8007982:	bf00      	nop
 8007984:	2400029c 	.word	0x2400029c

08007988 <_isatty_r>:
 8007988:	b538      	push	{r3, r4, r5, lr}
 800798a:	4d06      	ldr	r5, [pc, #24]	; (80079a4 <_isatty_r+0x1c>)
 800798c:	2300      	movs	r3, #0
 800798e:	4604      	mov	r4, r0
 8007990:	4608      	mov	r0, r1
 8007992:	602b      	str	r3, [r5, #0]
 8007994:	f7f9 fc0d 	bl	80011b2 <_isatty>
 8007998:	1c43      	adds	r3, r0, #1
 800799a:	d102      	bne.n	80079a2 <_isatty_r+0x1a>
 800799c:	682b      	ldr	r3, [r5, #0]
 800799e:	b103      	cbz	r3, 80079a2 <_isatty_r+0x1a>
 80079a0:	6023      	str	r3, [r4, #0]
 80079a2:	bd38      	pop	{r3, r4, r5, pc}
 80079a4:	2400029c 	.word	0x2400029c

080079a8 <_init>:
 80079a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079aa:	bf00      	nop
 80079ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80079ae:	bc08      	pop	{r3}
 80079b0:	469e      	mov	lr, r3
 80079b2:	4770      	bx	lr

080079b4 <_fini>:
 80079b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079b6:	bf00      	nop
 80079b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80079ba:	bc08      	pop	{r3}
 80079bc:	469e      	mov	lr, r3
 80079be:	4770      	bx	lr
