#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x621349c95380 .scope module, "tb_RISC_Processor" "tb_RISC_Processor" 2 1;
 .timescale 0 0;
v0x621349cb07f0_0 .var "clk", 0 0;
v0x621349cb08e0_0 .var "instruction", 15 0;
v0x621349cb09a0_0 .net "result", 31 0, L_0x621349cb13e0;  1 drivers
S_0x621349c95510 .scope module, "uut" "RISC_Processor" 2 7, 3 1 0, S_0x621349c95380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "instruction";
    .port_info 2 /OUTPUT 32 "result";
L_0x621349cb13e0 .functor BUFZ 32, v0x621349cae6e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x621349cafe40_0 .net "alu_result", 31 0, v0x621349cae6e0_0;  1 drivers
v0x621349caff20_0 .net "clk", 0 0, v0x621349cb07f0_0;  1 drivers
v0x621349caffe0_0 .net "instruction", 15 0, v0x621349cb08e0_0;  1 drivers
v0x621349cb00b0_0 .net "opcode", 3 0, L_0x621349cb0a40;  1 drivers
v0x621349cb01a0_0 .net "read_data1", 31 0, L_0x621349cb1050;  1 drivers
v0x621349cb0300_0 .net "read_data2", 31 0, L_0x621349cb1320;  1 drivers
v0x621349cb0410_0 .net "read_reg1", 3 0, L_0x621349cb0b30;  1 drivers
v0x621349cb04d0_0 .net "read_reg2", 3 0, L_0x621349cb0c20;  1 drivers
v0x621349cb0570_0 .net "reg_write", 0 0, v0x621349caec70_0;  1 drivers
v0x621349cb0610_0 .net "result", 31 0, L_0x621349cb13e0;  alias, 1 drivers
v0x621349cb06d0_0 .net "write_reg", 3 0, L_0x621349cb0da0;  1 drivers
L_0x621349cb0a40 .part v0x621349cb08e0_0, 12, 4;
L_0x621349cb0b30 .part v0x621349cb08e0_0, 8, 4;
L_0x621349cb0c20 .part v0x621349cb08e0_0, 4, 4;
L_0x621349cb0da0 .part v0x621349cb08e0_0, 0, 4;
S_0x621349c8e640 .scope module, "alu" "ALU" 3 27, 4 1 0, S_0x621349c95510;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 32 "result";
v0x621349c93a50_0 .net "A", 31 0, L_0x621349cb1050;  alias, 1 drivers
v0x621349cae540_0 .net "B", 31 0, L_0x621349cb1320;  alias, 1 drivers
v0x621349cae620_0 .net "opcode", 3 0, L_0x621349cb0a40;  alias, 1 drivers
v0x621349cae6e0_0 .var "result", 31 0;
E_0x621349c4df20 .event anyedge, v0x621349cae620_0, v0x621349c93a50_0, v0x621349cae540_0;
S_0x621349cae840 .scope module, "ctrl_unit" "ControlUnit" 3 35, 5 1 0, S_0x621349c95510;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /OUTPUT 1 "reg_write";
    .port_info 2 /OUTPUT 1 "alu_src";
v0x621349caead0_0 .var "alu_src", 0 0;
v0x621349caebb0_0 .net "opcode", 3 0, L_0x621349cb0a40;  alias, 1 drivers
v0x621349caec70_0 .var "reg_write", 0 0;
E_0x621349c86320 .event anyedge, v0x621349cae620_0;
S_0x621349caed70 .scope module, "reg_bank" "RegisterBank" 3 15, 6 1 0, S_0x621349c95510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "read_reg1";
    .port_info 2 /INPUT 4 "read_reg2";
    .port_info 3 /INPUT 4 "write_reg";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /INPUT 1 "reg_write";
    .port_info 6 /OUTPUT 32 "read_data1";
    .port_info 7 /OUTPUT 32 "read_data2";
L_0x621349cb1050 .functor BUFZ 32, L_0x621349cb0e70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x621349cb1320 .functor BUFZ 32, L_0x621349cb1110, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x621349caf090_0 .net *"_ivl_0", 31 0, L_0x621349cb0e70;  1 drivers
v0x621349caf170_0 .net *"_ivl_10", 5 0, L_0x621349cb11b0;  1 drivers
L_0x7a44e5c96060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x621349caf250_0 .net *"_ivl_13", 1 0, L_0x7a44e5c96060;  1 drivers
v0x621349caf340_0 .net *"_ivl_2", 5 0, L_0x621349cb0f10;  1 drivers
L_0x7a44e5c96018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x621349caf420_0 .net *"_ivl_5", 1 0, L_0x7a44e5c96018;  1 drivers
v0x621349caf550_0 .net *"_ivl_8", 31 0, L_0x621349cb1110;  1 drivers
v0x621349caf630_0 .net "clk", 0 0, v0x621349cb07f0_0;  alias, 1 drivers
v0x621349caf6f0_0 .net "read_data1", 31 0, L_0x621349cb1050;  alias, 1 drivers
v0x621349caf7b0_0 .net "read_data2", 31 0, L_0x621349cb1320;  alias, 1 drivers
v0x621349caf880_0 .net "read_reg1", 3 0, L_0x621349cb0b30;  alias, 1 drivers
v0x621349caf940_0 .net "read_reg2", 3 0, L_0x621349cb0c20;  alias, 1 drivers
v0x621349cafa20_0 .net "reg_write", 0 0, v0x621349caec70_0;  alias, 1 drivers
v0x621349cafaf0 .array "registers", 15 0, 31 0;
v0x621349cafb90_0 .net "write_data", 31 0, v0x621349cae6e0_0;  alias, 1 drivers
v0x621349cafc80_0 .net "write_reg", 3 0, L_0x621349cb0da0;  alias, 1 drivers
E_0x621349c4da70 .event posedge, v0x621349caf630_0;
L_0x621349cb0e70 .array/port v0x621349cafaf0, L_0x621349cb0f10;
L_0x621349cb0f10 .concat [ 4 2 0 0], L_0x621349cb0b30, L_0x7a44e5c96018;
L_0x621349cb1110 .array/port v0x621349cafaf0, L_0x621349cb11b0;
L_0x621349cb11b0 .concat [ 4 2 0 0], L_0x621349cb0c20, L_0x7a44e5c96060;
    .scope S_0x621349caed70;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x621349cafaf0, 4, 0;
    %pushi/vec4 2779096485, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x621349cafaf0, 4, 0;
    %pushi/vec4 1515870810, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x621349cafaf0, 4, 0;
    %pushi/vec4 305419896, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x621349cafaf0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x621349caed70;
T_1 ;
    %wait E_0x621349c4da70;
    %load/vec4 v0x621349cafa20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.2, 9;
    %load/vec4 v0x621349cafc80_0;
    %pushi/vec4 0, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x621349cafb90_0;
    %load/vec4 v0x621349cafc80_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x621349cafaf0, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x621349c8e640;
T_2 ;
    %wait E_0x621349c4df20;
    %load/vec4 v0x621349cae620_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x621349cae6e0_0, 0, 32;
    %jmp T_2.14;
T_2.0 ;
    %load/vec4 v0x621349c93a50_0;
    %load/vec4 v0x621349cae540_0;
    %add;
    %store/vec4 v0x621349cae6e0_0, 0, 32;
    %jmp T_2.14;
T_2.1 ;
    %load/vec4 v0x621349c93a50_0;
    %load/vec4 v0x621349cae540_0;
    %sub;
    %store/vec4 v0x621349cae6e0_0, 0, 32;
    %jmp T_2.14;
T_2.2 ;
    %load/vec4 v0x621349c93a50_0;
    %load/vec4 v0x621349cae540_0;
    %and;
    %store/vec4 v0x621349cae6e0_0, 0, 32;
    %jmp T_2.14;
T_2.3 ;
    %load/vec4 v0x621349c93a50_0;
    %load/vec4 v0x621349cae540_0;
    %or;
    %store/vec4 v0x621349cae6e0_0, 0, 32;
    %jmp T_2.14;
T_2.4 ;
    %load/vec4 v0x621349c93a50_0;
    %load/vec4 v0x621349cae540_0;
    %xor;
    %store/vec4 v0x621349cae6e0_0, 0, 32;
    %jmp T_2.14;
T_2.5 ;
    %load/vec4 v0x621349c93a50_0;
    %load/vec4 v0x621349cae540_0;
    %or;
    %inv;
    %store/vec4 v0x621349cae6e0_0, 0, 32;
    %jmp T_2.14;
T_2.6 ;
    %load/vec4 v0x621349c93a50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x621349cae6e0_0, 0, 32;
    %jmp T_2.14;
T_2.7 ;
    %load/vec4 v0x621349c93a50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x621349cae6e0_0, 0, 32;
    %jmp T_2.14;
T_2.8 ;
    %load/vec4 v0x621349c93a50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x621349cae6e0_0, 0, 32;
    %jmp T_2.14;
T_2.9 ;
    %load/vec4 v0x621349c93a50_0;
    %load/vec4 v0x621349cae540_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.16, 8;
T_2.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.16, 8;
 ; End of false expr.
    %blend;
T_2.16;
    %store/vec4 v0x621349cae6e0_0, 0, 32;
    %jmp T_2.14;
T_2.10 ;
    %load/vec4 v0x621349cae540_0;
    %load/vec4 v0x621349c93a50_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.18, 8;
T_2.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.18, 8;
 ; End of false expr.
    %blend;
T_2.18;
    %store/vec4 v0x621349cae6e0_0, 0, 32;
    %jmp T_2.14;
T_2.11 ;
    %load/vec4 v0x621349cae540_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x621349cae6e0_0, 0, 32;
    %jmp T_2.14;
T_2.12 ;
    %load/vec4 v0x621349c93a50_0;
    %load/vec4 v0x621349cae540_0;
    %xor/r;
    %pad/u 32;
    %add;
    %store/vec4 v0x621349cae6e0_0, 0, 32;
    %jmp T_2.14;
T_2.14 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x621349cae840;
T_3 ;
    %wait E_0x621349c86320;
    %load/vec4 v0x621349caebb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x621349caec70_0, 0, 1;
    %jmp T_3.3;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x621349caec70_0, 0, 1;
    %jmp T_3.3;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x621349caec70_0, 0, 1;
    %jmp T_3.3;
T_3.3 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x621349c95380;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x621349cb07f0_0, 0, 1;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x621349cb07f0_0;
    %inv;
    %store/vec4 v0x621349cb07f0_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0x621349c95380;
T_5 ;
    %pushi/vec4 291, 0, 16;
    %store/vec4 v0x621349cb08e0_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 4387, 0, 16;
    %store/vec4 v0x621349cb08e0_0, 0, 16;
    %delay 10, 0;
    %delay 50, 0;
    %vpi_call 2 29 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "processor_tb.v";
    "risc_processor.v";
    "alu.v";
    "control_unit.v";
    "register_bank.v";
