
TRAFFIC_LED.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000264c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  0800270c  0800270c  0001270c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002778  08002778  00020024  2**0
                  CONTENTS
  4 .ARM          00000000  08002778  08002778  00020024  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002778  08002778  00020024  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002778  08002778  00012778  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800277c  0800277c  0001277c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000024  20000000  08002780  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000a4  20000024  080027a4  00020024  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000c8  080027a4  000200c8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020024  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009b86  00000000  00000000  0002004c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c77  00000000  00000000  00029bd2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009b0  00000000  00000000  0002b850  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000008a0  00000000  00000000  0002c200  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001007c  00000000  00000000  0002caa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c435  00000000  00000000  0003cb1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005f367  00000000  00000000  00048f51  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000a82b8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002118  00000000  00000000  000a830c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000024 	.word	0x20000024
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080026f4 	.word	0x080026f4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000028 	.word	0x20000028
 8000104:	080026f4 	.word	0x080026f4

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	; 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	; 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			; (mov r8, r8)

080003f4 <getKeyinput>:
//int key3_temp2 = NORMAL_STATE;
//int get_key3 = NORMAL_STATE;

int buttonFlag[3] = {0,0,0};

void getKeyinput(){
 80003f4:	b580      	push	{r7, lr}
 80003f6:	af00      	add	r7, sp, #0
//	key3_temp1 = key3_temp2;
//	key3_temp2 = HAL_GPIO_ReadPin(BUTTON3_GPIO_Port, BUTTON3_Pin);


	// BEGIN: timer_flag[1] == 1
	if((timer_flag[3] == 1) && (HAL_GPIO_ReadPin(BUTTON1_GPIO_Port, BUTTON1_Pin) == 0)){
 80003f8:	4b1d      	ldr	r3, [pc, #116]	; (8000470 <getKeyinput+0x7c>)
 80003fa:	68db      	ldr	r3, [r3, #12]
 80003fc:	2b01      	cmp	r3, #1
 80003fe:	d10e      	bne.n	800041e <getKeyinput+0x2a>
 8000400:	2390      	movs	r3, #144	; 0x90
 8000402:	05db      	lsls	r3, r3, #23
 8000404:	2180      	movs	r1, #128	; 0x80
 8000406:	0018      	movs	r0, r3
 8000408:	f001 f8ae 	bl	8001568 <HAL_GPIO_ReadPin>
 800040c:	1e03      	subs	r3, r0, #0
 800040e:	d106      	bne.n	800041e <getKeyinput+0x2a>
		//HAL_GPIO_TogglePin(R0_GPIO_Port, R0_Pin);
		//counter_debug++;
		buttonFlag[0] = 1;
 8000410:	4b18      	ldr	r3, [pc, #96]	; (8000474 <getKeyinput+0x80>)
 8000412:	2201      	movs	r2, #1
 8000414:	601a      	str	r2, [r3, #0]
		setTimer(3, 200);  //Không đọc nút nhấn trong 200ms sau khi nhấn lần đầu tiên
 8000416:	21c8      	movs	r1, #200	; 0xc8
 8000418:	2003      	movs	r0, #3
 800041a:	f000 fd77 	bl	8000f0c <setTimer>
//			}
//		}
//	}
	// ----PROCESS BUTTON 2-----------

	if((timer_flag[3] == 1) && (HAL_GPIO_ReadPin(BUTTON2_GPIO_Port, BUTTON2_Pin) == 0)){
 800041e:	4b14      	ldr	r3, [pc, #80]	; (8000470 <getKeyinput+0x7c>)
 8000420:	68db      	ldr	r3, [r3, #12]
 8000422:	2b01      	cmp	r3, #1
 8000424:	d10e      	bne.n	8000444 <getKeyinput+0x50>
 8000426:	2390      	movs	r3, #144	; 0x90
 8000428:	05db      	lsls	r3, r3, #23
 800042a:	2108      	movs	r1, #8
 800042c:	0018      	movs	r0, r3
 800042e:	f001 f89b 	bl	8001568 <HAL_GPIO_ReadPin>
 8000432:	1e03      	subs	r3, r0, #0
 8000434:	d106      	bne.n	8000444 <getKeyinput+0x50>
		//HAL_GPIO_TogglePin(Y0_GPIO_Port, Y0_Pin);
		//counter_debug++;
		buttonFlag[1] = 1;
 8000436:	4b0f      	ldr	r3, [pc, #60]	; (8000474 <getKeyinput+0x80>)
 8000438:	2201      	movs	r2, #1
 800043a:	605a      	str	r2, [r3, #4]
		setTimer(3, 200);
 800043c:	21c8      	movs	r1, #200	; 0xc8
 800043e:	2003      	movs	r0, #3
 8000440:	f000 fd64 	bl	8000f0c <setTimer>
//				HAL_GPIO_TogglePin(R0_GPIO_Port, R0_Pin);
//			}
//		}
//	}
	// ----- PROCESS BUTTON 3 -----------
	if((timer_flag[3] == 1) && (HAL_GPIO_ReadPin(BUTTON3_GPIO_Port, BUTTON3_Pin) == 0)){
 8000444:	4b0a      	ldr	r3, [pc, #40]	; (8000470 <getKeyinput+0x7c>)
 8000446:	68db      	ldr	r3, [r3, #12]
 8000448:	2b01      	cmp	r3, #1
 800044a:	d10e      	bne.n	800046a <getKeyinput+0x76>
 800044c:	2390      	movs	r3, #144	; 0x90
 800044e:	05db      	lsls	r3, r3, #23
 8000450:	2102      	movs	r1, #2
 8000452:	0018      	movs	r0, r3
 8000454:	f001 f888 	bl	8001568 <HAL_GPIO_ReadPin>
 8000458:	1e03      	subs	r3, r0, #0
 800045a:	d106      	bne.n	800046a <getKeyinput+0x76>
		//HAL_GPIO_TogglePin(G0_GPIO_Port, G0_Pin);
		//counter_debug++;
		setTimer(3, 200);
 800045c:	21c8      	movs	r1, #200	; 0xc8
 800045e:	2003      	movs	r0, #3
 8000460:	f000 fd54 	bl	8000f0c <setTimer>
		buttonFlag[2] = 1;
 8000464:	4b03      	ldr	r3, [pc, #12]	; (8000474 <getKeyinput+0x80>)
 8000466:	2201      	movs	r2, #1
 8000468:	609a      	str	r2, [r3, #8]
//				buttonFlag3 = 1;
//				HAL_GPIO_TogglePin(R0_GPIO_Port, R0_Pin);
//			}
//		}
//	}
}
 800046a:	46c0      	nop			; (mov r8, r8)
 800046c:	46bd      	mov	sp, r7
 800046e:	bd80      	pop	{r7, pc}
 8000470:	2000000c 	.word	0x2000000c
 8000474:	20000040 	.word	0x20000040

08000478 <isButtonPress>:
int isButtonPress(int i){
 8000478:	b580      	push	{r7, lr}
 800047a:	b082      	sub	sp, #8
 800047c:	af00      	add	r7, sp, #0
 800047e:	6078      	str	r0, [r7, #4]
	if(buttonFlag[i] == 1){
 8000480:	4b08      	ldr	r3, [pc, #32]	; (80004a4 <isButtonPress+0x2c>)
 8000482:	687a      	ldr	r2, [r7, #4]
 8000484:	0092      	lsls	r2, r2, #2
 8000486:	58d3      	ldr	r3, [r2, r3]
 8000488:	2b01      	cmp	r3, #1
 800048a:	d106      	bne.n	800049a <isButtonPress+0x22>
		buttonFlag[i] = 0;
 800048c:	4b05      	ldr	r3, [pc, #20]	; (80004a4 <isButtonPress+0x2c>)
 800048e:	687a      	ldr	r2, [r7, #4]
 8000490:	0092      	lsls	r2, r2, #2
 8000492:	2100      	movs	r1, #0
 8000494:	50d1      	str	r1, [r2, r3]
		return 1;
 8000496:	2301      	movs	r3, #1
 8000498:	e000      	b.n	800049c <isButtonPress+0x24>
	}
	return 0;
 800049a:	2300      	movs	r3, #0
}
 800049c:	0018      	movs	r0, r3
 800049e:	46bd      	mov	sp, r7
 80004a0:	b002      	add	sp, #8
 80004a2:	bd80      	pop	{r7, pc}
 80004a4:	20000040 	.word	0x20000040

080004a8 <fsm_auto_run>:
#include "fsm_auto.h"

int count0 = 0;
int count1= 0;

void fsm_auto_run(){
 80004a8:	b580      	push	{r7, lr}
 80004aa:	af00      	add	r7, sp, #0
	//if(manual_mode == 1) return;
	// ------ CHECK SETTING -------------
	//if(setting_mode == 1) return;
	// ---------- AUTO RUN ---------------------

	switch (status) {   // LINE 1
 80004ac:	4bb4      	ldr	r3, [pc, #720]	; (8000780 <fsm_auto_run+0x2d8>)
 80004ae:	681b      	ldr	r3, [r3, #0]
 80004b0:	2b04      	cmp	r3, #4
 80004b2:	d900      	bls.n	80004b6 <fsm_auto_run+0xe>
 80004b4:	e131      	b.n	800071a <fsm_auto_run+0x272>
 80004b6:	009a      	lsls	r2, r3, #2
 80004b8:	4bb2      	ldr	r3, [pc, #712]	; (8000784 <fsm_auto_run+0x2dc>)
 80004ba:	18d3      	adds	r3, r2, r3
 80004bc:	681b      	ldr	r3, [r3, #0]
 80004be:	469f      	mov	pc, r3
		case auto_init:
			// ------- ALL LED OFF -------------
			HAL_GPIO_WritePin(R0_GPIO_Port, R0_Pin, SET);
 80004c0:	2380      	movs	r3, #128	; 0x80
 80004c2:	0159      	lsls	r1, r3, #5
 80004c4:	2390      	movs	r3, #144	; 0x90
 80004c6:	05db      	lsls	r3, r3, #23
 80004c8:	2201      	movs	r2, #1
 80004ca:	0018      	movs	r0, r3
 80004cc:	f001 f869 	bl	80015a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Y0_GPIO_Port, Y0_Pin, SET);
 80004d0:	2390      	movs	r3, #144	; 0x90
 80004d2:	05db      	lsls	r3, r3, #23
 80004d4:	2201      	movs	r2, #1
 80004d6:	2110      	movs	r1, #16
 80004d8:	0018      	movs	r0, r3
 80004da:	f001 f862 	bl	80015a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(G0_GPIO_Port, G0_Pin, SET);
 80004de:	2380      	movs	r3, #128	; 0x80
 80004e0:	0059      	lsls	r1, r3, #1
 80004e2:	2390      	movs	r3, #144	; 0x90
 80004e4:	05db      	lsls	r3, r3, #23
 80004e6:	2201      	movs	r2, #1
 80004e8:	0018      	movs	r0, r3
 80004ea:	f001 f85a 	bl	80015a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, SET);
 80004ee:	2390      	movs	r3, #144	; 0x90
 80004f0:	05db      	lsls	r3, r3, #23
 80004f2:	2201      	movs	r2, #1
 80004f4:	2104      	movs	r1, #4
 80004f6:	0018      	movs	r0, r3
 80004f8:	f001 f853 	bl	80015a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Y1_GPIO_Port, Y1_Pin, SET);
 80004fc:	4ba2      	ldr	r3, [pc, #648]	; (8000788 <fsm_auto_run+0x2e0>)
 80004fe:	2201      	movs	r2, #1
 8000500:	2120      	movs	r1, #32
 8000502:	0018      	movs	r0, r3
 8000504:	f001 f84d 	bl	80015a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, SET);
 8000508:	4b9f      	ldr	r3, [pc, #636]	; (8000788 <fsm_auto_run+0x2e0>)
 800050a:	2201      	movs	r2, #1
 800050c:	2110      	movs	r1, #16
 800050e:	0018      	movs	r0, r3
 8000510:	f001 f847 	bl	80015a2 <HAL_GPIO_WritePin>

			status = auto_red_green;
 8000514:	4b9a      	ldr	r3, [pc, #616]	; (8000780 <fsm_auto_run+0x2d8>)
 8000516:	2201      	movs	r2, #1
 8000518:	601a      	str	r2, [r3, #0]
			count0 = (time_red_green + time_red_yellow)/1000;  // 15s
 800051a:	4b9c      	ldr	r3, [pc, #624]	; (800078c <fsm_auto_run+0x2e4>)
 800051c:	681a      	ldr	r2, [r3, #0]
 800051e:	4b9c      	ldr	r3, [pc, #624]	; (8000790 <fsm_auto_run+0x2e8>)
 8000520:	681b      	ldr	r3, [r3, #0]
 8000522:	18d3      	adds	r3, r2, r3
 8000524:	22fa      	movs	r2, #250	; 0xfa
 8000526:	0091      	lsls	r1, r2, #2
 8000528:	0018      	movs	r0, r3
 800052a:	f7ff fe77 	bl	800021c <__divsi3>
 800052e:	0003      	movs	r3, r0
 8000530:	001a      	movs	r2, r3
 8000532:	4b98      	ldr	r3, [pc, #608]	; (8000794 <fsm_auto_run+0x2ec>)
 8000534:	601a      	str	r2, [r3, #0]
			count1 = time_red_green/1000; // 10s
 8000536:	4b95      	ldr	r3, [pc, #596]	; (800078c <fsm_auto_run+0x2e4>)
 8000538:	681b      	ldr	r3, [r3, #0]
 800053a:	22fa      	movs	r2, #250	; 0xfa
 800053c:	0091      	lsls	r1, r2, #2
 800053e:	0018      	movs	r0, r3
 8000540:	f7ff fe6c 	bl	800021c <__divsi3>
 8000544:	0003      	movs	r3, r0
 8000546:	001a      	movs	r2, r3
 8000548:	4b93      	ldr	r3, [pc, #588]	; (8000798 <fsm_auto_run+0x2f0>)
 800054a:	601a      	str	r2, [r3, #0]
			setTimer(0, time_red_green);
 800054c:	4b8f      	ldr	r3, [pc, #572]	; (800078c <fsm_auto_run+0x2e4>)
 800054e:	681b      	ldr	r3, [r3, #0]
 8000550:	0019      	movs	r1, r3
 8000552:	2000      	movs	r0, #0
 8000554:	f000 fcda 	bl	8000f0c <setTimer>
			setTimer(1, 1000); // count 1s
 8000558:	23fa      	movs	r3, #250	; 0xfa
 800055a:	009b      	lsls	r3, r3, #2
 800055c:	0019      	movs	r1, r3
 800055e:	2001      	movs	r0, #1
 8000560:	f000 fcd4 	bl	8000f0c <setTimer>
			setTimer(2, 10);  // scan led
 8000564:	210a      	movs	r1, #10
 8000566:	2002      	movs	r0, #2
 8000568:	f000 fcd0 	bl	8000f0c <setTimer>
			break;
 800056c:	e0de      	b.n	800072c <fsm_auto_run+0x284>
		case auto_red_green:
			HAL_GPIO_WritePin(Y0_GPIO_Port, Y0_Pin, SET); // yellow 0 off
 800056e:	2390      	movs	r3, #144	; 0x90
 8000570:	05db      	lsls	r3, r3, #23
 8000572:	2201      	movs	r2, #1
 8000574:	2110      	movs	r1, #16
 8000576:	0018      	movs	r0, r3
 8000578:	f001 f813 	bl	80015a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, SET); // red 1 on
 800057c:	2390      	movs	r3, #144	; 0x90
 800057e:	05db      	lsls	r3, r3, #23
 8000580:	2201      	movs	r2, #1
 8000582:	2104      	movs	r1, #4
 8000584:	0018      	movs	r0, r3
 8000586:	f001 f80c 	bl	80015a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(R0_GPIO_Port, R0_Pin, RESET); // red0 on
 800058a:	2380      	movs	r3, #128	; 0x80
 800058c:	0159      	lsls	r1, r3, #5
 800058e:	2390      	movs	r3, #144	; 0x90
 8000590:	05db      	lsls	r3, r3, #23
 8000592:	2200      	movs	r2, #0
 8000594:	0018      	movs	r0, r3
 8000596:	f001 f804 	bl	80015a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, RESET); // green1 on
 800059a:	4b7b      	ldr	r3, [pc, #492]	; (8000788 <fsm_auto_run+0x2e0>)
 800059c:	2200      	movs	r2, #0
 800059e:	2110      	movs	r1, #16
 80005a0:	0018      	movs	r0, r3
 80005a2:	f000 fffe 	bl	80015a2 <HAL_GPIO_WritePin>
			if(timer_flag[0] == 1){
 80005a6:	4b7d      	ldr	r3, [pc, #500]	; (800079c <fsm_auto_run+0x2f4>)
 80005a8:	681b      	ldr	r3, [r3, #0]
 80005aa:	2b01      	cmp	r3, #1
 80005ac:	d000      	beq.n	80005b0 <fsm_auto_run+0x108>
 80005ae:	e0b6      	b.n	800071e <fsm_auto_run+0x276>
				status = auto_red_yellow;
 80005b0:	4b73      	ldr	r3, [pc, #460]	; (8000780 <fsm_auto_run+0x2d8>)
 80005b2:	2202      	movs	r2, #2
 80005b4:	601a      	str	r2, [r3, #0]
				setTimer(0, time_red_yellow);
 80005b6:	4b76      	ldr	r3, [pc, #472]	; (8000790 <fsm_auto_run+0x2e8>)
 80005b8:	681b      	ldr	r3, [r3, #0]
 80005ba:	0019      	movs	r1, r3
 80005bc:	2000      	movs	r0, #0
 80005be:	f000 fca5 	bl	8000f0c <setTimer>
				// count0 = 5s
				// count1 = 0s
				count1 = time_red_yellow/1000;
 80005c2:	4b73      	ldr	r3, [pc, #460]	; (8000790 <fsm_auto_run+0x2e8>)
 80005c4:	681b      	ldr	r3, [r3, #0]
 80005c6:	22fa      	movs	r2, #250	; 0xfa
 80005c8:	0091      	lsls	r1, r2, #2
 80005ca:	0018      	movs	r0, r3
 80005cc:	f7ff fe26 	bl	800021c <__divsi3>
 80005d0:	0003      	movs	r3, r0
 80005d2:	001a      	movs	r2, r3
 80005d4:	4b70      	ldr	r3, [pc, #448]	; (8000798 <fsm_auto_run+0x2f0>)
 80005d6:	601a      	str	r2, [r3, #0]
				// count0 = 5s
				// count1 = 5s
			}
			break;
 80005d8:	e0a1      	b.n	800071e <fsm_auto_run+0x276>
		case auto_red_yellow:
			HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, SET); // green1 off
 80005da:	4b6b      	ldr	r3, [pc, #428]	; (8000788 <fsm_auto_run+0x2e0>)
 80005dc:	2201      	movs	r2, #1
 80005de:	2110      	movs	r1, #16
 80005e0:	0018      	movs	r0, r3
 80005e2:	f000 ffde 	bl	80015a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Y1_GPIO_Port, Y1_Pin, RESET); // yellow1 on
 80005e6:	4b68      	ldr	r3, [pc, #416]	; (8000788 <fsm_auto_run+0x2e0>)
 80005e8:	2200      	movs	r2, #0
 80005ea:	2120      	movs	r1, #32
 80005ec:	0018      	movs	r0, r3
 80005ee:	f000 ffd8 	bl	80015a2 <HAL_GPIO_WritePin>

			if(timer_flag[0] == 1){
 80005f2:	4b6a      	ldr	r3, [pc, #424]	; (800079c <fsm_auto_run+0x2f4>)
 80005f4:	681b      	ldr	r3, [r3, #0]
 80005f6:	2b01      	cmp	r3, #1
 80005f8:	d000      	beq.n	80005fc <fsm_auto_run+0x154>
 80005fa:	e092      	b.n	8000722 <fsm_auto_run+0x27a>
				status = auto_green_red;
 80005fc:	4b60      	ldr	r3, [pc, #384]	; (8000780 <fsm_auto_run+0x2d8>)
 80005fe:	2203      	movs	r2, #3
 8000600:	601a      	str	r2, [r3, #0]
				// count0 = 0s
				// count1 = 0s
				count0 = (time_red_green)/1000;
 8000602:	4b62      	ldr	r3, [pc, #392]	; (800078c <fsm_auto_run+0x2e4>)
 8000604:	681b      	ldr	r3, [r3, #0]
 8000606:	22fa      	movs	r2, #250	; 0xfa
 8000608:	0091      	lsls	r1, r2, #2
 800060a:	0018      	movs	r0, r3
 800060c:	f7ff fe06 	bl	800021c <__divsi3>
 8000610:	0003      	movs	r3, r0
 8000612:	001a      	movs	r2, r3
 8000614:	4b5f      	ldr	r3, [pc, #380]	; (8000794 <fsm_auto_run+0x2ec>)
 8000616:	601a      	str	r2, [r3, #0]
				count1 = (time_red_green + time_red_yellow)/1000;
 8000618:	4b5c      	ldr	r3, [pc, #368]	; (800078c <fsm_auto_run+0x2e4>)
 800061a:	681a      	ldr	r2, [r3, #0]
 800061c:	4b5c      	ldr	r3, [pc, #368]	; (8000790 <fsm_auto_run+0x2e8>)
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	18d3      	adds	r3, r2, r3
 8000622:	22fa      	movs	r2, #250	; 0xfa
 8000624:	0091      	lsls	r1, r2, #2
 8000626:	0018      	movs	r0, r3
 8000628:	f7ff fdf8 	bl	800021c <__divsi3>
 800062c:	0003      	movs	r3, r0
 800062e:	001a      	movs	r2, r3
 8000630:	4b59      	ldr	r3, [pc, #356]	; (8000798 <fsm_auto_run+0x2f0>)
 8000632:	601a      	str	r2, [r3, #0]
				// count0 = 10s
				// count1 = 15s
				//updateClockBuffer(count0, count1);
				setTimer(0, time_red_green);
 8000634:	4b55      	ldr	r3, [pc, #340]	; (800078c <fsm_auto_run+0x2e4>)
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	0019      	movs	r1, r3
 800063a:	2000      	movs	r0, #0
 800063c:	f000 fc66 	bl	8000f0c <setTimer>
			}
			break;
 8000640:	e06f      	b.n	8000722 <fsm_auto_run+0x27a>
		case auto_green_red:
			HAL_GPIO_WritePin(R0_GPIO_Port, R0_Pin, SET); // red 0 off
 8000642:	2380      	movs	r3, #128	; 0x80
 8000644:	0159      	lsls	r1, r3, #5
 8000646:	2390      	movs	r3, #144	; 0x90
 8000648:	05db      	lsls	r3, r3, #23
 800064a:	2201      	movs	r2, #1
 800064c:	0018      	movs	r0, r3
 800064e:	f000 ffa8 	bl	80015a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Y1_GPIO_Port, Y1_Pin, SET); // yellow 1 off
 8000652:	4b4d      	ldr	r3, [pc, #308]	; (8000788 <fsm_auto_run+0x2e0>)
 8000654:	2201      	movs	r2, #1
 8000656:	2120      	movs	r1, #32
 8000658:	0018      	movs	r0, r3
 800065a:	f000 ffa2 	bl	80015a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(G0_GPIO_Port, G0_Pin, RESET); // green 0 on
 800065e:	2380      	movs	r3, #128	; 0x80
 8000660:	0059      	lsls	r1, r3, #1
 8000662:	2390      	movs	r3, #144	; 0x90
 8000664:	05db      	lsls	r3, r3, #23
 8000666:	2200      	movs	r2, #0
 8000668:	0018      	movs	r0, r3
 800066a:	f000 ff9a 	bl	80015a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, RESET); // red 1 on
 800066e:	2390      	movs	r3, #144	; 0x90
 8000670:	05db      	lsls	r3, r3, #23
 8000672:	2200      	movs	r2, #0
 8000674:	2104      	movs	r1, #4
 8000676:	0018      	movs	r0, r3
 8000678:	f000 ff93 	bl	80015a2 <HAL_GPIO_WritePin>

			if(timer_flag[0] == 1){
 800067c:	4b47      	ldr	r3, [pc, #284]	; (800079c <fsm_auto_run+0x2f4>)
 800067e:	681b      	ldr	r3, [r3, #0]
 8000680:	2b01      	cmp	r3, #1
 8000682:	d150      	bne.n	8000726 <fsm_auto_run+0x27e>
				status = auto_yellow_red;
 8000684:	4b3e      	ldr	r3, [pc, #248]	; (8000780 <fsm_auto_run+0x2d8>)
 8000686:	2204      	movs	r2, #4
 8000688:	601a      	str	r2, [r3, #0]
				count0 = time_red_yellow/1000;
 800068a:	4b41      	ldr	r3, [pc, #260]	; (8000790 <fsm_auto_run+0x2e8>)
 800068c:	681b      	ldr	r3, [r3, #0]
 800068e:	22fa      	movs	r2, #250	; 0xfa
 8000690:	0091      	lsls	r1, r2, #2
 8000692:	0018      	movs	r0, r3
 8000694:	f7ff fdc2 	bl	800021c <__divsi3>
 8000698:	0003      	movs	r3, r0
 800069a:	001a      	movs	r2, r3
 800069c:	4b3d      	ldr	r3, [pc, #244]	; (8000794 <fsm_auto_run+0x2ec>)
 800069e:	601a      	str	r2, [r3, #0]
				//count 0 = 0s
				//count1 =  5s
				setTimer(0, time_red_yellow);
 80006a0:	4b3b      	ldr	r3, [pc, #236]	; (8000790 <fsm_auto_run+0x2e8>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	0019      	movs	r1, r3
 80006a6:	2000      	movs	r0, #0
 80006a8:	f000 fc30 	bl	8000f0c <setTimer>
				//count 0 = 5s
				//count1 =  5s
			}
			break;
 80006ac:	e03b      	b.n	8000726 <fsm_auto_run+0x27e>
		case auto_yellow_red:
			HAL_GPIO_WritePin(Y0_GPIO_Port, Y0_Pin, RESET); // yellow 0 on
 80006ae:	2390      	movs	r3, #144	; 0x90
 80006b0:	05db      	lsls	r3, r3, #23
 80006b2:	2200      	movs	r2, #0
 80006b4:	2110      	movs	r1, #16
 80006b6:	0018      	movs	r0, r3
 80006b8:	f000 ff73 	bl	80015a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(G0_GPIO_Port, G0_Pin, SET); // green 0 off
 80006bc:	2380      	movs	r3, #128	; 0x80
 80006be:	0059      	lsls	r1, r3, #1
 80006c0:	2390      	movs	r3, #144	; 0x90
 80006c2:	05db      	lsls	r3, r3, #23
 80006c4:	2201      	movs	r2, #1
 80006c6:	0018      	movs	r0, r3
 80006c8:	f000 ff6b 	bl	80015a2 <HAL_GPIO_WritePin>
			if(timer_flag[0] == 1){
 80006cc:	4b33      	ldr	r3, [pc, #204]	; (800079c <fsm_auto_run+0x2f4>)
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	2b01      	cmp	r3, #1
 80006d2:	d12a      	bne.n	800072a <fsm_auto_run+0x282>
				status = auto_red_green;
 80006d4:	4b2a      	ldr	r3, [pc, #168]	; (8000780 <fsm_auto_run+0x2d8>)
 80006d6:	2201      	movs	r2, #1
 80006d8:	601a      	str	r2, [r3, #0]
				//count 0 = 0s
				//count1 =  0s
				count0 = (time_red_green + time_red_yellow)/1000;
 80006da:	4b2c      	ldr	r3, [pc, #176]	; (800078c <fsm_auto_run+0x2e4>)
 80006dc:	681a      	ldr	r2, [r3, #0]
 80006de:	4b2c      	ldr	r3, [pc, #176]	; (8000790 <fsm_auto_run+0x2e8>)
 80006e0:	681b      	ldr	r3, [r3, #0]
 80006e2:	18d3      	adds	r3, r2, r3
 80006e4:	22fa      	movs	r2, #250	; 0xfa
 80006e6:	0091      	lsls	r1, r2, #2
 80006e8:	0018      	movs	r0, r3
 80006ea:	f7ff fd97 	bl	800021c <__divsi3>
 80006ee:	0003      	movs	r3, r0
 80006f0:	001a      	movs	r2, r3
 80006f2:	4b28      	ldr	r3, [pc, #160]	; (8000794 <fsm_auto_run+0x2ec>)
 80006f4:	601a      	str	r2, [r3, #0]
				count1 = time_red_green / 1000;
 80006f6:	4b25      	ldr	r3, [pc, #148]	; (800078c <fsm_auto_run+0x2e4>)
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	22fa      	movs	r2, #250	; 0xfa
 80006fc:	0091      	lsls	r1, r2, #2
 80006fe:	0018      	movs	r0, r3
 8000700:	f7ff fd8c 	bl	800021c <__divsi3>
 8000704:	0003      	movs	r3, r0
 8000706:	001a      	movs	r2, r3
 8000708:	4b23      	ldr	r3, [pc, #140]	; (8000798 <fsm_auto_run+0x2f0>)
 800070a:	601a      	str	r2, [r3, #0]
				//count 0 = 15s
				//count1 =  10s
				//updateClockBuffer(count0, count1);
				setTimer(0, time_red_green);
 800070c:	4b1f      	ldr	r3, [pc, #124]	; (800078c <fsm_auto_run+0x2e4>)
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	0019      	movs	r1, r3
 8000712:	2000      	movs	r0, #0
 8000714:	f000 fbfa 	bl	8000f0c <setTimer>
			}
			break;
 8000718:	e007      	b.n	800072a <fsm_auto_run+0x282>
		default:
			break;
 800071a:	46c0      	nop			; (mov r8, r8)
 800071c:	e006      	b.n	800072c <fsm_auto_run+0x284>
			break;
 800071e:	46c0      	nop			; (mov r8, r8)
 8000720:	e004      	b.n	800072c <fsm_auto_run+0x284>
			break;
 8000722:	46c0      	nop			; (mov r8, r8)
 8000724:	e002      	b.n	800072c <fsm_auto_run+0x284>
			break;
 8000726:	46c0      	nop			; (mov r8, r8)
 8000728:	e000      	b.n	800072c <fsm_auto_run+0x284>
			break;
 800072a:	46c0      	nop			; (mov r8, r8)
	}
	updateClockBuffer(count0, count1);
 800072c:	4b19      	ldr	r3, [pc, #100]	; (8000794 <fsm_auto_run+0x2ec>)
 800072e:	681a      	ldr	r2, [r3, #0]
 8000730:	4b19      	ldr	r3, [pc, #100]	; (8000798 <fsm_auto_run+0x2f0>)
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	0019      	movs	r1, r3
 8000736:	0010      	movs	r0, r2
 8000738:	f000 f9bc 	bl	8000ab4 <updateClockBuffer>
	if(timer_flag[2] == 1){
 800073c:	4b17      	ldr	r3, [pc, #92]	; (800079c <fsm_auto_run+0x2f4>)
 800073e:	689b      	ldr	r3, [r3, #8]
 8000740:	2b01      	cmp	r3, #1
 8000742:	d105      	bne.n	8000750 <fsm_auto_run+0x2a8>
		setTimer(2, 10);
 8000744:	210a      	movs	r1, #10
 8000746:	2002      	movs	r0, #2
 8000748:	f000 fbe0 	bl	8000f0c <setTimer>
		Scan7SEG();
 800074c:	f000 f828 	bl	80007a0 <Scan7SEG>
	}
	if(timer_flag[1] == 1){
 8000750:	4b12      	ldr	r3, [pc, #72]	; (800079c <fsm_auto_run+0x2f4>)
 8000752:	685b      	ldr	r3, [r3, #4]
 8000754:	2b01      	cmp	r3, #1
 8000756:	d10f      	bne.n	8000778 <fsm_auto_run+0x2d0>
		setTimer(1, 1000);
 8000758:	23fa      	movs	r3, #250	; 0xfa
 800075a:	009b      	lsls	r3, r3, #2
 800075c:	0019      	movs	r1, r3
 800075e:	2001      	movs	r0, #1
 8000760:	f000 fbd4 	bl	8000f0c <setTimer>
		count0 --; count1 --;
 8000764:	4b0b      	ldr	r3, [pc, #44]	; (8000794 <fsm_auto_run+0x2ec>)
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	1e5a      	subs	r2, r3, #1
 800076a:	4b0a      	ldr	r3, [pc, #40]	; (8000794 <fsm_auto_run+0x2ec>)
 800076c:	601a      	str	r2, [r3, #0]
 800076e:	4b0a      	ldr	r3, [pc, #40]	; (8000798 <fsm_auto_run+0x2f0>)
 8000770:	681b      	ldr	r3, [r3, #0]
 8000772:	1e5a      	subs	r2, r3, #1
 8000774:	4b08      	ldr	r3, [pc, #32]	; (8000798 <fsm_auto_run+0x2f0>)
 8000776:	601a      	str	r2, [r3, #0]
	}
}
 8000778:	46c0      	nop			; (mov r8, r8)
 800077a:	46bd      	mov	sp, r7
 800077c:	bd80      	pop	{r7, pc}
 800077e:	46c0      	nop			; (mov r8, r8)
 8000780:	20000054 	.word	0x20000054
 8000784:	0800270c 	.word	0x0800270c
 8000788:	48000400 	.word	0x48000400
 800078c:	20000000 	.word	0x20000000
 8000790:	20000004 	.word	0x20000004
 8000794:	2000004c 	.word	0x2000004c
 8000798:	20000050 	.word	0x20000050
 800079c:	2000000c 	.word	0x2000000c

080007a0 <Scan7SEG>:
 */
#include "led_display.h"

int led_buffer[4] = {0,0,0,0};
int led_index = 0;
void Scan7SEG(){
 80007a0:	b580      	push	{r7, lr}
 80007a2:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, RESET);
 80007a4:	2390      	movs	r3, #144	; 0x90
 80007a6:	05db      	lsls	r3, r3, #23
 80007a8:	2200      	movs	r2, #0
 80007aa:	2101      	movs	r1, #1
 80007ac:	0018      	movs	r0, r3
 80007ae:	f000 fef8 	bl	80015a2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
 80007b2:	4b32      	ldr	r3, [pc, #200]	; (800087c <Scan7SEG+0xdc>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	2102      	movs	r1, #2
 80007b8:	0018      	movs	r0, r3
 80007ba:	f000 fef2 	bl	80015a2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, RESET);
 80007be:	4b30      	ldr	r3, [pc, #192]	; (8000880 <Scan7SEG+0xe0>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	2108      	movs	r1, #8
 80007c4:	0018      	movs	r0, r3
 80007c6:	f000 feec 	bl	80015a2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET);
 80007ca:	2380      	movs	r3, #128	; 0x80
 80007cc:	0119      	lsls	r1, r3, #4
 80007ce:	2390      	movs	r3, #144	; 0x90
 80007d0:	05db      	lsls	r3, r3, #23
 80007d2:	2200      	movs	r2, #0
 80007d4:	0018      	movs	r0, r3
 80007d6:	f000 fee4 	bl	80015a2 <HAL_GPIO_WritePin>
	switch(led_index){
 80007da:	4b2a      	ldr	r3, [pc, #168]	; (8000884 <Scan7SEG+0xe4>)
 80007dc:	681b      	ldr	r3, [r3, #0]
 80007de:	2b03      	cmp	r3, #3
 80007e0:	d02d      	beq.n	800083e <Scan7SEG+0x9e>
 80007e2:	dc3a      	bgt.n	800085a <Scan7SEG+0xba>
 80007e4:	2b02      	cmp	r3, #2
 80007e6:	d01e      	beq.n	8000826 <Scan7SEG+0x86>
 80007e8:	dc37      	bgt.n	800085a <Scan7SEG+0xba>
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d002      	beq.n	80007f4 <Scan7SEG+0x54>
 80007ee:	2b01      	cmp	r3, #1
 80007f0:	d00d      	beq.n	800080e <Scan7SEG+0x6e>
			//Display the forth 7SEG with led_buffer[3]
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
			display7SEG(led_buffer[3]);
			break;
		default:
			break;
 80007f2:	e032      	b.n	800085a <Scan7SEG+0xba>
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 80007f4:	2390      	movs	r3, #144	; 0x90
 80007f6:	05db      	lsls	r3, r3, #23
 80007f8:	2201      	movs	r2, #1
 80007fa:	2101      	movs	r1, #1
 80007fc:	0018      	movs	r0, r3
 80007fe:	f000 fed0 	bl	80015a2 <HAL_GPIO_WritePin>
			display7SEG(led_buffer[0]);
 8000802:	4b21      	ldr	r3, [pc, #132]	; (8000888 <Scan7SEG+0xe8>)
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	0018      	movs	r0, r3
 8000808:	f000 f840 	bl	800088c <display7SEG>
			break;
 800080c:	e026      	b.n	800085c <Scan7SEG+0xbc>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 800080e:	4b1b      	ldr	r3, [pc, #108]	; (800087c <Scan7SEG+0xdc>)
 8000810:	2201      	movs	r2, #1
 8000812:	2102      	movs	r1, #2
 8000814:	0018      	movs	r0, r3
 8000816:	f000 fec4 	bl	80015a2 <HAL_GPIO_WritePin>
			display7SEG(led_buffer[1]);
 800081a:	4b1b      	ldr	r3, [pc, #108]	; (8000888 <Scan7SEG+0xe8>)
 800081c:	685b      	ldr	r3, [r3, #4]
 800081e:	0018      	movs	r0, r3
 8000820:	f000 f834 	bl	800088c <display7SEG>
			break;
 8000824:	e01a      	b.n	800085c <Scan7SEG+0xbc>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 8000826:	4b16      	ldr	r3, [pc, #88]	; (8000880 <Scan7SEG+0xe0>)
 8000828:	2201      	movs	r2, #1
 800082a:	2108      	movs	r1, #8
 800082c:	0018      	movs	r0, r3
 800082e:	f000 feb8 	bl	80015a2 <HAL_GPIO_WritePin>
			display7SEG(led_buffer[2]);
 8000832:	4b15      	ldr	r3, [pc, #84]	; (8000888 <Scan7SEG+0xe8>)
 8000834:	689b      	ldr	r3, [r3, #8]
 8000836:	0018      	movs	r0, r3
 8000838:	f000 f828 	bl	800088c <display7SEG>
			break;
 800083c:	e00e      	b.n	800085c <Scan7SEG+0xbc>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 800083e:	2380      	movs	r3, #128	; 0x80
 8000840:	0119      	lsls	r1, r3, #4
 8000842:	2390      	movs	r3, #144	; 0x90
 8000844:	05db      	lsls	r3, r3, #23
 8000846:	2201      	movs	r2, #1
 8000848:	0018      	movs	r0, r3
 800084a:	f000 feaa 	bl	80015a2 <HAL_GPIO_WritePin>
			display7SEG(led_buffer[3]);
 800084e:	4b0e      	ldr	r3, [pc, #56]	; (8000888 <Scan7SEG+0xe8>)
 8000850:	68db      	ldr	r3, [r3, #12]
 8000852:	0018      	movs	r0, r3
 8000854:	f000 f81a 	bl	800088c <display7SEG>
			break;
 8000858:	e000      	b.n	800085c <Scan7SEG+0xbc>
			break;
 800085a:	46c0      	nop			; (mov r8, r8)
	}
	if((++led_index) >= 4) led_index = 0;
 800085c:	4b09      	ldr	r3, [pc, #36]	; (8000884 <Scan7SEG+0xe4>)
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	1c5a      	adds	r2, r3, #1
 8000862:	4b08      	ldr	r3, [pc, #32]	; (8000884 <Scan7SEG+0xe4>)
 8000864:	601a      	str	r2, [r3, #0]
 8000866:	4b07      	ldr	r3, [pc, #28]	; (8000884 <Scan7SEG+0xe4>)
 8000868:	681b      	ldr	r3, [r3, #0]
 800086a:	2b03      	cmp	r3, #3
 800086c:	dd02      	ble.n	8000874 <Scan7SEG+0xd4>
 800086e:	4b05      	ldr	r3, [pc, #20]	; (8000884 <Scan7SEG+0xe4>)
 8000870:	2200      	movs	r2, #0
 8000872:	601a      	str	r2, [r3, #0]
}
 8000874:	46c0      	nop			; (mov r8, r8)
 8000876:	46bd      	mov	sp, r7
 8000878:	bd80      	pop	{r7, pc}
 800087a:	46c0      	nop			; (mov r8, r8)
 800087c:	48001400 	.word	0x48001400
 8000880:	48000400 	.word	0x48000400
 8000884:	20000068 	.word	0x20000068
 8000888:	20000058 	.word	0x20000058

0800088c <display7SEG>:
void display7SEG(int num){
 800088c:	b580      	push	{r7, lr}
 800088e:	b082      	sub	sp, #8
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	2b09      	cmp	r3, #9
 8000898:	d900      	bls.n	800089c <display7SEG+0x10>
 800089a:	e0ff      	b.n	8000a9c <display7SEG+0x210>
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	009a      	lsls	r2, r3, #2
 80008a0:	4b81      	ldr	r3, [pc, #516]	; (8000aa8 <display7SEG+0x21c>)
 80008a2:	18d3      	adds	r3, r2, r3
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	469f      	mov	pc, r3
	switch(num){
		case 0:
			HAL_GPIO_WritePin(A_GPIO_Port, A_Pin, RESET);
 80008a8:	4b80      	ldr	r3, [pc, #512]	; (8000aac <display7SEG+0x220>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	2101      	movs	r1, #1
 80008ae:	0018      	movs	r0, r3
 80008b0:	f000 fe77 	bl	80015a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(B_GPIO_Port, B_Pin, RESET);
 80008b4:	4b7e      	ldr	r3, [pc, #504]	; (8000ab0 <display7SEG+0x224>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	2180      	movs	r1, #128	; 0x80
 80008ba:	0018      	movs	r0, r3
 80008bc:	f000 fe71 	bl	80015a2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(C_GPIO_Port, C_Pin, RESET);
 80008c0:	4b7b      	ldr	r3, [pc, #492]	; (8000ab0 <display7SEG+0x224>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	2140      	movs	r1, #64	; 0x40
 80008c6:	0018      	movs	r0, r3
 80008c8:	f000 fe6b 	bl	80015a2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D_GPIO_Port, D_Pin, RESET);
 80008cc:	4b78      	ldr	r3, [pc, #480]	; (8000ab0 <display7SEG+0x224>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	2102      	movs	r1, #2
 80008d2:	0018      	movs	r0, r3
 80008d4:	f000 fe65 	bl	80015a2 <HAL_GPIO_WritePin>
			break;
 80008d8:	e0e1      	b.n	8000a9e <display7SEG+0x212>
		case 1:
			HAL_GPIO_WritePin(A_GPIO_Port, A_Pin, SET);
 80008da:	4b74      	ldr	r3, [pc, #464]	; (8000aac <display7SEG+0x220>)
 80008dc:	2201      	movs	r2, #1
 80008de:	2101      	movs	r1, #1
 80008e0:	0018      	movs	r0, r3
 80008e2:	f000 fe5e 	bl	80015a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(B_GPIO_Port, B_Pin, RESET);
 80008e6:	4b72      	ldr	r3, [pc, #456]	; (8000ab0 <display7SEG+0x224>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	2180      	movs	r1, #128	; 0x80
 80008ec:	0018      	movs	r0, r3
 80008ee:	f000 fe58 	bl	80015a2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(C_GPIO_Port, C_Pin, RESET);
 80008f2:	4b6f      	ldr	r3, [pc, #444]	; (8000ab0 <display7SEG+0x224>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	2140      	movs	r1, #64	; 0x40
 80008f8:	0018      	movs	r0, r3
 80008fa:	f000 fe52 	bl	80015a2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D_GPIO_Port, D_Pin, RESET);
 80008fe:	4b6c      	ldr	r3, [pc, #432]	; (8000ab0 <display7SEG+0x224>)
 8000900:	2200      	movs	r2, #0
 8000902:	2102      	movs	r1, #2
 8000904:	0018      	movs	r0, r3
 8000906:	f000 fe4c 	bl	80015a2 <HAL_GPIO_WritePin>
			break;
 800090a:	e0c8      	b.n	8000a9e <display7SEG+0x212>
		case 2:
			HAL_GPIO_WritePin(A_GPIO_Port, A_Pin, RESET);
 800090c:	4b67      	ldr	r3, [pc, #412]	; (8000aac <display7SEG+0x220>)
 800090e:	2200      	movs	r2, #0
 8000910:	2101      	movs	r1, #1
 8000912:	0018      	movs	r0, r3
 8000914:	f000 fe45 	bl	80015a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(B_GPIO_Port, B_Pin, SET);
 8000918:	4b65      	ldr	r3, [pc, #404]	; (8000ab0 <display7SEG+0x224>)
 800091a:	2201      	movs	r2, #1
 800091c:	2180      	movs	r1, #128	; 0x80
 800091e:	0018      	movs	r0, r3
 8000920:	f000 fe3f 	bl	80015a2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(C_GPIO_Port, C_Pin, RESET);
 8000924:	4b62      	ldr	r3, [pc, #392]	; (8000ab0 <display7SEG+0x224>)
 8000926:	2200      	movs	r2, #0
 8000928:	2140      	movs	r1, #64	; 0x40
 800092a:	0018      	movs	r0, r3
 800092c:	f000 fe39 	bl	80015a2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D_GPIO_Port, D_Pin, RESET);
 8000930:	4b5f      	ldr	r3, [pc, #380]	; (8000ab0 <display7SEG+0x224>)
 8000932:	2200      	movs	r2, #0
 8000934:	2102      	movs	r1, #2
 8000936:	0018      	movs	r0, r3
 8000938:	f000 fe33 	bl	80015a2 <HAL_GPIO_WritePin>
			break;
 800093c:	e0af      	b.n	8000a9e <display7SEG+0x212>
		case 3:
			HAL_GPIO_WritePin(A_GPIO_Port, A_Pin, SET);
 800093e:	4b5b      	ldr	r3, [pc, #364]	; (8000aac <display7SEG+0x220>)
 8000940:	2201      	movs	r2, #1
 8000942:	2101      	movs	r1, #1
 8000944:	0018      	movs	r0, r3
 8000946:	f000 fe2c 	bl	80015a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(B_GPIO_Port, B_Pin, SET);
 800094a:	4b59      	ldr	r3, [pc, #356]	; (8000ab0 <display7SEG+0x224>)
 800094c:	2201      	movs	r2, #1
 800094e:	2180      	movs	r1, #128	; 0x80
 8000950:	0018      	movs	r0, r3
 8000952:	f000 fe26 	bl	80015a2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(C_GPIO_Port, C_Pin, RESET);
 8000956:	4b56      	ldr	r3, [pc, #344]	; (8000ab0 <display7SEG+0x224>)
 8000958:	2200      	movs	r2, #0
 800095a:	2140      	movs	r1, #64	; 0x40
 800095c:	0018      	movs	r0, r3
 800095e:	f000 fe20 	bl	80015a2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D_GPIO_Port, D_Pin, RESET);
 8000962:	4b53      	ldr	r3, [pc, #332]	; (8000ab0 <display7SEG+0x224>)
 8000964:	2200      	movs	r2, #0
 8000966:	2102      	movs	r1, #2
 8000968:	0018      	movs	r0, r3
 800096a:	f000 fe1a 	bl	80015a2 <HAL_GPIO_WritePin>
			break;
 800096e:	e096      	b.n	8000a9e <display7SEG+0x212>
		case 4:
			HAL_GPIO_WritePin(A_GPIO_Port, A_Pin, RESET);
 8000970:	4b4e      	ldr	r3, [pc, #312]	; (8000aac <display7SEG+0x220>)
 8000972:	2200      	movs	r2, #0
 8000974:	2101      	movs	r1, #1
 8000976:	0018      	movs	r0, r3
 8000978:	f000 fe13 	bl	80015a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(B_GPIO_Port, B_Pin, RESET);
 800097c:	4b4c      	ldr	r3, [pc, #304]	; (8000ab0 <display7SEG+0x224>)
 800097e:	2200      	movs	r2, #0
 8000980:	2180      	movs	r1, #128	; 0x80
 8000982:	0018      	movs	r0, r3
 8000984:	f000 fe0d 	bl	80015a2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(C_GPIO_Port, C_Pin, SET);
 8000988:	4b49      	ldr	r3, [pc, #292]	; (8000ab0 <display7SEG+0x224>)
 800098a:	2201      	movs	r2, #1
 800098c:	2140      	movs	r1, #64	; 0x40
 800098e:	0018      	movs	r0, r3
 8000990:	f000 fe07 	bl	80015a2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D_GPIO_Port, D_Pin, RESET);
 8000994:	4b46      	ldr	r3, [pc, #280]	; (8000ab0 <display7SEG+0x224>)
 8000996:	2200      	movs	r2, #0
 8000998:	2102      	movs	r1, #2
 800099a:	0018      	movs	r0, r3
 800099c:	f000 fe01 	bl	80015a2 <HAL_GPIO_WritePin>
			break;
 80009a0:	e07d      	b.n	8000a9e <display7SEG+0x212>
		case 5:
			HAL_GPIO_WritePin(A_GPIO_Port, A_Pin, SET);
 80009a2:	4b42      	ldr	r3, [pc, #264]	; (8000aac <display7SEG+0x220>)
 80009a4:	2201      	movs	r2, #1
 80009a6:	2101      	movs	r1, #1
 80009a8:	0018      	movs	r0, r3
 80009aa:	f000 fdfa 	bl	80015a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(B_GPIO_Port, B_Pin, RESET);
 80009ae:	4b40      	ldr	r3, [pc, #256]	; (8000ab0 <display7SEG+0x224>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	2180      	movs	r1, #128	; 0x80
 80009b4:	0018      	movs	r0, r3
 80009b6:	f000 fdf4 	bl	80015a2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(C_GPIO_Port, C_Pin, SET);
 80009ba:	4b3d      	ldr	r3, [pc, #244]	; (8000ab0 <display7SEG+0x224>)
 80009bc:	2201      	movs	r2, #1
 80009be:	2140      	movs	r1, #64	; 0x40
 80009c0:	0018      	movs	r0, r3
 80009c2:	f000 fdee 	bl	80015a2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D_GPIO_Port, D_Pin, RESET);
 80009c6:	4b3a      	ldr	r3, [pc, #232]	; (8000ab0 <display7SEG+0x224>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	2102      	movs	r1, #2
 80009cc:	0018      	movs	r0, r3
 80009ce:	f000 fde8 	bl	80015a2 <HAL_GPIO_WritePin>
			break;
 80009d2:	e064      	b.n	8000a9e <display7SEG+0x212>
		case 6:
			HAL_GPIO_WritePin(A_GPIO_Port, A_Pin, RESET);
 80009d4:	4b35      	ldr	r3, [pc, #212]	; (8000aac <display7SEG+0x220>)
 80009d6:	2200      	movs	r2, #0
 80009d8:	2101      	movs	r1, #1
 80009da:	0018      	movs	r0, r3
 80009dc:	f000 fde1 	bl	80015a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(B_GPIO_Port, B_Pin, SET);
 80009e0:	4b33      	ldr	r3, [pc, #204]	; (8000ab0 <display7SEG+0x224>)
 80009e2:	2201      	movs	r2, #1
 80009e4:	2180      	movs	r1, #128	; 0x80
 80009e6:	0018      	movs	r0, r3
 80009e8:	f000 fddb 	bl	80015a2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(C_GPIO_Port, C_Pin, SET);
 80009ec:	4b30      	ldr	r3, [pc, #192]	; (8000ab0 <display7SEG+0x224>)
 80009ee:	2201      	movs	r2, #1
 80009f0:	2140      	movs	r1, #64	; 0x40
 80009f2:	0018      	movs	r0, r3
 80009f4:	f000 fdd5 	bl	80015a2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D_GPIO_Port, D_Pin, RESET);
 80009f8:	4b2d      	ldr	r3, [pc, #180]	; (8000ab0 <display7SEG+0x224>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	2102      	movs	r1, #2
 80009fe:	0018      	movs	r0, r3
 8000a00:	f000 fdcf 	bl	80015a2 <HAL_GPIO_WritePin>
			break;
 8000a04:	e04b      	b.n	8000a9e <display7SEG+0x212>
		case 7:
			HAL_GPIO_WritePin(A_GPIO_Port, A_Pin, SET);
 8000a06:	4b29      	ldr	r3, [pc, #164]	; (8000aac <display7SEG+0x220>)
 8000a08:	2201      	movs	r2, #1
 8000a0a:	2101      	movs	r1, #1
 8000a0c:	0018      	movs	r0, r3
 8000a0e:	f000 fdc8 	bl	80015a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(B_GPIO_Port, B_Pin, SET);
 8000a12:	4b27      	ldr	r3, [pc, #156]	; (8000ab0 <display7SEG+0x224>)
 8000a14:	2201      	movs	r2, #1
 8000a16:	2180      	movs	r1, #128	; 0x80
 8000a18:	0018      	movs	r0, r3
 8000a1a:	f000 fdc2 	bl	80015a2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(C_GPIO_Port, C_Pin, SET);
 8000a1e:	4b24      	ldr	r3, [pc, #144]	; (8000ab0 <display7SEG+0x224>)
 8000a20:	2201      	movs	r2, #1
 8000a22:	2140      	movs	r1, #64	; 0x40
 8000a24:	0018      	movs	r0, r3
 8000a26:	f000 fdbc 	bl	80015a2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D_GPIO_Port, D_Pin, RESET);
 8000a2a:	4b21      	ldr	r3, [pc, #132]	; (8000ab0 <display7SEG+0x224>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	2102      	movs	r1, #2
 8000a30:	0018      	movs	r0, r3
 8000a32:	f000 fdb6 	bl	80015a2 <HAL_GPIO_WritePin>
			break;
 8000a36:	e032      	b.n	8000a9e <display7SEG+0x212>
		case 8:
			HAL_GPIO_WritePin(A_GPIO_Port, A_Pin, RESET);
 8000a38:	4b1c      	ldr	r3, [pc, #112]	; (8000aac <display7SEG+0x220>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	2101      	movs	r1, #1
 8000a3e:	0018      	movs	r0, r3
 8000a40:	f000 fdaf 	bl	80015a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(B_GPIO_Port, B_Pin, RESET);
 8000a44:	4b1a      	ldr	r3, [pc, #104]	; (8000ab0 <display7SEG+0x224>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	2180      	movs	r1, #128	; 0x80
 8000a4a:	0018      	movs	r0, r3
 8000a4c:	f000 fda9 	bl	80015a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(C_GPIO_Port, C_Pin, RESET);
 8000a50:	4b17      	ldr	r3, [pc, #92]	; (8000ab0 <display7SEG+0x224>)
 8000a52:	2200      	movs	r2, #0
 8000a54:	2140      	movs	r1, #64	; 0x40
 8000a56:	0018      	movs	r0, r3
 8000a58:	f000 fda3 	bl	80015a2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D_GPIO_Port, D_Pin, SET);
 8000a5c:	4b14      	ldr	r3, [pc, #80]	; (8000ab0 <display7SEG+0x224>)
 8000a5e:	2201      	movs	r2, #1
 8000a60:	2102      	movs	r1, #2
 8000a62:	0018      	movs	r0, r3
 8000a64:	f000 fd9d 	bl	80015a2 <HAL_GPIO_WritePin>
			break;
 8000a68:	e019      	b.n	8000a9e <display7SEG+0x212>
		case 9:
			HAL_GPIO_WritePin(A_GPIO_Port, A_Pin, SET);
 8000a6a:	4b10      	ldr	r3, [pc, #64]	; (8000aac <display7SEG+0x220>)
 8000a6c:	2201      	movs	r2, #1
 8000a6e:	2101      	movs	r1, #1
 8000a70:	0018      	movs	r0, r3
 8000a72:	f000 fd96 	bl	80015a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(B_GPIO_Port, B_Pin, RESET);
 8000a76:	4b0e      	ldr	r3, [pc, #56]	; (8000ab0 <display7SEG+0x224>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	2180      	movs	r1, #128	; 0x80
 8000a7c:	0018      	movs	r0, r3
 8000a7e:	f000 fd90 	bl	80015a2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(C_GPIO_Port, C_Pin, RESET);
 8000a82:	4b0b      	ldr	r3, [pc, #44]	; (8000ab0 <display7SEG+0x224>)
 8000a84:	2200      	movs	r2, #0
 8000a86:	2140      	movs	r1, #64	; 0x40
 8000a88:	0018      	movs	r0, r3
 8000a8a:	f000 fd8a 	bl	80015a2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D_GPIO_Port, D_Pin, SET);
 8000a8e:	4b08      	ldr	r3, [pc, #32]	; (8000ab0 <display7SEG+0x224>)
 8000a90:	2201      	movs	r2, #1
 8000a92:	2102      	movs	r1, #2
 8000a94:	0018      	movs	r0, r3
 8000a96:	f000 fd84 	bl	80015a2 <HAL_GPIO_WritePin>
			break;
 8000a9a:	e000      	b.n	8000a9e <display7SEG+0x212>
		default:
			break;
 8000a9c:	46c0      	nop			; (mov r8, r8)
	}
}
 8000a9e:	46c0      	nop			; (mov r8, r8)
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	b002      	add	sp, #8
 8000aa4:	bd80      	pop	{r7, pc}
 8000aa6:	46c0      	nop			; (mov r8, r8)
 8000aa8:	08002720 	.word	0x08002720
 8000aac:	48001400 	.word	0x48001400
 8000ab0:	48000400 	.word	0x48000400

08000ab4 <updateClockBuffer>:
void updateClockBuffer(int num1, int num2){
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b082      	sub	sp, #8
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	6078      	str	r0, [r7, #4]
 8000abc:	6039      	str	r1, [r7, #0]
	led_buffer[0] = num1 / 10;
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	210a      	movs	r1, #10
 8000ac2:	0018      	movs	r0, r3
 8000ac4:	f7ff fbaa 	bl	800021c <__divsi3>
 8000ac8:	0003      	movs	r3, r0
 8000aca:	001a      	movs	r2, r3
 8000acc:	4b10      	ldr	r3, [pc, #64]	; (8000b10 <updateClockBuffer+0x5c>)
 8000ace:	601a      	str	r2, [r3, #0]
	led_buffer[1] = num1 % 10;
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	210a      	movs	r1, #10
 8000ad4:	0018      	movs	r0, r3
 8000ad6:	f7ff fc87 	bl	80003e8 <__aeabi_idivmod>
 8000ada:	000b      	movs	r3, r1
 8000adc:	001a      	movs	r2, r3
 8000ade:	4b0c      	ldr	r3, [pc, #48]	; (8000b10 <updateClockBuffer+0x5c>)
 8000ae0:	605a      	str	r2, [r3, #4]
	led_buffer[2] = num2 / 10;
 8000ae2:	683b      	ldr	r3, [r7, #0]
 8000ae4:	210a      	movs	r1, #10
 8000ae6:	0018      	movs	r0, r3
 8000ae8:	f7ff fb98 	bl	800021c <__divsi3>
 8000aec:	0003      	movs	r3, r0
 8000aee:	001a      	movs	r2, r3
 8000af0:	4b07      	ldr	r3, [pc, #28]	; (8000b10 <updateClockBuffer+0x5c>)
 8000af2:	609a      	str	r2, [r3, #8]
	led_buffer[3] = num2 % 10;
 8000af4:	683b      	ldr	r3, [r7, #0]
 8000af6:	210a      	movs	r1, #10
 8000af8:	0018      	movs	r0, r3
 8000afa:	f7ff fc75 	bl	80003e8 <__aeabi_idivmod>
 8000afe:	000b      	movs	r3, r1
 8000b00:	001a      	movs	r2, r3
 8000b02:	4b03      	ldr	r3, [pc, #12]	; (8000b10 <updateClockBuffer+0x5c>)
 8000b04:	60da      	str	r2, [r3, #12]
}
 8000b06:	46c0      	nop			; (mov r8, r8)
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	b002      	add	sp, #8
 8000b0c:	bd80      	pop	{r7, pc}
 8000b0e:	46c0      	nop			; (mov r8, r8)
 8000b10:	20000058 	.word	0x20000058

08000b14 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b18:	f000 fa7c 	bl	8001014 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b1c:	f000 f844 	bl	8000ba8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b20:	f000 f8d6 	bl	8000cd0 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000b24:	f000 f880 	bl	8000c28 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT (&htim2);
 8000b28:	4b1c      	ldr	r3, [pc, #112]	; (8000b9c <main+0x88>)
 8000b2a:	0018      	movs	r0, r3
 8000b2c:	f001 fa02 	bl	8001f34 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_GPIO_WritePin(R0_GPIO_Port, R0_Pin, SET);
 8000b30:	2380      	movs	r3, #128	; 0x80
 8000b32:	0159      	lsls	r1, r3, #5
 8000b34:	2390      	movs	r3, #144	; 0x90
 8000b36:	05db      	lsls	r3, r3, #23
 8000b38:	2201      	movs	r2, #1
 8000b3a:	0018      	movs	r0, r3
 8000b3c:	f000 fd31 	bl	80015a2 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(Y0_GPIO_Port, Y0_Pin, SET);
 8000b40:	2390      	movs	r3, #144	; 0x90
 8000b42:	05db      	lsls	r3, r3, #23
 8000b44:	2201      	movs	r2, #1
 8000b46:	2110      	movs	r1, #16
 8000b48:	0018      	movs	r0, r3
 8000b4a:	f000 fd2a 	bl	80015a2 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(G0_GPIO_Port, G0_Pin, SET);
 8000b4e:	2380      	movs	r3, #128	; 0x80
 8000b50:	0059      	lsls	r1, r3, #1
 8000b52:	2390      	movs	r3, #144	; 0x90
 8000b54:	05db      	lsls	r3, r3, #23
 8000b56:	2201      	movs	r2, #1
 8000b58:	0018      	movs	r0, r3
 8000b5a:	f000 fd22 	bl	80015a2 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, SET);
 8000b5e:	2390      	movs	r3, #144	; 0x90
 8000b60:	05db      	lsls	r3, r3, #23
 8000b62:	2201      	movs	r2, #1
 8000b64:	2104      	movs	r1, #4
 8000b66:	0018      	movs	r0, r3
 8000b68:	f000 fd1b 	bl	80015a2 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(Y1_GPIO_Port, Y1_Pin, SET);
 8000b6c:	4b0c      	ldr	r3, [pc, #48]	; (8000ba0 <main+0x8c>)
 8000b6e:	2201      	movs	r2, #1
 8000b70:	2120      	movs	r1, #32
 8000b72:	0018      	movs	r0, r3
 8000b74:	f000 fd15 	bl	80015a2 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, SET);
 8000b78:	4b09      	ldr	r3, [pc, #36]	; (8000ba0 <main+0x8c>)
 8000b7a:	2201      	movs	r2, #1
 8000b7c:	2110      	movs	r1, #16
 8000b7e:	0018      	movs	r0, r3
 8000b80:	f000 fd0f 	bl	80015a2 <HAL_GPIO_WritePin>
  while (1)
  {
	  fsm_auto_run();
 8000b84:	f7ff fc90 	bl	80004a8 <fsm_auto_run>
	  if(isButtonPress(0) == 1){
 8000b88:	2000      	movs	r0, #0
 8000b8a:	f7ff fc75 	bl	8000478 <isButtonPress>
 8000b8e:	0003      	movs	r3, r0
 8000b90:	2b01      	cmp	r3, #1
 8000b92:	d1f7      	bne.n	8000b84 <main+0x70>
		  status = auto_init;
 8000b94:	4b03      	ldr	r3, [pc, #12]	; (8000ba4 <main+0x90>)
 8000b96:	2200      	movs	r2, #0
 8000b98:	601a      	str	r2, [r3, #0]
	  fsm_auto_run();
 8000b9a:	e7f3      	b.n	8000b84 <main+0x70>
 8000b9c:	2000007c 	.word	0x2000007c
 8000ba0:	48000400 	.word	0x48000400
 8000ba4:	20000054 	.word	0x20000054

08000ba8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ba8:	b590      	push	{r4, r7, lr}
 8000baa:	b091      	sub	sp, #68	; 0x44
 8000bac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bae:	2410      	movs	r4, #16
 8000bb0:	193b      	adds	r3, r7, r4
 8000bb2:	0018      	movs	r0, r3
 8000bb4:	2330      	movs	r3, #48	; 0x30
 8000bb6:	001a      	movs	r2, r3
 8000bb8:	2100      	movs	r1, #0
 8000bba:	f001 fd93 	bl	80026e4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000bbe:	003b      	movs	r3, r7
 8000bc0:	0018      	movs	r0, r3
 8000bc2:	2310      	movs	r3, #16
 8000bc4:	001a      	movs	r2, r3
 8000bc6:	2100      	movs	r1, #0
 8000bc8:	f001 fd8c 	bl	80026e4 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000bcc:	0021      	movs	r1, r4
 8000bce:	187b      	adds	r3, r7, r1
 8000bd0:	2202      	movs	r2, #2
 8000bd2:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000bd4:	187b      	adds	r3, r7, r1
 8000bd6:	2201      	movs	r2, #1
 8000bd8:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000bda:	187b      	adds	r3, r7, r1
 8000bdc:	2210      	movs	r2, #16
 8000bde:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000be0:	187b      	adds	r3, r7, r1
 8000be2:	2200      	movs	r2, #0
 8000be4:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000be6:	187b      	adds	r3, r7, r1
 8000be8:	0018      	movs	r0, r3
 8000bea:	f000 fd15 	bl	8001618 <HAL_RCC_OscConfig>
 8000bee:	1e03      	subs	r3, r0, #0
 8000bf0:	d001      	beq.n	8000bf6 <SystemClock_Config+0x4e>
  {
    Error_Handler();
 8000bf2:	f000 f913 	bl	8000e1c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bf6:	003b      	movs	r3, r7
 8000bf8:	2207      	movs	r2, #7
 8000bfa:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000bfc:	003b      	movs	r3, r7
 8000bfe:	2200      	movs	r2, #0
 8000c00:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c02:	003b      	movs	r3, r7
 8000c04:	2200      	movs	r2, #0
 8000c06:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c08:	003b      	movs	r3, r7
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000c0e:	003b      	movs	r3, r7
 8000c10:	2100      	movs	r1, #0
 8000c12:	0018      	movs	r0, r3
 8000c14:	f001 f81a 	bl	8001c4c <HAL_RCC_ClockConfig>
 8000c18:	1e03      	subs	r3, r0, #0
 8000c1a:	d001      	beq.n	8000c20 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000c1c:	f000 f8fe 	bl	8000e1c <Error_Handler>
  }
}
 8000c20:	46c0      	nop			; (mov r8, r8)
 8000c22:	46bd      	mov	sp, r7
 8000c24:	b011      	add	sp, #68	; 0x44
 8000c26:	bd90      	pop	{r4, r7, pc}

08000c28 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b086      	sub	sp, #24
 8000c2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000c2e:	2308      	movs	r3, #8
 8000c30:	18fb      	adds	r3, r7, r3
 8000c32:	0018      	movs	r0, r3
 8000c34:	2310      	movs	r3, #16
 8000c36:	001a      	movs	r2, r3
 8000c38:	2100      	movs	r1, #0
 8000c3a:	f001 fd53 	bl	80026e4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c3e:	003b      	movs	r3, r7
 8000c40:	0018      	movs	r0, r3
 8000c42:	2308      	movs	r3, #8
 8000c44:	001a      	movs	r2, r3
 8000c46:	2100      	movs	r1, #0
 8000c48:	f001 fd4c 	bl	80026e4 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000c4c:	4b1e      	ldr	r3, [pc, #120]	; (8000cc8 <MX_TIM2_Init+0xa0>)
 8000c4e:	2280      	movs	r2, #128	; 0x80
 8000c50:	05d2      	lsls	r2, r2, #23
 8000c52:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000c54:	4b1c      	ldr	r3, [pc, #112]	; (8000cc8 <MX_TIM2_Init+0xa0>)
 8000c56:	4a1d      	ldr	r2, [pc, #116]	; (8000ccc <MX_TIM2_Init+0xa4>)
 8000c58:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c5a:	4b1b      	ldr	r3, [pc, #108]	; (8000cc8 <MX_TIM2_Init+0xa0>)
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000c60:	4b19      	ldr	r3, [pc, #100]	; (8000cc8 <MX_TIM2_Init+0xa0>)
 8000c62:	2209      	movs	r2, #9
 8000c64:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c66:	4b18      	ldr	r3, [pc, #96]	; (8000cc8 <MX_TIM2_Init+0xa0>)
 8000c68:	2200      	movs	r2, #0
 8000c6a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c6c:	4b16      	ldr	r3, [pc, #88]	; (8000cc8 <MX_TIM2_Init+0xa0>)
 8000c6e:	2200      	movs	r2, #0
 8000c70:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000c72:	4b15      	ldr	r3, [pc, #84]	; (8000cc8 <MX_TIM2_Init+0xa0>)
 8000c74:	0018      	movs	r0, r3
 8000c76:	f001 f90d 	bl	8001e94 <HAL_TIM_Base_Init>
 8000c7a:	1e03      	subs	r3, r0, #0
 8000c7c:	d001      	beq.n	8000c82 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8000c7e:	f000 f8cd 	bl	8000e1c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c82:	2108      	movs	r1, #8
 8000c84:	187b      	adds	r3, r7, r1
 8000c86:	2280      	movs	r2, #128	; 0x80
 8000c88:	0152      	lsls	r2, r2, #5
 8000c8a:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000c8c:	187a      	adds	r2, r7, r1
 8000c8e:	4b0e      	ldr	r3, [pc, #56]	; (8000cc8 <MX_TIM2_Init+0xa0>)
 8000c90:	0011      	movs	r1, r2
 8000c92:	0018      	movs	r0, r3
 8000c94:	f001 fa88 	bl	80021a8 <HAL_TIM_ConfigClockSource>
 8000c98:	1e03      	subs	r3, r0, #0
 8000c9a:	d001      	beq.n	8000ca0 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8000c9c:	f000 f8be 	bl	8000e1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ca0:	003b      	movs	r3, r7
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ca6:	003b      	movs	r3, r7
 8000ca8:	2200      	movs	r2, #0
 8000caa:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000cac:	003a      	movs	r2, r7
 8000cae:	4b06      	ldr	r3, [pc, #24]	; (8000cc8 <MX_TIM2_Init+0xa0>)
 8000cb0:	0011      	movs	r1, r2
 8000cb2:	0018      	movs	r0, r3
 8000cb4:	f001 fc8a 	bl	80025cc <HAL_TIMEx_MasterConfigSynchronization>
 8000cb8:	1e03      	subs	r3, r0, #0
 8000cba:	d001      	beq.n	8000cc0 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8000cbc:	f000 f8ae 	bl	8000e1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000cc0:	46c0      	nop			; (mov r8, r8)
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	b006      	add	sp, #24
 8000cc6:	bd80      	pop	{r7, pc}
 8000cc8:	2000007c 	.word	0x2000007c
 8000ccc:	00001f3f 	.word	0x00001f3f

08000cd0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000cd0:	b590      	push	{r4, r7, lr}
 8000cd2:	b089      	sub	sp, #36	; 0x24
 8000cd4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cd6:	240c      	movs	r4, #12
 8000cd8:	193b      	adds	r3, r7, r4
 8000cda:	0018      	movs	r0, r3
 8000cdc:	2314      	movs	r3, #20
 8000cde:	001a      	movs	r2, r3
 8000ce0:	2100      	movs	r1, #0
 8000ce2:	f001 fcff 	bl	80026e4 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000ce6:	4b49      	ldr	r3, [pc, #292]	; (8000e0c <MX_GPIO_Init+0x13c>)
 8000ce8:	695a      	ldr	r2, [r3, #20]
 8000cea:	4b48      	ldr	r3, [pc, #288]	; (8000e0c <MX_GPIO_Init+0x13c>)
 8000cec:	2180      	movs	r1, #128	; 0x80
 8000cee:	03c9      	lsls	r1, r1, #15
 8000cf0:	430a      	orrs	r2, r1
 8000cf2:	615a      	str	r2, [r3, #20]
 8000cf4:	4b45      	ldr	r3, [pc, #276]	; (8000e0c <MX_GPIO_Init+0x13c>)
 8000cf6:	695a      	ldr	r2, [r3, #20]
 8000cf8:	2380      	movs	r3, #128	; 0x80
 8000cfa:	03db      	lsls	r3, r3, #15
 8000cfc:	4013      	ands	r3, r2
 8000cfe:	60bb      	str	r3, [r7, #8]
 8000d00:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d02:	4b42      	ldr	r3, [pc, #264]	; (8000e0c <MX_GPIO_Init+0x13c>)
 8000d04:	695a      	ldr	r2, [r3, #20]
 8000d06:	4b41      	ldr	r3, [pc, #260]	; (8000e0c <MX_GPIO_Init+0x13c>)
 8000d08:	2180      	movs	r1, #128	; 0x80
 8000d0a:	0289      	lsls	r1, r1, #10
 8000d0c:	430a      	orrs	r2, r1
 8000d0e:	615a      	str	r2, [r3, #20]
 8000d10:	4b3e      	ldr	r3, [pc, #248]	; (8000e0c <MX_GPIO_Init+0x13c>)
 8000d12:	695a      	ldr	r2, [r3, #20]
 8000d14:	2380      	movs	r3, #128	; 0x80
 8000d16:	029b      	lsls	r3, r3, #10
 8000d18:	4013      	ands	r3, r2
 8000d1a:	607b      	str	r3, [r7, #4]
 8000d1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d1e:	4b3b      	ldr	r3, [pc, #236]	; (8000e0c <MX_GPIO_Init+0x13c>)
 8000d20:	695a      	ldr	r2, [r3, #20]
 8000d22:	4b3a      	ldr	r3, [pc, #232]	; (8000e0c <MX_GPIO_Init+0x13c>)
 8000d24:	2180      	movs	r1, #128	; 0x80
 8000d26:	02c9      	lsls	r1, r1, #11
 8000d28:	430a      	orrs	r2, r1
 8000d2a:	615a      	str	r2, [r3, #20]
 8000d2c:	4b37      	ldr	r3, [pc, #220]	; (8000e0c <MX_GPIO_Init+0x13c>)
 8000d2e:	695a      	ldr	r2, [r3, #20]
 8000d30:	2380      	movs	r3, #128	; 0x80
 8000d32:	02db      	lsls	r3, r3, #11
 8000d34:	4013      	ands	r3, r2
 8000d36:	603b      	str	r3, [r7, #0]
 8000d38:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, A_Pin|EN1_Pin, GPIO_PIN_RESET);
 8000d3a:	4b35      	ldr	r3, [pc, #212]	; (8000e10 <MX_GPIO_Init+0x140>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	2103      	movs	r1, #3
 8000d40:	0018      	movs	r0, r3
 8000d42:	f000 fc2e 	bl	80015a2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, EN0_Pin|R1_Pin|Y0_Pin|G0_Pin
 8000d46:	4933      	ldr	r1, [pc, #204]	; (8000e14 <MX_GPIO_Init+0x144>)
 8000d48:	2390      	movs	r3, #144	; 0x90
 8000d4a:	05db      	lsls	r3, r3, #23
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	0018      	movs	r0, r3
 8000d50:	f000 fc27 	bl	80015a2 <HAL_GPIO_WritePin>
                          |EN3_Pin|R0_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, D_Pin|EN2_Pin|G1_Pin|Y1_Pin
 8000d54:	4b30      	ldr	r3, [pc, #192]	; (8000e18 <MX_GPIO_Init+0x148>)
 8000d56:	2200      	movs	r2, #0
 8000d58:	21fa      	movs	r1, #250	; 0xfa
 8000d5a:	0018      	movs	r0, r3
 8000d5c:	f000 fc21 	bl	80015a2 <HAL_GPIO_WritePin>
                          |C_Pin|B_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : A_Pin EN1_Pin */
  GPIO_InitStruct.Pin = A_Pin|EN1_Pin;
 8000d60:	193b      	adds	r3, r7, r4
 8000d62:	2203      	movs	r2, #3
 8000d64:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d66:	193b      	adds	r3, r7, r4
 8000d68:	2201      	movs	r2, #1
 8000d6a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d6c:	193b      	adds	r3, r7, r4
 8000d6e:	2200      	movs	r2, #0
 8000d70:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d72:	193b      	adds	r3, r7, r4
 8000d74:	2200      	movs	r2, #0
 8000d76:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000d78:	193b      	adds	r3, r7, r4
 8000d7a:	4a25      	ldr	r2, [pc, #148]	; (8000e10 <MX_GPIO_Init+0x140>)
 8000d7c:	0019      	movs	r1, r3
 8000d7e:	0010      	movs	r0, r2
 8000d80:	f000 fa8a 	bl	8001298 <HAL_GPIO_Init>

  /*Configure GPIO pins : EN0_Pin R1_Pin Y0_Pin G0_Pin
                           EN3_Pin R0_Pin */
  GPIO_InitStruct.Pin = EN0_Pin|R1_Pin|Y0_Pin|G0_Pin
 8000d84:	193b      	adds	r3, r7, r4
 8000d86:	4a23      	ldr	r2, [pc, #140]	; (8000e14 <MX_GPIO_Init+0x144>)
 8000d88:	601a      	str	r2, [r3, #0]
                          |EN3_Pin|R0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d8a:	193b      	adds	r3, r7, r4
 8000d8c:	2201      	movs	r2, #1
 8000d8e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d90:	193b      	adds	r3, r7, r4
 8000d92:	2200      	movs	r2, #0
 8000d94:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d96:	193b      	adds	r3, r7, r4
 8000d98:	2200      	movs	r2, #0
 8000d9a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d9c:	193a      	adds	r2, r7, r4
 8000d9e:	2390      	movs	r3, #144	; 0x90
 8000da0:	05db      	lsls	r3, r3, #23
 8000da2:	0011      	movs	r1, r2
 8000da4:	0018      	movs	r0, r3
 8000da6:	f000 fa77 	bl	8001298 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON3_Pin BUTTON2_Pin BUTTON1_Pin */
  GPIO_InitStruct.Pin = BUTTON3_Pin|BUTTON2_Pin|BUTTON1_Pin;
 8000daa:	193b      	adds	r3, r7, r4
 8000dac:	228a      	movs	r2, #138	; 0x8a
 8000dae:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000db0:	193b      	adds	r3, r7, r4
 8000db2:	2200      	movs	r2, #0
 8000db4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000db6:	193b      	adds	r3, r7, r4
 8000db8:	2201      	movs	r2, #1
 8000dba:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dbc:	193a      	adds	r2, r7, r4
 8000dbe:	2390      	movs	r3, #144	; 0x90
 8000dc0:	05db      	lsls	r3, r3, #23
 8000dc2:	0011      	movs	r1, r2
 8000dc4:	0018      	movs	r0, r3
 8000dc6:	f000 fa67 	bl	8001298 <HAL_GPIO_Init>

  /*Configure GPIO pins : D_Pin EN2_Pin G1_Pin Y1_Pin
                           C_Pin B_Pin */
  GPIO_InitStruct.Pin = D_Pin|EN2_Pin|G1_Pin|Y1_Pin
 8000dca:	0021      	movs	r1, r4
 8000dcc:	187b      	adds	r3, r7, r1
 8000dce:	22fa      	movs	r2, #250	; 0xfa
 8000dd0:	601a      	str	r2, [r3, #0]
                          |C_Pin|B_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dd2:	187b      	adds	r3, r7, r1
 8000dd4:	2201      	movs	r2, #1
 8000dd6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd8:	187b      	adds	r3, r7, r1
 8000dda:	2200      	movs	r2, #0
 8000ddc:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dde:	187b      	adds	r3, r7, r1
 8000de0:	2200      	movs	r2, #0
 8000de2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000de4:	187b      	adds	r3, r7, r1
 8000de6:	4a0c      	ldr	r2, [pc, #48]	; (8000e18 <MX_GPIO_Init+0x148>)
 8000de8:	0019      	movs	r1, r3
 8000dea:	0010      	movs	r0, r2
 8000dec:	f000 fa54 	bl	8001298 <HAL_GPIO_Init>

  /**/
  HAL_I2CEx_EnableFastModePlus(SYSCFG_CFGR1_I2C_FMP_PB6);
 8000df0:	2380      	movs	r3, #128	; 0x80
 8000df2:	025b      	lsls	r3, r3, #9
 8000df4:	0018      	movs	r0, r3
 8000df6:	f000 fbf1 	bl	80015dc <HAL_I2CEx_EnableFastModePlus>

  /**/
  HAL_I2CEx_EnableFastModePlus(SYSCFG_CFGR1_I2C_FMP_PB7);
 8000dfa:	2380      	movs	r3, #128	; 0x80
 8000dfc:	029b      	lsls	r3, r3, #10
 8000dfe:	0018      	movs	r0, r3
 8000e00:	f000 fbec 	bl	80015dc <HAL_I2CEx_EnableFastModePlus>

}
 8000e04:	46c0      	nop			; (mov r8, r8)
 8000e06:	46bd      	mov	sp, r7
 8000e08:	b009      	add	sp, #36	; 0x24
 8000e0a:	bd90      	pop	{r4, r7, pc}
 8000e0c:	40021000 	.word	0x40021000
 8000e10:	48001400 	.word	0x48001400
 8000e14:	00001915 	.word	0x00001915
 8000e18:	48000400 	.word	0x48000400

08000e1c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e20:	b672      	cpsid	i
}
 8000e22:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e24:	e7fe      	b.n	8000e24 <Error_Handler+0x8>
	...

08000e28 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b082      	sub	sp, #8
 8000e2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e2e:	4b0f      	ldr	r3, [pc, #60]	; (8000e6c <HAL_MspInit+0x44>)
 8000e30:	699a      	ldr	r2, [r3, #24]
 8000e32:	4b0e      	ldr	r3, [pc, #56]	; (8000e6c <HAL_MspInit+0x44>)
 8000e34:	2101      	movs	r1, #1
 8000e36:	430a      	orrs	r2, r1
 8000e38:	619a      	str	r2, [r3, #24]
 8000e3a:	4b0c      	ldr	r3, [pc, #48]	; (8000e6c <HAL_MspInit+0x44>)
 8000e3c:	699b      	ldr	r3, [r3, #24]
 8000e3e:	2201      	movs	r2, #1
 8000e40:	4013      	ands	r3, r2
 8000e42:	607b      	str	r3, [r7, #4]
 8000e44:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e46:	4b09      	ldr	r3, [pc, #36]	; (8000e6c <HAL_MspInit+0x44>)
 8000e48:	69da      	ldr	r2, [r3, #28]
 8000e4a:	4b08      	ldr	r3, [pc, #32]	; (8000e6c <HAL_MspInit+0x44>)
 8000e4c:	2180      	movs	r1, #128	; 0x80
 8000e4e:	0549      	lsls	r1, r1, #21
 8000e50:	430a      	orrs	r2, r1
 8000e52:	61da      	str	r2, [r3, #28]
 8000e54:	4b05      	ldr	r3, [pc, #20]	; (8000e6c <HAL_MspInit+0x44>)
 8000e56:	69da      	ldr	r2, [r3, #28]
 8000e58:	2380      	movs	r3, #128	; 0x80
 8000e5a:	055b      	lsls	r3, r3, #21
 8000e5c:	4013      	ands	r3, r2
 8000e5e:	603b      	str	r3, [r7, #0]
 8000e60:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e62:	46c0      	nop			; (mov r8, r8)
 8000e64:	46bd      	mov	sp, r7
 8000e66:	b002      	add	sp, #8
 8000e68:	bd80      	pop	{r7, pc}
 8000e6a:	46c0      	nop			; (mov r8, r8)
 8000e6c:	40021000 	.word	0x40021000

08000e70 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b084      	sub	sp, #16
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	681a      	ldr	r2, [r3, #0]
 8000e7c:	2380      	movs	r3, #128	; 0x80
 8000e7e:	05db      	lsls	r3, r3, #23
 8000e80:	429a      	cmp	r2, r3
 8000e82:	d113      	bne.n	8000eac <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000e84:	4b0b      	ldr	r3, [pc, #44]	; (8000eb4 <HAL_TIM_Base_MspInit+0x44>)
 8000e86:	69da      	ldr	r2, [r3, #28]
 8000e88:	4b0a      	ldr	r3, [pc, #40]	; (8000eb4 <HAL_TIM_Base_MspInit+0x44>)
 8000e8a:	2101      	movs	r1, #1
 8000e8c:	430a      	orrs	r2, r1
 8000e8e:	61da      	str	r2, [r3, #28]
 8000e90:	4b08      	ldr	r3, [pc, #32]	; (8000eb4 <HAL_TIM_Base_MspInit+0x44>)
 8000e92:	69db      	ldr	r3, [r3, #28]
 8000e94:	2201      	movs	r2, #1
 8000e96:	4013      	ands	r3, r2
 8000e98:	60fb      	str	r3, [r7, #12]
 8000e9a:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	2100      	movs	r1, #0
 8000ea0:	200f      	movs	r0, #15
 8000ea2:	f000 f9c7 	bl	8001234 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000ea6:	200f      	movs	r0, #15
 8000ea8:	f000 f9d9 	bl	800125e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000eac:	46c0      	nop			; (mov r8, r8)
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	b004      	add	sp, #16
 8000eb2:	bd80      	pop	{r7, pc}
 8000eb4:	40021000 	.word	0x40021000

08000eb8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ebc:	e7fe      	b.n	8000ebc <NMI_Handler+0x4>

08000ebe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ebe:	b580      	push	{r7, lr}
 8000ec0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ec2:	e7fe      	b.n	8000ec2 <HardFault_Handler+0x4>

08000ec4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000ec8:	46c0      	nop			; (mov r8, r8)
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bd80      	pop	{r7, pc}

08000ece <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ece:	b580      	push	{r7, lr}
 8000ed0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ed2:	46c0      	nop			; (mov r8, r8)
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd80      	pop	{r7, pc}

08000ed8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000edc:	f000 f8e2 	bl	80010a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ee0:	46c0      	nop			; (mov r8, r8)
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bd80      	pop	{r7, pc}
	...

08000ee8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000eec:	4b03      	ldr	r3, [pc, #12]	; (8000efc <TIM2_IRQHandler+0x14>)
 8000eee:	0018      	movs	r0, r3
 8000ef0:	f001 f86c 	bl	8001fcc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000ef4:	46c0      	nop			; (mov r8, r8)
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bd80      	pop	{r7, pc}
 8000efa:	46c0      	nop			; (mov r8, r8)
 8000efc:	2000007c 	.word	0x2000007c

08000f00 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000f04:	46c0      	nop			; (mov r8, r8)
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bd80      	pop	{r7, pc}
	...

08000f0c <setTimer>:
#include "timer.h"

int counter[4] = {0, 0, 0, 0};  // set timer
int timer_flag[4] = {0, 0, 0, 1};

void setTimer(int timer, int duration){
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b082      	sub	sp, #8
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
 8000f14:	6039      	str	r1, [r7, #0]
	counter[timer] = duration / 10;
 8000f16:	683b      	ldr	r3, [r7, #0]
 8000f18:	210a      	movs	r1, #10
 8000f1a:	0018      	movs	r0, r3
 8000f1c:	f7ff f97e 	bl	800021c <__divsi3>
 8000f20:	0003      	movs	r3, r0
 8000f22:	0019      	movs	r1, r3
 8000f24:	4b06      	ldr	r3, [pc, #24]	; (8000f40 <setTimer+0x34>)
 8000f26:	687a      	ldr	r2, [r7, #4]
 8000f28:	0092      	lsls	r2, r2, #2
 8000f2a:	50d1      	str	r1, [r2, r3]
	timer_flag[timer] = 0;
 8000f2c:	4b05      	ldr	r3, [pc, #20]	; (8000f44 <setTimer+0x38>)
 8000f2e:	687a      	ldr	r2, [r7, #4]
 8000f30:	0092      	lsls	r2, r2, #2
 8000f32:	2100      	movs	r1, #0
 8000f34:	50d1      	str	r1, [r2, r3]
}
 8000f36:	46c0      	nop			; (mov r8, r8)
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	b002      	add	sp, #8
 8000f3c:	bd80      	pop	{r7, pc}
 8000f3e:	46c0      	nop			; (mov r8, r8)
 8000f40:	2000006c 	.word	0x2000006c
 8000f44:	2000000c 	.word	0x2000000c

08000f48 <timer_run>:
void timer_run(){
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b082      	sub	sp, #8
 8000f4c:	af00      	add	r7, sp, #0
	for(int i = 0; i < 4; i++){ // 4 timer
 8000f4e:	2300      	movs	r3, #0
 8000f50:	607b      	str	r3, [r7, #4]
 8000f52:	e01c      	b.n	8000f8e <timer_run+0x46>
		if(counter[i] > 0){
 8000f54:	4b12      	ldr	r3, [pc, #72]	; (8000fa0 <timer_run+0x58>)
 8000f56:	687a      	ldr	r2, [r7, #4]
 8000f58:	0092      	lsls	r2, r2, #2
 8000f5a:	58d3      	ldr	r3, [r2, r3]
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	dd13      	ble.n	8000f88 <timer_run+0x40>
			counter[i]--;
 8000f60:	4b0f      	ldr	r3, [pc, #60]	; (8000fa0 <timer_run+0x58>)
 8000f62:	687a      	ldr	r2, [r7, #4]
 8000f64:	0092      	lsls	r2, r2, #2
 8000f66:	58d3      	ldr	r3, [r2, r3]
 8000f68:	1e59      	subs	r1, r3, #1
 8000f6a:	4b0d      	ldr	r3, [pc, #52]	; (8000fa0 <timer_run+0x58>)
 8000f6c:	687a      	ldr	r2, [r7, #4]
 8000f6e:	0092      	lsls	r2, r2, #2
 8000f70:	50d1      	str	r1, [r2, r3]
			if(counter[i] <= 0)
 8000f72:	4b0b      	ldr	r3, [pc, #44]	; (8000fa0 <timer_run+0x58>)
 8000f74:	687a      	ldr	r2, [r7, #4]
 8000f76:	0092      	lsls	r2, r2, #2
 8000f78:	58d3      	ldr	r3, [r2, r3]
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	dc04      	bgt.n	8000f88 <timer_run+0x40>
				timer_flag[i] = 1;
 8000f7e:	4b09      	ldr	r3, [pc, #36]	; (8000fa4 <timer_run+0x5c>)
 8000f80:	687a      	ldr	r2, [r7, #4]
 8000f82:	0092      	lsls	r2, r2, #2
 8000f84:	2101      	movs	r1, #1
 8000f86:	50d1      	str	r1, [r2, r3]
	for(int i = 0; i < 4; i++){ // 4 timer
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	3301      	adds	r3, #1
 8000f8c:	607b      	str	r3, [r7, #4]
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	2b03      	cmp	r3, #3
 8000f92:	dddf      	ble.n	8000f54 <timer_run+0xc>
		}
	}
}
 8000f94:	46c0      	nop			; (mov r8, r8)
 8000f96:	46c0      	nop			; (mov r8, r8)
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	b002      	add	sp, #8
 8000f9c:	bd80      	pop	{r7, pc}
 8000f9e:	46c0      	nop			; (mov r8, r8)
 8000fa0:	2000006c 	.word	0x2000006c
 8000fa4:	2000000c 	.word	0x2000000c

08000fa8 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef * htim){
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b082      	sub	sp, #8
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
	getKeyinput();
 8000fb0:	f7ff fa20 	bl	80003f4 <getKeyinput>
	timer_run();
 8000fb4:	f7ff ffc8 	bl	8000f48 <timer_run>
}
 8000fb8:	46c0      	nop			; (mov r8, r8)
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	b002      	add	sp, #8
 8000fbe:	bd80      	pop	{r7, pc}

08000fc0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000fc0:	480d      	ldr	r0, [pc, #52]	; (8000ff8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000fc2:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000fc4:	f7ff ff9c 	bl	8000f00 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000fc8:	480c      	ldr	r0, [pc, #48]	; (8000ffc <LoopForever+0x6>)
  ldr r1, =_edata
 8000fca:	490d      	ldr	r1, [pc, #52]	; (8001000 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000fcc:	4a0d      	ldr	r2, [pc, #52]	; (8001004 <LoopForever+0xe>)
  movs r3, #0
 8000fce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000fd0:	e002      	b.n	8000fd8 <LoopCopyDataInit>

08000fd2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000fd2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000fd4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000fd6:	3304      	adds	r3, #4

08000fd8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000fd8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000fda:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000fdc:	d3f9      	bcc.n	8000fd2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000fde:	4a0a      	ldr	r2, [pc, #40]	; (8001008 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000fe0:	4c0a      	ldr	r4, [pc, #40]	; (800100c <LoopForever+0x16>)
  movs r3, #0
 8000fe2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000fe4:	e001      	b.n	8000fea <LoopFillZerobss>

08000fe6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000fe6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000fe8:	3204      	adds	r2, #4

08000fea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000fea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000fec:	d3fb      	bcc.n	8000fe6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000fee:	f001 fb55 	bl	800269c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000ff2:	f7ff fd8f 	bl	8000b14 <main>

08000ff6 <LoopForever>:

LoopForever:
    b LoopForever
 8000ff6:	e7fe      	b.n	8000ff6 <LoopForever>
  ldr   r0, =_estack
 8000ff8:	20001000 	.word	0x20001000
  ldr r0, =_sdata
 8000ffc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001000:	20000024 	.word	0x20000024
  ldr r2, =_sidata
 8001004:	08002780 	.word	0x08002780
  ldr r2, =_sbss
 8001008:	20000024 	.word	0x20000024
  ldr r4, =_ebss
 800100c:	200000c8 	.word	0x200000c8

08001010 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001010:	e7fe      	b.n	8001010 <ADC1_IRQHandler>
	...

08001014 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001018:	4b07      	ldr	r3, [pc, #28]	; (8001038 <HAL_Init+0x24>)
 800101a:	681a      	ldr	r2, [r3, #0]
 800101c:	4b06      	ldr	r3, [pc, #24]	; (8001038 <HAL_Init+0x24>)
 800101e:	2110      	movs	r1, #16
 8001020:	430a      	orrs	r2, r1
 8001022:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8001024:	2000      	movs	r0, #0
 8001026:	f000 f809 	bl	800103c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800102a:	f7ff fefd 	bl	8000e28 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800102e:	2300      	movs	r3, #0
}
 8001030:	0018      	movs	r0, r3
 8001032:	46bd      	mov	sp, r7
 8001034:	bd80      	pop	{r7, pc}
 8001036:	46c0      	nop			; (mov r8, r8)
 8001038:	40022000 	.word	0x40022000

0800103c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800103c:	b590      	push	{r4, r7, lr}
 800103e:	b083      	sub	sp, #12
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001044:	4b14      	ldr	r3, [pc, #80]	; (8001098 <HAL_InitTick+0x5c>)
 8001046:	681c      	ldr	r4, [r3, #0]
 8001048:	4b14      	ldr	r3, [pc, #80]	; (800109c <HAL_InitTick+0x60>)
 800104a:	781b      	ldrb	r3, [r3, #0]
 800104c:	0019      	movs	r1, r3
 800104e:	23fa      	movs	r3, #250	; 0xfa
 8001050:	0098      	lsls	r0, r3, #2
 8001052:	f7ff f859 	bl	8000108 <__udivsi3>
 8001056:	0003      	movs	r3, r0
 8001058:	0019      	movs	r1, r3
 800105a:	0020      	movs	r0, r4
 800105c:	f7ff f854 	bl	8000108 <__udivsi3>
 8001060:	0003      	movs	r3, r0
 8001062:	0018      	movs	r0, r3
 8001064:	f000 f90b 	bl	800127e <HAL_SYSTICK_Config>
 8001068:	1e03      	subs	r3, r0, #0
 800106a:	d001      	beq.n	8001070 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 800106c:	2301      	movs	r3, #1
 800106e:	e00f      	b.n	8001090 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	2b03      	cmp	r3, #3
 8001074:	d80b      	bhi.n	800108e <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001076:	6879      	ldr	r1, [r7, #4]
 8001078:	2301      	movs	r3, #1
 800107a:	425b      	negs	r3, r3
 800107c:	2200      	movs	r2, #0
 800107e:	0018      	movs	r0, r3
 8001080:	f000 f8d8 	bl	8001234 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001084:	4b06      	ldr	r3, [pc, #24]	; (80010a0 <HAL_InitTick+0x64>)
 8001086:	687a      	ldr	r2, [r7, #4]
 8001088:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 800108a:	2300      	movs	r3, #0
 800108c:	e000      	b.n	8001090 <HAL_InitTick+0x54>
    return HAL_ERROR;
 800108e:	2301      	movs	r3, #1
}
 8001090:	0018      	movs	r0, r3
 8001092:	46bd      	mov	sp, r7
 8001094:	b003      	add	sp, #12
 8001096:	bd90      	pop	{r4, r7, pc}
 8001098:	20000008 	.word	0x20000008
 800109c:	20000020 	.word	0x20000020
 80010a0:	2000001c 	.word	0x2000001c

080010a4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80010a8:	4b05      	ldr	r3, [pc, #20]	; (80010c0 <HAL_IncTick+0x1c>)
 80010aa:	781b      	ldrb	r3, [r3, #0]
 80010ac:	001a      	movs	r2, r3
 80010ae:	4b05      	ldr	r3, [pc, #20]	; (80010c4 <HAL_IncTick+0x20>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	18d2      	adds	r2, r2, r3
 80010b4:	4b03      	ldr	r3, [pc, #12]	; (80010c4 <HAL_IncTick+0x20>)
 80010b6:	601a      	str	r2, [r3, #0]
}
 80010b8:	46c0      	nop			; (mov r8, r8)
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	46c0      	nop			; (mov r8, r8)
 80010c0:	20000020 	.word	0x20000020
 80010c4:	200000c4 	.word	0x200000c4

080010c8 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	af00      	add	r7, sp, #0
  return uwTick;
 80010cc:	4b02      	ldr	r3, [pc, #8]	; (80010d8 <HAL_GetTick+0x10>)
 80010ce:	681b      	ldr	r3, [r3, #0]
}
 80010d0:	0018      	movs	r0, r3
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}
 80010d6:	46c0      	nop			; (mov r8, r8)
 80010d8:	200000c4 	.word	0x200000c4

080010dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b082      	sub	sp, #8
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	0002      	movs	r2, r0
 80010e4:	1dfb      	adds	r3, r7, #7
 80010e6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80010e8:	1dfb      	adds	r3, r7, #7
 80010ea:	781b      	ldrb	r3, [r3, #0]
 80010ec:	2b7f      	cmp	r3, #127	; 0x7f
 80010ee:	d809      	bhi.n	8001104 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80010f0:	1dfb      	adds	r3, r7, #7
 80010f2:	781b      	ldrb	r3, [r3, #0]
 80010f4:	001a      	movs	r2, r3
 80010f6:	231f      	movs	r3, #31
 80010f8:	401a      	ands	r2, r3
 80010fa:	4b04      	ldr	r3, [pc, #16]	; (800110c <__NVIC_EnableIRQ+0x30>)
 80010fc:	2101      	movs	r1, #1
 80010fe:	4091      	lsls	r1, r2
 8001100:	000a      	movs	r2, r1
 8001102:	601a      	str	r2, [r3, #0]
  }
}
 8001104:	46c0      	nop			; (mov r8, r8)
 8001106:	46bd      	mov	sp, r7
 8001108:	b002      	add	sp, #8
 800110a:	bd80      	pop	{r7, pc}
 800110c:	e000e100 	.word	0xe000e100

08001110 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001110:	b590      	push	{r4, r7, lr}
 8001112:	b083      	sub	sp, #12
 8001114:	af00      	add	r7, sp, #0
 8001116:	0002      	movs	r2, r0
 8001118:	6039      	str	r1, [r7, #0]
 800111a:	1dfb      	adds	r3, r7, #7
 800111c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800111e:	1dfb      	adds	r3, r7, #7
 8001120:	781b      	ldrb	r3, [r3, #0]
 8001122:	2b7f      	cmp	r3, #127	; 0x7f
 8001124:	d828      	bhi.n	8001178 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001126:	4a2f      	ldr	r2, [pc, #188]	; (80011e4 <__NVIC_SetPriority+0xd4>)
 8001128:	1dfb      	adds	r3, r7, #7
 800112a:	781b      	ldrb	r3, [r3, #0]
 800112c:	b25b      	sxtb	r3, r3
 800112e:	089b      	lsrs	r3, r3, #2
 8001130:	33c0      	adds	r3, #192	; 0xc0
 8001132:	009b      	lsls	r3, r3, #2
 8001134:	589b      	ldr	r3, [r3, r2]
 8001136:	1dfa      	adds	r2, r7, #7
 8001138:	7812      	ldrb	r2, [r2, #0]
 800113a:	0011      	movs	r1, r2
 800113c:	2203      	movs	r2, #3
 800113e:	400a      	ands	r2, r1
 8001140:	00d2      	lsls	r2, r2, #3
 8001142:	21ff      	movs	r1, #255	; 0xff
 8001144:	4091      	lsls	r1, r2
 8001146:	000a      	movs	r2, r1
 8001148:	43d2      	mvns	r2, r2
 800114a:	401a      	ands	r2, r3
 800114c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800114e:	683b      	ldr	r3, [r7, #0]
 8001150:	019b      	lsls	r3, r3, #6
 8001152:	22ff      	movs	r2, #255	; 0xff
 8001154:	401a      	ands	r2, r3
 8001156:	1dfb      	adds	r3, r7, #7
 8001158:	781b      	ldrb	r3, [r3, #0]
 800115a:	0018      	movs	r0, r3
 800115c:	2303      	movs	r3, #3
 800115e:	4003      	ands	r3, r0
 8001160:	00db      	lsls	r3, r3, #3
 8001162:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001164:	481f      	ldr	r0, [pc, #124]	; (80011e4 <__NVIC_SetPriority+0xd4>)
 8001166:	1dfb      	adds	r3, r7, #7
 8001168:	781b      	ldrb	r3, [r3, #0]
 800116a:	b25b      	sxtb	r3, r3
 800116c:	089b      	lsrs	r3, r3, #2
 800116e:	430a      	orrs	r2, r1
 8001170:	33c0      	adds	r3, #192	; 0xc0
 8001172:	009b      	lsls	r3, r3, #2
 8001174:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001176:	e031      	b.n	80011dc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001178:	4a1b      	ldr	r2, [pc, #108]	; (80011e8 <__NVIC_SetPriority+0xd8>)
 800117a:	1dfb      	adds	r3, r7, #7
 800117c:	781b      	ldrb	r3, [r3, #0]
 800117e:	0019      	movs	r1, r3
 8001180:	230f      	movs	r3, #15
 8001182:	400b      	ands	r3, r1
 8001184:	3b08      	subs	r3, #8
 8001186:	089b      	lsrs	r3, r3, #2
 8001188:	3306      	adds	r3, #6
 800118a:	009b      	lsls	r3, r3, #2
 800118c:	18d3      	adds	r3, r2, r3
 800118e:	3304      	adds	r3, #4
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	1dfa      	adds	r2, r7, #7
 8001194:	7812      	ldrb	r2, [r2, #0]
 8001196:	0011      	movs	r1, r2
 8001198:	2203      	movs	r2, #3
 800119a:	400a      	ands	r2, r1
 800119c:	00d2      	lsls	r2, r2, #3
 800119e:	21ff      	movs	r1, #255	; 0xff
 80011a0:	4091      	lsls	r1, r2
 80011a2:	000a      	movs	r2, r1
 80011a4:	43d2      	mvns	r2, r2
 80011a6:	401a      	ands	r2, r3
 80011a8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80011aa:	683b      	ldr	r3, [r7, #0]
 80011ac:	019b      	lsls	r3, r3, #6
 80011ae:	22ff      	movs	r2, #255	; 0xff
 80011b0:	401a      	ands	r2, r3
 80011b2:	1dfb      	adds	r3, r7, #7
 80011b4:	781b      	ldrb	r3, [r3, #0]
 80011b6:	0018      	movs	r0, r3
 80011b8:	2303      	movs	r3, #3
 80011ba:	4003      	ands	r3, r0
 80011bc:	00db      	lsls	r3, r3, #3
 80011be:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80011c0:	4809      	ldr	r0, [pc, #36]	; (80011e8 <__NVIC_SetPriority+0xd8>)
 80011c2:	1dfb      	adds	r3, r7, #7
 80011c4:	781b      	ldrb	r3, [r3, #0]
 80011c6:	001c      	movs	r4, r3
 80011c8:	230f      	movs	r3, #15
 80011ca:	4023      	ands	r3, r4
 80011cc:	3b08      	subs	r3, #8
 80011ce:	089b      	lsrs	r3, r3, #2
 80011d0:	430a      	orrs	r2, r1
 80011d2:	3306      	adds	r3, #6
 80011d4:	009b      	lsls	r3, r3, #2
 80011d6:	18c3      	adds	r3, r0, r3
 80011d8:	3304      	adds	r3, #4
 80011da:	601a      	str	r2, [r3, #0]
}
 80011dc:	46c0      	nop			; (mov r8, r8)
 80011de:	46bd      	mov	sp, r7
 80011e0:	b003      	add	sp, #12
 80011e2:	bd90      	pop	{r4, r7, pc}
 80011e4:	e000e100 	.word	0xe000e100
 80011e8:	e000ed00 	.word	0xe000ed00

080011ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b082      	sub	sp, #8
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	1e5a      	subs	r2, r3, #1
 80011f8:	2380      	movs	r3, #128	; 0x80
 80011fa:	045b      	lsls	r3, r3, #17
 80011fc:	429a      	cmp	r2, r3
 80011fe:	d301      	bcc.n	8001204 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001200:	2301      	movs	r3, #1
 8001202:	e010      	b.n	8001226 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001204:	4b0a      	ldr	r3, [pc, #40]	; (8001230 <SysTick_Config+0x44>)
 8001206:	687a      	ldr	r2, [r7, #4]
 8001208:	3a01      	subs	r2, #1
 800120a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800120c:	2301      	movs	r3, #1
 800120e:	425b      	negs	r3, r3
 8001210:	2103      	movs	r1, #3
 8001212:	0018      	movs	r0, r3
 8001214:	f7ff ff7c 	bl	8001110 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001218:	4b05      	ldr	r3, [pc, #20]	; (8001230 <SysTick_Config+0x44>)
 800121a:	2200      	movs	r2, #0
 800121c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800121e:	4b04      	ldr	r3, [pc, #16]	; (8001230 <SysTick_Config+0x44>)
 8001220:	2207      	movs	r2, #7
 8001222:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001224:	2300      	movs	r3, #0
}
 8001226:	0018      	movs	r0, r3
 8001228:	46bd      	mov	sp, r7
 800122a:	b002      	add	sp, #8
 800122c:	bd80      	pop	{r7, pc}
 800122e:	46c0      	nop			; (mov r8, r8)
 8001230:	e000e010 	.word	0xe000e010

08001234 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b084      	sub	sp, #16
 8001238:	af00      	add	r7, sp, #0
 800123a:	60b9      	str	r1, [r7, #8]
 800123c:	607a      	str	r2, [r7, #4]
 800123e:	210f      	movs	r1, #15
 8001240:	187b      	adds	r3, r7, r1
 8001242:	1c02      	adds	r2, r0, #0
 8001244:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001246:	68ba      	ldr	r2, [r7, #8]
 8001248:	187b      	adds	r3, r7, r1
 800124a:	781b      	ldrb	r3, [r3, #0]
 800124c:	b25b      	sxtb	r3, r3
 800124e:	0011      	movs	r1, r2
 8001250:	0018      	movs	r0, r3
 8001252:	f7ff ff5d 	bl	8001110 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 8001256:	46c0      	nop			; (mov r8, r8)
 8001258:	46bd      	mov	sp, r7
 800125a:	b004      	add	sp, #16
 800125c:	bd80      	pop	{r7, pc}

0800125e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800125e:	b580      	push	{r7, lr}
 8001260:	b082      	sub	sp, #8
 8001262:	af00      	add	r7, sp, #0
 8001264:	0002      	movs	r2, r0
 8001266:	1dfb      	adds	r3, r7, #7
 8001268:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800126a:	1dfb      	adds	r3, r7, #7
 800126c:	781b      	ldrb	r3, [r3, #0]
 800126e:	b25b      	sxtb	r3, r3
 8001270:	0018      	movs	r0, r3
 8001272:	f7ff ff33 	bl	80010dc <__NVIC_EnableIRQ>
}
 8001276:	46c0      	nop			; (mov r8, r8)
 8001278:	46bd      	mov	sp, r7
 800127a:	b002      	add	sp, #8
 800127c:	bd80      	pop	{r7, pc}

0800127e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800127e:	b580      	push	{r7, lr}
 8001280:	b082      	sub	sp, #8
 8001282:	af00      	add	r7, sp, #0
 8001284:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	0018      	movs	r0, r3
 800128a:	f7ff ffaf 	bl	80011ec <SysTick_Config>
 800128e:	0003      	movs	r3, r0
}
 8001290:	0018      	movs	r0, r3
 8001292:	46bd      	mov	sp, r7
 8001294:	b002      	add	sp, #8
 8001296:	bd80      	pop	{r7, pc}

08001298 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b086      	sub	sp, #24
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
 80012a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80012a2:	2300      	movs	r3, #0
 80012a4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80012a6:	e149      	b.n	800153c <HAL_GPIO_Init+0x2a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80012a8:	683b      	ldr	r3, [r7, #0]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	2101      	movs	r1, #1
 80012ae:	697a      	ldr	r2, [r7, #20]
 80012b0:	4091      	lsls	r1, r2
 80012b2:	000a      	movs	r2, r1
 80012b4:	4013      	ands	r3, r2
 80012b6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d100      	bne.n	80012c0 <HAL_GPIO_Init+0x28>
 80012be:	e13a      	b.n	8001536 <HAL_GPIO_Init+0x29e>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80012c0:	683b      	ldr	r3, [r7, #0]
 80012c2:	685b      	ldr	r3, [r3, #4]
 80012c4:	2203      	movs	r2, #3
 80012c6:	4013      	ands	r3, r2
 80012c8:	2b01      	cmp	r3, #1
 80012ca:	d005      	beq.n	80012d8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80012cc:	683b      	ldr	r3, [r7, #0]
 80012ce:	685b      	ldr	r3, [r3, #4]
 80012d0:	2203      	movs	r2, #3
 80012d2:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80012d4:	2b02      	cmp	r3, #2
 80012d6:	d130      	bne.n	800133a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	689b      	ldr	r3, [r3, #8]
 80012dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80012de:	697b      	ldr	r3, [r7, #20]
 80012e0:	005b      	lsls	r3, r3, #1
 80012e2:	2203      	movs	r2, #3
 80012e4:	409a      	lsls	r2, r3
 80012e6:	0013      	movs	r3, r2
 80012e8:	43da      	mvns	r2, r3
 80012ea:	693b      	ldr	r3, [r7, #16]
 80012ec:	4013      	ands	r3, r2
 80012ee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80012f0:	683b      	ldr	r3, [r7, #0]
 80012f2:	68da      	ldr	r2, [r3, #12]
 80012f4:	697b      	ldr	r3, [r7, #20]
 80012f6:	005b      	lsls	r3, r3, #1
 80012f8:	409a      	lsls	r2, r3
 80012fa:	0013      	movs	r3, r2
 80012fc:	693a      	ldr	r2, [r7, #16]
 80012fe:	4313      	orrs	r3, r2
 8001300:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	693a      	ldr	r2, [r7, #16]
 8001306:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	685b      	ldr	r3, [r3, #4]
 800130c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800130e:	2201      	movs	r2, #1
 8001310:	697b      	ldr	r3, [r7, #20]
 8001312:	409a      	lsls	r2, r3
 8001314:	0013      	movs	r3, r2
 8001316:	43da      	mvns	r2, r3
 8001318:	693b      	ldr	r3, [r7, #16]
 800131a:	4013      	ands	r3, r2
 800131c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800131e:	683b      	ldr	r3, [r7, #0]
 8001320:	685b      	ldr	r3, [r3, #4]
 8001322:	091b      	lsrs	r3, r3, #4
 8001324:	2201      	movs	r2, #1
 8001326:	401a      	ands	r2, r3
 8001328:	697b      	ldr	r3, [r7, #20]
 800132a:	409a      	lsls	r2, r3
 800132c:	0013      	movs	r3, r2
 800132e:	693a      	ldr	r2, [r7, #16]
 8001330:	4313      	orrs	r3, r2
 8001332:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	693a      	ldr	r2, [r7, #16]
 8001338:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800133a:	683b      	ldr	r3, [r7, #0]
 800133c:	685b      	ldr	r3, [r3, #4]
 800133e:	2203      	movs	r2, #3
 8001340:	4013      	ands	r3, r2
 8001342:	2b03      	cmp	r3, #3
 8001344:	d017      	beq.n	8001376 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	68db      	ldr	r3, [r3, #12]
 800134a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800134c:	697b      	ldr	r3, [r7, #20]
 800134e:	005b      	lsls	r3, r3, #1
 8001350:	2203      	movs	r2, #3
 8001352:	409a      	lsls	r2, r3
 8001354:	0013      	movs	r3, r2
 8001356:	43da      	mvns	r2, r3
 8001358:	693b      	ldr	r3, [r7, #16]
 800135a:	4013      	ands	r3, r2
 800135c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800135e:	683b      	ldr	r3, [r7, #0]
 8001360:	689a      	ldr	r2, [r3, #8]
 8001362:	697b      	ldr	r3, [r7, #20]
 8001364:	005b      	lsls	r3, r3, #1
 8001366:	409a      	lsls	r2, r3
 8001368:	0013      	movs	r3, r2
 800136a:	693a      	ldr	r2, [r7, #16]
 800136c:	4313      	orrs	r3, r2
 800136e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	693a      	ldr	r2, [r7, #16]
 8001374:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001376:	683b      	ldr	r3, [r7, #0]
 8001378:	685b      	ldr	r3, [r3, #4]
 800137a:	2203      	movs	r2, #3
 800137c:	4013      	ands	r3, r2
 800137e:	2b02      	cmp	r3, #2
 8001380:	d123      	bne.n	80013ca <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001382:	697b      	ldr	r3, [r7, #20]
 8001384:	08da      	lsrs	r2, r3, #3
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	3208      	adds	r2, #8
 800138a:	0092      	lsls	r2, r2, #2
 800138c:	58d3      	ldr	r3, [r2, r3]
 800138e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001390:	697b      	ldr	r3, [r7, #20]
 8001392:	2207      	movs	r2, #7
 8001394:	4013      	ands	r3, r2
 8001396:	009b      	lsls	r3, r3, #2
 8001398:	220f      	movs	r2, #15
 800139a:	409a      	lsls	r2, r3
 800139c:	0013      	movs	r3, r2
 800139e:	43da      	mvns	r2, r3
 80013a0:	693b      	ldr	r3, [r7, #16]
 80013a2:	4013      	ands	r3, r2
 80013a4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80013a6:	683b      	ldr	r3, [r7, #0]
 80013a8:	691a      	ldr	r2, [r3, #16]
 80013aa:	697b      	ldr	r3, [r7, #20]
 80013ac:	2107      	movs	r1, #7
 80013ae:	400b      	ands	r3, r1
 80013b0:	009b      	lsls	r3, r3, #2
 80013b2:	409a      	lsls	r2, r3
 80013b4:	0013      	movs	r3, r2
 80013b6:	693a      	ldr	r2, [r7, #16]
 80013b8:	4313      	orrs	r3, r2
 80013ba:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80013bc:	697b      	ldr	r3, [r7, #20]
 80013be:	08da      	lsrs	r2, r3, #3
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	3208      	adds	r2, #8
 80013c4:	0092      	lsls	r2, r2, #2
 80013c6:	6939      	ldr	r1, [r7, #16]
 80013c8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80013d0:	697b      	ldr	r3, [r7, #20]
 80013d2:	005b      	lsls	r3, r3, #1
 80013d4:	2203      	movs	r2, #3
 80013d6:	409a      	lsls	r2, r3
 80013d8:	0013      	movs	r3, r2
 80013da:	43da      	mvns	r2, r3
 80013dc:	693b      	ldr	r3, [r7, #16]
 80013de:	4013      	ands	r3, r2
 80013e0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80013e2:	683b      	ldr	r3, [r7, #0]
 80013e4:	685b      	ldr	r3, [r3, #4]
 80013e6:	2203      	movs	r2, #3
 80013e8:	401a      	ands	r2, r3
 80013ea:	697b      	ldr	r3, [r7, #20]
 80013ec:	005b      	lsls	r3, r3, #1
 80013ee:	409a      	lsls	r2, r3
 80013f0:	0013      	movs	r3, r2
 80013f2:	693a      	ldr	r2, [r7, #16]
 80013f4:	4313      	orrs	r3, r2
 80013f6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	693a      	ldr	r2, [r7, #16]
 80013fc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80013fe:	683b      	ldr	r3, [r7, #0]
 8001400:	685a      	ldr	r2, [r3, #4]
 8001402:	23c0      	movs	r3, #192	; 0xc0
 8001404:	029b      	lsls	r3, r3, #10
 8001406:	4013      	ands	r3, r2
 8001408:	d100      	bne.n	800140c <HAL_GPIO_Init+0x174>
 800140a:	e094      	b.n	8001536 <HAL_GPIO_Init+0x29e>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800140c:	4b51      	ldr	r3, [pc, #324]	; (8001554 <HAL_GPIO_Init+0x2bc>)
 800140e:	699a      	ldr	r2, [r3, #24]
 8001410:	4b50      	ldr	r3, [pc, #320]	; (8001554 <HAL_GPIO_Init+0x2bc>)
 8001412:	2101      	movs	r1, #1
 8001414:	430a      	orrs	r2, r1
 8001416:	619a      	str	r2, [r3, #24]
 8001418:	4b4e      	ldr	r3, [pc, #312]	; (8001554 <HAL_GPIO_Init+0x2bc>)
 800141a:	699b      	ldr	r3, [r3, #24]
 800141c:	2201      	movs	r2, #1
 800141e:	4013      	ands	r3, r2
 8001420:	60bb      	str	r3, [r7, #8]
 8001422:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001424:	4a4c      	ldr	r2, [pc, #304]	; (8001558 <HAL_GPIO_Init+0x2c0>)
 8001426:	697b      	ldr	r3, [r7, #20]
 8001428:	089b      	lsrs	r3, r3, #2
 800142a:	3302      	adds	r3, #2
 800142c:	009b      	lsls	r3, r3, #2
 800142e:	589b      	ldr	r3, [r3, r2]
 8001430:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001432:	697b      	ldr	r3, [r7, #20]
 8001434:	2203      	movs	r2, #3
 8001436:	4013      	ands	r3, r2
 8001438:	009b      	lsls	r3, r3, #2
 800143a:	220f      	movs	r2, #15
 800143c:	409a      	lsls	r2, r3
 800143e:	0013      	movs	r3, r2
 8001440:	43da      	mvns	r2, r3
 8001442:	693b      	ldr	r3, [r7, #16]
 8001444:	4013      	ands	r3, r2
 8001446:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001448:	687a      	ldr	r2, [r7, #4]
 800144a:	2390      	movs	r3, #144	; 0x90
 800144c:	05db      	lsls	r3, r3, #23
 800144e:	429a      	cmp	r2, r3
 8001450:	d00d      	beq.n	800146e <HAL_GPIO_Init+0x1d6>
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	4a41      	ldr	r2, [pc, #260]	; (800155c <HAL_GPIO_Init+0x2c4>)
 8001456:	4293      	cmp	r3, r2
 8001458:	d007      	beq.n	800146a <HAL_GPIO_Init+0x1d2>
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	4a40      	ldr	r2, [pc, #256]	; (8001560 <HAL_GPIO_Init+0x2c8>)
 800145e:	4293      	cmp	r3, r2
 8001460:	d101      	bne.n	8001466 <HAL_GPIO_Init+0x1ce>
 8001462:	2302      	movs	r3, #2
 8001464:	e004      	b.n	8001470 <HAL_GPIO_Init+0x1d8>
 8001466:	2305      	movs	r3, #5
 8001468:	e002      	b.n	8001470 <HAL_GPIO_Init+0x1d8>
 800146a:	2301      	movs	r3, #1
 800146c:	e000      	b.n	8001470 <HAL_GPIO_Init+0x1d8>
 800146e:	2300      	movs	r3, #0
 8001470:	697a      	ldr	r2, [r7, #20]
 8001472:	2103      	movs	r1, #3
 8001474:	400a      	ands	r2, r1
 8001476:	0092      	lsls	r2, r2, #2
 8001478:	4093      	lsls	r3, r2
 800147a:	693a      	ldr	r2, [r7, #16]
 800147c:	4313      	orrs	r3, r2
 800147e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001480:	4935      	ldr	r1, [pc, #212]	; (8001558 <HAL_GPIO_Init+0x2c0>)
 8001482:	697b      	ldr	r3, [r7, #20]
 8001484:	089b      	lsrs	r3, r3, #2
 8001486:	3302      	adds	r3, #2
 8001488:	009b      	lsls	r3, r3, #2
 800148a:	693a      	ldr	r2, [r7, #16]
 800148c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800148e:	4b35      	ldr	r3, [pc, #212]	; (8001564 <HAL_GPIO_Init+0x2cc>)
 8001490:	689b      	ldr	r3, [r3, #8]
 8001492:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	43da      	mvns	r2, r3
 8001498:	693b      	ldr	r3, [r7, #16]
 800149a:	4013      	ands	r3, r2
 800149c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800149e:	683b      	ldr	r3, [r7, #0]
 80014a0:	685a      	ldr	r2, [r3, #4]
 80014a2:	2380      	movs	r3, #128	; 0x80
 80014a4:	035b      	lsls	r3, r3, #13
 80014a6:	4013      	ands	r3, r2
 80014a8:	d003      	beq.n	80014b2 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 80014aa:	693a      	ldr	r2, [r7, #16]
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	4313      	orrs	r3, r2
 80014b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80014b2:	4b2c      	ldr	r3, [pc, #176]	; (8001564 <HAL_GPIO_Init+0x2cc>)
 80014b4:	693a      	ldr	r2, [r7, #16]
 80014b6:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80014b8:	4b2a      	ldr	r3, [pc, #168]	; (8001564 <HAL_GPIO_Init+0x2cc>)
 80014ba:	68db      	ldr	r3, [r3, #12]
 80014bc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	43da      	mvns	r2, r3
 80014c2:	693b      	ldr	r3, [r7, #16]
 80014c4:	4013      	ands	r3, r2
 80014c6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80014c8:	683b      	ldr	r3, [r7, #0]
 80014ca:	685a      	ldr	r2, [r3, #4]
 80014cc:	2380      	movs	r3, #128	; 0x80
 80014ce:	039b      	lsls	r3, r3, #14
 80014d0:	4013      	ands	r3, r2
 80014d2:	d003      	beq.n	80014dc <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 80014d4:	693a      	ldr	r2, [r7, #16]
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	4313      	orrs	r3, r2
 80014da:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80014dc:	4b21      	ldr	r3, [pc, #132]	; (8001564 <HAL_GPIO_Init+0x2cc>)
 80014de:	693a      	ldr	r2, [r7, #16]
 80014e0:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 80014e2:	4b20      	ldr	r3, [pc, #128]	; (8001564 <HAL_GPIO_Init+0x2cc>)
 80014e4:	685b      	ldr	r3, [r3, #4]
 80014e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	43da      	mvns	r2, r3
 80014ec:	693b      	ldr	r3, [r7, #16]
 80014ee:	4013      	ands	r3, r2
 80014f0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80014f2:	683b      	ldr	r3, [r7, #0]
 80014f4:	685a      	ldr	r2, [r3, #4]
 80014f6:	2380      	movs	r3, #128	; 0x80
 80014f8:	029b      	lsls	r3, r3, #10
 80014fa:	4013      	ands	r3, r2
 80014fc:	d003      	beq.n	8001506 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 80014fe:	693a      	ldr	r2, [r7, #16]
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	4313      	orrs	r3, r2
 8001504:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001506:	4b17      	ldr	r3, [pc, #92]	; (8001564 <HAL_GPIO_Init+0x2cc>)
 8001508:	693a      	ldr	r2, [r7, #16]
 800150a:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 800150c:	4b15      	ldr	r3, [pc, #84]	; (8001564 <HAL_GPIO_Init+0x2cc>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001512:	68fb      	ldr	r3, [r7, #12]
 8001514:	43da      	mvns	r2, r3
 8001516:	693b      	ldr	r3, [r7, #16]
 8001518:	4013      	ands	r3, r2
 800151a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800151c:	683b      	ldr	r3, [r7, #0]
 800151e:	685a      	ldr	r2, [r3, #4]
 8001520:	2380      	movs	r3, #128	; 0x80
 8001522:	025b      	lsls	r3, r3, #9
 8001524:	4013      	ands	r3, r2
 8001526:	d003      	beq.n	8001530 <HAL_GPIO_Init+0x298>
        {
          temp |= iocurrent;
 8001528:	693a      	ldr	r2, [r7, #16]
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	4313      	orrs	r3, r2
 800152e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001530:	4b0c      	ldr	r3, [pc, #48]	; (8001564 <HAL_GPIO_Init+0x2cc>)
 8001532:	693a      	ldr	r2, [r7, #16]
 8001534:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001536:	697b      	ldr	r3, [r7, #20]
 8001538:	3301      	adds	r3, #1
 800153a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800153c:	683b      	ldr	r3, [r7, #0]
 800153e:	681a      	ldr	r2, [r3, #0]
 8001540:	697b      	ldr	r3, [r7, #20]
 8001542:	40da      	lsrs	r2, r3
 8001544:	1e13      	subs	r3, r2, #0
 8001546:	d000      	beq.n	800154a <HAL_GPIO_Init+0x2b2>
 8001548:	e6ae      	b.n	80012a8 <HAL_GPIO_Init+0x10>
  } 
}
 800154a:	46c0      	nop			; (mov r8, r8)
 800154c:	46c0      	nop			; (mov r8, r8)
 800154e:	46bd      	mov	sp, r7
 8001550:	b006      	add	sp, #24
 8001552:	bd80      	pop	{r7, pc}
 8001554:	40021000 	.word	0x40021000
 8001558:	40010000 	.word	0x40010000
 800155c:	48000400 	.word	0x48000400
 8001560:	48000800 	.word	0x48000800
 8001564:	40010400 	.word	0x40010400

08001568 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b084      	sub	sp, #16
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
 8001570:	000a      	movs	r2, r1
 8001572:	1cbb      	adds	r3, r7, #2
 8001574:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	691b      	ldr	r3, [r3, #16]
 800157a:	1cba      	adds	r2, r7, #2
 800157c:	8812      	ldrh	r2, [r2, #0]
 800157e:	4013      	ands	r3, r2
 8001580:	d004      	beq.n	800158c <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8001582:	230f      	movs	r3, #15
 8001584:	18fb      	adds	r3, r7, r3
 8001586:	2201      	movs	r2, #1
 8001588:	701a      	strb	r2, [r3, #0]
 800158a:	e003      	b.n	8001594 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800158c:	230f      	movs	r3, #15
 800158e:	18fb      	adds	r3, r7, r3
 8001590:	2200      	movs	r2, #0
 8001592:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8001594:	230f      	movs	r3, #15
 8001596:	18fb      	adds	r3, r7, r3
 8001598:	781b      	ldrb	r3, [r3, #0]
  }
 800159a:	0018      	movs	r0, r3
 800159c:	46bd      	mov	sp, r7
 800159e:	b004      	add	sp, #16
 80015a0:	bd80      	pop	{r7, pc}

080015a2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80015a2:	b580      	push	{r7, lr}
 80015a4:	b082      	sub	sp, #8
 80015a6:	af00      	add	r7, sp, #0
 80015a8:	6078      	str	r0, [r7, #4]
 80015aa:	0008      	movs	r0, r1
 80015ac:	0011      	movs	r1, r2
 80015ae:	1cbb      	adds	r3, r7, #2
 80015b0:	1c02      	adds	r2, r0, #0
 80015b2:	801a      	strh	r2, [r3, #0]
 80015b4:	1c7b      	adds	r3, r7, #1
 80015b6:	1c0a      	adds	r2, r1, #0
 80015b8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80015ba:	1c7b      	adds	r3, r7, #1
 80015bc:	781b      	ldrb	r3, [r3, #0]
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d004      	beq.n	80015cc <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80015c2:	1cbb      	adds	r3, r7, #2
 80015c4:	881a      	ldrh	r2, [r3, #0]
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80015ca:	e003      	b.n	80015d4 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80015cc:	1cbb      	adds	r3, r7, #2
 80015ce:	881a      	ldrh	r2, [r3, #0]
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80015d4:	46c0      	nop			; (mov r8, r8)
 80015d6:	46bd      	mov	sp, r7
 80015d8:	b002      	add	sp, #8
 80015da:	bd80      	pop	{r7, pc}

080015dc <HAL_I2CEx_EnableFastModePlus>:
  * @note  For all I2C2 pins fast mode plus driving capability can be enabled
  *        only by using I2C_FASTMODEPLUS_I2C2 parameter.
  * @retval None
  */
void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b084      	sub	sp, #16
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable SYSCFG clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015e4:	4b0a      	ldr	r3, [pc, #40]	; (8001610 <HAL_I2CEx_EnableFastModePlus+0x34>)
 80015e6:	699a      	ldr	r2, [r3, #24]
 80015e8:	4b09      	ldr	r3, [pc, #36]	; (8001610 <HAL_I2CEx_EnableFastModePlus+0x34>)
 80015ea:	2101      	movs	r1, #1
 80015ec:	430a      	orrs	r2, r1
 80015ee:	619a      	str	r2, [r3, #24]
 80015f0:	4b07      	ldr	r3, [pc, #28]	; (8001610 <HAL_I2CEx_EnableFastModePlus+0x34>)
 80015f2:	699b      	ldr	r3, [r3, #24]
 80015f4:	2201      	movs	r2, #1
 80015f6:	4013      	ands	r3, r2
 80015f8:	60fb      	str	r3, [r7, #12]
 80015fa:	68fb      	ldr	r3, [r7, #12]

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->CFGR1, (uint32_t)ConfigFastModePlus);
 80015fc:	4b05      	ldr	r3, [pc, #20]	; (8001614 <HAL_I2CEx_EnableFastModePlus+0x38>)
 80015fe:	6819      	ldr	r1, [r3, #0]
 8001600:	4b04      	ldr	r3, [pc, #16]	; (8001614 <HAL_I2CEx_EnableFastModePlus+0x38>)
 8001602:	687a      	ldr	r2, [r7, #4]
 8001604:	430a      	orrs	r2, r1
 8001606:	601a      	str	r2, [r3, #0]
}
 8001608:	46c0      	nop			; (mov r8, r8)
 800160a:	46bd      	mov	sp, r7
 800160c:	b004      	add	sp, #16
 800160e:	bd80      	pop	{r7, pc}
 8001610:	40021000 	.word	0x40021000
 8001614:	40010000 	.word	0x40010000

08001618 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b088      	sub	sp, #32
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	2b00      	cmp	r3, #0
 8001624:	d101      	bne.n	800162a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001626:	2301      	movs	r3, #1
 8001628:	e301      	b.n	8001c2e <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	2201      	movs	r2, #1
 8001630:	4013      	ands	r3, r2
 8001632:	d100      	bne.n	8001636 <HAL_RCC_OscConfig+0x1e>
 8001634:	e08d      	b.n	8001752 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001636:	4bc3      	ldr	r3, [pc, #780]	; (8001944 <HAL_RCC_OscConfig+0x32c>)
 8001638:	685b      	ldr	r3, [r3, #4]
 800163a:	220c      	movs	r2, #12
 800163c:	4013      	ands	r3, r2
 800163e:	2b04      	cmp	r3, #4
 8001640:	d00e      	beq.n	8001660 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001642:	4bc0      	ldr	r3, [pc, #768]	; (8001944 <HAL_RCC_OscConfig+0x32c>)
 8001644:	685b      	ldr	r3, [r3, #4]
 8001646:	220c      	movs	r2, #12
 8001648:	4013      	ands	r3, r2
 800164a:	2b08      	cmp	r3, #8
 800164c:	d116      	bne.n	800167c <HAL_RCC_OscConfig+0x64>
 800164e:	4bbd      	ldr	r3, [pc, #756]	; (8001944 <HAL_RCC_OscConfig+0x32c>)
 8001650:	685a      	ldr	r2, [r3, #4]
 8001652:	2380      	movs	r3, #128	; 0x80
 8001654:	025b      	lsls	r3, r3, #9
 8001656:	401a      	ands	r2, r3
 8001658:	2380      	movs	r3, #128	; 0x80
 800165a:	025b      	lsls	r3, r3, #9
 800165c:	429a      	cmp	r2, r3
 800165e:	d10d      	bne.n	800167c <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001660:	4bb8      	ldr	r3, [pc, #736]	; (8001944 <HAL_RCC_OscConfig+0x32c>)
 8001662:	681a      	ldr	r2, [r3, #0]
 8001664:	2380      	movs	r3, #128	; 0x80
 8001666:	029b      	lsls	r3, r3, #10
 8001668:	4013      	ands	r3, r2
 800166a:	d100      	bne.n	800166e <HAL_RCC_OscConfig+0x56>
 800166c:	e070      	b.n	8001750 <HAL_RCC_OscConfig+0x138>
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	685b      	ldr	r3, [r3, #4]
 8001672:	2b00      	cmp	r3, #0
 8001674:	d000      	beq.n	8001678 <HAL_RCC_OscConfig+0x60>
 8001676:	e06b      	b.n	8001750 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8001678:	2301      	movs	r3, #1
 800167a:	e2d8      	b.n	8001c2e <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	685b      	ldr	r3, [r3, #4]
 8001680:	2b01      	cmp	r3, #1
 8001682:	d107      	bne.n	8001694 <HAL_RCC_OscConfig+0x7c>
 8001684:	4baf      	ldr	r3, [pc, #700]	; (8001944 <HAL_RCC_OscConfig+0x32c>)
 8001686:	681a      	ldr	r2, [r3, #0]
 8001688:	4bae      	ldr	r3, [pc, #696]	; (8001944 <HAL_RCC_OscConfig+0x32c>)
 800168a:	2180      	movs	r1, #128	; 0x80
 800168c:	0249      	lsls	r1, r1, #9
 800168e:	430a      	orrs	r2, r1
 8001690:	601a      	str	r2, [r3, #0]
 8001692:	e02f      	b.n	80016f4 <HAL_RCC_OscConfig+0xdc>
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	685b      	ldr	r3, [r3, #4]
 8001698:	2b00      	cmp	r3, #0
 800169a:	d10c      	bne.n	80016b6 <HAL_RCC_OscConfig+0x9e>
 800169c:	4ba9      	ldr	r3, [pc, #676]	; (8001944 <HAL_RCC_OscConfig+0x32c>)
 800169e:	681a      	ldr	r2, [r3, #0]
 80016a0:	4ba8      	ldr	r3, [pc, #672]	; (8001944 <HAL_RCC_OscConfig+0x32c>)
 80016a2:	49a9      	ldr	r1, [pc, #676]	; (8001948 <HAL_RCC_OscConfig+0x330>)
 80016a4:	400a      	ands	r2, r1
 80016a6:	601a      	str	r2, [r3, #0]
 80016a8:	4ba6      	ldr	r3, [pc, #664]	; (8001944 <HAL_RCC_OscConfig+0x32c>)
 80016aa:	681a      	ldr	r2, [r3, #0]
 80016ac:	4ba5      	ldr	r3, [pc, #660]	; (8001944 <HAL_RCC_OscConfig+0x32c>)
 80016ae:	49a7      	ldr	r1, [pc, #668]	; (800194c <HAL_RCC_OscConfig+0x334>)
 80016b0:	400a      	ands	r2, r1
 80016b2:	601a      	str	r2, [r3, #0]
 80016b4:	e01e      	b.n	80016f4 <HAL_RCC_OscConfig+0xdc>
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	685b      	ldr	r3, [r3, #4]
 80016ba:	2b05      	cmp	r3, #5
 80016bc:	d10e      	bne.n	80016dc <HAL_RCC_OscConfig+0xc4>
 80016be:	4ba1      	ldr	r3, [pc, #644]	; (8001944 <HAL_RCC_OscConfig+0x32c>)
 80016c0:	681a      	ldr	r2, [r3, #0]
 80016c2:	4ba0      	ldr	r3, [pc, #640]	; (8001944 <HAL_RCC_OscConfig+0x32c>)
 80016c4:	2180      	movs	r1, #128	; 0x80
 80016c6:	02c9      	lsls	r1, r1, #11
 80016c8:	430a      	orrs	r2, r1
 80016ca:	601a      	str	r2, [r3, #0]
 80016cc:	4b9d      	ldr	r3, [pc, #628]	; (8001944 <HAL_RCC_OscConfig+0x32c>)
 80016ce:	681a      	ldr	r2, [r3, #0]
 80016d0:	4b9c      	ldr	r3, [pc, #624]	; (8001944 <HAL_RCC_OscConfig+0x32c>)
 80016d2:	2180      	movs	r1, #128	; 0x80
 80016d4:	0249      	lsls	r1, r1, #9
 80016d6:	430a      	orrs	r2, r1
 80016d8:	601a      	str	r2, [r3, #0]
 80016da:	e00b      	b.n	80016f4 <HAL_RCC_OscConfig+0xdc>
 80016dc:	4b99      	ldr	r3, [pc, #612]	; (8001944 <HAL_RCC_OscConfig+0x32c>)
 80016de:	681a      	ldr	r2, [r3, #0]
 80016e0:	4b98      	ldr	r3, [pc, #608]	; (8001944 <HAL_RCC_OscConfig+0x32c>)
 80016e2:	4999      	ldr	r1, [pc, #612]	; (8001948 <HAL_RCC_OscConfig+0x330>)
 80016e4:	400a      	ands	r2, r1
 80016e6:	601a      	str	r2, [r3, #0]
 80016e8:	4b96      	ldr	r3, [pc, #600]	; (8001944 <HAL_RCC_OscConfig+0x32c>)
 80016ea:	681a      	ldr	r2, [r3, #0]
 80016ec:	4b95      	ldr	r3, [pc, #596]	; (8001944 <HAL_RCC_OscConfig+0x32c>)
 80016ee:	4997      	ldr	r1, [pc, #604]	; (800194c <HAL_RCC_OscConfig+0x334>)
 80016f0:	400a      	ands	r2, r1
 80016f2:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	685b      	ldr	r3, [r3, #4]
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d014      	beq.n	8001726 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016fc:	f7ff fce4 	bl	80010c8 <HAL_GetTick>
 8001700:	0003      	movs	r3, r0
 8001702:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001704:	e008      	b.n	8001718 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001706:	f7ff fcdf 	bl	80010c8 <HAL_GetTick>
 800170a:	0002      	movs	r2, r0
 800170c:	69bb      	ldr	r3, [r7, #24]
 800170e:	1ad3      	subs	r3, r2, r3
 8001710:	2b64      	cmp	r3, #100	; 0x64
 8001712:	d901      	bls.n	8001718 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8001714:	2303      	movs	r3, #3
 8001716:	e28a      	b.n	8001c2e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001718:	4b8a      	ldr	r3, [pc, #552]	; (8001944 <HAL_RCC_OscConfig+0x32c>)
 800171a:	681a      	ldr	r2, [r3, #0]
 800171c:	2380      	movs	r3, #128	; 0x80
 800171e:	029b      	lsls	r3, r3, #10
 8001720:	4013      	ands	r3, r2
 8001722:	d0f0      	beq.n	8001706 <HAL_RCC_OscConfig+0xee>
 8001724:	e015      	b.n	8001752 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001726:	f7ff fccf 	bl	80010c8 <HAL_GetTick>
 800172a:	0003      	movs	r3, r0
 800172c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800172e:	e008      	b.n	8001742 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001730:	f7ff fcca 	bl	80010c8 <HAL_GetTick>
 8001734:	0002      	movs	r2, r0
 8001736:	69bb      	ldr	r3, [r7, #24]
 8001738:	1ad3      	subs	r3, r2, r3
 800173a:	2b64      	cmp	r3, #100	; 0x64
 800173c:	d901      	bls.n	8001742 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 800173e:	2303      	movs	r3, #3
 8001740:	e275      	b.n	8001c2e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001742:	4b80      	ldr	r3, [pc, #512]	; (8001944 <HAL_RCC_OscConfig+0x32c>)
 8001744:	681a      	ldr	r2, [r3, #0]
 8001746:	2380      	movs	r3, #128	; 0x80
 8001748:	029b      	lsls	r3, r3, #10
 800174a:	4013      	ands	r3, r2
 800174c:	d1f0      	bne.n	8001730 <HAL_RCC_OscConfig+0x118>
 800174e:	e000      	b.n	8001752 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001750:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	2202      	movs	r2, #2
 8001758:	4013      	ands	r3, r2
 800175a:	d100      	bne.n	800175e <HAL_RCC_OscConfig+0x146>
 800175c:	e069      	b.n	8001832 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800175e:	4b79      	ldr	r3, [pc, #484]	; (8001944 <HAL_RCC_OscConfig+0x32c>)
 8001760:	685b      	ldr	r3, [r3, #4]
 8001762:	220c      	movs	r2, #12
 8001764:	4013      	ands	r3, r2
 8001766:	d00b      	beq.n	8001780 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001768:	4b76      	ldr	r3, [pc, #472]	; (8001944 <HAL_RCC_OscConfig+0x32c>)
 800176a:	685b      	ldr	r3, [r3, #4]
 800176c:	220c      	movs	r2, #12
 800176e:	4013      	ands	r3, r2
 8001770:	2b08      	cmp	r3, #8
 8001772:	d11c      	bne.n	80017ae <HAL_RCC_OscConfig+0x196>
 8001774:	4b73      	ldr	r3, [pc, #460]	; (8001944 <HAL_RCC_OscConfig+0x32c>)
 8001776:	685a      	ldr	r2, [r3, #4]
 8001778:	2380      	movs	r3, #128	; 0x80
 800177a:	025b      	lsls	r3, r3, #9
 800177c:	4013      	ands	r3, r2
 800177e:	d116      	bne.n	80017ae <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001780:	4b70      	ldr	r3, [pc, #448]	; (8001944 <HAL_RCC_OscConfig+0x32c>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	2202      	movs	r2, #2
 8001786:	4013      	ands	r3, r2
 8001788:	d005      	beq.n	8001796 <HAL_RCC_OscConfig+0x17e>
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	68db      	ldr	r3, [r3, #12]
 800178e:	2b01      	cmp	r3, #1
 8001790:	d001      	beq.n	8001796 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8001792:	2301      	movs	r3, #1
 8001794:	e24b      	b.n	8001c2e <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001796:	4b6b      	ldr	r3, [pc, #428]	; (8001944 <HAL_RCC_OscConfig+0x32c>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	22f8      	movs	r2, #248	; 0xf8
 800179c:	4393      	bics	r3, r2
 800179e:	0019      	movs	r1, r3
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	691b      	ldr	r3, [r3, #16]
 80017a4:	00da      	lsls	r2, r3, #3
 80017a6:	4b67      	ldr	r3, [pc, #412]	; (8001944 <HAL_RCC_OscConfig+0x32c>)
 80017a8:	430a      	orrs	r2, r1
 80017aa:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017ac:	e041      	b.n	8001832 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	68db      	ldr	r3, [r3, #12]
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d024      	beq.n	8001800 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80017b6:	4b63      	ldr	r3, [pc, #396]	; (8001944 <HAL_RCC_OscConfig+0x32c>)
 80017b8:	681a      	ldr	r2, [r3, #0]
 80017ba:	4b62      	ldr	r3, [pc, #392]	; (8001944 <HAL_RCC_OscConfig+0x32c>)
 80017bc:	2101      	movs	r1, #1
 80017be:	430a      	orrs	r2, r1
 80017c0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017c2:	f7ff fc81 	bl	80010c8 <HAL_GetTick>
 80017c6:	0003      	movs	r3, r0
 80017c8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017ca:	e008      	b.n	80017de <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80017cc:	f7ff fc7c 	bl	80010c8 <HAL_GetTick>
 80017d0:	0002      	movs	r2, r0
 80017d2:	69bb      	ldr	r3, [r7, #24]
 80017d4:	1ad3      	subs	r3, r2, r3
 80017d6:	2b02      	cmp	r3, #2
 80017d8:	d901      	bls.n	80017de <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 80017da:	2303      	movs	r3, #3
 80017dc:	e227      	b.n	8001c2e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017de:	4b59      	ldr	r3, [pc, #356]	; (8001944 <HAL_RCC_OscConfig+0x32c>)
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	2202      	movs	r2, #2
 80017e4:	4013      	ands	r3, r2
 80017e6:	d0f1      	beq.n	80017cc <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017e8:	4b56      	ldr	r3, [pc, #344]	; (8001944 <HAL_RCC_OscConfig+0x32c>)
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	22f8      	movs	r2, #248	; 0xf8
 80017ee:	4393      	bics	r3, r2
 80017f0:	0019      	movs	r1, r3
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	691b      	ldr	r3, [r3, #16]
 80017f6:	00da      	lsls	r2, r3, #3
 80017f8:	4b52      	ldr	r3, [pc, #328]	; (8001944 <HAL_RCC_OscConfig+0x32c>)
 80017fa:	430a      	orrs	r2, r1
 80017fc:	601a      	str	r2, [r3, #0]
 80017fe:	e018      	b.n	8001832 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001800:	4b50      	ldr	r3, [pc, #320]	; (8001944 <HAL_RCC_OscConfig+0x32c>)
 8001802:	681a      	ldr	r2, [r3, #0]
 8001804:	4b4f      	ldr	r3, [pc, #316]	; (8001944 <HAL_RCC_OscConfig+0x32c>)
 8001806:	2101      	movs	r1, #1
 8001808:	438a      	bics	r2, r1
 800180a:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800180c:	f7ff fc5c 	bl	80010c8 <HAL_GetTick>
 8001810:	0003      	movs	r3, r0
 8001812:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001814:	e008      	b.n	8001828 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001816:	f7ff fc57 	bl	80010c8 <HAL_GetTick>
 800181a:	0002      	movs	r2, r0
 800181c:	69bb      	ldr	r3, [r7, #24]
 800181e:	1ad3      	subs	r3, r2, r3
 8001820:	2b02      	cmp	r3, #2
 8001822:	d901      	bls.n	8001828 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8001824:	2303      	movs	r3, #3
 8001826:	e202      	b.n	8001c2e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001828:	4b46      	ldr	r3, [pc, #280]	; (8001944 <HAL_RCC_OscConfig+0x32c>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	2202      	movs	r2, #2
 800182e:	4013      	ands	r3, r2
 8001830:	d1f1      	bne.n	8001816 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	2208      	movs	r2, #8
 8001838:	4013      	ands	r3, r2
 800183a:	d036      	beq.n	80018aa <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	69db      	ldr	r3, [r3, #28]
 8001840:	2b00      	cmp	r3, #0
 8001842:	d019      	beq.n	8001878 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001844:	4b3f      	ldr	r3, [pc, #252]	; (8001944 <HAL_RCC_OscConfig+0x32c>)
 8001846:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001848:	4b3e      	ldr	r3, [pc, #248]	; (8001944 <HAL_RCC_OscConfig+0x32c>)
 800184a:	2101      	movs	r1, #1
 800184c:	430a      	orrs	r2, r1
 800184e:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001850:	f7ff fc3a 	bl	80010c8 <HAL_GetTick>
 8001854:	0003      	movs	r3, r0
 8001856:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001858:	e008      	b.n	800186c <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800185a:	f7ff fc35 	bl	80010c8 <HAL_GetTick>
 800185e:	0002      	movs	r2, r0
 8001860:	69bb      	ldr	r3, [r7, #24]
 8001862:	1ad3      	subs	r3, r2, r3
 8001864:	2b02      	cmp	r3, #2
 8001866:	d901      	bls.n	800186c <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8001868:	2303      	movs	r3, #3
 800186a:	e1e0      	b.n	8001c2e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800186c:	4b35      	ldr	r3, [pc, #212]	; (8001944 <HAL_RCC_OscConfig+0x32c>)
 800186e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001870:	2202      	movs	r2, #2
 8001872:	4013      	ands	r3, r2
 8001874:	d0f1      	beq.n	800185a <HAL_RCC_OscConfig+0x242>
 8001876:	e018      	b.n	80018aa <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001878:	4b32      	ldr	r3, [pc, #200]	; (8001944 <HAL_RCC_OscConfig+0x32c>)
 800187a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800187c:	4b31      	ldr	r3, [pc, #196]	; (8001944 <HAL_RCC_OscConfig+0x32c>)
 800187e:	2101      	movs	r1, #1
 8001880:	438a      	bics	r2, r1
 8001882:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001884:	f7ff fc20 	bl	80010c8 <HAL_GetTick>
 8001888:	0003      	movs	r3, r0
 800188a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800188c:	e008      	b.n	80018a0 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800188e:	f7ff fc1b 	bl	80010c8 <HAL_GetTick>
 8001892:	0002      	movs	r2, r0
 8001894:	69bb      	ldr	r3, [r7, #24]
 8001896:	1ad3      	subs	r3, r2, r3
 8001898:	2b02      	cmp	r3, #2
 800189a:	d901      	bls.n	80018a0 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 800189c:	2303      	movs	r3, #3
 800189e:	e1c6      	b.n	8001c2e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018a0:	4b28      	ldr	r3, [pc, #160]	; (8001944 <HAL_RCC_OscConfig+0x32c>)
 80018a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018a4:	2202      	movs	r2, #2
 80018a6:	4013      	ands	r3, r2
 80018a8:	d1f1      	bne.n	800188e <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	2204      	movs	r2, #4
 80018b0:	4013      	ands	r3, r2
 80018b2:	d100      	bne.n	80018b6 <HAL_RCC_OscConfig+0x29e>
 80018b4:	e0b4      	b.n	8001a20 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 80018b6:	201f      	movs	r0, #31
 80018b8:	183b      	adds	r3, r7, r0
 80018ba:	2200      	movs	r2, #0
 80018bc:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80018be:	4b21      	ldr	r3, [pc, #132]	; (8001944 <HAL_RCC_OscConfig+0x32c>)
 80018c0:	69da      	ldr	r2, [r3, #28]
 80018c2:	2380      	movs	r3, #128	; 0x80
 80018c4:	055b      	lsls	r3, r3, #21
 80018c6:	4013      	ands	r3, r2
 80018c8:	d110      	bne.n	80018ec <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80018ca:	4b1e      	ldr	r3, [pc, #120]	; (8001944 <HAL_RCC_OscConfig+0x32c>)
 80018cc:	69da      	ldr	r2, [r3, #28]
 80018ce:	4b1d      	ldr	r3, [pc, #116]	; (8001944 <HAL_RCC_OscConfig+0x32c>)
 80018d0:	2180      	movs	r1, #128	; 0x80
 80018d2:	0549      	lsls	r1, r1, #21
 80018d4:	430a      	orrs	r2, r1
 80018d6:	61da      	str	r2, [r3, #28]
 80018d8:	4b1a      	ldr	r3, [pc, #104]	; (8001944 <HAL_RCC_OscConfig+0x32c>)
 80018da:	69da      	ldr	r2, [r3, #28]
 80018dc:	2380      	movs	r3, #128	; 0x80
 80018de:	055b      	lsls	r3, r3, #21
 80018e0:	4013      	ands	r3, r2
 80018e2:	60fb      	str	r3, [r7, #12]
 80018e4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80018e6:	183b      	adds	r3, r7, r0
 80018e8:	2201      	movs	r2, #1
 80018ea:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018ec:	4b18      	ldr	r3, [pc, #96]	; (8001950 <HAL_RCC_OscConfig+0x338>)
 80018ee:	681a      	ldr	r2, [r3, #0]
 80018f0:	2380      	movs	r3, #128	; 0x80
 80018f2:	005b      	lsls	r3, r3, #1
 80018f4:	4013      	ands	r3, r2
 80018f6:	d11a      	bne.n	800192e <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80018f8:	4b15      	ldr	r3, [pc, #84]	; (8001950 <HAL_RCC_OscConfig+0x338>)
 80018fa:	681a      	ldr	r2, [r3, #0]
 80018fc:	4b14      	ldr	r3, [pc, #80]	; (8001950 <HAL_RCC_OscConfig+0x338>)
 80018fe:	2180      	movs	r1, #128	; 0x80
 8001900:	0049      	lsls	r1, r1, #1
 8001902:	430a      	orrs	r2, r1
 8001904:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001906:	f7ff fbdf 	bl	80010c8 <HAL_GetTick>
 800190a:	0003      	movs	r3, r0
 800190c:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800190e:	e008      	b.n	8001922 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001910:	f7ff fbda 	bl	80010c8 <HAL_GetTick>
 8001914:	0002      	movs	r2, r0
 8001916:	69bb      	ldr	r3, [r7, #24]
 8001918:	1ad3      	subs	r3, r2, r3
 800191a:	2b64      	cmp	r3, #100	; 0x64
 800191c:	d901      	bls.n	8001922 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 800191e:	2303      	movs	r3, #3
 8001920:	e185      	b.n	8001c2e <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001922:	4b0b      	ldr	r3, [pc, #44]	; (8001950 <HAL_RCC_OscConfig+0x338>)
 8001924:	681a      	ldr	r2, [r3, #0]
 8001926:	2380      	movs	r3, #128	; 0x80
 8001928:	005b      	lsls	r3, r3, #1
 800192a:	4013      	ands	r3, r2
 800192c:	d0f0      	beq.n	8001910 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	689b      	ldr	r3, [r3, #8]
 8001932:	2b01      	cmp	r3, #1
 8001934:	d10e      	bne.n	8001954 <HAL_RCC_OscConfig+0x33c>
 8001936:	4b03      	ldr	r3, [pc, #12]	; (8001944 <HAL_RCC_OscConfig+0x32c>)
 8001938:	6a1a      	ldr	r2, [r3, #32]
 800193a:	4b02      	ldr	r3, [pc, #8]	; (8001944 <HAL_RCC_OscConfig+0x32c>)
 800193c:	2101      	movs	r1, #1
 800193e:	430a      	orrs	r2, r1
 8001940:	621a      	str	r2, [r3, #32]
 8001942:	e035      	b.n	80019b0 <HAL_RCC_OscConfig+0x398>
 8001944:	40021000 	.word	0x40021000
 8001948:	fffeffff 	.word	0xfffeffff
 800194c:	fffbffff 	.word	0xfffbffff
 8001950:	40007000 	.word	0x40007000
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	689b      	ldr	r3, [r3, #8]
 8001958:	2b00      	cmp	r3, #0
 800195a:	d10c      	bne.n	8001976 <HAL_RCC_OscConfig+0x35e>
 800195c:	4bb6      	ldr	r3, [pc, #728]	; (8001c38 <HAL_RCC_OscConfig+0x620>)
 800195e:	6a1a      	ldr	r2, [r3, #32]
 8001960:	4bb5      	ldr	r3, [pc, #724]	; (8001c38 <HAL_RCC_OscConfig+0x620>)
 8001962:	2101      	movs	r1, #1
 8001964:	438a      	bics	r2, r1
 8001966:	621a      	str	r2, [r3, #32]
 8001968:	4bb3      	ldr	r3, [pc, #716]	; (8001c38 <HAL_RCC_OscConfig+0x620>)
 800196a:	6a1a      	ldr	r2, [r3, #32]
 800196c:	4bb2      	ldr	r3, [pc, #712]	; (8001c38 <HAL_RCC_OscConfig+0x620>)
 800196e:	2104      	movs	r1, #4
 8001970:	438a      	bics	r2, r1
 8001972:	621a      	str	r2, [r3, #32]
 8001974:	e01c      	b.n	80019b0 <HAL_RCC_OscConfig+0x398>
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	689b      	ldr	r3, [r3, #8]
 800197a:	2b05      	cmp	r3, #5
 800197c:	d10c      	bne.n	8001998 <HAL_RCC_OscConfig+0x380>
 800197e:	4bae      	ldr	r3, [pc, #696]	; (8001c38 <HAL_RCC_OscConfig+0x620>)
 8001980:	6a1a      	ldr	r2, [r3, #32]
 8001982:	4bad      	ldr	r3, [pc, #692]	; (8001c38 <HAL_RCC_OscConfig+0x620>)
 8001984:	2104      	movs	r1, #4
 8001986:	430a      	orrs	r2, r1
 8001988:	621a      	str	r2, [r3, #32]
 800198a:	4bab      	ldr	r3, [pc, #684]	; (8001c38 <HAL_RCC_OscConfig+0x620>)
 800198c:	6a1a      	ldr	r2, [r3, #32]
 800198e:	4baa      	ldr	r3, [pc, #680]	; (8001c38 <HAL_RCC_OscConfig+0x620>)
 8001990:	2101      	movs	r1, #1
 8001992:	430a      	orrs	r2, r1
 8001994:	621a      	str	r2, [r3, #32]
 8001996:	e00b      	b.n	80019b0 <HAL_RCC_OscConfig+0x398>
 8001998:	4ba7      	ldr	r3, [pc, #668]	; (8001c38 <HAL_RCC_OscConfig+0x620>)
 800199a:	6a1a      	ldr	r2, [r3, #32]
 800199c:	4ba6      	ldr	r3, [pc, #664]	; (8001c38 <HAL_RCC_OscConfig+0x620>)
 800199e:	2101      	movs	r1, #1
 80019a0:	438a      	bics	r2, r1
 80019a2:	621a      	str	r2, [r3, #32]
 80019a4:	4ba4      	ldr	r3, [pc, #656]	; (8001c38 <HAL_RCC_OscConfig+0x620>)
 80019a6:	6a1a      	ldr	r2, [r3, #32]
 80019a8:	4ba3      	ldr	r3, [pc, #652]	; (8001c38 <HAL_RCC_OscConfig+0x620>)
 80019aa:	2104      	movs	r1, #4
 80019ac:	438a      	bics	r2, r1
 80019ae:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	689b      	ldr	r3, [r3, #8]
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d014      	beq.n	80019e2 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019b8:	f7ff fb86 	bl	80010c8 <HAL_GetTick>
 80019bc:	0003      	movs	r3, r0
 80019be:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019c0:	e009      	b.n	80019d6 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80019c2:	f7ff fb81 	bl	80010c8 <HAL_GetTick>
 80019c6:	0002      	movs	r2, r0
 80019c8:	69bb      	ldr	r3, [r7, #24]
 80019ca:	1ad3      	subs	r3, r2, r3
 80019cc:	4a9b      	ldr	r2, [pc, #620]	; (8001c3c <HAL_RCC_OscConfig+0x624>)
 80019ce:	4293      	cmp	r3, r2
 80019d0:	d901      	bls.n	80019d6 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 80019d2:	2303      	movs	r3, #3
 80019d4:	e12b      	b.n	8001c2e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019d6:	4b98      	ldr	r3, [pc, #608]	; (8001c38 <HAL_RCC_OscConfig+0x620>)
 80019d8:	6a1b      	ldr	r3, [r3, #32]
 80019da:	2202      	movs	r2, #2
 80019dc:	4013      	ands	r3, r2
 80019de:	d0f0      	beq.n	80019c2 <HAL_RCC_OscConfig+0x3aa>
 80019e0:	e013      	b.n	8001a0a <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019e2:	f7ff fb71 	bl	80010c8 <HAL_GetTick>
 80019e6:	0003      	movs	r3, r0
 80019e8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80019ea:	e009      	b.n	8001a00 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80019ec:	f7ff fb6c 	bl	80010c8 <HAL_GetTick>
 80019f0:	0002      	movs	r2, r0
 80019f2:	69bb      	ldr	r3, [r7, #24]
 80019f4:	1ad3      	subs	r3, r2, r3
 80019f6:	4a91      	ldr	r2, [pc, #580]	; (8001c3c <HAL_RCC_OscConfig+0x624>)
 80019f8:	4293      	cmp	r3, r2
 80019fa:	d901      	bls.n	8001a00 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 80019fc:	2303      	movs	r3, #3
 80019fe:	e116      	b.n	8001c2e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a00:	4b8d      	ldr	r3, [pc, #564]	; (8001c38 <HAL_RCC_OscConfig+0x620>)
 8001a02:	6a1b      	ldr	r3, [r3, #32]
 8001a04:	2202      	movs	r2, #2
 8001a06:	4013      	ands	r3, r2
 8001a08:	d1f0      	bne.n	80019ec <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001a0a:	231f      	movs	r3, #31
 8001a0c:	18fb      	adds	r3, r7, r3
 8001a0e:	781b      	ldrb	r3, [r3, #0]
 8001a10:	2b01      	cmp	r3, #1
 8001a12:	d105      	bne.n	8001a20 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a14:	4b88      	ldr	r3, [pc, #544]	; (8001c38 <HAL_RCC_OscConfig+0x620>)
 8001a16:	69da      	ldr	r2, [r3, #28]
 8001a18:	4b87      	ldr	r3, [pc, #540]	; (8001c38 <HAL_RCC_OscConfig+0x620>)
 8001a1a:	4989      	ldr	r1, [pc, #548]	; (8001c40 <HAL_RCC_OscConfig+0x628>)
 8001a1c:	400a      	ands	r2, r1
 8001a1e:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	2210      	movs	r2, #16
 8001a26:	4013      	ands	r3, r2
 8001a28:	d063      	beq.n	8001af2 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	695b      	ldr	r3, [r3, #20]
 8001a2e:	2b01      	cmp	r3, #1
 8001a30:	d12a      	bne.n	8001a88 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001a32:	4b81      	ldr	r3, [pc, #516]	; (8001c38 <HAL_RCC_OscConfig+0x620>)
 8001a34:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001a36:	4b80      	ldr	r3, [pc, #512]	; (8001c38 <HAL_RCC_OscConfig+0x620>)
 8001a38:	2104      	movs	r1, #4
 8001a3a:	430a      	orrs	r2, r1
 8001a3c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001a3e:	4b7e      	ldr	r3, [pc, #504]	; (8001c38 <HAL_RCC_OscConfig+0x620>)
 8001a40:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001a42:	4b7d      	ldr	r3, [pc, #500]	; (8001c38 <HAL_RCC_OscConfig+0x620>)
 8001a44:	2101      	movs	r1, #1
 8001a46:	430a      	orrs	r2, r1
 8001a48:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a4a:	f7ff fb3d 	bl	80010c8 <HAL_GetTick>
 8001a4e:	0003      	movs	r3, r0
 8001a50:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001a52:	e008      	b.n	8001a66 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001a54:	f7ff fb38 	bl	80010c8 <HAL_GetTick>
 8001a58:	0002      	movs	r2, r0
 8001a5a:	69bb      	ldr	r3, [r7, #24]
 8001a5c:	1ad3      	subs	r3, r2, r3
 8001a5e:	2b02      	cmp	r3, #2
 8001a60:	d901      	bls.n	8001a66 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8001a62:	2303      	movs	r3, #3
 8001a64:	e0e3      	b.n	8001c2e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001a66:	4b74      	ldr	r3, [pc, #464]	; (8001c38 <HAL_RCC_OscConfig+0x620>)
 8001a68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a6a:	2202      	movs	r2, #2
 8001a6c:	4013      	ands	r3, r2
 8001a6e:	d0f1      	beq.n	8001a54 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001a70:	4b71      	ldr	r3, [pc, #452]	; (8001c38 <HAL_RCC_OscConfig+0x620>)
 8001a72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a74:	22f8      	movs	r2, #248	; 0xf8
 8001a76:	4393      	bics	r3, r2
 8001a78:	0019      	movs	r1, r3
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	699b      	ldr	r3, [r3, #24]
 8001a7e:	00da      	lsls	r2, r3, #3
 8001a80:	4b6d      	ldr	r3, [pc, #436]	; (8001c38 <HAL_RCC_OscConfig+0x620>)
 8001a82:	430a      	orrs	r2, r1
 8001a84:	635a      	str	r2, [r3, #52]	; 0x34
 8001a86:	e034      	b.n	8001af2 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	695b      	ldr	r3, [r3, #20]
 8001a8c:	3305      	adds	r3, #5
 8001a8e:	d111      	bne.n	8001ab4 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001a90:	4b69      	ldr	r3, [pc, #420]	; (8001c38 <HAL_RCC_OscConfig+0x620>)
 8001a92:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001a94:	4b68      	ldr	r3, [pc, #416]	; (8001c38 <HAL_RCC_OscConfig+0x620>)
 8001a96:	2104      	movs	r1, #4
 8001a98:	438a      	bics	r2, r1
 8001a9a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001a9c:	4b66      	ldr	r3, [pc, #408]	; (8001c38 <HAL_RCC_OscConfig+0x620>)
 8001a9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001aa0:	22f8      	movs	r2, #248	; 0xf8
 8001aa2:	4393      	bics	r3, r2
 8001aa4:	0019      	movs	r1, r3
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	699b      	ldr	r3, [r3, #24]
 8001aaa:	00da      	lsls	r2, r3, #3
 8001aac:	4b62      	ldr	r3, [pc, #392]	; (8001c38 <HAL_RCC_OscConfig+0x620>)
 8001aae:	430a      	orrs	r2, r1
 8001ab0:	635a      	str	r2, [r3, #52]	; 0x34
 8001ab2:	e01e      	b.n	8001af2 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001ab4:	4b60      	ldr	r3, [pc, #384]	; (8001c38 <HAL_RCC_OscConfig+0x620>)
 8001ab6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001ab8:	4b5f      	ldr	r3, [pc, #380]	; (8001c38 <HAL_RCC_OscConfig+0x620>)
 8001aba:	2104      	movs	r1, #4
 8001abc:	430a      	orrs	r2, r1
 8001abe:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001ac0:	4b5d      	ldr	r3, [pc, #372]	; (8001c38 <HAL_RCC_OscConfig+0x620>)
 8001ac2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001ac4:	4b5c      	ldr	r3, [pc, #368]	; (8001c38 <HAL_RCC_OscConfig+0x620>)
 8001ac6:	2101      	movs	r1, #1
 8001ac8:	438a      	bics	r2, r1
 8001aca:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001acc:	f7ff fafc 	bl	80010c8 <HAL_GetTick>
 8001ad0:	0003      	movs	r3, r0
 8001ad2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001ad4:	e008      	b.n	8001ae8 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001ad6:	f7ff faf7 	bl	80010c8 <HAL_GetTick>
 8001ada:	0002      	movs	r2, r0
 8001adc:	69bb      	ldr	r3, [r7, #24]
 8001ade:	1ad3      	subs	r3, r2, r3
 8001ae0:	2b02      	cmp	r3, #2
 8001ae2:	d901      	bls.n	8001ae8 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8001ae4:	2303      	movs	r3, #3
 8001ae6:	e0a2      	b.n	8001c2e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001ae8:	4b53      	ldr	r3, [pc, #332]	; (8001c38 <HAL_RCC_OscConfig+0x620>)
 8001aea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001aec:	2202      	movs	r2, #2
 8001aee:	4013      	ands	r3, r2
 8001af0:	d1f1      	bne.n	8001ad6 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	6a1b      	ldr	r3, [r3, #32]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d100      	bne.n	8001afc <HAL_RCC_OscConfig+0x4e4>
 8001afa:	e097      	b.n	8001c2c <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001afc:	4b4e      	ldr	r3, [pc, #312]	; (8001c38 <HAL_RCC_OscConfig+0x620>)
 8001afe:	685b      	ldr	r3, [r3, #4]
 8001b00:	220c      	movs	r2, #12
 8001b02:	4013      	ands	r3, r2
 8001b04:	2b08      	cmp	r3, #8
 8001b06:	d100      	bne.n	8001b0a <HAL_RCC_OscConfig+0x4f2>
 8001b08:	e06b      	b.n	8001be2 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	6a1b      	ldr	r3, [r3, #32]
 8001b0e:	2b02      	cmp	r3, #2
 8001b10:	d14c      	bne.n	8001bac <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b12:	4b49      	ldr	r3, [pc, #292]	; (8001c38 <HAL_RCC_OscConfig+0x620>)
 8001b14:	681a      	ldr	r2, [r3, #0]
 8001b16:	4b48      	ldr	r3, [pc, #288]	; (8001c38 <HAL_RCC_OscConfig+0x620>)
 8001b18:	494a      	ldr	r1, [pc, #296]	; (8001c44 <HAL_RCC_OscConfig+0x62c>)
 8001b1a:	400a      	ands	r2, r1
 8001b1c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b1e:	f7ff fad3 	bl	80010c8 <HAL_GetTick>
 8001b22:	0003      	movs	r3, r0
 8001b24:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b26:	e008      	b.n	8001b3a <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b28:	f7ff face 	bl	80010c8 <HAL_GetTick>
 8001b2c:	0002      	movs	r2, r0
 8001b2e:	69bb      	ldr	r3, [r7, #24]
 8001b30:	1ad3      	subs	r3, r2, r3
 8001b32:	2b02      	cmp	r3, #2
 8001b34:	d901      	bls.n	8001b3a <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8001b36:	2303      	movs	r3, #3
 8001b38:	e079      	b.n	8001c2e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b3a:	4b3f      	ldr	r3, [pc, #252]	; (8001c38 <HAL_RCC_OscConfig+0x620>)
 8001b3c:	681a      	ldr	r2, [r3, #0]
 8001b3e:	2380      	movs	r3, #128	; 0x80
 8001b40:	049b      	lsls	r3, r3, #18
 8001b42:	4013      	ands	r3, r2
 8001b44:	d1f0      	bne.n	8001b28 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001b46:	4b3c      	ldr	r3, [pc, #240]	; (8001c38 <HAL_RCC_OscConfig+0x620>)
 8001b48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b4a:	220f      	movs	r2, #15
 8001b4c:	4393      	bics	r3, r2
 8001b4e:	0019      	movs	r1, r3
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b54:	4b38      	ldr	r3, [pc, #224]	; (8001c38 <HAL_RCC_OscConfig+0x620>)
 8001b56:	430a      	orrs	r2, r1
 8001b58:	62da      	str	r2, [r3, #44]	; 0x2c
 8001b5a:	4b37      	ldr	r3, [pc, #220]	; (8001c38 <HAL_RCC_OscConfig+0x620>)
 8001b5c:	685b      	ldr	r3, [r3, #4]
 8001b5e:	4a3a      	ldr	r2, [pc, #232]	; (8001c48 <HAL_RCC_OscConfig+0x630>)
 8001b60:	4013      	ands	r3, r2
 8001b62:	0019      	movs	r1, r3
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b6c:	431a      	orrs	r2, r3
 8001b6e:	4b32      	ldr	r3, [pc, #200]	; (8001c38 <HAL_RCC_OscConfig+0x620>)
 8001b70:	430a      	orrs	r2, r1
 8001b72:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001b74:	4b30      	ldr	r3, [pc, #192]	; (8001c38 <HAL_RCC_OscConfig+0x620>)
 8001b76:	681a      	ldr	r2, [r3, #0]
 8001b78:	4b2f      	ldr	r3, [pc, #188]	; (8001c38 <HAL_RCC_OscConfig+0x620>)
 8001b7a:	2180      	movs	r1, #128	; 0x80
 8001b7c:	0449      	lsls	r1, r1, #17
 8001b7e:	430a      	orrs	r2, r1
 8001b80:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b82:	f7ff faa1 	bl	80010c8 <HAL_GetTick>
 8001b86:	0003      	movs	r3, r0
 8001b88:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b8a:	e008      	b.n	8001b9e <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b8c:	f7ff fa9c 	bl	80010c8 <HAL_GetTick>
 8001b90:	0002      	movs	r2, r0
 8001b92:	69bb      	ldr	r3, [r7, #24]
 8001b94:	1ad3      	subs	r3, r2, r3
 8001b96:	2b02      	cmp	r3, #2
 8001b98:	d901      	bls.n	8001b9e <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8001b9a:	2303      	movs	r3, #3
 8001b9c:	e047      	b.n	8001c2e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b9e:	4b26      	ldr	r3, [pc, #152]	; (8001c38 <HAL_RCC_OscConfig+0x620>)
 8001ba0:	681a      	ldr	r2, [r3, #0]
 8001ba2:	2380      	movs	r3, #128	; 0x80
 8001ba4:	049b      	lsls	r3, r3, #18
 8001ba6:	4013      	ands	r3, r2
 8001ba8:	d0f0      	beq.n	8001b8c <HAL_RCC_OscConfig+0x574>
 8001baa:	e03f      	b.n	8001c2c <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bac:	4b22      	ldr	r3, [pc, #136]	; (8001c38 <HAL_RCC_OscConfig+0x620>)
 8001bae:	681a      	ldr	r2, [r3, #0]
 8001bb0:	4b21      	ldr	r3, [pc, #132]	; (8001c38 <HAL_RCC_OscConfig+0x620>)
 8001bb2:	4924      	ldr	r1, [pc, #144]	; (8001c44 <HAL_RCC_OscConfig+0x62c>)
 8001bb4:	400a      	ands	r2, r1
 8001bb6:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bb8:	f7ff fa86 	bl	80010c8 <HAL_GetTick>
 8001bbc:	0003      	movs	r3, r0
 8001bbe:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001bc0:	e008      	b.n	8001bd4 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001bc2:	f7ff fa81 	bl	80010c8 <HAL_GetTick>
 8001bc6:	0002      	movs	r2, r0
 8001bc8:	69bb      	ldr	r3, [r7, #24]
 8001bca:	1ad3      	subs	r3, r2, r3
 8001bcc:	2b02      	cmp	r3, #2
 8001bce:	d901      	bls.n	8001bd4 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8001bd0:	2303      	movs	r3, #3
 8001bd2:	e02c      	b.n	8001c2e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001bd4:	4b18      	ldr	r3, [pc, #96]	; (8001c38 <HAL_RCC_OscConfig+0x620>)
 8001bd6:	681a      	ldr	r2, [r3, #0]
 8001bd8:	2380      	movs	r3, #128	; 0x80
 8001bda:	049b      	lsls	r3, r3, #18
 8001bdc:	4013      	ands	r3, r2
 8001bde:	d1f0      	bne.n	8001bc2 <HAL_RCC_OscConfig+0x5aa>
 8001be0:	e024      	b.n	8001c2c <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	6a1b      	ldr	r3, [r3, #32]
 8001be6:	2b01      	cmp	r3, #1
 8001be8:	d101      	bne.n	8001bee <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8001bea:	2301      	movs	r3, #1
 8001bec:	e01f      	b.n	8001c2e <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001bee:	4b12      	ldr	r3, [pc, #72]	; (8001c38 <HAL_RCC_OscConfig+0x620>)
 8001bf0:	685b      	ldr	r3, [r3, #4]
 8001bf2:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001bf4:	4b10      	ldr	r3, [pc, #64]	; (8001c38 <HAL_RCC_OscConfig+0x620>)
 8001bf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bf8:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001bfa:	697a      	ldr	r2, [r7, #20]
 8001bfc:	2380      	movs	r3, #128	; 0x80
 8001bfe:	025b      	lsls	r3, r3, #9
 8001c00:	401a      	ands	r2, r3
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c06:	429a      	cmp	r2, r3
 8001c08:	d10e      	bne.n	8001c28 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001c0a:	693b      	ldr	r3, [r7, #16]
 8001c0c:	220f      	movs	r2, #15
 8001c0e:	401a      	ands	r2, r3
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c14:	429a      	cmp	r2, r3
 8001c16:	d107      	bne.n	8001c28 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001c18:	697a      	ldr	r2, [r7, #20]
 8001c1a:	23f0      	movs	r3, #240	; 0xf0
 8001c1c:	039b      	lsls	r3, r3, #14
 8001c1e:	401a      	ands	r2, r3
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001c24:	429a      	cmp	r2, r3
 8001c26:	d001      	beq.n	8001c2c <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8001c28:	2301      	movs	r3, #1
 8001c2a:	e000      	b.n	8001c2e <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8001c2c:	2300      	movs	r3, #0
}
 8001c2e:	0018      	movs	r0, r3
 8001c30:	46bd      	mov	sp, r7
 8001c32:	b008      	add	sp, #32
 8001c34:	bd80      	pop	{r7, pc}
 8001c36:	46c0      	nop			; (mov r8, r8)
 8001c38:	40021000 	.word	0x40021000
 8001c3c:	00001388 	.word	0x00001388
 8001c40:	efffffff 	.word	0xefffffff
 8001c44:	feffffff 	.word	0xfeffffff
 8001c48:	ffc2ffff 	.word	0xffc2ffff

08001c4c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b084      	sub	sp, #16
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
 8001c54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d101      	bne.n	8001c60 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001c5c:	2301      	movs	r3, #1
 8001c5e:	e0b3      	b.n	8001dc8 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001c60:	4b5b      	ldr	r3, [pc, #364]	; (8001dd0 <HAL_RCC_ClockConfig+0x184>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	2201      	movs	r2, #1
 8001c66:	4013      	ands	r3, r2
 8001c68:	683a      	ldr	r2, [r7, #0]
 8001c6a:	429a      	cmp	r2, r3
 8001c6c:	d911      	bls.n	8001c92 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c6e:	4b58      	ldr	r3, [pc, #352]	; (8001dd0 <HAL_RCC_ClockConfig+0x184>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	2201      	movs	r2, #1
 8001c74:	4393      	bics	r3, r2
 8001c76:	0019      	movs	r1, r3
 8001c78:	4b55      	ldr	r3, [pc, #340]	; (8001dd0 <HAL_RCC_ClockConfig+0x184>)
 8001c7a:	683a      	ldr	r2, [r7, #0]
 8001c7c:	430a      	orrs	r2, r1
 8001c7e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c80:	4b53      	ldr	r3, [pc, #332]	; (8001dd0 <HAL_RCC_ClockConfig+0x184>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	2201      	movs	r2, #1
 8001c86:	4013      	ands	r3, r2
 8001c88:	683a      	ldr	r2, [r7, #0]
 8001c8a:	429a      	cmp	r2, r3
 8001c8c:	d001      	beq.n	8001c92 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8001c8e:	2301      	movs	r3, #1
 8001c90:	e09a      	b.n	8001dc8 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	2202      	movs	r2, #2
 8001c98:	4013      	ands	r3, r2
 8001c9a:	d015      	beq.n	8001cc8 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	2204      	movs	r2, #4
 8001ca2:	4013      	ands	r3, r2
 8001ca4:	d006      	beq.n	8001cb4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001ca6:	4b4b      	ldr	r3, [pc, #300]	; (8001dd4 <HAL_RCC_ClockConfig+0x188>)
 8001ca8:	685a      	ldr	r2, [r3, #4]
 8001caa:	4b4a      	ldr	r3, [pc, #296]	; (8001dd4 <HAL_RCC_ClockConfig+0x188>)
 8001cac:	21e0      	movs	r1, #224	; 0xe0
 8001cae:	00c9      	lsls	r1, r1, #3
 8001cb0:	430a      	orrs	r2, r1
 8001cb2:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001cb4:	4b47      	ldr	r3, [pc, #284]	; (8001dd4 <HAL_RCC_ClockConfig+0x188>)
 8001cb6:	685b      	ldr	r3, [r3, #4]
 8001cb8:	22f0      	movs	r2, #240	; 0xf0
 8001cba:	4393      	bics	r3, r2
 8001cbc:	0019      	movs	r1, r3
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	689a      	ldr	r2, [r3, #8]
 8001cc2:	4b44      	ldr	r3, [pc, #272]	; (8001dd4 <HAL_RCC_ClockConfig+0x188>)
 8001cc4:	430a      	orrs	r2, r1
 8001cc6:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	2201      	movs	r2, #1
 8001cce:	4013      	ands	r3, r2
 8001cd0:	d040      	beq.n	8001d54 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	685b      	ldr	r3, [r3, #4]
 8001cd6:	2b01      	cmp	r3, #1
 8001cd8:	d107      	bne.n	8001cea <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cda:	4b3e      	ldr	r3, [pc, #248]	; (8001dd4 <HAL_RCC_ClockConfig+0x188>)
 8001cdc:	681a      	ldr	r2, [r3, #0]
 8001cde:	2380      	movs	r3, #128	; 0x80
 8001ce0:	029b      	lsls	r3, r3, #10
 8001ce2:	4013      	ands	r3, r2
 8001ce4:	d114      	bne.n	8001d10 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	e06e      	b.n	8001dc8 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	685b      	ldr	r3, [r3, #4]
 8001cee:	2b02      	cmp	r3, #2
 8001cf0:	d107      	bne.n	8001d02 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001cf2:	4b38      	ldr	r3, [pc, #224]	; (8001dd4 <HAL_RCC_ClockConfig+0x188>)
 8001cf4:	681a      	ldr	r2, [r3, #0]
 8001cf6:	2380      	movs	r3, #128	; 0x80
 8001cf8:	049b      	lsls	r3, r3, #18
 8001cfa:	4013      	ands	r3, r2
 8001cfc:	d108      	bne.n	8001d10 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001cfe:	2301      	movs	r3, #1
 8001d00:	e062      	b.n	8001dc8 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d02:	4b34      	ldr	r3, [pc, #208]	; (8001dd4 <HAL_RCC_ClockConfig+0x188>)
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	2202      	movs	r2, #2
 8001d08:	4013      	ands	r3, r2
 8001d0a:	d101      	bne.n	8001d10 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001d0c:	2301      	movs	r3, #1
 8001d0e:	e05b      	b.n	8001dc8 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d10:	4b30      	ldr	r3, [pc, #192]	; (8001dd4 <HAL_RCC_ClockConfig+0x188>)
 8001d12:	685b      	ldr	r3, [r3, #4]
 8001d14:	2203      	movs	r2, #3
 8001d16:	4393      	bics	r3, r2
 8001d18:	0019      	movs	r1, r3
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	685a      	ldr	r2, [r3, #4]
 8001d1e:	4b2d      	ldr	r3, [pc, #180]	; (8001dd4 <HAL_RCC_ClockConfig+0x188>)
 8001d20:	430a      	orrs	r2, r1
 8001d22:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001d24:	f7ff f9d0 	bl	80010c8 <HAL_GetTick>
 8001d28:	0003      	movs	r3, r0
 8001d2a:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d2c:	e009      	b.n	8001d42 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d2e:	f7ff f9cb 	bl	80010c8 <HAL_GetTick>
 8001d32:	0002      	movs	r2, r0
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	1ad3      	subs	r3, r2, r3
 8001d38:	4a27      	ldr	r2, [pc, #156]	; (8001dd8 <HAL_RCC_ClockConfig+0x18c>)
 8001d3a:	4293      	cmp	r3, r2
 8001d3c:	d901      	bls.n	8001d42 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8001d3e:	2303      	movs	r3, #3
 8001d40:	e042      	b.n	8001dc8 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d42:	4b24      	ldr	r3, [pc, #144]	; (8001dd4 <HAL_RCC_ClockConfig+0x188>)
 8001d44:	685b      	ldr	r3, [r3, #4]
 8001d46:	220c      	movs	r2, #12
 8001d48:	401a      	ands	r2, r3
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	685b      	ldr	r3, [r3, #4]
 8001d4e:	009b      	lsls	r3, r3, #2
 8001d50:	429a      	cmp	r2, r3
 8001d52:	d1ec      	bne.n	8001d2e <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001d54:	4b1e      	ldr	r3, [pc, #120]	; (8001dd0 <HAL_RCC_ClockConfig+0x184>)
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	2201      	movs	r2, #1
 8001d5a:	4013      	ands	r3, r2
 8001d5c:	683a      	ldr	r2, [r7, #0]
 8001d5e:	429a      	cmp	r2, r3
 8001d60:	d211      	bcs.n	8001d86 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d62:	4b1b      	ldr	r3, [pc, #108]	; (8001dd0 <HAL_RCC_ClockConfig+0x184>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	2201      	movs	r2, #1
 8001d68:	4393      	bics	r3, r2
 8001d6a:	0019      	movs	r1, r3
 8001d6c:	4b18      	ldr	r3, [pc, #96]	; (8001dd0 <HAL_RCC_ClockConfig+0x184>)
 8001d6e:	683a      	ldr	r2, [r7, #0]
 8001d70:	430a      	orrs	r2, r1
 8001d72:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d74:	4b16      	ldr	r3, [pc, #88]	; (8001dd0 <HAL_RCC_ClockConfig+0x184>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	2201      	movs	r2, #1
 8001d7a:	4013      	ands	r3, r2
 8001d7c:	683a      	ldr	r2, [r7, #0]
 8001d7e:	429a      	cmp	r2, r3
 8001d80:	d001      	beq.n	8001d86 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8001d82:	2301      	movs	r3, #1
 8001d84:	e020      	b.n	8001dc8 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	2204      	movs	r2, #4
 8001d8c:	4013      	ands	r3, r2
 8001d8e:	d009      	beq.n	8001da4 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001d90:	4b10      	ldr	r3, [pc, #64]	; (8001dd4 <HAL_RCC_ClockConfig+0x188>)
 8001d92:	685b      	ldr	r3, [r3, #4]
 8001d94:	4a11      	ldr	r2, [pc, #68]	; (8001ddc <HAL_RCC_ClockConfig+0x190>)
 8001d96:	4013      	ands	r3, r2
 8001d98:	0019      	movs	r1, r3
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	68da      	ldr	r2, [r3, #12]
 8001d9e:	4b0d      	ldr	r3, [pc, #52]	; (8001dd4 <HAL_RCC_ClockConfig+0x188>)
 8001da0:	430a      	orrs	r2, r1
 8001da2:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001da4:	f000 f820 	bl	8001de8 <HAL_RCC_GetSysClockFreq>
 8001da8:	0001      	movs	r1, r0
 8001daa:	4b0a      	ldr	r3, [pc, #40]	; (8001dd4 <HAL_RCC_ClockConfig+0x188>)
 8001dac:	685b      	ldr	r3, [r3, #4]
 8001dae:	091b      	lsrs	r3, r3, #4
 8001db0:	220f      	movs	r2, #15
 8001db2:	4013      	ands	r3, r2
 8001db4:	4a0a      	ldr	r2, [pc, #40]	; (8001de0 <HAL_RCC_ClockConfig+0x194>)
 8001db6:	5cd3      	ldrb	r3, [r2, r3]
 8001db8:	000a      	movs	r2, r1
 8001dba:	40da      	lsrs	r2, r3
 8001dbc:	4b09      	ldr	r3, [pc, #36]	; (8001de4 <HAL_RCC_ClockConfig+0x198>)
 8001dbe:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001dc0:	2000      	movs	r0, #0
 8001dc2:	f7ff f93b 	bl	800103c <HAL_InitTick>
  
  return HAL_OK;
 8001dc6:	2300      	movs	r3, #0
}
 8001dc8:	0018      	movs	r0, r3
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	b004      	add	sp, #16
 8001dce:	bd80      	pop	{r7, pc}
 8001dd0:	40022000 	.word	0x40022000
 8001dd4:	40021000 	.word	0x40021000
 8001dd8:	00001388 	.word	0x00001388
 8001ddc:	fffff8ff 	.word	0xfffff8ff
 8001de0:	08002748 	.word	0x08002748
 8001de4:	20000008 	.word	0x20000008

08001de8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b086      	sub	sp, #24
 8001dec:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001dee:	2300      	movs	r3, #0
 8001df0:	60fb      	str	r3, [r7, #12]
 8001df2:	2300      	movs	r3, #0
 8001df4:	60bb      	str	r3, [r7, #8]
 8001df6:	2300      	movs	r3, #0
 8001df8:	617b      	str	r3, [r7, #20]
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8001e02:	4b20      	ldr	r3, [pc, #128]	; (8001e84 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001e04:	685b      	ldr	r3, [r3, #4]
 8001e06:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	220c      	movs	r2, #12
 8001e0c:	4013      	ands	r3, r2
 8001e0e:	2b04      	cmp	r3, #4
 8001e10:	d002      	beq.n	8001e18 <HAL_RCC_GetSysClockFreq+0x30>
 8001e12:	2b08      	cmp	r3, #8
 8001e14:	d003      	beq.n	8001e1e <HAL_RCC_GetSysClockFreq+0x36>
 8001e16:	e02c      	b.n	8001e72 <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001e18:	4b1b      	ldr	r3, [pc, #108]	; (8001e88 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001e1a:	613b      	str	r3, [r7, #16]
      break;
 8001e1c:	e02c      	b.n	8001e78 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	0c9b      	lsrs	r3, r3, #18
 8001e22:	220f      	movs	r2, #15
 8001e24:	4013      	ands	r3, r2
 8001e26:	4a19      	ldr	r2, [pc, #100]	; (8001e8c <HAL_RCC_GetSysClockFreq+0xa4>)
 8001e28:	5cd3      	ldrb	r3, [r2, r3]
 8001e2a:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001e2c:	4b15      	ldr	r3, [pc, #84]	; (8001e84 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001e2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e30:	220f      	movs	r2, #15
 8001e32:	4013      	ands	r3, r2
 8001e34:	4a16      	ldr	r2, [pc, #88]	; (8001e90 <HAL_RCC_GetSysClockFreq+0xa8>)
 8001e36:	5cd3      	ldrb	r3, [r2, r3]
 8001e38:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001e3a:	68fa      	ldr	r2, [r7, #12]
 8001e3c:	2380      	movs	r3, #128	; 0x80
 8001e3e:	025b      	lsls	r3, r3, #9
 8001e40:	4013      	ands	r3, r2
 8001e42:	d009      	beq.n	8001e58 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001e44:	68b9      	ldr	r1, [r7, #8]
 8001e46:	4810      	ldr	r0, [pc, #64]	; (8001e88 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001e48:	f7fe f95e 	bl	8000108 <__udivsi3>
 8001e4c:	0003      	movs	r3, r0
 8001e4e:	001a      	movs	r2, r3
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	4353      	muls	r3, r2
 8001e54:	617b      	str	r3, [r7, #20]
 8001e56:	e009      	b.n	8001e6c <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001e58:	6879      	ldr	r1, [r7, #4]
 8001e5a:	000a      	movs	r2, r1
 8001e5c:	0152      	lsls	r2, r2, #5
 8001e5e:	1a52      	subs	r2, r2, r1
 8001e60:	0193      	lsls	r3, r2, #6
 8001e62:	1a9b      	subs	r3, r3, r2
 8001e64:	00db      	lsls	r3, r3, #3
 8001e66:	185b      	adds	r3, r3, r1
 8001e68:	021b      	lsls	r3, r3, #8
 8001e6a:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8001e6c:	697b      	ldr	r3, [r7, #20]
 8001e6e:	613b      	str	r3, [r7, #16]
      break;
 8001e70:	e002      	b.n	8001e78 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001e72:	4b05      	ldr	r3, [pc, #20]	; (8001e88 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001e74:	613b      	str	r3, [r7, #16]
      break;
 8001e76:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001e78:	693b      	ldr	r3, [r7, #16]
}
 8001e7a:	0018      	movs	r0, r3
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	b006      	add	sp, #24
 8001e80:	bd80      	pop	{r7, pc}
 8001e82:	46c0      	nop			; (mov r8, r8)
 8001e84:	40021000 	.word	0x40021000
 8001e88:	007a1200 	.word	0x007a1200
 8001e8c:	08002758 	.word	0x08002758
 8001e90:	08002768 	.word	0x08002768

08001e94 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b082      	sub	sp, #8
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d101      	bne.n	8001ea6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001ea2:	2301      	movs	r3, #1
 8001ea4:	e042      	b.n	8001f2c <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	223d      	movs	r2, #61	; 0x3d
 8001eaa:	5c9b      	ldrb	r3, [r3, r2]
 8001eac:	b2db      	uxtb	r3, r3
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d107      	bne.n	8001ec2 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	223c      	movs	r2, #60	; 0x3c
 8001eb6:	2100      	movs	r1, #0
 8001eb8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	0018      	movs	r0, r3
 8001ebe:	f7fe ffd7 	bl	8000e70 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	223d      	movs	r2, #61	; 0x3d
 8001ec6:	2102      	movs	r1, #2
 8001ec8:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681a      	ldr	r2, [r3, #0]
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	3304      	adds	r3, #4
 8001ed2:	0019      	movs	r1, r3
 8001ed4:	0010      	movs	r0, r2
 8001ed6:	f000 fa5b 	bl	8002390 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	2246      	movs	r2, #70	; 0x46
 8001ede:	2101      	movs	r1, #1
 8001ee0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	223e      	movs	r2, #62	; 0x3e
 8001ee6:	2101      	movs	r1, #1
 8001ee8:	5499      	strb	r1, [r3, r2]
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	223f      	movs	r2, #63	; 0x3f
 8001eee:	2101      	movs	r1, #1
 8001ef0:	5499      	strb	r1, [r3, r2]
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	2240      	movs	r2, #64	; 0x40
 8001ef6:	2101      	movs	r1, #1
 8001ef8:	5499      	strb	r1, [r3, r2]
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	2241      	movs	r2, #65	; 0x41
 8001efe:	2101      	movs	r1, #1
 8001f00:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	2242      	movs	r2, #66	; 0x42
 8001f06:	2101      	movs	r1, #1
 8001f08:	5499      	strb	r1, [r3, r2]
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	2243      	movs	r2, #67	; 0x43
 8001f0e:	2101      	movs	r1, #1
 8001f10:	5499      	strb	r1, [r3, r2]
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	2244      	movs	r2, #68	; 0x44
 8001f16:	2101      	movs	r1, #1
 8001f18:	5499      	strb	r1, [r3, r2]
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	2245      	movs	r2, #69	; 0x45
 8001f1e:	2101      	movs	r1, #1
 8001f20:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	223d      	movs	r2, #61	; 0x3d
 8001f26:	2101      	movs	r1, #1
 8001f28:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001f2a:	2300      	movs	r3, #0
}
 8001f2c:	0018      	movs	r0, r3
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	b002      	add	sp, #8
 8001f32:	bd80      	pop	{r7, pc}

08001f34 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b084      	sub	sp, #16
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	223d      	movs	r2, #61	; 0x3d
 8001f40:	5c9b      	ldrb	r3, [r3, r2]
 8001f42:	b2db      	uxtb	r3, r3
 8001f44:	2b01      	cmp	r3, #1
 8001f46:	d001      	beq.n	8001f4c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001f48:	2301      	movs	r3, #1
 8001f4a:	e036      	b.n	8001fba <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	223d      	movs	r2, #61	; 0x3d
 8001f50:	2102      	movs	r1, #2
 8001f52:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	68da      	ldr	r2, [r3, #12]
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	2101      	movs	r1, #1
 8001f60:	430a      	orrs	r2, r1
 8001f62:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	4a16      	ldr	r2, [pc, #88]	; (8001fc4 <HAL_TIM_Base_Start_IT+0x90>)
 8001f6a:	4293      	cmp	r3, r2
 8001f6c:	d00a      	beq.n	8001f84 <HAL_TIM_Base_Start_IT+0x50>
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681a      	ldr	r2, [r3, #0]
 8001f72:	2380      	movs	r3, #128	; 0x80
 8001f74:	05db      	lsls	r3, r3, #23
 8001f76:	429a      	cmp	r2, r3
 8001f78:	d004      	beq.n	8001f84 <HAL_TIM_Base_Start_IT+0x50>
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	4a12      	ldr	r2, [pc, #72]	; (8001fc8 <HAL_TIM_Base_Start_IT+0x94>)
 8001f80:	4293      	cmp	r3, r2
 8001f82:	d111      	bne.n	8001fa8 <HAL_TIM_Base_Start_IT+0x74>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	689b      	ldr	r3, [r3, #8]
 8001f8a:	2207      	movs	r2, #7
 8001f8c:	4013      	ands	r3, r2
 8001f8e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	2b06      	cmp	r3, #6
 8001f94:	d010      	beq.n	8001fb8 <HAL_TIM_Base_Start_IT+0x84>
    {
      __HAL_TIM_ENABLE(htim);
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	681a      	ldr	r2, [r3, #0]
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	2101      	movs	r1, #1
 8001fa2:	430a      	orrs	r2, r1
 8001fa4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001fa6:	e007      	b.n	8001fb8 <HAL_TIM_Base_Start_IT+0x84>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	681a      	ldr	r2, [r3, #0]
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	2101      	movs	r1, #1
 8001fb4:	430a      	orrs	r2, r1
 8001fb6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001fb8:	2300      	movs	r3, #0
}
 8001fba:	0018      	movs	r0, r3
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	b004      	add	sp, #16
 8001fc0:	bd80      	pop	{r7, pc}
 8001fc2:	46c0      	nop			; (mov r8, r8)
 8001fc4:	40012c00 	.word	0x40012c00
 8001fc8:	40000400 	.word	0x40000400

08001fcc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b084      	sub	sp, #16
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	68db      	ldr	r3, [r3, #12]
 8001fda:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	691b      	ldr	r3, [r3, #16]
 8001fe2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001fe4:	68bb      	ldr	r3, [r7, #8]
 8001fe6:	2202      	movs	r2, #2
 8001fe8:	4013      	ands	r3, r2
 8001fea:	d021      	beq.n	8002030 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	2202      	movs	r2, #2
 8001ff0:	4013      	ands	r3, r2
 8001ff2:	d01d      	beq.n	8002030 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	2203      	movs	r2, #3
 8001ffa:	4252      	negs	r2, r2
 8001ffc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	2201      	movs	r2, #1
 8002002:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	699b      	ldr	r3, [r3, #24]
 800200a:	2203      	movs	r2, #3
 800200c:	4013      	ands	r3, r2
 800200e:	d004      	beq.n	800201a <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	0018      	movs	r0, r3
 8002014:	f000 f9a4 	bl	8002360 <HAL_TIM_IC_CaptureCallback>
 8002018:	e007      	b.n	800202a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	0018      	movs	r0, r3
 800201e:	f000 f997 	bl	8002350 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	0018      	movs	r0, r3
 8002026:	f000 f9a3 	bl	8002370 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	2200      	movs	r2, #0
 800202e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002030:	68bb      	ldr	r3, [r7, #8]
 8002032:	2204      	movs	r2, #4
 8002034:	4013      	ands	r3, r2
 8002036:	d022      	beq.n	800207e <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	2204      	movs	r2, #4
 800203c:	4013      	ands	r3, r2
 800203e:	d01e      	beq.n	800207e <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	2205      	movs	r2, #5
 8002046:	4252      	negs	r2, r2
 8002048:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	2202      	movs	r2, #2
 800204e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	699a      	ldr	r2, [r3, #24]
 8002056:	23c0      	movs	r3, #192	; 0xc0
 8002058:	009b      	lsls	r3, r3, #2
 800205a:	4013      	ands	r3, r2
 800205c:	d004      	beq.n	8002068 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	0018      	movs	r0, r3
 8002062:	f000 f97d 	bl	8002360 <HAL_TIM_IC_CaptureCallback>
 8002066:	e007      	b.n	8002078 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	0018      	movs	r0, r3
 800206c:	f000 f970 	bl	8002350 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	0018      	movs	r0, r3
 8002074:	f000 f97c 	bl	8002370 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	2200      	movs	r2, #0
 800207c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800207e:	68bb      	ldr	r3, [r7, #8]
 8002080:	2208      	movs	r2, #8
 8002082:	4013      	ands	r3, r2
 8002084:	d021      	beq.n	80020ca <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	2208      	movs	r2, #8
 800208a:	4013      	ands	r3, r2
 800208c:	d01d      	beq.n	80020ca <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	2209      	movs	r2, #9
 8002094:	4252      	negs	r2, r2
 8002096:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	2204      	movs	r2, #4
 800209c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	69db      	ldr	r3, [r3, #28]
 80020a4:	2203      	movs	r2, #3
 80020a6:	4013      	ands	r3, r2
 80020a8:	d004      	beq.n	80020b4 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	0018      	movs	r0, r3
 80020ae:	f000 f957 	bl	8002360 <HAL_TIM_IC_CaptureCallback>
 80020b2:	e007      	b.n	80020c4 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	0018      	movs	r0, r3
 80020b8:	f000 f94a 	bl	8002350 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	0018      	movs	r0, r3
 80020c0:	f000 f956 	bl	8002370 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	2200      	movs	r2, #0
 80020c8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80020ca:	68bb      	ldr	r3, [r7, #8]
 80020cc:	2210      	movs	r2, #16
 80020ce:	4013      	ands	r3, r2
 80020d0:	d022      	beq.n	8002118 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	2210      	movs	r2, #16
 80020d6:	4013      	ands	r3, r2
 80020d8:	d01e      	beq.n	8002118 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	2211      	movs	r2, #17
 80020e0:	4252      	negs	r2, r2
 80020e2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	2208      	movs	r2, #8
 80020e8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	69da      	ldr	r2, [r3, #28]
 80020f0:	23c0      	movs	r3, #192	; 0xc0
 80020f2:	009b      	lsls	r3, r3, #2
 80020f4:	4013      	ands	r3, r2
 80020f6:	d004      	beq.n	8002102 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	0018      	movs	r0, r3
 80020fc:	f000 f930 	bl	8002360 <HAL_TIM_IC_CaptureCallback>
 8002100:	e007      	b.n	8002112 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	0018      	movs	r0, r3
 8002106:	f000 f923 	bl	8002350 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	0018      	movs	r0, r3
 800210e:	f000 f92f 	bl	8002370 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	2200      	movs	r2, #0
 8002116:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002118:	68bb      	ldr	r3, [r7, #8]
 800211a:	2201      	movs	r2, #1
 800211c:	4013      	ands	r3, r2
 800211e:	d00c      	beq.n	800213a <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	2201      	movs	r2, #1
 8002124:	4013      	ands	r3, r2
 8002126:	d008      	beq.n	800213a <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	2202      	movs	r2, #2
 800212e:	4252      	negs	r2, r2
 8002130:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	0018      	movs	r0, r3
 8002136:	f7fe ff37 	bl	8000fa8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800213a:	68bb      	ldr	r3, [r7, #8]
 800213c:	2280      	movs	r2, #128	; 0x80
 800213e:	4013      	ands	r3, r2
 8002140:	d00c      	beq.n	800215c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	2280      	movs	r2, #128	; 0x80
 8002146:	4013      	ands	r3, r2
 8002148:	d008      	beq.n	800215c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	2281      	movs	r2, #129	; 0x81
 8002150:	4252      	negs	r2, r2
 8002152:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	0018      	movs	r0, r3
 8002158:	f000 fa98 	bl	800268c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800215c:	68bb      	ldr	r3, [r7, #8]
 800215e:	2240      	movs	r2, #64	; 0x40
 8002160:	4013      	ands	r3, r2
 8002162:	d00c      	beq.n	800217e <HAL_TIM_IRQHandler+0x1b2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	2240      	movs	r2, #64	; 0x40
 8002168:	4013      	ands	r3, r2
 800216a:	d008      	beq.n	800217e <HAL_TIM_IRQHandler+0x1b2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	2241      	movs	r2, #65	; 0x41
 8002172:	4252      	negs	r2, r2
 8002174:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	0018      	movs	r0, r3
 800217a:	f000 f901 	bl	8002380 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800217e:	68bb      	ldr	r3, [r7, #8]
 8002180:	2220      	movs	r2, #32
 8002182:	4013      	ands	r3, r2
 8002184:	d00c      	beq.n	80021a0 <HAL_TIM_IRQHandler+0x1d4>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	2220      	movs	r2, #32
 800218a:	4013      	ands	r3, r2
 800218c:	d008      	beq.n	80021a0 <HAL_TIM_IRQHandler+0x1d4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	2221      	movs	r2, #33	; 0x21
 8002194:	4252      	negs	r2, r2
 8002196:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	0018      	movs	r0, r3
 800219c:	f000 fa6e 	bl	800267c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80021a0:	46c0      	nop			; (mov r8, r8)
 80021a2:	46bd      	mov	sp, r7
 80021a4:	b004      	add	sp, #16
 80021a6:	bd80      	pop	{r7, pc}

080021a8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b084      	sub	sp, #16
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
 80021b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80021b2:	230f      	movs	r3, #15
 80021b4:	18fb      	adds	r3, r7, r3
 80021b6:	2200      	movs	r2, #0
 80021b8:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	223c      	movs	r2, #60	; 0x3c
 80021be:	5c9b      	ldrb	r3, [r3, r2]
 80021c0:	2b01      	cmp	r3, #1
 80021c2:	d101      	bne.n	80021c8 <HAL_TIM_ConfigClockSource+0x20>
 80021c4:	2302      	movs	r3, #2
 80021c6:	e0bc      	b.n	8002342 <HAL_TIM_ConfigClockSource+0x19a>
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	223c      	movs	r2, #60	; 0x3c
 80021cc:	2101      	movs	r1, #1
 80021ce:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	223d      	movs	r2, #61	; 0x3d
 80021d4:	2102      	movs	r1, #2
 80021d6:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	689b      	ldr	r3, [r3, #8]
 80021de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80021e0:	68bb      	ldr	r3, [r7, #8]
 80021e2:	2277      	movs	r2, #119	; 0x77
 80021e4:	4393      	bics	r3, r2
 80021e6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80021e8:	68bb      	ldr	r3, [r7, #8]
 80021ea:	4a58      	ldr	r2, [pc, #352]	; (800234c <HAL_TIM_ConfigClockSource+0x1a4>)
 80021ec:	4013      	ands	r3, r2
 80021ee:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	68ba      	ldr	r2, [r7, #8]
 80021f6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80021f8:	683b      	ldr	r3, [r7, #0]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	2280      	movs	r2, #128	; 0x80
 80021fe:	0192      	lsls	r2, r2, #6
 8002200:	4293      	cmp	r3, r2
 8002202:	d040      	beq.n	8002286 <HAL_TIM_ConfigClockSource+0xde>
 8002204:	2280      	movs	r2, #128	; 0x80
 8002206:	0192      	lsls	r2, r2, #6
 8002208:	4293      	cmp	r3, r2
 800220a:	d900      	bls.n	800220e <HAL_TIM_ConfigClockSource+0x66>
 800220c:	e088      	b.n	8002320 <HAL_TIM_ConfigClockSource+0x178>
 800220e:	2280      	movs	r2, #128	; 0x80
 8002210:	0152      	lsls	r2, r2, #5
 8002212:	4293      	cmp	r3, r2
 8002214:	d100      	bne.n	8002218 <HAL_TIM_ConfigClockSource+0x70>
 8002216:	e088      	b.n	800232a <HAL_TIM_ConfigClockSource+0x182>
 8002218:	2280      	movs	r2, #128	; 0x80
 800221a:	0152      	lsls	r2, r2, #5
 800221c:	4293      	cmp	r3, r2
 800221e:	d900      	bls.n	8002222 <HAL_TIM_ConfigClockSource+0x7a>
 8002220:	e07e      	b.n	8002320 <HAL_TIM_ConfigClockSource+0x178>
 8002222:	2b70      	cmp	r3, #112	; 0x70
 8002224:	d018      	beq.n	8002258 <HAL_TIM_ConfigClockSource+0xb0>
 8002226:	d900      	bls.n	800222a <HAL_TIM_ConfigClockSource+0x82>
 8002228:	e07a      	b.n	8002320 <HAL_TIM_ConfigClockSource+0x178>
 800222a:	2b60      	cmp	r3, #96	; 0x60
 800222c:	d04f      	beq.n	80022ce <HAL_TIM_ConfigClockSource+0x126>
 800222e:	d900      	bls.n	8002232 <HAL_TIM_ConfigClockSource+0x8a>
 8002230:	e076      	b.n	8002320 <HAL_TIM_ConfigClockSource+0x178>
 8002232:	2b50      	cmp	r3, #80	; 0x50
 8002234:	d03b      	beq.n	80022ae <HAL_TIM_ConfigClockSource+0x106>
 8002236:	d900      	bls.n	800223a <HAL_TIM_ConfigClockSource+0x92>
 8002238:	e072      	b.n	8002320 <HAL_TIM_ConfigClockSource+0x178>
 800223a:	2b40      	cmp	r3, #64	; 0x40
 800223c:	d057      	beq.n	80022ee <HAL_TIM_ConfigClockSource+0x146>
 800223e:	d900      	bls.n	8002242 <HAL_TIM_ConfigClockSource+0x9a>
 8002240:	e06e      	b.n	8002320 <HAL_TIM_ConfigClockSource+0x178>
 8002242:	2b30      	cmp	r3, #48	; 0x30
 8002244:	d063      	beq.n	800230e <HAL_TIM_ConfigClockSource+0x166>
 8002246:	d86b      	bhi.n	8002320 <HAL_TIM_ConfigClockSource+0x178>
 8002248:	2b20      	cmp	r3, #32
 800224a:	d060      	beq.n	800230e <HAL_TIM_ConfigClockSource+0x166>
 800224c:	d868      	bhi.n	8002320 <HAL_TIM_ConfigClockSource+0x178>
 800224e:	2b00      	cmp	r3, #0
 8002250:	d05d      	beq.n	800230e <HAL_TIM_ConfigClockSource+0x166>
 8002252:	2b10      	cmp	r3, #16
 8002254:	d05b      	beq.n	800230e <HAL_TIM_ConfigClockSource+0x166>
 8002256:	e063      	b.n	8002320 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6818      	ldr	r0, [r3, #0]
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	6899      	ldr	r1, [r3, #8]
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	685a      	ldr	r2, [r3, #4]
 8002264:	683b      	ldr	r3, [r7, #0]
 8002266:	68db      	ldr	r3, [r3, #12]
 8002268:	f000 f990 	bl	800258c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	689b      	ldr	r3, [r3, #8]
 8002272:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002274:	68bb      	ldr	r3, [r7, #8]
 8002276:	2277      	movs	r2, #119	; 0x77
 8002278:	4313      	orrs	r3, r2
 800227a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	68ba      	ldr	r2, [r7, #8]
 8002282:	609a      	str	r2, [r3, #8]
      break;
 8002284:	e052      	b.n	800232c <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	6818      	ldr	r0, [r3, #0]
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	6899      	ldr	r1, [r3, #8]
 800228e:	683b      	ldr	r3, [r7, #0]
 8002290:	685a      	ldr	r2, [r3, #4]
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	68db      	ldr	r3, [r3, #12]
 8002296:	f000 f979 	bl	800258c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	689a      	ldr	r2, [r3, #8]
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	2180      	movs	r1, #128	; 0x80
 80022a6:	01c9      	lsls	r1, r1, #7
 80022a8:	430a      	orrs	r2, r1
 80022aa:	609a      	str	r2, [r3, #8]
      break;
 80022ac:	e03e      	b.n	800232c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6818      	ldr	r0, [r3, #0]
 80022b2:	683b      	ldr	r3, [r7, #0]
 80022b4:	6859      	ldr	r1, [r3, #4]
 80022b6:	683b      	ldr	r3, [r7, #0]
 80022b8:	68db      	ldr	r3, [r3, #12]
 80022ba:	001a      	movs	r2, r3
 80022bc:	f000 f8ec 	bl	8002498 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	2150      	movs	r1, #80	; 0x50
 80022c6:	0018      	movs	r0, r3
 80022c8:	f000 f946 	bl	8002558 <TIM_ITRx_SetConfig>
      break;
 80022cc:	e02e      	b.n	800232c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	6818      	ldr	r0, [r3, #0]
 80022d2:	683b      	ldr	r3, [r7, #0]
 80022d4:	6859      	ldr	r1, [r3, #4]
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	68db      	ldr	r3, [r3, #12]
 80022da:	001a      	movs	r2, r3
 80022dc:	f000 f90a 	bl	80024f4 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	2160      	movs	r1, #96	; 0x60
 80022e6:	0018      	movs	r0, r3
 80022e8:	f000 f936 	bl	8002558 <TIM_ITRx_SetConfig>
      break;
 80022ec:	e01e      	b.n	800232c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	6818      	ldr	r0, [r3, #0]
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	6859      	ldr	r1, [r3, #4]
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	68db      	ldr	r3, [r3, #12]
 80022fa:	001a      	movs	r2, r3
 80022fc:	f000 f8cc 	bl	8002498 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	2140      	movs	r1, #64	; 0x40
 8002306:	0018      	movs	r0, r3
 8002308:	f000 f926 	bl	8002558 <TIM_ITRx_SetConfig>
      break;
 800230c:	e00e      	b.n	800232c <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681a      	ldr	r2, [r3, #0]
 8002312:	683b      	ldr	r3, [r7, #0]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	0019      	movs	r1, r3
 8002318:	0010      	movs	r0, r2
 800231a:	f000 f91d 	bl	8002558 <TIM_ITRx_SetConfig>
      break;
 800231e:	e005      	b.n	800232c <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8002320:	230f      	movs	r3, #15
 8002322:	18fb      	adds	r3, r7, r3
 8002324:	2201      	movs	r2, #1
 8002326:	701a      	strb	r2, [r3, #0]
      break;
 8002328:	e000      	b.n	800232c <HAL_TIM_ConfigClockSource+0x184>
      break;
 800232a:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	223d      	movs	r2, #61	; 0x3d
 8002330:	2101      	movs	r1, #1
 8002332:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	223c      	movs	r2, #60	; 0x3c
 8002338:	2100      	movs	r1, #0
 800233a:	5499      	strb	r1, [r3, r2]

  return status;
 800233c:	230f      	movs	r3, #15
 800233e:	18fb      	adds	r3, r7, r3
 8002340:	781b      	ldrb	r3, [r3, #0]
}
 8002342:	0018      	movs	r0, r3
 8002344:	46bd      	mov	sp, r7
 8002346:	b004      	add	sp, #16
 8002348:	bd80      	pop	{r7, pc}
 800234a:	46c0      	nop			; (mov r8, r8)
 800234c:	ffff00ff 	.word	0xffff00ff

08002350 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b082      	sub	sp, #8
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002358:	46c0      	nop			; (mov r8, r8)
 800235a:	46bd      	mov	sp, r7
 800235c:	b002      	add	sp, #8
 800235e:	bd80      	pop	{r7, pc}

08002360 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b082      	sub	sp, #8
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002368:	46c0      	nop			; (mov r8, r8)
 800236a:	46bd      	mov	sp, r7
 800236c:	b002      	add	sp, #8
 800236e:	bd80      	pop	{r7, pc}

08002370 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b082      	sub	sp, #8
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002378:	46c0      	nop			; (mov r8, r8)
 800237a:	46bd      	mov	sp, r7
 800237c:	b002      	add	sp, #8
 800237e:	bd80      	pop	{r7, pc}

08002380 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b082      	sub	sp, #8
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002388:	46c0      	nop			; (mov r8, r8)
 800238a:	46bd      	mov	sp, r7
 800238c:	b002      	add	sp, #8
 800238e:	bd80      	pop	{r7, pc}

08002390 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b084      	sub	sp, #16
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
 8002398:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	4a37      	ldr	r2, [pc, #220]	; (8002480 <TIM_Base_SetConfig+0xf0>)
 80023a4:	4293      	cmp	r3, r2
 80023a6:	d008      	beq.n	80023ba <TIM_Base_SetConfig+0x2a>
 80023a8:	687a      	ldr	r2, [r7, #4]
 80023aa:	2380      	movs	r3, #128	; 0x80
 80023ac:	05db      	lsls	r3, r3, #23
 80023ae:	429a      	cmp	r2, r3
 80023b0:	d003      	beq.n	80023ba <TIM_Base_SetConfig+0x2a>
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	4a33      	ldr	r2, [pc, #204]	; (8002484 <TIM_Base_SetConfig+0xf4>)
 80023b6:	4293      	cmp	r3, r2
 80023b8:	d108      	bne.n	80023cc <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	2270      	movs	r2, #112	; 0x70
 80023be:	4393      	bics	r3, r2
 80023c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	685b      	ldr	r3, [r3, #4]
 80023c6:	68fa      	ldr	r2, [r7, #12]
 80023c8:	4313      	orrs	r3, r2
 80023ca:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	4a2c      	ldr	r2, [pc, #176]	; (8002480 <TIM_Base_SetConfig+0xf0>)
 80023d0:	4293      	cmp	r3, r2
 80023d2:	d014      	beq.n	80023fe <TIM_Base_SetConfig+0x6e>
 80023d4:	687a      	ldr	r2, [r7, #4]
 80023d6:	2380      	movs	r3, #128	; 0x80
 80023d8:	05db      	lsls	r3, r3, #23
 80023da:	429a      	cmp	r2, r3
 80023dc:	d00f      	beq.n	80023fe <TIM_Base_SetConfig+0x6e>
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	4a28      	ldr	r2, [pc, #160]	; (8002484 <TIM_Base_SetConfig+0xf4>)
 80023e2:	4293      	cmp	r3, r2
 80023e4:	d00b      	beq.n	80023fe <TIM_Base_SetConfig+0x6e>
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	4a27      	ldr	r2, [pc, #156]	; (8002488 <TIM_Base_SetConfig+0xf8>)
 80023ea:	4293      	cmp	r3, r2
 80023ec:	d007      	beq.n	80023fe <TIM_Base_SetConfig+0x6e>
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	4a26      	ldr	r2, [pc, #152]	; (800248c <TIM_Base_SetConfig+0xfc>)
 80023f2:	4293      	cmp	r3, r2
 80023f4:	d003      	beq.n	80023fe <TIM_Base_SetConfig+0x6e>
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	4a25      	ldr	r2, [pc, #148]	; (8002490 <TIM_Base_SetConfig+0x100>)
 80023fa:	4293      	cmp	r3, r2
 80023fc:	d108      	bne.n	8002410 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	4a24      	ldr	r2, [pc, #144]	; (8002494 <TIM_Base_SetConfig+0x104>)
 8002402:	4013      	ands	r3, r2
 8002404:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002406:	683b      	ldr	r3, [r7, #0]
 8002408:	68db      	ldr	r3, [r3, #12]
 800240a:	68fa      	ldr	r2, [r7, #12]
 800240c:	4313      	orrs	r3, r2
 800240e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	2280      	movs	r2, #128	; 0x80
 8002414:	4393      	bics	r3, r2
 8002416:	001a      	movs	r2, r3
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	695b      	ldr	r3, [r3, #20]
 800241c:	4313      	orrs	r3, r2
 800241e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	68fa      	ldr	r2, [r7, #12]
 8002424:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002426:	683b      	ldr	r3, [r7, #0]
 8002428:	689a      	ldr	r2, [r3, #8]
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	681a      	ldr	r2, [r3, #0]
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	4a11      	ldr	r2, [pc, #68]	; (8002480 <TIM_Base_SetConfig+0xf0>)
 800243a:	4293      	cmp	r3, r2
 800243c:	d007      	beq.n	800244e <TIM_Base_SetConfig+0xbe>
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	4a12      	ldr	r2, [pc, #72]	; (800248c <TIM_Base_SetConfig+0xfc>)
 8002442:	4293      	cmp	r3, r2
 8002444:	d003      	beq.n	800244e <TIM_Base_SetConfig+0xbe>
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	4a11      	ldr	r2, [pc, #68]	; (8002490 <TIM_Base_SetConfig+0x100>)
 800244a:	4293      	cmp	r3, r2
 800244c:	d103      	bne.n	8002456 <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	691a      	ldr	r2, [r3, #16]
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	2201      	movs	r2, #1
 800245a:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	691b      	ldr	r3, [r3, #16]
 8002460:	2201      	movs	r2, #1
 8002462:	4013      	ands	r3, r2
 8002464:	2b01      	cmp	r3, #1
 8002466:	d106      	bne.n	8002476 <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	691b      	ldr	r3, [r3, #16]
 800246c:	2201      	movs	r2, #1
 800246e:	4393      	bics	r3, r2
 8002470:	001a      	movs	r2, r3
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	611a      	str	r2, [r3, #16]
  }
}
 8002476:	46c0      	nop			; (mov r8, r8)
 8002478:	46bd      	mov	sp, r7
 800247a:	b004      	add	sp, #16
 800247c:	bd80      	pop	{r7, pc}
 800247e:	46c0      	nop			; (mov r8, r8)
 8002480:	40012c00 	.word	0x40012c00
 8002484:	40000400 	.word	0x40000400
 8002488:	40002000 	.word	0x40002000
 800248c:	40014400 	.word	0x40014400
 8002490:	40014800 	.word	0x40014800
 8002494:	fffffcff 	.word	0xfffffcff

08002498 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b086      	sub	sp, #24
 800249c:	af00      	add	r7, sp, #0
 800249e:	60f8      	str	r0, [r7, #12]
 80024a0:	60b9      	str	r1, [r7, #8]
 80024a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	6a1b      	ldr	r3, [r3, #32]
 80024a8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	6a1b      	ldr	r3, [r3, #32]
 80024ae:	2201      	movs	r2, #1
 80024b0:	4393      	bics	r3, r2
 80024b2:	001a      	movs	r2, r3
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	699b      	ldr	r3, [r3, #24]
 80024bc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80024be:	693b      	ldr	r3, [r7, #16]
 80024c0:	22f0      	movs	r2, #240	; 0xf0
 80024c2:	4393      	bics	r3, r2
 80024c4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	011b      	lsls	r3, r3, #4
 80024ca:	693a      	ldr	r2, [r7, #16]
 80024cc:	4313      	orrs	r3, r2
 80024ce:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80024d0:	697b      	ldr	r3, [r7, #20]
 80024d2:	220a      	movs	r2, #10
 80024d4:	4393      	bics	r3, r2
 80024d6:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80024d8:	697a      	ldr	r2, [r7, #20]
 80024da:	68bb      	ldr	r3, [r7, #8]
 80024dc:	4313      	orrs	r3, r2
 80024de:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	693a      	ldr	r2, [r7, #16]
 80024e4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	697a      	ldr	r2, [r7, #20]
 80024ea:	621a      	str	r2, [r3, #32]
}
 80024ec:	46c0      	nop			; (mov r8, r8)
 80024ee:	46bd      	mov	sp, r7
 80024f0:	b006      	add	sp, #24
 80024f2:	bd80      	pop	{r7, pc}

080024f4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b086      	sub	sp, #24
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	60f8      	str	r0, [r7, #12]
 80024fc:	60b9      	str	r1, [r7, #8]
 80024fe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	6a1b      	ldr	r3, [r3, #32]
 8002504:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	6a1b      	ldr	r3, [r3, #32]
 800250a:	2210      	movs	r2, #16
 800250c:	4393      	bics	r3, r2
 800250e:	001a      	movs	r2, r3
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	699b      	ldr	r3, [r3, #24]
 8002518:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800251a:	693b      	ldr	r3, [r7, #16]
 800251c:	4a0d      	ldr	r2, [pc, #52]	; (8002554 <TIM_TI2_ConfigInputStage+0x60>)
 800251e:	4013      	ands	r3, r2
 8002520:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	031b      	lsls	r3, r3, #12
 8002526:	693a      	ldr	r2, [r7, #16]
 8002528:	4313      	orrs	r3, r2
 800252a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800252c:	697b      	ldr	r3, [r7, #20]
 800252e:	22a0      	movs	r2, #160	; 0xa0
 8002530:	4393      	bics	r3, r2
 8002532:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002534:	68bb      	ldr	r3, [r7, #8]
 8002536:	011b      	lsls	r3, r3, #4
 8002538:	697a      	ldr	r2, [r7, #20]
 800253a:	4313      	orrs	r3, r2
 800253c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	693a      	ldr	r2, [r7, #16]
 8002542:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	697a      	ldr	r2, [r7, #20]
 8002548:	621a      	str	r2, [r3, #32]
}
 800254a:	46c0      	nop			; (mov r8, r8)
 800254c:	46bd      	mov	sp, r7
 800254e:	b006      	add	sp, #24
 8002550:	bd80      	pop	{r7, pc}
 8002552:	46c0      	nop			; (mov r8, r8)
 8002554:	ffff0fff 	.word	0xffff0fff

08002558 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b084      	sub	sp, #16
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
 8002560:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	689b      	ldr	r3, [r3, #8]
 8002566:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	2270      	movs	r2, #112	; 0x70
 800256c:	4393      	bics	r3, r2
 800256e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002570:	683a      	ldr	r2, [r7, #0]
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	4313      	orrs	r3, r2
 8002576:	2207      	movs	r2, #7
 8002578:	4313      	orrs	r3, r2
 800257a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	68fa      	ldr	r2, [r7, #12]
 8002580:	609a      	str	r2, [r3, #8]
}
 8002582:	46c0      	nop			; (mov r8, r8)
 8002584:	46bd      	mov	sp, r7
 8002586:	b004      	add	sp, #16
 8002588:	bd80      	pop	{r7, pc}
	...

0800258c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b086      	sub	sp, #24
 8002590:	af00      	add	r7, sp, #0
 8002592:	60f8      	str	r0, [r7, #12]
 8002594:	60b9      	str	r1, [r7, #8]
 8002596:	607a      	str	r2, [r7, #4]
 8002598:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	689b      	ldr	r3, [r3, #8]
 800259e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80025a0:	697b      	ldr	r3, [r7, #20]
 80025a2:	4a09      	ldr	r2, [pc, #36]	; (80025c8 <TIM_ETR_SetConfig+0x3c>)
 80025a4:	4013      	ands	r3, r2
 80025a6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80025a8:	683b      	ldr	r3, [r7, #0]
 80025aa:	021a      	lsls	r2, r3, #8
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	431a      	orrs	r2, r3
 80025b0:	68bb      	ldr	r3, [r7, #8]
 80025b2:	4313      	orrs	r3, r2
 80025b4:	697a      	ldr	r2, [r7, #20]
 80025b6:	4313      	orrs	r3, r2
 80025b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	697a      	ldr	r2, [r7, #20]
 80025be:	609a      	str	r2, [r3, #8]
}
 80025c0:	46c0      	nop			; (mov r8, r8)
 80025c2:	46bd      	mov	sp, r7
 80025c4:	b006      	add	sp, #24
 80025c6:	bd80      	pop	{r7, pc}
 80025c8:	ffff00ff 	.word	0xffff00ff

080025cc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b084      	sub	sp, #16
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
 80025d4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	223c      	movs	r2, #60	; 0x3c
 80025da:	5c9b      	ldrb	r3, [r3, r2]
 80025dc:	2b01      	cmp	r3, #1
 80025de:	d101      	bne.n	80025e4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80025e0:	2302      	movs	r3, #2
 80025e2:	e042      	b.n	800266a <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	223c      	movs	r2, #60	; 0x3c
 80025e8:	2101      	movs	r1, #1
 80025ea:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	223d      	movs	r2, #61	; 0x3d
 80025f0:	2102      	movs	r1, #2
 80025f2:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	685b      	ldr	r3, [r3, #4]
 80025fa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	689b      	ldr	r3, [r3, #8]
 8002602:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	2270      	movs	r2, #112	; 0x70
 8002608:	4393      	bics	r3, r2
 800260a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	68fa      	ldr	r2, [r7, #12]
 8002612:	4313      	orrs	r3, r2
 8002614:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	68fa      	ldr	r2, [r7, #12]
 800261c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	4a14      	ldr	r2, [pc, #80]	; (8002674 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002624:	4293      	cmp	r3, r2
 8002626:	d00a      	beq.n	800263e <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681a      	ldr	r2, [r3, #0]
 800262c:	2380      	movs	r3, #128	; 0x80
 800262e:	05db      	lsls	r3, r3, #23
 8002630:	429a      	cmp	r2, r3
 8002632:	d004      	beq.n	800263e <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	4a0f      	ldr	r2, [pc, #60]	; (8002678 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 800263a:	4293      	cmp	r3, r2
 800263c:	d10c      	bne.n	8002658 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800263e:	68bb      	ldr	r3, [r7, #8]
 8002640:	2280      	movs	r2, #128	; 0x80
 8002642:	4393      	bics	r3, r2
 8002644:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002646:	683b      	ldr	r3, [r7, #0]
 8002648:	685b      	ldr	r3, [r3, #4]
 800264a:	68ba      	ldr	r2, [r7, #8]
 800264c:	4313      	orrs	r3, r2
 800264e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	68ba      	ldr	r2, [r7, #8]
 8002656:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	223d      	movs	r2, #61	; 0x3d
 800265c:	2101      	movs	r1, #1
 800265e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	223c      	movs	r2, #60	; 0x3c
 8002664:	2100      	movs	r1, #0
 8002666:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002668:	2300      	movs	r3, #0
}
 800266a:	0018      	movs	r0, r3
 800266c:	46bd      	mov	sp, r7
 800266e:	b004      	add	sp, #16
 8002670:	bd80      	pop	{r7, pc}
 8002672:	46c0      	nop			; (mov r8, r8)
 8002674:	40012c00 	.word	0x40012c00
 8002678:	40000400 	.word	0x40000400

0800267c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b082      	sub	sp, #8
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002684:	46c0      	nop			; (mov r8, r8)
 8002686:	46bd      	mov	sp, r7
 8002688:	b002      	add	sp, #8
 800268a:	bd80      	pop	{r7, pc}

0800268c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	b082      	sub	sp, #8
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002694:	46c0      	nop			; (mov r8, r8)
 8002696:	46bd      	mov	sp, r7
 8002698:	b002      	add	sp, #8
 800269a:	bd80      	pop	{r7, pc}

0800269c <__libc_init_array>:
 800269c:	b570      	push	{r4, r5, r6, lr}
 800269e:	2600      	movs	r6, #0
 80026a0:	4d0c      	ldr	r5, [pc, #48]	; (80026d4 <__libc_init_array+0x38>)
 80026a2:	4c0d      	ldr	r4, [pc, #52]	; (80026d8 <__libc_init_array+0x3c>)
 80026a4:	1b64      	subs	r4, r4, r5
 80026a6:	10a4      	asrs	r4, r4, #2
 80026a8:	42a6      	cmp	r6, r4
 80026aa:	d109      	bne.n	80026c0 <__libc_init_array+0x24>
 80026ac:	2600      	movs	r6, #0
 80026ae:	f000 f821 	bl	80026f4 <_init>
 80026b2:	4d0a      	ldr	r5, [pc, #40]	; (80026dc <__libc_init_array+0x40>)
 80026b4:	4c0a      	ldr	r4, [pc, #40]	; (80026e0 <__libc_init_array+0x44>)
 80026b6:	1b64      	subs	r4, r4, r5
 80026b8:	10a4      	asrs	r4, r4, #2
 80026ba:	42a6      	cmp	r6, r4
 80026bc:	d105      	bne.n	80026ca <__libc_init_array+0x2e>
 80026be:	bd70      	pop	{r4, r5, r6, pc}
 80026c0:	00b3      	lsls	r3, r6, #2
 80026c2:	58eb      	ldr	r3, [r5, r3]
 80026c4:	4798      	blx	r3
 80026c6:	3601      	adds	r6, #1
 80026c8:	e7ee      	b.n	80026a8 <__libc_init_array+0xc>
 80026ca:	00b3      	lsls	r3, r6, #2
 80026cc:	58eb      	ldr	r3, [r5, r3]
 80026ce:	4798      	blx	r3
 80026d0:	3601      	adds	r6, #1
 80026d2:	e7f2      	b.n	80026ba <__libc_init_array+0x1e>
 80026d4:	08002778 	.word	0x08002778
 80026d8:	08002778 	.word	0x08002778
 80026dc:	08002778 	.word	0x08002778
 80026e0:	0800277c 	.word	0x0800277c

080026e4 <memset>:
 80026e4:	0003      	movs	r3, r0
 80026e6:	1882      	adds	r2, r0, r2
 80026e8:	4293      	cmp	r3, r2
 80026ea:	d100      	bne.n	80026ee <memset+0xa>
 80026ec:	4770      	bx	lr
 80026ee:	7019      	strb	r1, [r3, #0]
 80026f0:	3301      	adds	r3, #1
 80026f2:	e7f9      	b.n	80026e8 <memset+0x4>

080026f4 <_init>:
 80026f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80026f6:	46c0      	nop			; (mov r8, r8)
 80026f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80026fa:	bc08      	pop	{r3}
 80026fc:	469e      	mov	lr, r3
 80026fe:	4770      	bx	lr

08002700 <_fini>:
 8002700:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002702:	46c0      	nop			; (mov r8, r8)
 8002704:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002706:	bc08      	pop	{r3}
 8002708:	469e      	mov	lr, r3
 800270a:	4770      	bx	lr
