{"vcs1":{"timestamp_begin":1683313346.198865946, "rt":0.65, "ut":0.26, "st":0.12}}
{"vcselab":{"timestamp_begin":1683313346.912158680, "rt":0.42, "ut":0.23, "st":0.10}}
{"link":{"timestamp_begin":1683313347.377353241, "rt":0.22, "ut":0.07, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1683313345.859200725}
{"VCS_COMP_START_TIME": 1683313345.859200725}
{"VCS_COMP_END_TIME": 1683313347.663401366}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -debug TuringMachine_test1.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 341492}}
{"stitch_vcselab": {"peak_mem": 238992}}
