{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 153 11/29/2010 SJ Full Version " "Info: Version 10.1 Build 153 11/29/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 18 14:51:03 2016 " "Info: Processing started: Mon Jul 18 14:51:03 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off aquisition -c aquisition " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off aquisition -c aquisition" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/git_repository/verilog/aquisition/modules/spi_slave.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file /projects/git_repository/verilog/aquisition/modules/spi_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Info: Found entity 1: spi_slave" {  } { { "../modules/spi_slave.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/spi_slave.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 spi_slave_tb " "Info: Found entity 2: spi_slave_tb" {  } { { "../modules/spi_slave.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/spi_slave.v" 96 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/git_repository/verilog/aquisition/modules/spi_master.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /projects/git_repository/verilog/aquisition/modules/spi_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Info: Found entity 1: spi_master" {  } { { "../modules/spi_master.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/spi_master.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sin_gen.v(22) " "Warning (10268): Verilog HDL information at sin_gen.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "../modules/sin_gen.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/sin_gen.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/git_repository/verilog/aquisition/modules/sin_gen.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file /projects/git_repository/verilog/aquisition/modules/sin_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sin_gen " "Info: Found entity 1: sin_gen" {  } { { "../modules/sin_gen.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/sin_gen.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 sin_gen_tb " "Info: Found entity 2: sin_gen_tb" {  } { { "../modules/sin_gen.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/sin_gen.v" 571 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "adc_read.v(131) " "Warning (10268): Verilog HDL information at adc_read.v(131): always construct contains both blocking and non-blocking assignments" {  } { { "../modules/adc_read.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/adc_read.v" 131 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "adc_read.v(323) " "Warning (10268): Verilog HDL information at adc_read.v(323): always construct contains both blocking and non-blocking assignments" {  } { { "../modules/adc_read.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/adc_read.v" 323 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/git_repository/verilog/aquisition/modules/adc_read.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file /projects/git_repository/verilog/aquisition/modules/adc_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_read " "Info: Found entity 1: adc_read" {  } { { "../modules/adc_read.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/adc_read.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 adc_read_tb " "Info: Found entity 2: adc_read_tb" {  } { { "../modules/adc_read.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/adc_read.v" 267 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "logic logic.v(1) " "Warning (10463): Verilog HDL Declaration warning at logic.v(1): \"logic\" is SystemVerilog-2005 keyword" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 1 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "logic.v(165) " "Warning (10268): Verilog HDL information at logic.v(165): always construct contains both blocking and non-blocking assignments" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 165 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "logic.v(197) " "Warning (10268): Verilog HDL information at logic.v(197): always construct contains both blocking and non-blocking assignments" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 197 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "logic.v(485) " "Warning (10268): Verilog HDL information at logic.v(485): always construct contains both blocking and non-blocking assignments" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 485 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "logic.v(578) " "Warning (10268): Verilog HDL information at logic.v(578): always construct contains both blocking and non-blocking assignments" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 578 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/git_repository/verilog/aquisition/modules/logic.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file /projects/git_repository/verilog/aquisition/modules/logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 logic " "Info: Found entity 1: logic" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 logic_tb " "Info: Found entity 2: logic_tb" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 525 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/git_repository/verilog/aquisition/modules/aquisition.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file /projects/git_repository/verilog/aquisition/modules/aquisition.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sine_rom.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sine_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sine_rom " "Info: Found entity 1: sine_rom" {  } { { "sine_rom.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/altera_project/sine_rom.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dc_fifo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 dc_fifo " "Info: Found entity 1: dc_fifo" {  } { { "dc_fifo.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/altera_project/dc_fifo.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "halfcycle adc_read.v(291) " "Warning (10236): Verilog HDL Implicit Net warning at adc_read.v(291): created implicit net for \"halfcycle\"" {  } { { "../modules/adc_read.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/adc_read.v" 291 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dac_reg_miso logic.v(129) " "Warning (10236): Verilog HDL Implicit Net warning at logic.v(129): created implicit net for \"dac_reg_miso\"" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 129 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dac_reg_data_in logic.v(129) " "Warning (10236): Verilog HDL Implicit Net warning at logic.v(129): created implicit net for \"dac_reg_data_in\"" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 129 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dac_reg_busy logic.v(129) " "Warning (10236): Verilog HDL Implicit Net warning at logic.v(129): created implicit net for \"dac_reg_busy\"" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 129 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "adc_read adc_read.v(20) " "Warning (10222): Verilog HDL Parameter Declaration warning at adc_read.v(20): Parameter Declaration in module \"adc_read\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../modules/adc_read.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/adc_read.v" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "adc_read adc_read.v(21) " "Warning (10222): Verilog HDL Parameter Declaration warning at adc_read.v(21): Parameter Declaration in module \"adc_read\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../modules/adc_read.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/adc_read.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "adc_read adc_read.v(22) " "Warning (10222): Verilog HDL Parameter Declaration warning at adc_read.v(22): Parameter Declaration in module \"adc_read\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../modules/adc_read.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/adc_read.v" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "adc_read adc_read.v(23) " "Warning (10222): Verilog HDL Parameter Declaration warning at adc_read.v(23): Parameter Declaration in module \"adc_read\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../modules/adc_read.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/adc_read.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "adc_read adc_read.v(24) " "Warning (10222): Verilog HDL Parameter Declaration warning at adc_read.v(24): Parameter Declaration in module \"adc_read\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../modules/adc_read.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/adc_read.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "adc_read adc_read.v(25) " "Warning (10222): Verilog HDL Parameter Declaration warning at adc_read.v(25): Parameter Declaration in module \"adc_read\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../modules/adc_read.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/adc_read.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "adc_read adc_read.v(26) " "Warning (10222): Verilog HDL Parameter Declaration warning at adc_read.v(26): Parameter Declaration in module \"adc_read\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../modules/adc_read.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/adc_read.v" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "adc_read adc_read.v(27) " "Warning (10222): Verilog HDL Parameter Declaration warning at adc_read.v(27): Parameter Declaration in module \"adc_read\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../modules/adc_read.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/adc_read.v" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "adc_read adc_read.v(29) " "Warning (10222): Verilog HDL Parameter Declaration warning at adc_read.v(29): Parameter Declaration in module \"adc_read\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../modules/adc_read.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/adc_read.v" 29 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "adc_read adc_read.v(98) " "Warning (10222): Verilog HDL Parameter Declaration warning at adc_read.v(98): Parameter Declaration in module \"adc_read\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../modules/adc_read.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/adc_read.v" 98 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "adc_read adc_read.v(99) " "Warning (10222): Verilog HDL Parameter Declaration warning at adc_read.v(99): Parameter Declaration in module \"adc_read\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../modules/adc_read.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/adc_read.v" 99 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "logic " "Info: Elaborating entity \"logic\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "diap_current logic.v(138) " "Warning (10036): Verilog HDL or VHDL warning at logic.v(138): object \"diap_current\" assigned a value but never read" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "diap_potential logic.v(138) " "Warning (10036): Verilog HDL or VHDL warning at logic.v(138): object \"diap_potential\" assigned a value but never read" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fifo_rd_en_q logic.v(154) " "Warning (10036): Verilog HDL or VHDL warning at logic.v(154): object \"fifo_rd_en_q\" assigned a value but never read" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 logic.v(172) " "Warning (10230): Verilog HDL assignment warning at logic.v(172): truncated value with size 32 to match size of target (7)" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "logic.v(246) " "Warning (10270): Verilog HDL Case Statement warning at logic.v(246): incomplete case statement has no default case item" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 246 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 logic.v(307) " "Warning (10230): Verilog HDL assignment warning at logic.v(307): truncated value with size 32 to match size of target (2)" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 logic.v(317) " "Warning (10230): Verilog HDL assignment warning at logic.v(317): truncated value with size 32 to match size of target (2)" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 logic.v(383) " "Warning (10230): Verilog HDL assignment warning at logic.v(383): truncated value with size 32 to match size of target (2)" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 logic.v(393) " "Warning (10230): Verilog HDL assignment warning at logic.v(393): truncated value with size 32 to match size of target (2)" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 logic.v(460) " "Warning (10230): Verilog HDL assignment warning at logic.v(460): truncated value with size 32 to match size of target (3)" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 logic.v(465) " "Warning (10230): Verilog HDL assignment warning at logic.v(465): truncated value with size 32 to match size of target (3)" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dac_reg_data_out logic.v(197) " "Warning (10240): Verilog HDL Always Construct warning at logic.v(197): inferring latch(es) for variable \"dac_reg_data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 197 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "adc_read_diapason logic.v(197) " "Warning (10240): Verilog HDL Always Construct warning at logic.v(197): inferring latch(es) for variable \"adc_read_diapason\", which holds its previous value in one or more paths through the always construct" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 197 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fifo_data_in logic.v(197) " "Warning (10240): Verilog HDL Always Construct warning at logic.v(197): inferring latch(es) for variable \"fifo_data_in\", which holds its previous value in one or more paths through the always construct" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 197 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cs_dac_reg logic.v(15) " "Warning (10034): Output port \"cs_dac_reg\" at logic.v(15) has no driver" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_data_in\[0\] logic.v(197) " "Info (10041): Inferred latch for \"fifo_data_in\[0\]\" at logic.v(197)" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_data_in\[1\] logic.v(197) " "Info (10041): Inferred latch for \"fifo_data_in\[1\]\" at logic.v(197)" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_data_in\[2\] logic.v(197) " "Info (10041): Inferred latch for \"fifo_data_in\[2\]\" at logic.v(197)" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_data_in\[3\] logic.v(197) " "Info (10041): Inferred latch for \"fifo_data_in\[3\]\" at logic.v(197)" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_data_in\[4\] logic.v(197) " "Info (10041): Inferred latch for \"fifo_data_in\[4\]\" at logic.v(197)" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_data_in\[5\] logic.v(197) " "Info (10041): Inferred latch for \"fifo_data_in\[5\]\" at logic.v(197)" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_data_in\[6\] logic.v(197) " "Info (10041): Inferred latch for \"fifo_data_in\[6\]\" at logic.v(197)" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_data_in\[7\] logic.v(197) " "Info (10041): Inferred latch for \"fifo_data_in\[7\]\" at logic.v(197)" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_data_in\[8\] logic.v(197) " "Info (10041): Inferred latch for \"fifo_data_in\[8\]\" at logic.v(197)" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_data_in\[9\] logic.v(197) " "Info (10041): Inferred latch for \"fifo_data_in\[9\]\" at logic.v(197)" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_data_in\[10\] logic.v(197) " "Info (10041): Inferred latch for \"fifo_data_in\[10\]\" at logic.v(197)" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_data_in\[11\] logic.v(197) " "Info (10041): Inferred latch for \"fifo_data_in\[11\]\" at logic.v(197)" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_data_in\[12\] logic.v(197) " "Info (10041): Inferred latch for \"fifo_data_in\[12\]\" at logic.v(197)" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_data_in\[13\] logic.v(197) " "Info (10041): Inferred latch for \"fifo_data_in\[13\]\" at logic.v(197)" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_data_in\[14\] logic.v(197) " "Info (10041): Inferred latch for \"fifo_data_in\[14\]\" at logic.v(197)" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_data_in\[15\] logic.v(197) " "Info (10041): Inferred latch for \"fifo_data_in\[15\]\" at logic.v(197)" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_data_in\[16\] logic.v(197) " "Info (10041): Inferred latch for \"fifo_data_in\[16\]\" at logic.v(197)" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_data_in\[17\] logic.v(197) " "Info (10041): Inferred latch for \"fifo_data_in\[17\]\" at logic.v(197)" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_data_in\[18\] logic.v(197) " "Info (10041): Inferred latch for \"fifo_data_in\[18\]\" at logic.v(197)" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_data_in\[19\] logic.v(197) " "Info (10041): Inferred latch for \"fifo_data_in\[19\]\" at logic.v(197)" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_data_in\[20\] logic.v(197) " "Info (10041): Inferred latch for \"fifo_data_in\[20\]\" at logic.v(197)" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_data_in\[21\] logic.v(197) " "Info (10041): Inferred latch for \"fifo_data_in\[21\]\" at logic.v(197)" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_data_in\[22\] logic.v(197) " "Info (10041): Inferred latch for \"fifo_data_in\[22\]\" at logic.v(197)" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_data_in\[23\] logic.v(197) " "Info (10041): Inferred latch for \"fifo_data_in\[23\]\" at logic.v(197)" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_read_diapason logic.v(197) " "Info (10041): Inferred latch for \"adc_read_diapason\" at logic.v(197)" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac_reg_data_out\[0\] logic.v(197) " "Info (10041): Inferred latch for \"dac_reg_data_out\[0\]\" at logic.v(197)" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac_reg_data_out\[1\] logic.v(197) " "Info (10041): Inferred latch for \"dac_reg_data_out\[1\]\" at logic.v(197)" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac_reg_data_out\[2\] logic.v(197) " "Info (10041): Inferred latch for \"dac_reg_data_out\[2\]\" at logic.v(197)" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac_reg_data_out\[3\] logic.v(197) " "Info (10041): Inferred latch for \"dac_reg_data_out\[3\]\" at logic.v(197)" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac_reg_data_out\[4\] logic.v(197) " "Info (10041): Inferred latch for \"dac_reg_data_out\[4\]\" at logic.v(197)" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac_reg_data_out\[5\] logic.v(197) " "Info (10041): Inferred latch for \"dac_reg_data_out\[5\]\" at logic.v(197)" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac_reg_data_out\[6\] logic.v(197) " "Info (10041): Inferred latch for \"dac_reg_data_out\[6\]\" at logic.v(197)" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac_reg_data_out\[7\] logic.v(197) " "Info (10041): Inferred latch for \"dac_reg_data_out\[7\]\" at logic.v(197)" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sin_gen sin_gen:dev_sin_gen " "Info: Elaborating entity \"sin_gen\" for hierarchy \"sin_gen:dev_sin_gen\"" {  } { { "../modules/logic.v" "dev_sin_gen" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 123 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sin_gen.v(16) " "Warning (10230): Verilog HDL assignment warning at sin_gen.v(16): truncated value with size 32 to match size of target (1)" {  } { { "../modules/sin_gen.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/sin_gen.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sin_gen.v(17) " "Warning (10230): Verilog HDL assignment warning at sin_gen.v(17): truncated value with size 32 to match size of target (1)" {  } { { "../modules/sin_gen.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/sin_gen.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sin_gen.v(18) " "Warning (10230): Verilog HDL assignment warning at sin_gen.v(18): truncated value with size 32 to match size of target (1)" {  } { { "../modules/sin_gen.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/sin_gen.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sine_rom sin_gen:dev_sin_gen\|sine_rom:sine " "Info: Elaborating entity \"sine_rom\" for hierarchy \"sin_gen:dev_sin_gen\|sine_rom:sine\"" {  } { { "../modules/sin_gen.v" "sine" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/sin_gen.v" 14 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sin_gen:dev_sin_gen\|sine_rom:sine\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"sin_gen:dev_sin_gen\|sine_rom:sine\|altsyncram:altsyncram_component\"" {  } { { "sine_rom.v" "altsyncram_component" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/altera_project/sine_rom.v" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "sin_gen:dev_sin_gen\|sine_rom:sine\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"sin_gen:dev_sin_gen\|sine_rom:sine\|altsyncram:altsyncram_component\"" {  } { { "sine_rom.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/altera_project/sine_rom.v" 81 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sin_gen:dev_sin_gen\|sine_rom:sine\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"sin_gen:dev_sin_gen\|sine_rom:sine\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../modules/sine.mif " "Info: Parameter \"init_file\" = \"../modules/sine.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "sine_rom.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/altera_project/sine_rom.v" 81 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oq71.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_oq71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oq71 " "Info: Found entity 1: altsyncram_oq71" {  } { { "db/altsyncram_oq71.tdf" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/altera_project/db/altsyncram_oq71.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oq71 sin_gen:dev_sin_gen\|sine_rom:sine\|altsyncram:altsyncram_component\|altsyncram_oq71:auto_generated " "Info: Elaborating entity \"altsyncram_oq71\" for hierarchy \"sin_gen:dev_sin_gen\|sine_rom:sine\|altsyncram:altsyncram_component\|altsyncram_oq71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/10.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master spi_master:dac_reg_spi_master " "Info: Elaborating entity \"spi_master\" for hierarchy \"spi_master:dac_reg_spi_master\"" {  } { { "../modules/logic.v" "dac_reg_spi_master" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 129 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 spi_master.v(48) " "Warning (10230): Verilog HDL assignment warning at spi_master.v(48): truncated value with size 4 to match size of target (2)" {  } { { "../modules/spi_master.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/spi_master.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 spi_master.v(96) " "Warning (10230): Verilog HDL assignment warning at spi_master.v(96): truncated value with size 4 to match size of target (2)" {  } { { "../modules/spi_master.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/spi_master.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_read adc_read:dev_adc_read " "Info: Elaborating entity \"adc_read\" for hierarchy \"adc_read:dev_adc_read\"" {  } { { "../modules/logic.v" "dev_adc_read" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 140 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 adc_read.v(108) " "Warning (10230): Verilog HDL assignment warning at adc_read.v(108): truncated value with size 32 to match size of target (24)" {  } { { "../modules/adc_read.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/adc_read.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 adc_read.v(109) " "Warning (10230): Verilog HDL assignment warning at adc_read.v(109): truncated value with size 32 to match size of target (24)" {  } { { "../modules/adc_read.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/adc_read.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 adc_read.v(194) " "Warning (10230): Verilog HDL assignment warning at adc_read.v(194): truncated value with size 32 to match size of target (11)" {  } { { "../modules/adc_read.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/adc_read.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master adc_read:dev_adc_read\|spi_master:adc_spi_master " "Info: Elaborating entity \"spi_master\" for hierarchy \"adc_read:dev_adc_read\|spi_master:adc_spi_master\"" {  } { { "../modules/adc_read.v" "adc_spi_master" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/adc_read.v" 106 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 spi_master.v(48) " "Warning (10230): Verilog HDL assignment warning at spi_master.v(48): truncated value with size 4 to match size of target (2)" {  } { { "../modules/spi_master.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/spi_master.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 spi_master.v(96) " "Warning (10230): Verilog HDL assignment warning at spi_master.v(96): truncated value with size 4 to match size of target (2)" {  } { { "../modules/spi_master.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/spi_master.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dc_fifo dc_fifo:dev_dc_fifo " "Info: Elaborating entity \"dc_fifo\" for hierarchy \"dc_fifo:dev_dc_fifo\"" {  } { { "../modules/logic.v" "dev_dc_fifo" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 161 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo dc_fifo:dev_dc_fifo\|dcfifo:dcfifo_component " "Info: Elaborating entity \"dcfifo\" for hierarchy \"dc_fifo:dev_dc_fifo\|dcfifo:dcfifo_component\"" {  } { { "dc_fifo.v" "dcfifo_component" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/altera_project/dc_fifo.v" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "dc_fifo:dev_dc_fifo\|dcfifo:dcfifo_component " "Info: Elaborated megafunction instantiation \"dc_fifo:dev_dc_fifo\|dcfifo:dcfifo_component\"" {  } { { "dc_fifo.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/altera_project/dc_fifo.v" 78 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dc_fifo:dev_dc_fifo\|dcfifo:dcfifo_component " "Info: Instantiated megafunction \"dc_fifo:dev_dc_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Info: Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Info: Parameter \"lpm_width\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Info: Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Info: Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Info: Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "dc_fifo.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/altera_project/dc_fifo.v" 78 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_caf1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_caf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_caf1 " "Info: Found entity 1: dcfifo_caf1" {  } { { "db/dcfifo_caf1.tdf" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/altera_project/db/dcfifo_caf1.tdf" 40 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_caf1 dc_fifo:dev_dc_fifo\|dcfifo:dcfifo_component\|dcfifo_caf1:auto_generated " "Info: Elaborating entity \"dcfifo_caf1\" for hierarchy \"dc_fifo:dev_dc_fifo\|dcfifo:dcfifo_component\|dcfifo_caf1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/10.1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_d86.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_d86.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_d86 " "Info: Found entity 1: a_graycounter_d86" {  } { { "db/a_graycounter_d86.tdf" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/altera_project/db/a_graycounter_d86.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_d86 dc_fifo:dev_dc_fifo\|dcfifo:dcfifo_component\|dcfifo_caf1:auto_generated\|a_graycounter_d86:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_d86\" for hierarchy \"dc_fifo:dev_dc_fifo\|dcfifo:dcfifo_component\|dcfifo_caf1:auto_generated\|a_graycounter_d86:rdptr_g1p\"" {  } { { "db/dcfifo_caf1.tdf" "rdptr_g1p" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/altera_project/db/dcfifo_caf1.tdf" 52 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_21c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_21c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_21c " "Info: Found entity 1: a_graycounter_21c" {  } { { "db/a_graycounter_21c.tdf" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/altera_project/db/a_graycounter_21c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_21c dc_fifo:dev_dc_fifo\|dcfifo:dcfifo_component\|dcfifo_caf1:auto_generated\|a_graycounter_21c:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_21c\" for hierarchy \"dc_fifo:dev_dc_fifo\|dcfifo:dcfifo_component\|dcfifo_caf1:auto_generated\|a_graycounter_21c:wrptr_g1p\"" {  } { { "db/dcfifo_caf1.tdf" "wrptr_g1p" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/altera_project/db/dcfifo_caf1.tdf" 53 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_11c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_11c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_11c " "Info: Found entity 1: a_graycounter_11c" {  } { { "db/a_graycounter_11c.tdf" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/altera_project/db/a_graycounter_11c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_11c dc_fifo:dev_dc_fifo\|dcfifo:dcfifo_component\|dcfifo_caf1:auto_generated\|a_graycounter_11c:wrptr_gp " "Info: Elaborating entity \"a_graycounter_11c\" for hierarchy \"dc_fifo:dev_dc_fifo\|dcfifo:dcfifo_component\|dcfifo_caf1:auto_generated\|a_graycounter_11c:wrptr_gp\"" {  } { { "db/dcfifo_caf1.tdf" "wrptr_gp" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/altera_project/db/dcfifo_caf1.tdf" 54 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1nu.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_1nu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1nu " "Info: Found entity 1: altsyncram_1nu" {  } { { "db/altsyncram_1nu.tdf" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/altera_project/db/altsyncram_1nu.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1nu dc_fifo:dev_dc_fifo\|dcfifo:dcfifo_component\|dcfifo_caf1:auto_generated\|altsyncram_1nu:fifo_ram " "Info: Elaborating entity \"altsyncram_1nu\" for hierarchy \"dc_fifo:dev_dc_fifo\|dcfifo:dcfifo_component\|dcfifo_caf1:auto_generated\|altsyncram_1nu:fifo_ram\"" {  } { { "db/dcfifo_caf1.tdf" "fifo_ram" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/altera_project/db/dcfifo_caf1.tdf" 55 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_c2e.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_c2e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_c2e " "Info: Found entity 1: dffpipe_c2e" {  } { { "db/dffpipe_c2e.tdf" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/altera_project/db/dffpipe_c2e.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_c2e dc_fifo:dev_dc_fifo\|dcfifo:dcfifo_component\|dcfifo_caf1:auto_generated\|dffpipe_c2e:rdaclr " "Info: Elaborating entity \"dffpipe_c2e\" for hierarchy \"dc_fifo:dev_dc_fifo\|dcfifo:dcfifo_component\|dcfifo_caf1:auto_generated\|dffpipe_c2e:rdaclr\"" {  } { { "db/dcfifo_caf1.tdf" "rdaclr" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/altera_project/db/dcfifo_caf1.tdf" 62 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_5u7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_5u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_5u7 " "Info: Found entity 1: alt_synch_pipe_5u7" {  } { { "db/alt_synch_pipe_5u7.tdf" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/altera_project/db/alt_synch_pipe_5u7.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_5u7 dc_fifo:dev_dc_fifo\|dcfifo:dcfifo_component\|dcfifo_caf1:auto_generated\|alt_synch_pipe_5u7:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_5u7\" for hierarchy \"dc_fifo:dev_dc_fifo\|dcfifo:dcfifo_component\|dcfifo_caf1:auto_generated\|alt_synch_pipe_5u7:rs_dgwp\"" {  } { { "db/dcfifo_caf1.tdf" "rs_dgwp" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/altera_project/db/dcfifo_caf1.tdf" 63 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_vu8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_vu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_vu8 " "Info: Found entity 1: dffpipe_vu8" {  } { { "db/dffpipe_vu8.tdf" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/altera_project/db/dffpipe_vu8.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_vu8 dc_fifo:dev_dc_fifo\|dcfifo:dcfifo_component\|dcfifo_caf1:auto_generated\|alt_synch_pipe_5u7:rs_dgwp\|dffpipe_vu8:dffpipe16 " "Info: Elaborating entity \"dffpipe_vu8\" for hierarchy \"dc_fifo:dev_dc_fifo\|dcfifo:dcfifo_component\|dcfifo_caf1:auto_generated\|alt_synch_pipe_5u7:rs_dgwp\|dffpipe_vu8:dffpipe16\"" {  } { { "db/alt_synch_pipe_5u7.tdf" "dffpipe16" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/altera_project/db/alt_synch_pipe_5u7.tdf" 33 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_6u7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_6u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_6u7 " "Info: Found entity 1: alt_synch_pipe_6u7" {  } { { "db/alt_synch_pipe_6u7.tdf" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/altera_project/db/alt_synch_pipe_6u7.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_6u7 dc_fifo:dev_dc_fifo\|dcfifo:dcfifo_component\|dcfifo_caf1:auto_generated\|alt_synch_pipe_6u7:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_6u7\" for hierarchy \"dc_fifo:dev_dc_fifo\|dcfifo:dcfifo_component\|dcfifo_caf1:auto_generated\|alt_synch_pipe_6u7:ws_dgrp\"" {  } { { "db/dcfifo_caf1.tdf" "ws_dgrp" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/altera_project/db/dcfifo_caf1.tdf" 64 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Info: Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/altera_project/db/dffpipe_0v8.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 dc_fifo:dev_dc_fifo\|dcfifo:dcfifo_component\|dcfifo_caf1:auto_generated\|alt_synch_pipe_6u7:ws_dgrp\|dffpipe_0v8:dffpipe19 " "Info: Elaborating entity \"dffpipe_0v8\" for hierarchy \"dc_fifo:dev_dc_fifo\|dcfifo:dcfifo_component\|dcfifo_caf1:auto_generated\|alt_synch_pipe_6u7:ws_dgrp\|dffpipe_0v8:dffpipe19\"" {  } { { "db/alt_synch_pipe_6u7.tdf" "dffpipe19" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/altera_project/db/alt_synch_pipe_6u7.tdf" 33 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_q16.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_q16.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_q16 " "Info: Found entity 1: cmpr_q16" {  } { { "db/cmpr_q16.tdf" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/altera_project/db/cmpr_q16.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_q16 dc_fifo:dev_dc_fifo\|dcfifo:dcfifo_component\|dcfifo_caf1:auto_generated\|cmpr_q16:rdempty_eq_comp " "Info: Elaborating entity \"cmpr_q16\" for hierarchy \"dc_fifo:dev_dc_fifo\|dcfifo:dcfifo_component\|dcfifo_caf1:auto_generated\|cmpr_q16:rdempty_eq_comp\"" {  } { { "db/dcfifo_caf1.tdf" "rdempty_eq_comp" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/altera_project/db/dcfifo_caf1.tdf" 65 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sin_gen:dev_sin_gen\|sine_rom:sine\|altsyncram:altsyncram_component\|altsyncram_oq71:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"sin_gen:dev_sin_gen\|sine_rom:sine\|altsyncram:altsyncram_component\|altsyncram_oq71:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_oq71.tdf" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/altera_project/db/altsyncram_oq71.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "sine_rom.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/altera_project/sine_rom.v" 81 0 0 } } { "../modules/sin_gen.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/sin_gen.v" 14 0 0 } } { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 123 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sin_gen:dev_sin_gen\|sine_rom:sine\|altsyncram:altsyncram_component\|altsyncram_oq71:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"sin_gen:dev_sin_gen\|sine_rom:sine\|altsyncram:altsyncram_component\|altsyncram_oq71:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_oq71.tdf" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/altera_project/db/altsyncram_oq71.tdf" 114 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "sine_rom.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/altera_project/sine_rom.v" 81 0 0 } } { "../modules/sin_gen.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/sin_gen.v" 14 0 0 } } { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 123 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sin_gen:dev_sin_gen\|sine_rom:sine\|altsyncram:altsyncram_component\|altsyncram_oq71:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"sin_gen:dev_sin_gen\|sine_rom:sine\|altsyncram:altsyncram_component\|altsyncram_oq71:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_oq71.tdf" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/altera_project/db/altsyncram_oq71.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "sine_rom.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/altera_project/sine_rom.v" 81 0 0 } } { "../modules/sin_gen.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/sin_gen.v" 14 0 0 } } { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 123 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sin_gen:dev_sin_gen\|sine_rom:sine\|altsyncram:altsyncram_component\|altsyncram_oq71:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"sin_gen:dev_sin_gen\|sine_rom:sine\|altsyncram:altsyncram_component\|altsyncram_oq71:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_oq71.tdf" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/altera_project/db/altsyncram_oq71.tdf" 154 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "sine_rom.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/altera_project/sine_rom.v" 81 0 0 } } { "../modules/sin_gen.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/sin_gen.v" 14 0 0 } } { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 123 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sin_gen:dev_sin_gen\|sine_rom:sine\|altsyncram:altsyncram_component\|altsyncram_oq71:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"sin_gen:dev_sin_gen\|sine_rom:sine\|altsyncram:altsyncram_component\|altsyncram_oq71:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_oq71.tdf" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/altera_project/db/altsyncram_oq71.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/10.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "sine_rom.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/altera_project/sine_rom.v" 81 0 0 } } { "../modules/sin_gen.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/sin_gen.v" 14 0 0 } } { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 123 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "fifo_data_in\[0\] " "Warning: Latch fifo_data_in\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state_q.MEASURE_MODE_SEND_TO_FIFO_2 " "Warning: Ports D and ENA on the latch are fed by the same signal state_q.MEASURE_MODE_SEND_TO_FIFO_2" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 197 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "fifo_data_in\[1\] " "Warning: Latch fifo_data_in\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state_q.MEASURE_MODE_SEND_TO_FIFO_2 " "Warning: Ports D and ENA on the latch are fed by the same signal state_q.MEASURE_MODE_SEND_TO_FIFO_2" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 197 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "fifo_data_in\[2\] " "Warning: Latch fifo_data_in\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state_q.MEASURE_MODE_SEND_TO_FIFO_2 " "Warning: Ports D and ENA on the latch are fed by the same signal state_q.MEASURE_MODE_SEND_TO_FIFO_2" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 197 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "fifo_data_in\[3\] " "Warning: Latch fifo_data_in\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state_q.MEASURE_MODE_SEND_TO_FIFO_2 " "Warning: Ports D and ENA on the latch are fed by the same signal state_q.MEASURE_MODE_SEND_TO_FIFO_2" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 197 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "fifo_data_in\[4\] " "Warning: Latch fifo_data_in\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state_q.MEASURE_MODE_SEND_TO_FIFO_2 " "Warning: Ports D and ENA on the latch are fed by the same signal state_q.MEASURE_MODE_SEND_TO_FIFO_2" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 197 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "fifo_data_in\[5\] " "Warning: Latch fifo_data_in\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state_q.MEASURE_MODE_SEND_TO_FIFO_2 " "Warning: Ports D and ENA on the latch are fed by the same signal state_q.MEASURE_MODE_SEND_TO_FIFO_2" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 197 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "fifo_data_in\[6\] " "Warning: Latch fifo_data_in\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state_q.MEASURE_MODE_SEND_TO_FIFO_2 " "Warning: Ports D and ENA on the latch are fed by the same signal state_q.MEASURE_MODE_SEND_TO_FIFO_2" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 197 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "fifo_data_in\[7\] " "Warning: Latch fifo_data_in\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state_q.MEASURE_MODE_SEND_TO_FIFO_2 " "Warning: Ports D and ENA on the latch are fed by the same signal state_q.MEASURE_MODE_SEND_TO_FIFO_2" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 197 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "fifo_data_in\[8\] " "Warning: Latch fifo_data_in\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state_q.MEASURE_MODE_SEND_TO_FIFO_2 " "Warning: Ports D and ENA on the latch are fed by the same signal state_q.MEASURE_MODE_SEND_TO_FIFO_2" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 197 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "fifo_data_in\[9\] " "Warning: Latch fifo_data_in\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state_q.MEASURE_MODE_SEND_TO_FIFO_2 " "Warning: Ports D and ENA on the latch are fed by the same signal state_q.MEASURE_MODE_SEND_TO_FIFO_2" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 197 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "fifo_data_in\[10\] " "Warning: Latch fifo_data_in\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state_q.MEASURE_MODE_SEND_TO_FIFO_2 " "Warning: Ports D and ENA on the latch are fed by the same signal state_q.MEASURE_MODE_SEND_TO_FIFO_2" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 197 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "fifo_data_in\[11\] " "Warning: Latch fifo_data_in\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state_q.MEASURE_MODE_SEND_TO_FIFO_2 " "Warning: Ports D and ENA on the latch are fed by the same signal state_q.MEASURE_MODE_SEND_TO_FIFO_2" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 197 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "fifo_data_in\[12\] " "Warning: Latch fifo_data_in\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state_q.MEASURE_MODE_SEND_TO_FIFO_2 " "Warning: Ports D and ENA on the latch are fed by the same signal state_q.MEASURE_MODE_SEND_TO_FIFO_2" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 197 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "fifo_data_in\[13\] " "Warning: Latch fifo_data_in\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state_q.MEASURE_MODE_SEND_TO_FIFO_2 " "Warning: Ports D and ENA on the latch are fed by the same signal state_q.MEASURE_MODE_SEND_TO_FIFO_2" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 197 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "fifo_data_in\[14\] " "Warning: Latch fifo_data_in\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state_q.MEASURE_MODE_SEND_TO_FIFO_2 " "Warning: Ports D and ENA on the latch are fed by the same signal state_q.MEASURE_MODE_SEND_TO_FIFO_2" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 197 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "fifo_data_in\[15\] " "Warning: Latch fifo_data_in\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state_q.MEASURE_MODE_SEND_TO_FIFO_2 " "Warning: Ports D and ENA on the latch are fed by the same signal state_q.MEASURE_MODE_SEND_TO_FIFO_2" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 197 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "fifo_data_in\[16\] " "Warning: Latch fifo_data_in\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state_q.MEASURE_MODE_SEND_TO_FIFO_2 " "Warning: Ports D and ENA on the latch are fed by the same signal state_q.MEASURE_MODE_SEND_TO_FIFO_2" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 197 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "fifo_data_in\[17\] " "Warning: Latch fifo_data_in\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state_q.MEASURE_MODE_SEND_TO_FIFO_2 " "Warning: Ports D and ENA on the latch are fed by the same signal state_q.MEASURE_MODE_SEND_TO_FIFO_2" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 197 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "db/a_graycounter_d86.tdf" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/altera_project/db/a_graycounter_d86.tdf" 37 2 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "analog_mux_chn\[2\] GND " "Warning (13410): Pin \"analog_mux_chn\[2\]\" is stuck at GND" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "cs_dac_reg\[0\] GND " "Warning (13410): Pin \"cs_dac_reg\[0\]\" is stuck at GND" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "cs_dac_reg\[1\] GND " "Warning (13410): Pin \"cs_dac_reg\[1\]\" is stuck at GND" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 9 " "Info: 9 registers lost all their fanouts during netlist optimizations. The first 9 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state_q~2 " "Info: Register \"state_q~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state_q~3 " "Info: Register \"state_q~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state_q~4 " "Info: Register \"state_q~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state_q~5 " "Info: Register \"state_q~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state_q~6 " "Info: Register \"state_q~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "adc_read:dev_adc_read\|state_q~2 " "Info: Register \"adc_read:dev_adc_read\|state_q~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "adc_read:dev_adc_read\|state_q~3 " "Info: Register \"adc_read:dev_adc_read\|state_q~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "adc_read:dev_adc_read\|state_q~4 " "Info: Register \"adc_read:dev_adc_read\|state_q~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "adc_read:dev_adc_read\|state_q~5 " "Info: Register \"adc_read:dev_adc_read\|state_q~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/altera_project/aquisition.map.smsg " "Info: Generated suppressed messages file D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/altera_project/aquisition.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dac_reg_mosi " "Warning (15610): No output dependent on input pin \"dac_reg_mosi\"" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "633 " "Info: Implemented 633 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Info: Implemented 33 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "565 " "Info: Implemented 565 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "27 " "Info: Implemented 27 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 91 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 91 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "223 " "Info: Peak virtual memory: 223 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 18 14:51:11 2016 " "Info: Processing ended: Mon Jul 18 14:51:11 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
