<dec f='llvm/llvm/include/llvm/CodeGen/LowLevelType.h' l='37' type='llvm::LLT llvm::getLLTForMVT(llvm::MVT Ty)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/LowLevelType.h' l='35'>/// Get a rough equivalent of an LLT for a given MVT. LLT does not yet support
/// scalarable vector types, and will assert if used.</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CallLowering.cpp' l='290' u='c' c='_ZNK4llvm12CallLowering17handleAssignmentsERNS_7CCStateERNS_15SmallVectorImplINS_11CCValAssignEEERNS_16MachineIRBuilderERNS3_INS0_7ArgInfoEEERNS0_12ValueHandlerE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='1060' u='c' c='_ZN4llvm12IRTranslator15emitBitTestCaseERNS_8SwitchCG12BitTestBlockEPNS_17MachineBasicBlockENS_17BranchProbabilityENS_8RegisterERNS1_11BitTestCaseES5_'/>
<def f='llvm/llvm/lib/CodeGen/LowLevelType.cpp' l='55' ll='61' type='llvm::LLT llvm::getLLTForMVT(llvm::MVT Ty)'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp' l='2256' u='c' c='_ZN4llvm16SelectionDAGISel20Select_READ_REGISTEREPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp' l='2273' u='c' c='_ZN4llvm16SelectionDAGISel21Select_WRITE_REGISTEREPNS_6SDNodeE'/>
