#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri May 31 21:34:14 2024
# Process ID: 17528
# Current directory: C:/Users/ddd31/Desktop/00_RTL_Skeleton
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26844 C:\Users\ddd31\Desktop\00_RTL_Skeleton\dsd_mlp.xpr
# Log file: C:/Users/ddd31/Desktop/00_RTL_Skeleton/vivado.log
# Journal file: C:/Users/ddd31/Desktop/00_RTL_Skeleton\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/tb_pu_behav.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 887.672 ; gain = 223.926
update_compile_order -fileset sources_1
update_module_reference design_1_top_mlp_0_0
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'resultbuf_addr' has a dependency on the module local parameter or undefined parameter 'RBAW'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'resultbuf_addr_output' has a dependency on the module local parameter or undefined parameter 'RBAW'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.FP_BW')) * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')))" into user parameter "X_BUF_DATA_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(784 * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')))" into user parameter "X_BUF_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.FP_BW')) * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')))" into user parameter "W_BUF_DATA_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(784 * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')))" into user parameter "W_BUF_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "((10 * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM'))) * 4)" into user parameter "Y_BUF_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,(spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')) * 10)))" into user parameter "RBAW".
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - axi_bram_ctrl_0_bram
Adding component instance block -- xilinx.com:module_ref:top_mlp:1.0 - top_mlp_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
Successfully read diagram <design_1> from BD file <C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_top_mlp_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/IRQ_F2P(intr) and /top_mlp_0_upgraded_ipi/done_intr_o(undef)
Wrote  : <C:\Users\ddd31\Desktop\00_RTL_Skeleton\dsd_mlp.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
upgrade_ip: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1074.703 ; gain = 110.824
update_module_reference: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1074.703 ; gain = 110.824
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/temp_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
ERROR: [VRFC 10-3005] 'ref_data_mem' needs 2 dimensions [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v:61]
ERROR: [VRFC 10-3005] 'ref_data_mem' needs 2 dimensions [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v:62]
ERROR: [VRFC 10-3005] 'ref_data_mem' needs 2 dimensions [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v:63]
ERROR: [VRFC 10-3005] 'ref_data_mem' needs 2 dimensions [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v:64]
ERROR: [VRFC 10-3005] 'ref_data_mem' needs 2 dimensions [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v:65]
ERROR: [VRFC 10-3005] 'ref_data_mem' needs 2 dimensions [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v:66]
ERROR: [VRFC 10-3005] 'ref_data_mem' needs 2 dimensions [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v:67]
ERROR: [VRFC 10-3005] 'ref_data_mem' needs 2 dimensions [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v:68]
ERROR: [VRFC 10-3005] 'ref_data_mem' needs 2 dimensions [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v:69]
ERROR: [VRFC 10-3005] 'ref_data_mem' needs 2 dimensions [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v:70]
ERROR: [VRFC 10-2865] module 'top' ignored due to previous errors [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/temp_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
ERROR: [VRFC 10-3005] 'ref_data_mem' needs 2 dimensions [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v:61]
ERROR: [VRFC 10-3005] 'ref_data_mem' needs 2 dimensions [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v:62]
ERROR: [VRFC 10-3005] 'ref_data_mem' needs 2 dimensions [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v:63]
ERROR: [VRFC 10-3005] 'ref_data_mem' needs 2 dimensions [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v:64]
ERROR: [VRFC 10-3005] 'ref_data_mem' needs 2 dimensions [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v:65]
ERROR: [VRFC 10-3005] 'ref_data_mem' needs 2 dimensions [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v:66]
ERROR: [VRFC 10-3005] 'ref_data_mem' needs 2 dimensions [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v:67]
ERROR: [VRFC 10-3005] 'ref_data_mem' needs 2 dimensions [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v:68]
ERROR: [VRFC 10-3005] 'ref_data_mem' needs 2 dimensions [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v:69]
ERROR: [VRFC 10-3005] 'ref_data_mem' needs 2 dimensions [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v:70]
ERROR: [VRFC 10-2865] module 'top' ignored due to previous errors [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 31 21:36:15 2024...
