module SDFFSRHQX4(CK, D, SI, SE, RN, SN, Q);
input CK, D, SI, SE, RN, SN;
output Q;
wire E, F, G, H;

AND a1(.A (SI), .B (SE), .Y (E));
NOT n1(.A (SE), .Y (F));
AND a2(.A (F), .B (D), .Y (G));
OR o1(.A (E), .B (G), .Y (H));
DFF d1(.CK (CK), .D (H), .R (RN), .S (SN), .Q (Q));

endmodule