# RV32I-Pipelined-Processor
A 5-staged RV32I pipelined processor using Systemverilog, with hazard handling, targeted to implement on an FPGA.
