

================================================================
== Vivado HLS Report for 'fc'
================================================================
* Date:           Sun Mar 27 13:14:16 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        FC
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    24093|    24093| 0.241 ms | 0.241 ms |  24093|  24093|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |    24085|    24085|      4817|          -|          -|     5|    no    |
        | + Loop 1.1  |     4808|     4808|        10|          1|          1|  4800|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 16 17 18 19 20 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 26 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 16 
26 --> 9 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 27 [1/1] (1.00ns)   --->   "%out_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %out_V)"   --->   Operation 27 'read' 'out_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 28 [1/1] (1.00ns)   --->   "%bias_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %bias_V)"   --->   Operation 28 'read' 'bias_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 29 [1/1] (1.00ns)   --->   "%weight_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %weight_V)"   --->   Operation 29 'read' 'weight_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 30 [1/1] (1.00ns)   --->   "%in_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %in_V)"   --->   Operation 30 'read' 'in_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_3 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %out_V_read, i32 1, i32 31)"   --->   Operation 31 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%bias_V5 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %bias_V_read, i32 1, i32 31)"   --->   Operation 32 'partselect' 'bias_V5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%empty = zext i31 %bias_V5 to i64"   --->   Operation 33 'zext' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i16* %B, i64 %empty"   --->   Operation 34 'getelementptr' 'B_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%weight_V3 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %weight_V_read, i32 1, i32 31)"   --->   Operation 35 'partselect' 'weight_V3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%empty_4 = zext i31 %weight_V3 to i64"   --->   Operation 36 'zext' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%W_addr = getelementptr i16* %W, i64 %empty_4"   --->   Operation 37 'getelementptr' 'W_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%in_V1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %in_V_read, i32 1, i32 31)"   --->   Operation 38 'partselect' 'in_V1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%empty_5 = zext i31 %in_V1 to i64"   --->   Operation 39 'zext' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%IN_addr = getelementptr i16* %IN_r, i64 %empty_5"   --->   Operation 40 'getelementptr' 'IN_addr' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 41 [7/7] (8.75ns)   --->   "%B_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %B_addr, i32 5)" [FC/fc.cpp:11]   --->   Operation 41 'readreq' 'B_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 42 [7/7] (8.75ns)   --->   "%W_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %W_addr, i32 24000)" [FC/fc.cpp:15]   --->   Operation 42 'readreq' 'W_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 43 [6/7] (8.75ns)   --->   "%B_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %B_addr, i32 5)" [FC/fc.cpp:11]   --->   Operation 43 'readreq' 'B_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 44 [6/7] (8.75ns)   --->   "%W_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %W_addr, i32 24000)" [FC/fc.cpp:15]   --->   Operation 44 'readreq' 'W_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 45 [5/7] (8.75ns)   --->   "%B_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %B_addr, i32 5)" [FC/fc.cpp:11]   --->   Operation 45 'readreq' 'B_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 46 [5/7] (8.75ns)   --->   "%W_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %W_addr, i32 24000)" [FC/fc.cpp:15]   --->   Operation 46 'readreq' 'W_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 47 [4/7] (8.75ns)   --->   "%B_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %B_addr, i32 5)" [FC/fc.cpp:11]   --->   Operation 47 'readreq' 'B_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 48 [4/7] (8.75ns)   --->   "%W_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %W_addr, i32 24000)" [FC/fc.cpp:15]   --->   Operation 48 'readreq' 'W_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 49 [3/7] (8.75ns)   --->   "%B_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %B_addr, i32 5)" [FC/fc.cpp:11]   --->   Operation 49 'readreq' 'B_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 50 [3/7] (8.75ns)   --->   "%W_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %W_addr, i32 24000)" [FC/fc.cpp:15]   --->   Operation 50 'readreq' 'W_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 51 [2/7] (8.75ns)   --->   "%B_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %B_addr, i32 5)" [FC/fc.cpp:11]   --->   Operation 51 'readreq' 'B_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 52 [2/7] (8.75ns)   --->   "%W_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %W_addr, i32 24000)" [FC/fc.cpp:15]   --->   Operation 52 'readreq' 'W_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%p_cast11 = zext i31 %tmp_3 to i32"   --->   Operation 53 'zext' 'p_cast11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %OUT_r), !map !58"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %B), !map !64"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %W), !map !68"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %IN_r), !map !72"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([3 x i8]* @fc_str) nounwind"   --->   Operation 58 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [FC/fc.cpp:4]   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %OUT_r, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100, [4 x i8]* @p_str4, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [FC/fc.cpp:5]   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %out_V, [10 x i8]* @mode5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100, [1 x i8]* @bundle6, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [FC/fc.cpp:5]   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %B, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100, [2 x i8]* @p_str6, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [FC/fc.cpp:6]   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %bias_V, [10 x i8]* @mode3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100, [1 x i8]* @bundle4, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [FC/fc.cpp:6]   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %W, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100, [2 x i8]* @p_str7, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [FC/fc.cpp:7]   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %weight_V, [10 x i8]* @mode1, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100, [1 x i8]* @bundle2, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [FC/fc.cpp:7]   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %IN_r, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100, [3 x i8]* @p_str8, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [FC/fc.cpp:8]   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %in_V, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100, [1 x i8]* @bundle, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [FC/fc.cpp:8]   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/7] (8.75ns)   --->   "%B_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %B_addr, i32 5)" [FC/fc.cpp:11]   --->   Operation 68 'readreq' 'B_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 69 [1/7] (8.75ns)   --->   "%W_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %W_addr, i32 24000)" [FC/fc.cpp:15]   --->   Operation 69 'readreq' 'W_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 70 [1/1] (0.46ns)   --->   "br label %.loopexit" [FC/fc.cpp:10]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.46>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 71 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (0.98ns)   --->   "%icmp_ln10 = icmp eq i3 %i_0, -3" [FC/fc.cpp:10]   --->   Operation 72 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 73 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.76ns)   --->   "%i = add i3 %i_0, 1" [FC/fc.cpp:10]   --->   Operation 74 'add' 'i' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %3, label %1" [FC/fc.cpp:10]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i3 %i_0 to i32" [FC/fc.cpp:11]   --->   Operation 76 'zext' 'zext_ln11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (1.87ns)   --->   "%add_ln203 = add i32 %zext_ln11, %p_cast11" [FC/fc.cpp:18]   --->   Operation 77 'add' 'add_ln203' <Predicate = (!icmp_ln10)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i32 %add_ln203 to i64" [FC/fc.cpp:18]   --->   Operation 78 'zext' 'zext_ln203' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%OUT_addr = getelementptr i16* %OUT_r, i64 %zext_ln203" [FC/fc.cpp:18]   --->   Operation 79 'getelementptr' 'OUT_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 80 [7/7] (8.75ns)   --->   "%IN_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %IN_addr, i32 4800)" [FC/fc.cpp:15]   --->   Operation 80 'readreq' 'IN_addr_rd_req' <Predicate = (!icmp_ln10)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "ret void" [FC/fc.cpp:20]   --->   Operation 81 'ret' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 82 [6/7] (8.75ns)   --->   "%IN_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %IN_addr, i32 4800)" [FC/fc.cpp:15]   --->   Operation 82 'readreq' 'IN_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 8.75>
ST_11 : Operation 83 [5/7] (8.75ns)   --->   "%IN_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %IN_addr, i32 4800)" [FC/fc.cpp:15]   --->   Operation 83 'readreq' 'IN_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 8.75>
ST_12 : Operation 84 [4/7] (8.75ns)   --->   "%IN_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %IN_addr, i32 4800)" [FC/fc.cpp:15]   --->   Operation 84 'readreq' 'IN_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 8.75>
ST_13 : Operation 85 [3/7] (8.75ns)   --->   "%IN_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %IN_addr, i32 4800)" [FC/fc.cpp:15]   --->   Operation 85 'readreq' 'IN_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 8.75>
ST_14 : Operation 86 [1/1] (8.75ns)   --->   "%tmp_V = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %B_addr)" [FC/fc.cpp:11]   --->   Operation 86 'read' 'tmp_V' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 87 [2/7] (8.75ns)   --->   "%IN_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %IN_addr, i32 4800)" [FC/fc.cpp:15]   --->   Operation 87 'readreq' 'IN_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 8.75>
ST_15 : Operation 88 [1/7] (8.75ns)   --->   "%IN_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %IN_addr, i32 4800)" [FC/fc.cpp:15]   --->   Operation 88 'readreq' 'IN_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 89 [1/1] (0.46ns)   --->   "br label %2" [FC/fc.cpp:12]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.46>

State 16 <SV = 15> <Delay = 1.90>
ST_16 : Operation 90 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i16 [ %tmp_V, %1 ], [ %select_ln340_1, %ifFalse ]"   --->   Operation 90 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 91 [1/1] (0.00ns)   --->   "%j_0 = phi i13 [ 0, %1 ], [ %j, %ifFalse ]"   --->   Operation 91 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 92 [1/1] (1.90ns)   --->   "%icmp_ln12 = icmp eq i13 %j_0, -3392" [FC/fc.cpp:12]   --->   Operation 92 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.90> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 93 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4800, i64 4800, i64 4800)"   --->   Operation 93 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 94 [1/1] (1.53ns)   --->   "%j = add i13 %j_0, 1" [FC/fc.cpp:12]   --->   Operation 94 'add' 'j' <Predicate = true> <Delay = 1.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 95 [1/1] (0.00ns)   --->   "br i1 %icmp_ln12, label %.loopexit.loopexit, label %hls_label_0" [FC/fc.cpp:12]   --->   Operation 95 'br' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 8.75>
ST_17 : Operation 96 [1/1] (8.75ns)   --->   "%IN_addr_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %IN_addr)" [FC/fc.cpp:15]   --->   Operation 96 'read' 'IN_addr_read' <Predicate = (!icmp_ln12)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 97 [1/1] (8.75ns)   --->   "%W_addr_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %W_addr)" [FC/fc.cpp:15]   --->   Operation 97 'read' 'W_addr_read' <Predicate = (!icmp_ln12)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 98 [1/1] (1.90ns)   --->   "%icmp_ln12_1 = icmp eq i13 %j, -3392" [FC/fc.cpp:12]   --->   Operation 98 'icmp' 'icmp_ln12_1' <Predicate = (!icmp_ln12)> <Delay = 1.90> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 99 [1/1] (0.00ns)   --->   "br i1 %icmp_ln12_1, label %ifTrue, label %ifFalse" [FC/fc.cpp:12]   --->   Operation 99 'br' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 5.55>
ST_18 : Operation 100 [1/1] (0.00ns)   --->   "%r_V = sext i16 %IN_addr_read to i32" [FC/fc.cpp:15]   --->   Operation 100 'sext' 'r_V' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_18 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i16 %W_addr_read to i32" [FC/fc.cpp:15]   --->   Operation 101 'sext' 'sext_ln1118' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_18 : Operation 102 [1/1] (5.55ns) (root node of the DSP)   --->   "%r_V_2 = mul nsw i32 %r_V, %sext_ln1118" [FC/fc.cpp:15]   --->   Operation 102 'mul' 'r_V_2' <Predicate = (!icmp_ln12)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_2, i32 9)" [FC/fc.cpp:15]   --->   Operation 103 'bitselect' 'tmp_6' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 8.75>
ST_19 : Operation 104 [1/1] (0.00ns)   --->   "%lhs_V = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %p_Val2_s, i10 0)" [FC/fc.cpp:15]   --->   Operation 104 'bitconcatenate' 'lhs_V' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_19 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i26 %lhs_V to i32" [FC/fc.cpp:15]   --->   Operation 105 'sext' 'sext_ln728' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_19 : Operation 106 [1/1] (1.89ns)   --->   "%ret_V = add i32 %r_V_2, %sext_ln728" [FC/fc.cpp:15]   --->   Operation 106 'add' 'ret_V' <Predicate = (!icmp_ln12)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 107 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V, i32 31)" [FC/fc.cpp:15]   --->   Operation 107 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_19 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_V_3 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %ret_V, i32 10, i32 25)" [FC/fc.cpp:15]   --->   Operation 108 'partselect' 'tmp_V_3' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_19 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V, i32 25)" [FC/fc.cpp:15]   --->   Operation 109 'bitselect' 'p_Result_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_19 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln415 = zext i1 %tmp_6 to i16" [FC/fc.cpp:15]   --->   Operation 110 'zext' 'zext_ln415' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_19 : Operation 111 [1/1] (1.54ns)   --->   "%tmp_V_4 = add i16 %tmp_V_3, %zext_ln415" [FC/fc.cpp:15]   --->   Operation 111 'add' 'tmp_V_4' <Predicate = (!icmp_ln12)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_4, i32 15)" [FC/fc.cpp:15]   --->   Operation 112 'bitselect' 'tmp_7' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_19 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%xor_ln416 = xor i1 %tmp_7, true" [FC/fc.cpp:15]   --->   Operation 113 'xor' 'xor_ln416' <Predicate = (!icmp_ln12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 114 [1/1] (0.80ns) (out node of the LUT)   --->   "%carry_1 = and i1 %p_Result_1, %xor_ln416" [FC/fc.cpp:15]   --->   Operation 114 'and' 'carry_1' <Predicate = (!icmp_ln12)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 115 [1/1] (0.00ns)   --->   "%p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_4, i32 15)" [FC/fc.cpp:15]   --->   Operation 115 'bitselect' 'p_Result_2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_19 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_1 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %ret_V, i32 27, i32 31)" [FC/fc.cpp:15]   --->   Operation 116 'partselect' 'tmp_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_19 : Operation 117 [1/1] (0.97ns)   --->   "%Range2_all_ones = icmp eq i5 %tmp_1, -1" [FC/fc.cpp:15]   --->   Operation 117 'icmp' 'Range2_all_ones' <Predicate = (!icmp_ln12)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_2 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %ret_V, i32 26, i32 31)" [FC/fc.cpp:15]   --->   Operation 118 'partselect' 'tmp_2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_19 : Operation 119 [1/1] (1.07ns)   --->   "%Range1_all_ones = icmp eq i6 %tmp_2, -1" [FC/fc.cpp:15]   --->   Operation 119 'icmp' 'Range1_all_ones' <Predicate = (!icmp_ln12)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 120 [1/1] (1.07ns)   --->   "%Range1_all_zeros = icmp eq i6 %tmp_2, 0" [FC/fc.cpp:15]   --->   Operation 120 'icmp' 'Range1_all_zeros' <Predicate = (!icmp_ln12)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%deleted_zeros = select i1 %carry_1, i1 %Range1_all_ones, i1 %Range1_all_zeros" [FC/fc.cpp:15]   --->   Operation 121 'select' 'deleted_zeros' <Predicate = (!icmp_ln12)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V, i32 26)" [FC/fc.cpp:15]   --->   Operation 122 'bitselect' 'tmp_9' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_19 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%xor_ln779 = xor i1 %tmp_9, true" [FC/fc.cpp:15]   --->   Operation 123 'xor' 'xor_ln779' <Predicate = (!icmp_ln12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%and_ln779 = and i1 %Range2_all_ones, %xor_ln779" [FC/fc.cpp:15]   --->   Operation 124 'and' 'and_ln779' <Predicate = (!icmp_ln12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%deleted_ones = select i1 %carry_1, i1 %and_ln779, i1 %Range1_all_ones" [FC/fc.cpp:15]   --->   Operation 125 'select' 'deleted_ones' <Predicate = (!icmp_ln12)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 126 [1/1] (0.80ns)   --->   "%and_ln781 = and i1 %carry_1, %Range1_all_ones" [FC/fc.cpp:15]   --->   Operation 126 'and' 'and_ln781' <Predicate = (!icmp_ln12)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%xor_ln785 = xor i1 %deleted_zeros, true" [FC/fc.cpp:15]   --->   Operation 127 'xor' 'xor_ln785' <Predicate = (!icmp_ln12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%or_ln785 = or i1 %p_Result_2, %xor_ln785" [FC/fc.cpp:15]   --->   Operation 128 'or' 'or_ln785' <Predicate = (!icmp_ln12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 129 [1/1] (0.80ns)   --->   "%xor_ln785_1 = xor i1 %p_Result_s, true" [FC/fc.cpp:15]   --->   Operation 129 'xor' 'xor_ln785_1' <Predicate = (!icmp_ln12)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%overflow = and i1 %or_ln785, %xor_ln785_1" [FC/fc.cpp:15]   --->   Operation 130 'and' 'overflow' <Predicate = (!icmp_ln12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 131 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786 = and i1 %p_Result_2, %deleted_ones" [FC/fc.cpp:15]   --->   Operation 131 'and' 'and_ln786' <Predicate = (!icmp_ln12)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%or_ln786 = or i1 %and_ln781, %and_ln786" [FC/fc.cpp:15]   --->   Operation 132 'or' 'or_ln786' <Predicate = (!icmp_ln12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%xor_ln786 = xor i1 %or_ln786, true" [FC/fc.cpp:15]   --->   Operation 133 'xor' 'xor_ln786' <Predicate = (!icmp_ln12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 134 [1/1] (0.80ns) (out node of the LUT)   --->   "%underflow = and i1 %p_Result_s, %xor_ln786" [FC/fc.cpp:15]   --->   Operation 134 'and' 'underflow' <Predicate = (!icmp_ln12)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 135 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340 = or i1 %underflow, %overflow" [FC/fc.cpp:15]   --->   Operation 135 'or' 'or_ln340' <Predicate = (!icmp_ln12)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_1)   --->   "%or_ln340_2 = or i1 %and_ln786, %xor_ln785_1" [FC/fc.cpp:15]   --->   Operation 136 'or' 'or_ln340_2' <Predicate = (!icmp_ln12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_1)   --->   "%or_ln340_1 = or i1 %or_ln340_2, %and_ln781" [FC/fc.cpp:15]   --->   Operation 137 'or' 'or_ln340_1' <Predicate = (!icmp_ln12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 138 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340 = select i1 %or_ln340, i16 32767, i16 %tmp_V_4" [FC/fc.cpp:15]   --->   Operation 138 'select' 'select_ln340' <Predicate = (!icmp_ln12)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_1)   --->   "%select_ln388 = select i1 %underflow, i16 -32768, i16 %tmp_V_4" [FC/fc.cpp:15]   --->   Operation 139 'select' 'select_ln388' <Predicate = (!icmp_ln12)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 140 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_1 = select i1 %or_ln340_1, i16 %select_ln340, i16 %select_ln388" [FC/fc.cpp:15]   --->   Operation 140 'select' 'select_ln340_1' <Predicate = (!icmp_ln12)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 141 [1/1] (8.75ns)   --->   "%OUT_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr, i32 1)" [FC/fc.cpp:18]   --->   Operation 141 'writereq' 'OUT_addr_1_req' <Predicate = (icmp_ln12_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 8.75>
ST_20 : Operation 142 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr, i16 %select_ln340_1, i2 -1)" [FC/fc.cpp:18]   --->   Operation 142 'write' <Predicate = (icmp_ln12_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 8.75>
ST_21 : Operation 143 [5/5] (8.75ns)   --->   "%OUT_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr)" [FC/fc.cpp:18]   --->   Operation 143 'writeresp' 'OUT_addr_1_resp' <Predicate = (icmp_ln12_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 8.75>
ST_22 : Operation 144 [4/5] (8.75ns)   --->   "%OUT_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr)" [FC/fc.cpp:18]   --->   Operation 144 'writeresp' 'OUT_addr_1_resp' <Predicate = (icmp_ln12_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 8.75>
ST_23 : Operation 145 [3/5] (8.75ns)   --->   "%OUT_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr)" [FC/fc.cpp:18]   --->   Operation 145 'writeresp' 'OUT_addr_1_resp' <Predicate = (icmp_ln12_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 8.75>
ST_24 : Operation 146 [2/5] (8.75ns)   --->   "%OUT_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr)" [FC/fc.cpp:18]   --->   Operation 146 'writeresp' 'OUT_addr_1_resp' <Predicate = (icmp_ln12_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 8.75>
ST_25 : Operation 147 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)" [FC/fc.cpp:12]   --->   Operation 147 'specregionbegin' 'tmp' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_25 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [FC/fc.cpp:13]   --->   Operation 148 'specpipeline' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_25 : Operation 149 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp)" [FC/fc.cpp:16]   --->   Operation 149 'specregionend' 'empty_8' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_25 : Operation 150 [1/5] (8.75ns)   --->   "%OUT_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr)" [FC/fc.cpp:18]   --->   Operation 150 'writeresp' 'OUT_addr_1_resp' <Predicate = (icmp_ln12_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 151 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 151 'br' <Predicate = (icmp_ln12_1)> <Delay = 0.00>
ST_25 : Operation 152 [1/1] (0.00ns)   --->   "br label %2"   --->   Operation 152 'br' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 26 <SV = 16> <Delay = 0.00>
ST_26 : Operation 153 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 153 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ IN_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ W]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ OUT_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
out_V_read        (read             ) [ 000000000000000000000000000]
bias_V_read       (read             ) [ 000000000000000000000000000]
weight_V_read     (read             ) [ 000000000000000000000000000]
in_V_read         (read             ) [ 000000000000000000000000000]
tmp_3             (partselect       ) [ 001111111000000000000000000]
bias_V5           (partselect       ) [ 000000000000000000000000000]
empty             (zext             ) [ 000000000000000000000000000]
B_addr            (getelementptr    ) [ 001111111111111111111111111]
weight_V3         (partselect       ) [ 000000000000000000000000000]
empty_4           (zext             ) [ 000000000000000000000000000]
W_addr            (getelementptr    ) [ 001111111111111111111111111]
in_V1             (partselect       ) [ 000000000000000000000000000]
empty_5           (zext             ) [ 000000000000000000000000000]
IN_addr           (getelementptr    ) [ 001111111111111111111111111]
p_cast11          (zext             ) [ 000000000111111111111111111]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000000]
spectopmodule_ln0 (spectopmodule    ) [ 000000000000000000000000000]
specinterface_ln4 (specinterface    ) [ 000000000000000000000000000]
specinterface_ln5 (specinterface    ) [ 000000000000000000000000000]
specinterface_ln5 (specinterface    ) [ 000000000000000000000000000]
specinterface_ln6 (specinterface    ) [ 000000000000000000000000000]
specinterface_ln6 (specinterface    ) [ 000000000000000000000000000]
specinterface_ln7 (specinterface    ) [ 000000000000000000000000000]
specinterface_ln7 (specinterface    ) [ 000000000000000000000000000]
specinterface_ln8 (specinterface    ) [ 000000000000000000000000000]
specinterface_ln8 (specinterface    ) [ 000000000000000000000000000]
B_addr_rd_req     (readreq          ) [ 000000000000000000000000000]
W_addr_rd_req     (readreq          ) [ 000000000000000000000000000]
br_ln10           (br               ) [ 000000001111111111111111111]
i_0               (phi              ) [ 000000000100000000000000000]
icmp_ln10         (icmp             ) [ 000000000111111111111111111]
empty_6           (speclooptripcount) [ 000000000000000000000000000]
i                 (add              ) [ 000000001111111111111111111]
br_ln10           (br               ) [ 000000000000000000000000000]
zext_ln11         (zext             ) [ 000000000000000000000000000]
add_ln203         (add              ) [ 000000000000000000000000000]
zext_ln203        (zext             ) [ 000000000000000000000000000]
OUT_addr          (getelementptr    ) [ 000000000011111111111111110]
ret_ln20          (ret              ) [ 000000000000000000000000000]
tmp_V             (read             ) [ 000000000000000111111111110]
IN_addr_rd_req    (readreq          ) [ 000000000000000000000000000]
br_ln12           (br               ) [ 000000000111111111111111111]
p_Val2_s          (phi              ) [ 000000000000000011110000000]
j_0               (phi              ) [ 000000000000000010000000000]
icmp_ln12         (icmp             ) [ 000000000111111111111111111]
empty_7           (speclooptripcount) [ 000000000000000000000000000]
j                 (add              ) [ 000000000111111111111111111]
br_ln12           (br               ) [ 000000000000000000000000000]
IN_addr_read      (read             ) [ 000000000000000010100000000]
W_addr_read       (read             ) [ 000000000000000010100000000]
icmp_ln12_1       (icmp             ) [ 000000000000000010111111110]
br_ln12           (br               ) [ 000000000000000000000000000]
r_V               (sext             ) [ 000000000000000000000000000]
sext_ln1118       (sext             ) [ 000000000000000000000000000]
r_V_2             (mul              ) [ 000000000000000010010000000]
tmp_6             (bitselect        ) [ 000000000000000010010000000]
lhs_V             (bitconcatenate   ) [ 000000000000000000000000000]
sext_ln728        (sext             ) [ 000000000000000000000000000]
ret_V             (add              ) [ 000000000000000000000000000]
p_Result_s        (bitselect        ) [ 000000000000000000000000000]
tmp_V_3           (partselect       ) [ 000000000000000000000000000]
p_Result_1        (bitselect        ) [ 000000000000000000000000000]
zext_ln415        (zext             ) [ 000000000000000000000000000]
tmp_V_4           (add              ) [ 000000000000000000000000000]
tmp_7             (bitselect        ) [ 000000000000000000000000000]
xor_ln416         (xor              ) [ 000000000000000000000000000]
carry_1           (and              ) [ 000000000000000000000000000]
p_Result_2        (bitselect        ) [ 000000000000000000000000000]
tmp_1             (partselect       ) [ 000000000000000000000000000]
Range2_all_ones   (icmp             ) [ 000000000000000000000000000]
tmp_2             (partselect       ) [ 000000000000000000000000000]
Range1_all_ones   (icmp             ) [ 000000000000000000000000000]
Range1_all_zeros  (icmp             ) [ 000000000000000000000000000]
deleted_zeros     (select           ) [ 000000000000000000000000000]
tmp_9             (bitselect        ) [ 000000000000000000000000000]
xor_ln779         (xor              ) [ 000000000000000000000000000]
and_ln779         (and              ) [ 000000000000000000000000000]
deleted_ones      (select           ) [ 000000000000000000000000000]
and_ln781         (and              ) [ 000000000000000000000000000]
xor_ln785         (xor              ) [ 000000000000000000000000000]
or_ln785          (or               ) [ 000000000000000000000000000]
xor_ln785_1       (xor              ) [ 000000000000000000000000000]
overflow          (and              ) [ 000000000000000000000000000]
and_ln786         (and              ) [ 000000000000000000000000000]
or_ln786          (or               ) [ 000000000000000000000000000]
xor_ln786         (xor              ) [ 000000000000000000000000000]
underflow         (and              ) [ 000000000000000000000000000]
or_ln340          (or               ) [ 000000000000000000000000000]
or_ln340_2        (or               ) [ 000000000000000000000000000]
or_ln340_1        (or               ) [ 000000000000000000000000000]
select_ln340      (select           ) [ 000000000000000000000000000]
select_ln388      (select           ) [ 000000000000000000000000000]
select_ln340_1    (select           ) [ 000000000111111110001111111]
OUT_addr_1_req    (writereq         ) [ 000000000000000000000000000]
write_ln18        (write            ) [ 000000000000000000000000000]
tmp               (specregionbegin  ) [ 000000000000000000000000000]
specpipeline_ln13 (specpipeline     ) [ 000000000000000000000000000]
empty_8           (specregionend    ) [ 000000000000000000000000000]
OUT_addr_1_resp   (writeresp        ) [ 000000000000000000000000000]
br_ln0            (br               ) [ 000000000000000000000000000]
br_ln0            (br               ) [ 000000000111111111111111111]
br_ln0            (br               ) [ 000000001111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="IN_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="W">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="OUT_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weight_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="bias_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i16P"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode5"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle6"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i16P"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i16.i10"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i16P"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i16P"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i16P"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="156" class="1004" name="out_V_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_V_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="bias_V_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_V_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="weight_V_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_V_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="in_V_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_V_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_readreq_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="16" slack="1"/>
<pin id="183" dir="0" index="2" bw="4" slack="0"/>
<pin id="184" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="B_addr_rd_req/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_readreq_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="16" slack="1"/>
<pin id="190" dir="0" index="2" bw="16" slack="0"/>
<pin id="191" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="W_addr_rd_req/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_readreq_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="16" slack="8"/>
<pin id="197" dir="0" index="2" bw="14" slack="0"/>
<pin id="198" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="IN_addr_rd_req/9 "/>
</bind>
</comp>

<comp id="201" class="1004" name="tmp_V_read_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="16" slack="0"/>
<pin id="203" dir="0" index="1" bw="16" slack="13"/>
<pin id="204" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/14 "/>
</bind>
</comp>

<comp id="206" class="1004" name="IN_addr_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="16" slack="0"/>
<pin id="208" dir="0" index="1" bw="16" slack="16"/>
<pin id="209" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="IN_addr_read/17 "/>
</bind>
</comp>

<comp id="211" class="1004" name="W_addr_read_read_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="16" slack="0"/>
<pin id="213" dir="0" index="1" bw="16" slack="16"/>
<pin id="214" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="W_addr_read/17 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_writeresp_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="16" slack="10"/>
<pin id="219" dir="0" index="2" bw="1" slack="0"/>
<pin id="220" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="OUT_addr_1_req/19 OUT_addr_1_resp/21 "/>
</bind>
</comp>

<comp id="223" class="1004" name="write_ln18_write_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="0" slack="0"/>
<pin id="225" dir="0" index="1" bw="16" slack="11"/>
<pin id="226" dir="0" index="2" bw="16" slack="1"/>
<pin id="227" dir="0" index="3" bw="1" slack="0"/>
<pin id="228" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln18/20 "/>
</bind>
</comp>

<comp id="232" class="1005" name="i_0_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="3" slack="1"/>
<pin id="234" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="i_0_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="1"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="3" slack="0"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/9 "/>
</bind>
</comp>

<comp id="243" class="1005" name="p_Val2_s_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="16" slack="3"/>
<pin id="245" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="246" class="1004" name="p_Val2_s_phi_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="16" slack="2"/>
<pin id="248" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="16" slack="1"/>
<pin id="250" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="4" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/16 "/>
</bind>
</comp>

<comp id="253" class="1005" name="j_0_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="13" slack="1"/>
<pin id="255" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="257" class="1004" name="j_0_phi_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="1"/>
<pin id="259" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="13" slack="0"/>
<pin id="261" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/16 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_3_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="31" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="0" index="2" bw="1" slack="0"/>
<pin id="268" dir="0" index="3" bw="6" slack="0"/>
<pin id="269" dir="1" index="4" bw="31" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="bias_V5_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="31" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="0" index="2" bw="1" slack="0"/>
<pin id="278" dir="0" index="3" bw="6" slack="0"/>
<pin id="279" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bias_V5/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="empty_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="31" slack="0"/>
<pin id="286" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="B_addr_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="16" slack="0"/>
<pin id="290" dir="0" index="1" bw="31" slack="0"/>
<pin id="291" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="weight_V3_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="31" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="0"/>
<pin id="297" dir="0" index="2" bw="1" slack="0"/>
<pin id="298" dir="0" index="3" bw="6" slack="0"/>
<pin id="299" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="weight_V3/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="empty_4_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="31" slack="0"/>
<pin id="306" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="empty_4/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="W_addr_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="16" slack="0"/>
<pin id="310" dir="0" index="1" bw="31" slack="0"/>
<pin id="311" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_addr/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="in_V1_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="31" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="0"/>
<pin id="317" dir="0" index="2" bw="1" slack="0"/>
<pin id="318" dir="0" index="3" bw="6" slack="0"/>
<pin id="319" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="in_V1/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="empty_5_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="31" slack="0"/>
<pin id="326" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="empty_5/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="IN_addr_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="16" slack="0"/>
<pin id="330" dir="0" index="1" bw="31" slack="0"/>
<pin id="331" dir="1" index="2" bw="16" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IN_addr/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="p_cast11_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="31" slack="7"/>
<pin id="336" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast11/8 "/>
</bind>
</comp>

<comp id="337" class="1004" name="icmp_ln10_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="3" slack="0"/>
<pin id="339" dir="0" index="1" bw="3" slack="0"/>
<pin id="340" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/9 "/>
</bind>
</comp>

<comp id="343" class="1004" name="i_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="3" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/9 "/>
</bind>
</comp>

<comp id="349" class="1004" name="zext_ln11_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="3" slack="0"/>
<pin id="351" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11/9 "/>
</bind>
</comp>

<comp id="353" class="1004" name="add_ln203_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="3" slack="0"/>
<pin id="355" dir="0" index="1" bw="31" slack="1"/>
<pin id="356" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/9 "/>
</bind>
</comp>

<comp id="358" class="1004" name="zext_ln203_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/9 "/>
</bind>
</comp>

<comp id="362" class="1004" name="OUT_addr_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="16" slack="0"/>
<pin id="364" dir="0" index="1" bw="32" slack="0"/>
<pin id="365" dir="1" index="2" bw="16" slack="10"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_addr/9 "/>
</bind>
</comp>

<comp id="368" class="1004" name="icmp_ln12_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="13" slack="0"/>
<pin id="370" dir="0" index="1" bw="13" slack="0"/>
<pin id="371" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/16 "/>
</bind>
</comp>

<comp id="374" class="1004" name="j_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="13" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/16 "/>
</bind>
</comp>

<comp id="380" class="1004" name="icmp_ln12_1_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="13" slack="1"/>
<pin id="382" dir="0" index="1" bw="13" slack="0"/>
<pin id="383" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12_1/17 "/>
</bind>
</comp>

<comp id="385" class="1004" name="r_V_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="16" slack="1"/>
<pin id="387" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V/18 "/>
</bind>
</comp>

<comp id="388" class="1004" name="sext_ln1118_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="16" slack="1"/>
<pin id="390" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/18 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_6_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="32" slack="0"/>
<pin id="394" dir="0" index="2" bw="5" slack="0"/>
<pin id="395" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/18 "/>
</bind>
</comp>

<comp id="398" class="1004" name="lhs_V_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="26" slack="0"/>
<pin id="400" dir="0" index="1" bw="16" slack="3"/>
<pin id="401" dir="0" index="2" bw="1" slack="0"/>
<pin id="402" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/19 "/>
</bind>
</comp>

<comp id="406" class="1004" name="sext_ln728_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="26" slack="0"/>
<pin id="408" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/19 "/>
</bind>
</comp>

<comp id="410" class="1004" name="ret_V_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="1"/>
<pin id="412" dir="0" index="1" bw="26" slack="0"/>
<pin id="413" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/19 "/>
</bind>
</comp>

<comp id="415" class="1004" name="p_Result_s_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="32" slack="0"/>
<pin id="418" dir="0" index="2" bw="6" slack="0"/>
<pin id="419" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/19 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_V_3_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="16" slack="0"/>
<pin id="425" dir="0" index="1" bw="32" slack="0"/>
<pin id="426" dir="0" index="2" bw="5" slack="0"/>
<pin id="427" dir="0" index="3" bw="6" slack="0"/>
<pin id="428" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_3/19 "/>
</bind>
</comp>

<comp id="433" class="1004" name="p_Result_1_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="0" index="1" bw="32" slack="0"/>
<pin id="436" dir="0" index="2" bw="6" slack="0"/>
<pin id="437" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_1/19 "/>
</bind>
</comp>

<comp id="441" class="1004" name="zext_ln415_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="1"/>
<pin id="443" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415/19 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_V_4_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="16" slack="0"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_V_4/19 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_7_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="16" slack="0"/>
<pin id="453" dir="0" index="2" bw="5" slack="0"/>
<pin id="454" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/19 "/>
</bind>
</comp>

<comp id="458" class="1004" name="xor_ln416_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416/19 "/>
</bind>
</comp>

<comp id="464" class="1004" name="carry_1_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_1/19 "/>
</bind>
</comp>

<comp id="470" class="1004" name="p_Result_2_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="16" slack="0"/>
<pin id="473" dir="0" index="2" bw="5" slack="0"/>
<pin id="474" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_2/19 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp_1_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="5" slack="0"/>
<pin id="480" dir="0" index="1" bw="32" slack="0"/>
<pin id="481" dir="0" index="2" bw="6" slack="0"/>
<pin id="482" dir="0" index="3" bw="6" slack="0"/>
<pin id="483" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/19 "/>
</bind>
</comp>

<comp id="488" class="1004" name="Range2_all_ones_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="5" slack="0"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range2_all_ones/19 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_2_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="6" slack="0"/>
<pin id="496" dir="0" index="1" bw="32" slack="0"/>
<pin id="497" dir="0" index="2" bw="6" slack="0"/>
<pin id="498" dir="0" index="3" bw="6" slack="0"/>
<pin id="499" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/19 "/>
</bind>
</comp>

<comp id="504" class="1004" name="Range1_all_ones_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="6" slack="0"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones/19 "/>
</bind>
</comp>

<comp id="510" class="1004" name="Range1_all_zeros_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="6" slack="0"/>
<pin id="512" dir="0" index="1" bw="1" slack="0"/>
<pin id="513" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros/19 "/>
</bind>
</comp>

<comp id="516" class="1004" name="deleted_zeros_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="0" index="2" bw="1" slack="0"/>
<pin id="520" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros/19 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tmp_9_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="32" slack="0"/>
<pin id="527" dir="0" index="2" bw="6" slack="0"/>
<pin id="528" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/19 "/>
</bind>
</comp>

<comp id="532" class="1004" name="xor_ln779_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779/19 "/>
</bind>
</comp>

<comp id="538" class="1004" name="and_ln779_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="0" index="1" bw="1" slack="0"/>
<pin id="541" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln779/19 "/>
</bind>
</comp>

<comp id="544" class="1004" name="deleted_ones_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="0" index="1" bw="1" slack="0"/>
<pin id="547" dir="0" index="2" bw="1" slack="0"/>
<pin id="548" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones/19 "/>
</bind>
</comp>

<comp id="552" class="1004" name="and_ln781_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln781/19 "/>
</bind>
</comp>

<comp id="558" class="1004" name="xor_ln785_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785/19 "/>
</bind>
</comp>

<comp id="564" class="1004" name="or_ln785_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="0" index="1" bw="1" slack="0"/>
<pin id="567" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785/19 "/>
</bind>
</comp>

<comp id="570" class="1004" name="xor_ln785_1_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="1" slack="0"/>
<pin id="573" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_1/19 "/>
</bind>
</comp>

<comp id="576" class="1004" name="overflow_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="0"/>
<pin id="578" dir="0" index="1" bw="1" slack="0"/>
<pin id="579" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/19 "/>
</bind>
</comp>

<comp id="582" class="1004" name="and_ln786_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="0"/>
<pin id="584" dir="0" index="1" bw="1" slack="0"/>
<pin id="585" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786/19 "/>
</bind>
</comp>

<comp id="588" class="1004" name="or_ln786_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="0"/>
<pin id="590" dir="0" index="1" bw="1" slack="0"/>
<pin id="591" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786/19 "/>
</bind>
</comp>

<comp id="594" class="1004" name="xor_ln786_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="0"/>
<pin id="596" dir="0" index="1" bw="1" slack="0"/>
<pin id="597" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786/19 "/>
</bind>
</comp>

<comp id="600" class="1004" name="underflow_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="0" index="1" bw="1" slack="0"/>
<pin id="603" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/19 "/>
</bind>
</comp>

<comp id="606" class="1004" name="or_ln340_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="0"/>
<pin id="608" dir="0" index="1" bw="1" slack="0"/>
<pin id="609" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340/19 "/>
</bind>
</comp>

<comp id="612" class="1004" name="or_ln340_2_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="0"/>
<pin id="614" dir="0" index="1" bw="1" slack="0"/>
<pin id="615" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_2/19 "/>
</bind>
</comp>

<comp id="618" class="1004" name="or_ln340_1_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="0"/>
<pin id="620" dir="0" index="1" bw="1" slack="0"/>
<pin id="621" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_1/19 "/>
</bind>
</comp>

<comp id="624" class="1004" name="select_ln340_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="0"/>
<pin id="626" dir="0" index="1" bw="16" slack="0"/>
<pin id="627" dir="0" index="2" bw="16" slack="0"/>
<pin id="628" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340/19 "/>
</bind>
</comp>

<comp id="632" class="1004" name="select_ln388_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="0"/>
<pin id="634" dir="0" index="1" bw="16" slack="0"/>
<pin id="635" dir="0" index="2" bw="16" slack="0"/>
<pin id="636" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388/19 "/>
</bind>
</comp>

<comp id="640" class="1004" name="select_ln340_1_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="0"/>
<pin id="642" dir="0" index="1" bw="16" slack="0"/>
<pin id="643" dir="0" index="2" bw="16" slack="0"/>
<pin id="644" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_1/19 "/>
</bind>
</comp>

<comp id="648" class="1007" name="r_V_2_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="16" slack="0"/>
<pin id="650" dir="0" index="1" bw="16" slack="0"/>
<pin id="651" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_2/18 "/>
</bind>
</comp>

<comp id="655" class="1005" name="tmp_3_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="31" slack="7"/>
<pin id="657" dir="1" index="1" bw="31" slack="7"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="660" class="1005" name="B_addr_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="16" slack="1"/>
<pin id="662" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="B_addr "/>
</bind>
</comp>

<comp id="666" class="1005" name="W_addr_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="16" slack="1"/>
<pin id="668" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="W_addr "/>
</bind>
</comp>

<comp id="672" class="1005" name="IN_addr_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="16" slack="8"/>
<pin id="674" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opset="IN_addr "/>
</bind>
</comp>

<comp id="678" class="1005" name="p_cast11_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="1"/>
<pin id="680" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_cast11 "/>
</bind>
</comp>

<comp id="686" class="1005" name="i_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="3" slack="0"/>
<pin id="688" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="691" class="1005" name="OUT_addr_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="16" slack="10"/>
<pin id="693" dir="1" index="1" bw="16" slack="10"/>
</pin_list>
<bind>
<opset="OUT_addr "/>
</bind>
</comp>

<comp id="697" class="1005" name="tmp_V_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="16" slack="2"/>
<pin id="699" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="702" class="1005" name="icmp_ln12_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="1"/>
<pin id="704" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln12 "/>
</bind>
</comp>

<comp id="706" class="1005" name="j_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="13" slack="0"/>
<pin id="708" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="712" class="1005" name="IN_addr_read_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="16" slack="1"/>
<pin id="714" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="IN_addr_read "/>
</bind>
</comp>

<comp id="717" class="1005" name="W_addr_read_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="16" slack="1"/>
<pin id="719" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="W_addr_read "/>
</bind>
</comp>

<comp id="722" class="1005" name="icmp_ln12_1_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="1" slack="2"/>
<pin id="724" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln12_1 "/>
</bind>
</comp>

<comp id="726" class="1005" name="r_V_2_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="1"/>
<pin id="728" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_V_2 "/>
</bind>
</comp>

<comp id="731" class="1005" name="tmp_6_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="1" slack="1"/>
<pin id="733" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="736" class="1005" name="select_ln340_1_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="16" slack="1"/>
<pin id="738" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln340_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="160"><net_src comp="16" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="14" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="16" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="12" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="16" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="10" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="16" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="8" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="24" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="26" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="192"><net_src comp="24" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="28" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="199"><net_src comp="24" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="88" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="205"><net_src comp="90" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="210"><net_src comp="90" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="90" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="138" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="20" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="229"><net_src comp="140" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="142" pin="0"/><net_sink comp="223" pin=3"/></net>

<net id="231"><net_src comp="144" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="235"><net_src comp="78" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="232" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="252"><net_src comp="246" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="256"><net_src comp="92" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="253" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="270"><net_src comp="18" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="156" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="272"><net_src comp="20" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="273"><net_src comp="22" pin="0"/><net_sink comp="264" pin=3"/></net>

<net id="280"><net_src comp="18" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="162" pin="2"/><net_sink comp="274" pin=1"/></net>

<net id="282"><net_src comp="20" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="283"><net_src comp="22" pin="0"/><net_sink comp="274" pin=3"/></net>

<net id="287"><net_src comp="274" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="4" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="284" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="300"><net_src comp="18" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="168" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="302"><net_src comp="20" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="303"><net_src comp="22" pin="0"/><net_sink comp="294" pin=3"/></net>

<net id="307"><net_src comp="294" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="2" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="304" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="320"><net_src comp="18" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="174" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="322"><net_src comp="20" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="323"><net_src comp="22" pin="0"/><net_sink comp="314" pin=3"/></net>

<net id="327"><net_src comp="314" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="332"><net_src comp="0" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="324" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="341"><net_src comp="236" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="80" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="236" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="86" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="352"><net_src comp="236" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="349" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="353" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="6" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="358" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="257" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="94" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="257" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="98" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="94" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="396"><net_src comp="100" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="102" pin="0"/><net_sink comp="391" pin=2"/></net>

<net id="403"><net_src comp="104" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="243" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="405"><net_src comp="106" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="409"><net_src comp="398" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="414"><net_src comp="406" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="100" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="410" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="422"><net_src comp="22" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="429"><net_src comp="108" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="430"><net_src comp="410" pin="2"/><net_sink comp="423" pin=1"/></net>

<net id="431"><net_src comp="110" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="432"><net_src comp="112" pin="0"/><net_sink comp="423" pin=3"/></net>

<net id="438"><net_src comp="100" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="410" pin="2"/><net_sink comp="433" pin=1"/></net>

<net id="440"><net_src comp="112" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="448"><net_src comp="423" pin="4"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="441" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="455"><net_src comp="114" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="444" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="457"><net_src comp="116" pin="0"/><net_sink comp="450" pin=2"/></net>

<net id="462"><net_src comp="450" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="118" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="433" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="458" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="475"><net_src comp="114" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="444" pin="2"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="116" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="484"><net_src comp="120" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="485"><net_src comp="410" pin="2"/><net_sink comp="478" pin=1"/></net>

<net id="486"><net_src comp="122" pin="0"/><net_sink comp="478" pin=2"/></net>

<net id="487"><net_src comp="22" pin="0"/><net_sink comp="478" pin=3"/></net>

<net id="492"><net_src comp="478" pin="4"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="124" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="500"><net_src comp="126" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="410" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="502"><net_src comp="128" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="503"><net_src comp="22" pin="0"/><net_sink comp="494" pin=3"/></net>

<net id="508"><net_src comp="494" pin="4"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="130" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="494" pin="4"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="132" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="521"><net_src comp="464" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="504" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="523"><net_src comp="510" pin="2"/><net_sink comp="516" pin=2"/></net>

<net id="529"><net_src comp="100" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="410" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="531"><net_src comp="128" pin="0"/><net_sink comp="524" pin=2"/></net>

<net id="536"><net_src comp="524" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="118" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="542"><net_src comp="488" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="532" pin="2"/><net_sink comp="538" pin=1"/></net>

<net id="549"><net_src comp="464" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="538" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="551"><net_src comp="504" pin="2"/><net_sink comp="544" pin=2"/></net>

<net id="556"><net_src comp="464" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="504" pin="2"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="516" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="118" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="568"><net_src comp="470" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="558" pin="2"/><net_sink comp="564" pin=1"/></net>

<net id="574"><net_src comp="415" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="118" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="564" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="570" pin="2"/><net_sink comp="576" pin=1"/></net>

<net id="586"><net_src comp="470" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="544" pin="3"/><net_sink comp="582" pin=1"/></net>

<net id="592"><net_src comp="552" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="582" pin="2"/><net_sink comp="588" pin=1"/></net>

<net id="598"><net_src comp="588" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="118" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="604"><net_src comp="415" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="594" pin="2"/><net_sink comp="600" pin=1"/></net>

<net id="610"><net_src comp="600" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="576" pin="2"/><net_sink comp="606" pin=1"/></net>

<net id="616"><net_src comp="582" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="570" pin="2"/><net_sink comp="612" pin=1"/></net>

<net id="622"><net_src comp="612" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="552" pin="2"/><net_sink comp="618" pin=1"/></net>

<net id="629"><net_src comp="606" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="630"><net_src comp="134" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="631"><net_src comp="444" pin="2"/><net_sink comp="624" pin=2"/></net>

<net id="637"><net_src comp="600" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="638"><net_src comp="136" pin="0"/><net_sink comp="632" pin=1"/></net>

<net id="639"><net_src comp="444" pin="2"/><net_sink comp="632" pin=2"/></net>

<net id="645"><net_src comp="618" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="646"><net_src comp="624" pin="3"/><net_sink comp="640" pin=1"/></net>

<net id="647"><net_src comp="632" pin="3"/><net_sink comp="640" pin=2"/></net>

<net id="652"><net_src comp="385" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="388" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="654"><net_src comp="648" pin="2"/><net_sink comp="391" pin=1"/></net>

<net id="658"><net_src comp="264" pin="4"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="663"><net_src comp="288" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="665"><net_src comp="660" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="669"><net_src comp="308" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="671"><net_src comp="666" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="675"><net_src comp="328" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="677"><net_src comp="672" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="681"><net_src comp="334" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="689"><net_src comp="343" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="694"><net_src comp="362" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="696"><net_src comp="691" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="700"><net_src comp="201" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="705"><net_src comp="368" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="709"><net_src comp="374" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="711"><net_src comp="706" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="715"><net_src comp="206" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="720"><net_src comp="211" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="725"><net_src comp="380" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="729"><net_src comp="648" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="734"><net_src comp="391" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="739"><net_src comp="640" pin="3"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="741"><net_src comp="736" pin="1"/><net_sink comp="223" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUT_r | {19 20 21 22 23 24 25 }
 - Input state : 
	Port: fc : IN_r | {9 10 11 12 13 14 15 17 }
	Port: fc : W | {2 3 4 5 6 7 8 17 }
	Port: fc : B | {2 3 4 5 6 7 8 14 }
	Port: fc : in_V | {1 }
	Port: fc : weight_V | {1 }
	Port: fc : bias_V | {1 }
	Port: fc : out_V | {1 }
  - Chain level:
	State 1
		empty : 1
		B_addr : 2
		empty_4 : 1
		W_addr : 2
		empty_5 : 1
		IN_addr : 2
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		icmp_ln10 : 1
		i : 1
		br_ln10 : 2
		zext_ln11 : 1
		add_ln203 : 2
		zext_ln203 : 3
		OUT_addr : 4
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		icmp_ln12 : 1
		j : 1
		br_ln12 : 2
	State 17
		br_ln12 : 1
	State 18
		r_V_2 : 1
		tmp_6 : 2
	State 19
		sext_ln728 : 1
		ret_V : 2
		p_Result_s : 3
		tmp_V_3 : 3
		p_Result_1 : 3
		tmp_V_4 : 4
		tmp_7 : 5
		xor_ln416 : 6
		carry_1 : 6
		p_Result_2 : 5
		tmp_1 : 3
		Range2_all_ones : 4
		tmp_2 : 3
		Range1_all_ones : 4
		Range1_all_zeros : 4
		deleted_zeros : 6
		tmp_9 : 3
		xor_ln779 : 4
		and_ln779 : 4
		deleted_ones : 6
		and_ln781 : 6
		xor_ln785 : 7
		or_ln785 : 7
		xor_ln785_1 : 4
		overflow : 7
		and_ln786 : 7
		or_ln786 : 7
		xor_ln786 : 7
		underflow : 7
		or_ln340 : 7
		or_ln340_2 : 7
		or_ln340_1 : 7
		select_ln340 : 7
		select_ln388 : 7
		select_ln340_1 : 8
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
		empty_8 : 1
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |          i_fu_343         |    0    |    0    |    4    |
|          |      add_ln203_fu_353     |    0    |    0    |    31   |
|    add   |          j_fu_374         |    0    |    0    |    13   |
|          |        ret_V_fu_410       |    0    |    0    |    32   |
|          |       tmp_V_4_fu_444      |    0    |    0    |    16   |
|----------|---------------------------|---------|---------|---------|
|          |    deleted_zeros_fu_516   |    0    |    0    |    2    |
|          |    deleted_ones_fu_544    |    0    |    0    |    2    |
|  select  |    select_ln340_fu_624    |    0    |    0    |    16   |
|          |    select_ln388_fu_632    |    0    |    0    |    16   |
|          |   select_ln340_1_fu_640   |    0    |    0    |    16   |
|----------|---------------------------|---------|---------|---------|
|          |      icmp_ln10_fu_337     |    0    |    0    |    2    |
|          |      icmp_ln12_fu_368     |    0    |    0    |    6    |
|   icmp   |     icmp_ln12_1_fu_380    |    0    |    0    |    6    |
|          |   Range2_all_ones_fu_488  |    0    |    0    |    2    |
|          |   Range1_all_ones_fu_504  |    0    |    0    |    3    |
|          |  Range1_all_zeros_fu_510  |    0    |    0    |    3    |
|----------|---------------------------|---------|---------|---------|
|          |       carry_1_fu_464      |    0    |    0    |    1    |
|          |      and_ln779_fu_538     |    0    |    0    |    1    |
|    and   |      and_ln781_fu_552     |    0    |    0    |    1    |
|          |      overflow_fu_576      |    0    |    0    |    1    |
|          |      and_ln786_fu_582     |    0    |    0    |    1    |
|          |      underflow_fu_600     |    0    |    0    |    1    |
|----------|---------------------------|---------|---------|---------|
|          |      xor_ln416_fu_458     |    0    |    0    |    1    |
|          |      xor_ln779_fu_532     |    0    |    0    |    1    |
|    xor   |      xor_ln785_fu_558     |    0    |    0    |    1    |
|          |     xor_ln785_1_fu_570    |    0    |    0    |    1    |
|          |      xor_ln786_fu_594     |    0    |    0    |    1    |
|----------|---------------------------|---------|---------|---------|
|          |      or_ln785_fu_564      |    0    |    0    |    1    |
|          |      or_ln786_fu_588      |    0    |    0    |    1    |
|    or    |      or_ln340_fu_606      |    0    |    0    |    1    |
|          |     or_ln340_2_fu_612     |    0    |    0    |    1    |
|          |     or_ln340_1_fu_618     |    0    |    0    |    1    |
|----------|---------------------------|---------|---------|---------|
|    mul   |        r_V_2_fu_648       |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |   out_V_read_read_fu_156  |    0    |    0    |    0    |
|          |  bias_V_read_read_fu_162  |    0    |    0    |    0    |
|          | weight_V_read_read_fu_168 |    0    |    0    |    0    |
|   read   |   in_V_read_read_fu_174   |    0    |    0    |    0    |
|          |     tmp_V_read_fu_201     |    0    |    0    |    0    |
|          |  IN_addr_read_read_fu_206 |    0    |    0    |    0    |
|          |  W_addr_read_read_fu_211  |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     grp_readreq_fu_180    |    0    |    0    |    0    |
|  readreq |     grp_readreq_fu_187    |    0    |    0    |    0    |
|          |     grp_readreq_fu_194    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
| writeresp|    grp_writeresp_fu_216   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   write  |  write_ln18_write_fu_223  |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        tmp_3_fu_264       |    0    |    0    |    0    |
|          |       bias_V5_fu_274      |    0    |    0    |    0    |
|          |      weight_V3_fu_294     |    0    |    0    |    0    |
|partselect|        in_V1_fu_314       |    0    |    0    |    0    |
|          |       tmp_V_3_fu_423      |    0    |    0    |    0    |
|          |        tmp_1_fu_478       |    0    |    0    |    0    |
|          |        tmp_2_fu_494       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        empty_fu_284       |    0    |    0    |    0    |
|          |       empty_4_fu_304      |    0    |    0    |    0    |
|          |       empty_5_fu_324      |    0    |    0    |    0    |
|   zext   |      p_cast11_fu_334      |    0    |    0    |    0    |
|          |      zext_ln11_fu_349     |    0    |    0    |    0    |
|          |     zext_ln203_fu_358     |    0    |    0    |    0    |
|          |     zext_ln415_fu_441     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |         r_V_fu_385        |    0    |    0    |    0    |
|   sext   |     sext_ln1118_fu_388    |    0    |    0    |    0    |
|          |     sext_ln728_fu_406     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        tmp_6_fu_391       |    0    |    0    |    0    |
|          |     p_Result_s_fu_415     |    0    |    0    |    0    |
| bitselect|     p_Result_1_fu_433     |    0    |    0    |    0    |
|          |        tmp_7_fu_450       |    0    |    0    |    0    |
|          |     p_Result_2_fu_470     |    0    |    0    |    0    |
|          |        tmp_9_fu_524       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|bitconcatenate|        lhs_V_fu_398       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    1    |    0    |   186   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    B_addr_reg_660    |   16   |
| IN_addr_read_reg_712 |   16   |
|    IN_addr_reg_672   |   16   |
|   OUT_addr_reg_691   |   16   |
|  W_addr_read_reg_717 |   16   |
|    W_addr_reg_666    |   16   |
|      i_0_reg_232     |    3   |
|       i_reg_686      |    3   |
|  icmp_ln12_1_reg_722 |    1   |
|   icmp_ln12_reg_702  |    1   |
|      j_0_reg_253     |   13   |
|       j_reg_706      |   13   |
|   p_Val2_s_reg_243   |   16   |
|   p_cast11_reg_678   |   32   |
|     r_V_2_reg_726    |   32   |
|select_ln340_1_reg_736|   16   |
|     tmp_3_reg_655    |   31   |
|     tmp_6_reg_731    |    1   |
|     tmp_V_reg_697    |   16   |
+----------------------+--------+
|         Total        |   274  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  |
|----------------------|------|------|------|--------||---------|
| grp_writeresp_fu_216 |  p0  |   2  |   1  |    2   |
|----------------------|------|------|------|--------||---------|
|         Total        |      |      |      |    2   ||  0.466  |
|----------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   186  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    -   |
|  Register |    -   |    -   |   274  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    0   |   274  |   186  |
+-----------+--------+--------+--------+--------+
