<stg><name>buffer_func1_C7</name>


<trans_list>

<trans id="74" from="1" to="2">
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="2" to="3">
<condition id="19">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="3" to="4">
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="4" to="5">
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="5" to="6">
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="6" to="7">
<condition id="23">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="6" to="2">
<condition id="29">
<or_exp><and_exp><literal name="exitcond_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="7" to="8">
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="8" to="3">
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit:0  %j = phi i5 [ 0, %0 ], [ %j_4, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:1  %exitcond1 = icmp eq i5 %j, -8

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:3  %j_4 = add i5 %j, 1

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %exitcond1, label %1, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="5">
<![CDATA[
.preheader.preheader:0  %tmp_cast = zext i5 %j to i8

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:1  br label %.preheader.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="18" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader.0:0  %k = phi i5 [ %k_10_7, %.preheader.3 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:1  %newIndex = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %k, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
.preheader.0:2  %tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %newIndex, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="7">
<![CDATA[
.preheader.0:3  %p_shl_cast = zext i7 %tmp_s to i8

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.0:4  %tmp_26 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %newIndex, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:5  %p_shl1_cast = zext i5 %tmp_26 to i8

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:6  %tmp_27 = sub i8 %p_shl_cast, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:7  %tmp_28 = add i8 %tmp_27, %tmp_cast

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="26" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="8">
<![CDATA[
.preheader.0:8  %tmp_70_cast = sext i8 %tmp_28 to i64

]]></Node>
<StgValue><ssdm name="tmp_70_cast"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:9  %C_input_0_addr = getelementptr [72 x i32]* %C_input_0, i64 0, i64 %tmp_70_cast

]]></Node>
<StgValue><ssdm name="C_input_0_addr"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:10  %C_input_1_addr = getelementptr [72 x i32]* %C_input_1, i64 0, i64 %tmp_70_cast

]]></Node>
<StgValue><ssdm name="C_input_1_addr"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="7">
<![CDATA[
.preheader.0:25  %C_input_0_load = load i32* %C_input_0_addr, align 4

]]></Node>
<StgValue><ssdm name="C_input_0_load"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="7">
<![CDATA[
.preheader.0:27  %C_input_1_load = load i32* %C_input_1_addr, align 4

]]></Node>
<StgValue><ssdm name="C_input_1_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="31" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="7">
<![CDATA[
.preheader.0:25  %C_input_0_load = load i32* %C_input_0_addr, align 4

]]></Node>
<StgValue><ssdm name="C_input_0_load"/></StgValue>
</operation>

<operation id="32" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="7">
<![CDATA[
.preheader.0:27  %C_input_1_load = load i32* %C_input_1_addr, align 4

]]></Node>
<StgValue><ssdm name="C_input_1_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="33" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:11  %C_input_2_addr = getelementptr [48 x i32]* %C_input_2, i64 0, i64 %tmp_70_cast

]]></Node>
<StgValue><ssdm name="C_input_2_addr"/></StgValue>
</operation>

<operation id="34" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:12  %C_input_3_addr = getelementptr [48 x i32]* %C_input_3, i64 0, i64 %tmp_70_cast

]]></Node>
<StgValue><ssdm name="C_input_3_addr"/></StgValue>
</operation>

<operation id="35" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:13  %C_input_4_addr = getelementptr [48 x i32]* %C_input_4, i64 0, i64 %tmp_70_cast

]]></Node>
<StgValue><ssdm name="C_input_4_addr"/></StgValue>
</operation>

<operation id="36" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:14  %C_input_5_addr = getelementptr [48 x i32]* %C_input_5, i64 0, i64 %tmp_70_cast

]]></Node>
<StgValue><ssdm name="C_input_5_addr"/></StgValue>
</operation>

<operation id="37" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:15  %C_input_6_addr = getelementptr [48 x i32]* %C_input_6, i64 0, i64 %tmp_70_cast

]]></Node>
<StgValue><ssdm name="C_input_6_addr"/></StgValue>
</operation>

<operation id="38" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:16  %C_input_7_addr = getelementptr [48 x i32]* %C_input_7, i64 0, i64 %tmp_70_cast

]]></Node>
<StgValue><ssdm name="C_input_7_addr"/></StgValue>
</operation>

<operation id="39" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:17  %C_mid_0_addr = getelementptr [72 x i32]* %C_mid_0, i64 0, i64 %tmp_70_cast

]]></Node>
<StgValue><ssdm name="C_mid_0_addr"/></StgValue>
</operation>

<operation id="40" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:18  %C_mid_1_addr = getelementptr [72 x i32]* %C_mid_1, i64 0, i64 %tmp_70_cast

]]></Node>
<StgValue><ssdm name="C_mid_1_addr"/></StgValue>
</operation>

<operation id="41" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:19  %C_mid_2_addr = getelementptr [48 x i32]* %C_mid_2, i64 0, i64 %tmp_70_cast

]]></Node>
<StgValue><ssdm name="C_mid_2_addr"/></StgValue>
</operation>

<operation id="42" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:20  %C_mid_3_addr = getelementptr [48 x i32]* %C_mid_3, i64 0, i64 %tmp_70_cast

]]></Node>
<StgValue><ssdm name="C_mid_3_addr"/></StgValue>
</operation>

<operation id="43" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:21  %C_mid_4_addr = getelementptr [48 x i32]* %C_mid_4, i64 0, i64 %tmp_70_cast

]]></Node>
<StgValue><ssdm name="C_mid_4_addr"/></StgValue>
</operation>

<operation id="44" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:22  %C_mid_5_addr = getelementptr [48 x i32]* %C_mid_5, i64 0, i64 %tmp_70_cast

]]></Node>
<StgValue><ssdm name="C_mid_5_addr"/></StgValue>
</operation>

<operation id="45" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:23  %C_mid_6_addr = getelementptr [48 x i32]* %C_mid_6, i64 0, i64 %tmp_70_cast

]]></Node>
<StgValue><ssdm name="C_mid_6_addr"/></StgValue>
</operation>

<operation id="46" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:24  %C_mid_7_addr = getelementptr [48 x i32]* %C_mid_7, i64 0, i64 %tmp_70_cast

]]></Node>
<StgValue><ssdm name="C_mid_7_addr"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader.0:26  store i32 %C_input_0_load, i32* %C_mid_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader.0:28  store i32 %C_input_1_load, i32* %C_mid_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.0:29  %k_10_s = or i5 %k, 2

]]></Node>
<StgValue><ssdm name="k_10_s"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.0:30  %exitcond_2 = icmp eq i5 %k_10_s, -14

]]></Node>
<StgValue><ssdm name="exitcond_2"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.0:31  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0:32  br i1 %exitcond_2, label %.loopexit.loopexit, label %.preheader.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="6">
<![CDATA[
.preheader.3:0  %C_input_2_load = load i32* %C_input_2_addr, align 4

]]></Node>
<StgValue><ssdm name="C_input_2_load"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="6">
<![CDATA[
.preheader.3:2  %C_input_3_load = load i32* %C_input_3_addr, align 4

]]></Node>
<StgValue><ssdm name="C_input_3_load"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="6">
<![CDATA[
.preheader.3:4  %C_input_4_load = load i32* %C_input_4_addr, align 4

]]></Node>
<StgValue><ssdm name="C_input_4_load"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="6">
<![CDATA[
.preheader.3:6  %C_input_5_load = load i32* %C_input_5_addr, align 4

]]></Node>
<StgValue><ssdm name="C_input_5_load"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="6">
<![CDATA[
.preheader.3:8  %C_input_6_load = load i32* %C_input_6_addr, align 4

]]></Node>
<StgValue><ssdm name="C_input_6_load"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="6">
<![CDATA[
.preheader.3:10  %C_input_7_load = load i32* %C_input_7_addr, align 4

]]></Node>
<StgValue><ssdm name="C_input_7_load"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.3:12  %k_10_7 = add i5 %k, 8

]]></Node>
<StgValue><ssdm name="k_10_7"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="61" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="6">
<![CDATA[
.preheader.3:0  %C_input_2_load = load i32* %C_input_2_addr, align 4

]]></Node>
<StgValue><ssdm name="C_input_2_load"/></StgValue>
</operation>

<operation id="62" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="6">
<![CDATA[
.preheader.3:2  %C_input_3_load = load i32* %C_input_3_addr, align 4

]]></Node>
<StgValue><ssdm name="C_input_3_load"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="6">
<![CDATA[
.preheader.3:4  %C_input_4_load = load i32* %C_input_4_addr, align 4

]]></Node>
<StgValue><ssdm name="C_input_4_load"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="6">
<![CDATA[
.preheader.3:6  %C_input_5_load = load i32* %C_input_5_addr, align 4

]]></Node>
<StgValue><ssdm name="C_input_5_load"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="6">
<![CDATA[
.preheader.3:8  %C_input_6_load = load i32* %C_input_6_addr, align 4

]]></Node>
<StgValue><ssdm name="C_input_6_load"/></StgValue>
</operation>

<operation id="66" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="6">
<![CDATA[
.preheader.3:10  %C_input_7_load = load i32* %C_input_7_addr, align 4

]]></Node>
<StgValue><ssdm name="C_input_7_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="67" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.3:1  store i32 %C_input_2_load, i32* %C_mid_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.3:3  store i32 %C_input_3_load, i32* %C_mid_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.3:5  store i32 %C_input_4_load, i32* %C_mid_4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.3:7  store i32 %C_input_5_load, i32* %C_mid_5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.3:9  store i32 %C_input_6_load, i32* %C_mid_6_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.3:11  store i32 %C_input_7_load, i32* %C_mid_7_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
.preheader.3:13  br label %.preheader.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
