
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ./pr-web-2886.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000002 cycles: 3975684 heartbeat IPC: 2.51529 cumulative IPC: 2.51529 (Simulation time: 0 hr 0 min 28 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 7712524 heartbeat IPC: 2.67606 cumulative IPC: 2.59318 (Simulation time: 0 hr 0 min 54 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 11497696 heartbeat IPC: 2.64189 cumulative IPC: 2.60922 (Simulation time: 0 hr 1 min 20 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 15433753 heartbeat IPC: 2.54061 cumulative IPC: 2.59172 (Simulation time: 0 hr 1 min 48 sec) 

Warmup complete CPU 0 instructions: 40000002 cycles: 15433754 (Simulation time: 0 hr 1 min 48 sec) 

Heartbeat CPU 0 instructions: 50000002 cycles: 34397779 heartbeat IPC: 0.527314 cumulative IPC: 0.527314 (Simulation time: 0 hr 3 min 0 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 54443023 heartbeat IPC: 0.498871 cumulative IPC: 0.512699 (Simulation time: 0 hr 4 min 23 sec) 
Heartbeat CPU 0 instructions: 70000002 cycles: 73894384 heartbeat IPC: 0.514103 cumulative IPC: 0.513166 (Simulation time: 0 hr 5 min 50 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 93339508 heartbeat IPC: 0.514268 cumulative IPC: 0.513441 (Simulation time: 0 hr 7 min 16 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 112600951 heartbeat IPC: 0.519172 cumulative IPC: 0.514577 (Simulation time: 0 hr 8 min 32 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 131530310 heartbeat IPC: 0.52828 cumulative IPC: 0.516811 (Simulation time: 0 hr 9 min 44 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 150534256 heartbeat IPC: 0.526206 cumulative IPC: 0.518133 (Simulation time: 0 hr 10 min 53 sec) 
Heartbeat CPU 0 instructions: 120000003 cycles: 169287686 heartbeat IPC: 0.533236 cumulative IPC: 0.519974 (Simulation time: 0 hr 12 min 3 sec) 
Heartbeat CPU 0 instructions: 130000003 cycles: 186594629 heartbeat IPC: 0.577803 cumulative IPC: 0.525821 (Simulation time: 0 hr 13 min 8 sec) 
Heartbeat CPU 0 instructions: 140000001 cycles: 207062853 heartbeat IPC: 0.488562 cumulative IPC: 0.521841 (Simulation time: 0 hr 14 min 25 sec) 
Finished CPU 0 instructions: 100000004 cycles: 191629100 cumulative IPC: 0.521841 (Simulation time: 0 hr 14 min 25 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.521841 instructions: 100000004 cycles: 191629100
cpu0_DTLB TOTAL     ACCESS:   36028880  HIT:   35961638  MISS:      67242
cpu0_DTLB LOAD      ACCESS:   35230537  HIT:   35163786  MISS:      66751
cpu0_DTLB RFO       ACCESS:     798343  HIT:     797852  MISS:        491
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 81.6079 cycles
cpu0_DTLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 360309
cpu0_ITLB TOTAL     ACCESS:    2864619  HIT:    2864619  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2864619  HIT:    2864619  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:      67242  HIT:      41175  MISS:      26067
cpu0_STLB LOAD      ACCESS:      66751  HIT:      40685  MISS:      26066
cpu0_STLB RFO       ACCESS:        491  HIT:        490  MISS:          1
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 188.278 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   25439728  HIT:   23231016  MISS:    2208712
cpu0_L1D LOAD      ACCESS:   24497292  HIT:   22296083  MISS:    2201209
cpu0_L1D RFO       ACCESS:     916404  HIT:     911480  MISS:       4924
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      26032  HIT:      23453  MISS:       2579
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 89.4455 cycles
cpu0_L1D MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 10120133
cpu0_L2C TOTAL     ACCESS:    2267339  HIT:     915525  MISS:    1351538
cpu0_L2C LOAD      ACCESS:    2201208  HIT:     853179  MISS:    1348029
cpu0_L2C RFO       ACCESS:       4924  HIT:       1692  MISS:       3232
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      58628  HIT:      58352  MISS:        276
cpu0_L2C TRANSLATION ACCESS:       2579  HIT:       2302  MISS:        277
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 129.195 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:    1408419  HIT:      66152  MISS:    1332299
LLC LOAD      ACCESS:    1348029  HIT:      18963  MISS:    1329066
LLC RFO       ACCESS:       3232  HIT:        220  MISS:       3012
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      56881  HIT:      46913  MISS:       9968
LLC TRANSLATION ACCESS:        277  HIT:         56  MISS:        221
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 110.758 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0
CPU0MSHR FULL: 

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     771033  ROW_BUFFER_MISS:     561231
 DBUS AVG_CONGESTED_CYCLE:    3.58556
 WQ ROW_BUFFER_HIT:      37611  ROW_BUFFER_MISS:      19148  FULL:          0

Summary: DRAM events
Added_to_RQ : 1332268
Added_to_WQ : 56759
Merged_WQ_READ : 35
 DBUS congested total cycle: 1430180
 DBUS delay total cycle: 941909895

CPU 0 Branch Prediction Accuracy: 96.6529% MPKI: 6.22878 Average ROB Occupancy at Mispredict: 213.788
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 6.22878
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

