# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Practica_2.srcs/sources_1/new/cerrojo.vhd" \
"../../../../Practica_2.srcs/sim_1/imports/PR2/simulacion_cerrojo.vhd" \

# Do not sort compile order
nosort
