#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* scl */
scl__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
scl__0__MASK EQU 0x10
scl__0__PC EQU CYREG_PRT12_PC4
scl__0__PORT EQU 12
scl__0__SHIFT EQU 4
scl__AG EQU CYREG_PRT12_AG
scl__BIE EQU CYREG_PRT12_BIE
scl__BIT_MASK EQU CYREG_PRT12_BIT_MASK
scl__BYP EQU CYREG_PRT12_BYP
scl__DM0 EQU CYREG_PRT12_DM0
scl__DM1 EQU CYREG_PRT12_DM1
scl__DM2 EQU CYREG_PRT12_DM2
scl__DR EQU CYREG_PRT12_DR
scl__INP_DIS EQU CYREG_PRT12_INP_DIS
scl__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
scl__MASK EQU 0x10
scl__PORT EQU 12
scl__PRT EQU CYREG_PRT12_PRT
scl__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
scl__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
scl__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
scl__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
scl__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
scl__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
scl__PS EQU CYREG_PRT12_PS
scl__SHIFT EQU 4
scl__SIO_CFG EQU CYREG_PRT12_SIO_CFG
scl__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
scl__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
scl__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
scl__SLW EQU CYREG_PRT12_SLW

/* sda */
sda__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
sda__0__MASK EQU 0x20
sda__0__PC EQU CYREG_PRT12_PC5
sda__0__PORT EQU 12
sda__0__SHIFT EQU 5
sda__AG EQU CYREG_PRT12_AG
sda__BIE EQU CYREG_PRT12_BIE
sda__BIT_MASK EQU CYREG_PRT12_BIT_MASK
sda__BYP EQU CYREG_PRT12_BYP
sda__DM0 EQU CYREG_PRT12_DM0
sda__DM1 EQU CYREG_PRT12_DM1
sda__DM2 EQU CYREG_PRT12_DM2
sda__DR EQU CYREG_PRT12_DR
sda__INP_DIS EQU CYREG_PRT12_INP_DIS
sda__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
sda__MASK EQU 0x20
sda__PORT EQU 12
sda__PRT EQU CYREG_PRT12_PRT
sda__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
sda__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
sda__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
sda__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
sda__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
sda__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
sda__PS EQU CYREG_PRT12_PS
sda__SHIFT EQU 5
sda__SIO_CFG EQU CYREG_PRT12_SIO_CFG
sda__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
sda__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
sda__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
sda__SLW EQU CYREG_PRT12_SLW

/* I2CS_I2C_FF */
I2CS_I2C_FF__ADR EQU CYREG_I2C_ADR
I2CS_I2C_FF__CFG EQU CYREG_I2C_CFG
I2CS_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2CS_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2CS_I2C_FF__CSR EQU CYREG_I2C_CSR
I2CS_I2C_FF__D EQU CYREG_I2C_D
I2CS_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2CS_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2CS_I2C_FF__PM_ACT_MSK EQU 0x04
I2CS_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2CS_I2C_FF__PM_STBY_MSK EQU 0x04
I2CS_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2CS_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2CS_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2CS_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2CS_I2C_FF__XCFG EQU CYREG_I2C_XCFG

/* I2CS_I2C_IRQ */
I2CS_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2CS_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2CS_I2C_IRQ__INTC_MASK EQU 0x8000
I2CS_I2C_IRQ__INTC_NUMBER EQU 15
I2CS_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2CS_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2CS_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2CS_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* PWM2_PWMUDB */
PWM2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
PWM2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
PWM2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
PWM2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
PWM2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
PWM2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB00_01_MSK
PWM2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
PWM2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB00_01_MSK
PWM2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
PWM2_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM2_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
PWM2_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB00_CTL
PWM2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB00_ST_CTL
PWM2_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB00_CTL
PWM2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB00_ST_CTL
PWM2_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
PWM2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
PWM2_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB00_MSK
PWM2_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM2_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM2_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM2_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
PWM2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
PWM2_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM2_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM2_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM2_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM2_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
PWM2_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB01_MSK
PWM2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
PWM2_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB01_ST
PWM2_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
PWM2_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
PWM2_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
PWM2_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
PWM2_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
PWM2_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
PWM2_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
PWM2_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
PWM2_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
PWM2_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
PWM2_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
PWM2_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
PWM2_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
PWM2_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
PWM2_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
PWM2_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
PWM2_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB02_F1

/* step */
step__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
step__0__MASK EQU 0x08
step__0__PC EQU CYREG_PRT2_PC3
step__0__PORT EQU 2
step__0__SHIFT EQU 3
step__AG EQU CYREG_PRT2_AG
step__AMUX EQU CYREG_PRT2_AMUX
step__BIE EQU CYREG_PRT2_BIE
step__BIT_MASK EQU CYREG_PRT2_BIT_MASK
step__BYP EQU CYREG_PRT2_BYP
step__CTL EQU CYREG_PRT2_CTL
step__DM0 EQU CYREG_PRT2_DM0
step__DM1 EQU CYREG_PRT2_DM1
step__DM2 EQU CYREG_PRT2_DM2
step__DR EQU CYREG_PRT2_DR
step__INP_DIS EQU CYREG_PRT2_INP_DIS
step__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
step__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
step__LCD_EN EQU CYREG_PRT2_LCD_EN
step__MASK EQU 0x08
step__PORT EQU 2
step__PRT EQU CYREG_PRT2_PRT
step__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
step__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
step__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
step__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
step__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
step__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
step__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
step__PS EQU CYREG_PRT2_PS
step__SHIFT EQU 3
step__SLW EQU CYREG_PRT2_SLW

/* UpDown_bQuadDec */
UpDown_bQuadDec_Stsreg__0__MASK EQU 0x01
UpDown_bQuadDec_Stsreg__0__POS EQU 0
UpDown_bQuadDec_Stsreg__1__MASK EQU 0x02
UpDown_bQuadDec_Stsreg__1__POS EQU 1
UpDown_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
UpDown_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
UpDown_bQuadDec_Stsreg__2__MASK EQU 0x04
UpDown_bQuadDec_Stsreg__2__POS EQU 2
UpDown_bQuadDec_Stsreg__3__MASK EQU 0x08
UpDown_bQuadDec_Stsreg__3__POS EQU 3
UpDown_bQuadDec_Stsreg__MASK EQU 0x0F
UpDown_bQuadDec_Stsreg__MASK_REG EQU CYREG_B0_UDB03_MSK
UpDown_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
UpDown_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B0_UDB03_ST

/* UpDown_Cnt8_CounterUDB */
UpDown_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
UpDown_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
UpDown_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
UpDown_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
UpDown_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
UpDown_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
UpDown_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
UpDown_Cnt8_CounterUDB_sC8_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
UpDown_Cnt8_CounterUDB_sC8_counterdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
UpDown_Cnt8_CounterUDB_sC8_counterdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
UpDown_Cnt8_CounterUDB_sC8_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
UpDown_Cnt8_CounterUDB_sC8_counterdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
UpDown_Cnt8_CounterUDB_sC8_counterdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
UpDown_Cnt8_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
UpDown_Cnt8_CounterUDB_sC8_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
UpDown_Cnt8_CounterUDB_sC8_counterdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
UpDown_Cnt8_CounterUDB_sC8_counterdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
UpDown_Cnt8_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UpDown_Cnt8_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UpDown_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
UpDown_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
UpDown_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
UpDown_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
UpDown_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
UpDown_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
UpDown_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
UpDown_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
UpDown_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
UpDown_Cnt8_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
UpDown_Cnt8_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
UpDown_Cnt8_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
UpDown_Cnt8_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
UpDown_Cnt8_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
UpDown_Cnt8_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB04_CTL
UpDown_Cnt8_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
UpDown_Cnt8_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
UpDown_Cnt8_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UpDown_Cnt8_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UpDown_Cnt8_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB04_MSK
UpDown_Cnt8_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
UpDown_Cnt8_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
UpDown_Cnt8_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
UpDown_Cnt8_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
UpDown_Cnt8_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
UpDown_Cnt8_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
UpDown_Cnt8_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
UpDown_Cnt8_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
UpDown_Cnt8_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
UpDown_Cnt8_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
UpDown_Cnt8_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
UpDown_Cnt8_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
UpDown_Cnt8_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
UpDown_Cnt8_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
UpDown_Cnt8_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
UpDown_Cnt8_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB04_MSK
UpDown_Cnt8_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UpDown_Cnt8_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UpDown_Cnt8_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
UpDown_Cnt8_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB04_ST_CTL
UpDown_Cnt8_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB04_ST_CTL
UpDown_Cnt8_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB04_ST

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x01
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x02
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x02

/* Clock_2 */
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x00
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x01
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x01

/* set_pwm */
set_pwm__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
set_pwm__0__MASK EQU 0x01
set_pwm__0__PC EQU CYREG_PRT0_PC0
set_pwm__0__PORT EQU 0
set_pwm__0__SHIFT EQU 0
set_pwm__AG EQU CYREG_PRT0_AG
set_pwm__AMUX EQU CYREG_PRT0_AMUX
set_pwm__BIE EQU CYREG_PRT0_BIE
set_pwm__BIT_MASK EQU CYREG_PRT0_BIT_MASK
set_pwm__BYP EQU CYREG_PRT0_BYP
set_pwm__CTL EQU CYREG_PRT0_CTL
set_pwm__DM0 EQU CYREG_PRT0_DM0
set_pwm__DM1 EQU CYREG_PRT0_DM1
set_pwm__DM2 EQU CYREG_PRT0_DM2
set_pwm__DR EQU CYREG_PRT0_DR
set_pwm__INP_DIS EQU CYREG_PRT0_INP_DIS
set_pwm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
set_pwm__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
set_pwm__LCD_EN EQU CYREG_PRT0_LCD_EN
set_pwm__MASK EQU 0x01
set_pwm__PORT EQU 0
set_pwm__PRT EQU CYREG_PRT0_PRT
set_pwm__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
set_pwm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
set_pwm__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
set_pwm__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
set_pwm__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
set_pwm__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
set_pwm__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
set_pwm__PS EQU CYREG_PRT0_PS
set_pwm__SHIFT EQU 0
set_pwm__SLW EQU CYREG_PRT0_SLW

/* Dir_step */
Dir_step__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
Dir_step__0__MASK EQU 0x10
Dir_step__0__PC EQU CYREG_PRT2_PC4
Dir_step__0__PORT EQU 2
Dir_step__0__SHIFT EQU 4
Dir_step__AG EQU CYREG_PRT2_AG
Dir_step__AMUX EQU CYREG_PRT2_AMUX
Dir_step__BIE EQU CYREG_PRT2_BIE
Dir_step__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Dir_step__BYP EQU CYREG_PRT2_BYP
Dir_step__CTL EQU CYREG_PRT2_CTL
Dir_step__DM0 EQU CYREG_PRT2_DM0
Dir_step__DM1 EQU CYREG_PRT2_DM1
Dir_step__DM2 EQU CYREG_PRT2_DM2
Dir_step__DR EQU CYREG_PRT2_DR
Dir_step__INP_DIS EQU CYREG_PRT2_INP_DIS
Dir_step__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Dir_step__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Dir_step__LCD_EN EQU CYREG_PRT2_LCD_EN
Dir_step__MASK EQU 0x10
Dir_step__PORT EQU 2
Dir_step__PRT EQU CYREG_PRT2_PRT
Dir_step__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Dir_step__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Dir_step__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Dir_step__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Dir_step__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Dir_step__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Dir_step__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Dir_step__PS EQU CYREG_PRT2_PS
Dir_step__SHIFT EQU 4
Dir_step__SLW EQU CYREG_PRT2_SLW

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 12
CYDEV_CHIP_DIE_PSOC5LP EQU 19
CYDEV_CHIP_DIE_PSOC5TM EQU 20
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 4
CYDEV_CHIP_FAMILY_FM3 EQU 5
CYDEV_CHIP_FAMILY_FM4 EQU 6
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E127069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 12
CYDEV_CHIP_MEMBER_4C EQU 18
CYDEV_CHIP_MEMBER_4D EQU 8
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 13
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 11
CYDEV_CHIP_MEMBER_4I EQU 17
CYDEV_CHIP_MEMBER_4J EQU 9
CYDEV_CHIP_MEMBER_4K EQU 10
CYDEV_CHIP_MEMBER_4L EQU 16
CYDEV_CHIP_MEMBER_4M EQU 15
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4P EQU 14
CYDEV_CHIP_MEMBER_4Q EQU 7
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 20
CYDEV_CHIP_MEMBER_5B EQU 19
CYDEV_CHIP_MEMBER_FM3 EQU 24
CYDEV_CHIP_MEMBER_FM4 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 21
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 22
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 23
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00008000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
