
---------- Begin Simulation Statistics ----------
final_tick                               359103532107500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  33555                       # Simulator instruction rate (inst/s)
host_mem_usage                                 807540                       # Number of bytes of host memory used
host_op_rate                                    56628                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   298.02                       # Real time elapsed on the host
host_tick_rate                               30280486                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000009                       # Number of instructions simulated
sim_ops                                      16876344                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009024                       # Number of seconds simulated
sim_ticks                                  9024267500                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           4                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          12                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                    5                       # number of times the CC registers were read
system.cpu.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     13                       # Number of float alu accesses
system.cpu.num_fp_insts                            13                       # number of float instructions
system.cpu.num_fp_register_reads                   20                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  13                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     6                       # Number of integer alu accesses
system.cpu.num_int_insts                            6                       # number of integer instructions
system.cpu.num_int_register_reads                  13                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  2                       # number of times the integer registers were written
system.cpu.num_load_insts                           3                       # Number of load instructions
system.cpu.num_mem_refs                             3                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         5     31.25%     31.25% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     31.25% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     31.25% # Class of executed instruction
system.cpu.op_class::FloatAdd                       2     12.50%     43.75% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::SimdAlu                        2     12.50%     56.25% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   3     18.75%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  1      6.25%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   3     18.75%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       153883                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        316616                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1367921                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           29                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        76972                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1394971                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1022315                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1367921                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       345606                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1494926                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           49244                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        19601                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           6483297                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          4451433                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        77036                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1049066                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1450464                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      3024168                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16876328                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     17565387                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.960772                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.349999                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     14147029     80.54%     80.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       878579      5.00%     85.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       137585      0.78%     86.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       219784      1.25%     87.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       388324      2.21%     89.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       210232      1.20%     90.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        78671      0.45%     91.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        54719      0.31%     91.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1450464      8.26%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     17565387                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            8713194                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        26226                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10019631                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               2743170                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        27517      0.16%      0.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      7410720     43.91%     44.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          119      0.00%     44.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           56      0.00%     44.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       891416      5.28%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1379320      8.17%     57.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     57.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            4      0.00%     57.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        34436      0.20%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      1310530      7.77%     65.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        15450      0.09%     65.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      1398264      8.29%     73.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     73.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      1344926      7.97%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       937733      5.56%     87.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       275299      1.63%     89.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      1805437     10.70%     99.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        45101      0.27%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16876328                       # Class of committed instruction
system.switch_cpus.commit.refs                3063570                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16876328                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.804851                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.804851                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      13741070                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       20815763                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1191782                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2167552                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          77298                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        814110                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3214664                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 15560                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              371483                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1259                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1494926                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1742869                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              16103905                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         17059                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           74                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               13046441                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           55                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         3371                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          154596                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.082828                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1807113                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1071559                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.722854                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     17991816                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.229022                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.627105                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         14241484     79.16%     79.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           275690      1.53%     80.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           212851      1.18%     81.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           227067      1.26%     83.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           321640      1.79%     84.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           388603      2.16%     87.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           493302      2.74%     89.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           109070      0.61%     90.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1722109      9.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     17991816                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          14834948                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          8826708                       # number of floating regfile writes
system.switch_cpus.idleCycles                   56699                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        86677                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1166325                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.048179                       # Inst execution rate
system.switch_cpus.iew.exec_refs              3663881                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             371413                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         7486264                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3303904                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           26                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         7164                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       429953                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     19897599                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3292468                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       139314                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      18918066                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          78359                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        593134                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          77298                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        718125                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        28524                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        53918                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          343                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          333                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          202                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       560715                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       109553                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          333                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        29027                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        57650                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          24043799                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              18613738                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.596925                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          14352352                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.031317                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               18647196                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         17182591                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         8220665                       # number of integer regfile writes
system.switch_cpus.ipc                       0.554062                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.554062                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        39017      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       8756949     45.95%     46.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          200      0.00%     46.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            88      0.00%     46.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       967613      5.08%     51.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     51.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     51.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     51.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     51.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     51.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     51.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     51.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     51.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     51.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1449497      7.61%     58.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     58.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            8      0.00%     58.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        35271      0.19%     59.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     59.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      1317237      6.91%     65.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        15453      0.08%     66.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      1409149      7.39%     73.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      1352234      7.10%     80.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1358358      7.13%     87.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       332302      1.74%     89.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      1978063     10.38%     99.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        45943      0.24%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       19057382                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         9282248                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     18360565                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      8915103                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      9730557                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              349929                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018362                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          103232     29.50%     29.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     29.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     29.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     29.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     29.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     29.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     29.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     29.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     29.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     29.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     29.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     29.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     29.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu          61548     17.59%     47.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     47.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     47.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     47.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     47.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     47.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     47.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     47.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     47.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     47.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd        84344     24.10%     71.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        23281      6.65%     77.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     77.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     77.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         3105      0.89%     78.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     78.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     78.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     78.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     78.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     78.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     78.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     78.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     78.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     78.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     78.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     78.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     78.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     78.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     78.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     78.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          32543      9.30%     88.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          6433      1.84%     89.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        35370     10.11%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           73      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       10086046                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     38141725                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      9698635                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     13188491                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           19897523                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          19057382                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           76                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      3021160                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        45783                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           76                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      4179096                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     17991816                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.059225                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.925551                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     12193216     67.77%     67.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1476593      8.21%     75.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1060502      5.89%     81.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       906712      5.04%     86.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       787900      4.38%     91.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       565262      3.14%     94.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       471737      2.62%     97.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       307835      1.71%     98.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       222059      1.23%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     17991816                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.055898                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1743252                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   422                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        51902                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        20949                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3303904                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       429953                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6126105                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 18048515                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        11175619                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      19414366                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        1402628                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1535661                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         500050                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        142379                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      49368343                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       20453171                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     23694589                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2581264                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         449330                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          77298                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2621966                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          4280091                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     15649083                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     19348046                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            4                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            1                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4283475                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            1                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             36015419                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            40228431                       # The number of ROB writes
system.switch_cpus.timesIdled                     622                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       205872                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        33501                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       413230                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          33501                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 359103532107500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             154337                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        13679                       # Transaction distribution
system.membus.trans_dist::CleanEvict           140204                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8395                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8395                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        154338                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       479348                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       479348                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 479348                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     11290304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     11290304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11290304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            162733                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  162733    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              162733                       # Request fanout histogram
system.membus.reqLayer2.occupancy           404850500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          870937500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.7                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   9024267500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 359103532107500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 359103532107500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 359103532107500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            197271                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        52118                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          471                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          310452                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10085                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10085                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           931                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       196342                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2333                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       618253                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                620586                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        89728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     15671296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               15761024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          157169                       # Total snoops (count)
system.tol2bus.snoopTraffic                    875456                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           364527                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.091903                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.288889                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 331026     90.81%     90.81% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  33501      9.19%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             364527                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          245522500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         309633998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1394498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 359103532107500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           68                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        44556                       # number of demand (read+write) hits
system.l2.demand_hits::total                    44624                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           68                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        44556                       # number of overall hits
system.l2.overall_hits::total                   44624                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          861                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       161868                       # number of demand (read+write) misses
system.l2.demand_misses::total                 162734                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          861                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       161868                       # number of overall misses
system.l2.overall_misses::total                162734                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     72190500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  13407992500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      13480183000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     72190500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  13407992500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     13480183000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          929                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       206424                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               207358                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          929                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       206424                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              207358                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.926803                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.784153                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.784797                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.926803                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.784153                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.784797                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83844.947735                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 82832.879260                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82835.688916                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83844.947735                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 82832.879260                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82835.688916                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               13679                       # number of writebacks
system.l2.writebacks::total                     13679                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          861                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       161868                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            162729                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          861                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       161868                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           162729                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     63580500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  11789332500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11852913000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     63580500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  11789332500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11852913000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.926803                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.784153                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.784773                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.926803                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.784153                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.784773                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73844.947735                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 72833.002817                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72838.357023                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73844.947735                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 72833.002817                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72838.357023                       # average overall mshr miss latency
system.l2.replacements                         157169                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        38439                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            38439                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        38439                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        38439                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          471                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              471                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          471                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          471                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        30216                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         30216                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         1690                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1690                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         8395                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8395                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    687721500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     687721500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        10085                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10085                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.832424                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.832424                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 81920.369267                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81920.369267                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         8395                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8395                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    603771500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    603771500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.832424                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.832424                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 71920.369267                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71920.369267                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           68                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 68                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          861                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              863                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     72190500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     72190500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          929                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            931                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.926803                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.926960                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83844.947735                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83650.637312                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          861                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          861                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     63580500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     63580500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.926803                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.924812                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73844.947735                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73844.947735                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        42866                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             42866                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       153473                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          153476                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  12720271000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  12720271000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       196339                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        196342                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.781674                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.781677                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82882.793716                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82881.173604                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       153473                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       153473                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  11185561000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  11185561000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.781674                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.781662                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72882.924032                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72882.924032                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 359103532107500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7980.646699                       # Cycle average of tags in use
system.l2.tags.total_refs                      361064                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    157169                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.297298                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              359094507840500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     109.675387                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.033449                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.137806                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    22.919998                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7847.880060                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.013388                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002798                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.957993                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.974200                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          189                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1147                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5391                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1465                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    991821                       # Number of tag accesses
system.l2.tags.data_accesses                   991821                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 359103532107500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        55104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     10359424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10414848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        55104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         55232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       875456                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          875456                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          861                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       161866                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              162732                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        13679                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              13679                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             14184                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             21276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      6106202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1147951787                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1154093449                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        14184                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      6106202                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6120386                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       97011309                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             97011309                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       97011309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            14184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            21276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      6106202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1147951787                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1251104757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     13679.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       861.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    161689.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000660342250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          847                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          847                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              330891                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              12825                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      162728                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      13679                       # Number of write requests accepted
system.mem_ctrls.readBursts                    162728                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    13679                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    178                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11073                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11089                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              590                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.73                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.41                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2089739750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  812750000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5137552250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12855.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31605.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   123628                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    9814                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.06                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.75                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                162728                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                13679                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   92996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   53228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   12832                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3475                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        42762                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    263.683831                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   159.598174                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   288.614876                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        18431     43.10%     43.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         9268     21.67%     64.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4494     10.51%     75.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3032      7.09%     82.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1788      4.18%     86.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1179      2.76%     89.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          961      2.25%     91.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          544      1.27%     92.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3065      7.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        42762                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          847                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     191.903188                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    113.780534                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    441.282201                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511           787     92.92%     92.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           35      4.13%     97.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535           17      2.01%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            5      0.59%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            1      0.12%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            1      0.12%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9728-10239            1      0.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           847                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          847                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.126328                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.119592                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.483147                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              790     93.27%     93.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                9      1.06%     94.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               46      5.43%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      0.24%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           847                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10403200                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11392                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  874176                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10414592                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               875456                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1152.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        96.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1154.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     97.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.76                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    9024181000                       # Total gap between requests
system.mem_ctrls.avgGap                      51155.46                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        55104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     10348096                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       874176                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 6106201.971517355181                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1146696504.730162143707                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 96869468.907033175230                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          861                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       161867                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        13679                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     28125500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   5109426750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 210235534500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     32666.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     31565.59                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15369218.11                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            141436260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             75167565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           552743100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           33303600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     711753120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3977691420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        115650240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5607745305                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        621.407256                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    265857500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    301080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   8457320000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            163920120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             87114225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           607863900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           37996380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     711753120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3977305530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        115980960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5701934235                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        631.844550                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    264477750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    301080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8458699750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 359094507840000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     9024257500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 359103532107500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1741670                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1741680                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1741670                       # number of overall hits
system.cpu.icache.overall_hits::total         1741680                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1199                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1201                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1199                       # number of overall misses
system.cpu.icache.overall_misses::total          1201                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     90275999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     90275999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     90275999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     90275999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1742869                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1742881                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1742869                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1742881                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000688                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000689                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000688                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000689                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 75292.743119                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75167.359700                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 75292.743119                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75167.359700                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          311                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    62.200000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          471                       # number of writebacks
system.cpu.icache.writebacks::total               471                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          270                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          270                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          270                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          270                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          929                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          929                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          929                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          929                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     74324499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     74324499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     74324499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     74324499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000533                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000533                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000533                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000533                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 80004.842842                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80004.842842                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 80004.842842                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80004.842842                       # average overall mshr miss latency
system.cpu.icache.replacements                    471                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1741670                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1741680                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1199                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1201                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     90275999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     90275999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1742869                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1742881                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000688                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000689                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 75292.743119                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75167.359700                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          270                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          270                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          929                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          929                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     74324499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     74324499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000533                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000533                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 80004.842842                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80004.842842                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 359103532107500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.007945                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1083555                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               471                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2300.541401                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      359094507840500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000050                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.007895                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000015                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000016                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          460                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          459                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3486693                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3486693                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 359103532107500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359103532107500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359103532107500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 359103532107500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359103532107500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359103532107500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 359103532107500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      2662300                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2662301                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2662300                       # number of overall hits
system.cpu.dcache.overall_hits::total         2662301                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       805172                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         805175                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       805172                       # number of overall misses
system.cpu.dcache.overall_misses::total        805175                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  51423357262                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  51423357262                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  51423357262                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  51423357262                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3467472                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3467476                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3467472                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3467476                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.232207                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.232208                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.232207                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.232208                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 63866.300942                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63866.062983                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 63866.300942                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63866.062983                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       981039                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             30227                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.455718                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        38439                       # number of writebacks
system.cpu.dcache.writebacks::total             38439                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       598748                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       598748                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       598748                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       598748                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       206424                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       206424                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       206424                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       206424                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  14215466763                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  14215466763                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  14215466763                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  14215466763                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.059532                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.059531                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.059532                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.059531                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 68865.377878                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68865.377878                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 68865.377878                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68865.377878                       # average overall mshr miss latency
system.cpu.dcache.replacements                 205401                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2351983                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2351984                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       795037                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        795040                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  50689162000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  50689162000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3147020                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3147024                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.252632                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.252632                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 63756.984895                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63756.744315                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       598697                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       598697                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       196340                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       196340                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  13494313000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  13494313000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.062389                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.062389                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 68729.311399                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68729.311399                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       310317                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         310317                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        10135                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10135                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    734195262                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    734195262                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       320452                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       320452                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.031627                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031627                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 72441.565072                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72441.565072                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           51                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           51                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        10084                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10084                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    721153763                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    721153763                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.031468                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031468                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 71514.653213                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71514.653213                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 359103532107500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.025653                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2782904                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            205401                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.548639                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      359094507845000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.025651                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000025                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000025                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          189                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          832                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7141377                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7141377                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               359130840256000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  50458                       # Simulator instruction rate (inst/s)
host_mem_usage                                 808196                       # Number of bytes of host memory used
host_op_rate                                    85235                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   792.73                       # Real time elapsed on the host
host_tick_rate                               34448020                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000013                       # Number of instructions simulated
sim_ops                                      67568416                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.027308                       # Number of seconds simulated
sim_ticks                                 27308148500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       486058                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        971956                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      4230675                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       239659                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4303076                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      3110572                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      4230675                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1120103                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4616917                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          147945                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        66165                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          19948348                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         13583030                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       239661                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            3218880                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4344769                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      9098465                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000004                       # Number of instructions committed
system.switch_cpus.commit.committedOps       50692072                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     53212114                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.952642                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.339846                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     42908966     80.64%     80.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2648988      4.98%     85.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       438338      0.82%     86.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       691426      1.30%     87.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1148436      2.16%     89.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       621399      1.17%     91.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       235305      0.44%     91.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       174487      0.33%     91.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4344769      8.16%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     53212114                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           25149035                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        86258                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          30902189                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               8271950                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        81595      0.16%      0.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     22895569     45.17%     45.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          524      0.00%     45.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          175      0.00%     45.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      2562298      5.05%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      3980132      7.85%     58.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     58.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt           12      0.00%     58.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        99428      0.20%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      3781532      7.46%     65.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        44884      0.09%     65.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      4034553      7.96%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      3880834      7.66%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3065174      6.05%     87.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       920984      1.82%     89.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      5206776     10.27%     99.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       137602      0.27%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     50692072                       # Class of committed instruction
system.switch_cpus.commit.refs                9330536                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000004                       # Number of Instructions Simulated
system.switch_cpus.committedOps              50692072                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.820543                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.820543                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      41669924                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       62673246                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3593745                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6583281                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         240494                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2412686                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             9626175                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 51124                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1212219                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  4672                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4616917                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           5248917                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              48826384                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         52267                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           78                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               39386643                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles           70                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          480988                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.084534                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      5433097                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      3258517                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.721152                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     54500130                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.224984                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.624613                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         43166447     79.20%     79.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           826535      1.52%     80.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           661781      1.21%     81.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           708029      1.30%     83.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1013152      1.86%     85.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1121385      2.06%     87.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1428068      2.62%     89.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           338189      0.62%     90.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          5236544      9.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     54500130                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          42761549                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         25414304                       # number of floating regfile writes
system.switch_cpus.idleCycles                  116167                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       269374                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3557597                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.038208                       # Inst execution rate
system.switch_cpus.iew.exec_refs             11096322                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1211896                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        23136890                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       9936183                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           52                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        21507                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1410381                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     59779999                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       9884426                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       437163                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      56703093                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         237752                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1839048                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         240494                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2217921                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        87245                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       172634                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          950                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1041                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         1133                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1664234                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       351795                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         1041                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        91534                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       177840                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          72069571                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              55770255                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.596944                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          43021480                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.021128                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               55875132                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         52844034                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        25507283                       # number of integer regfile writes
system.switch_cpus.ipc                       0.549287                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.549287                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       115605      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      26928067     47.13%     47.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          838      0.00%     47.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           251      0.00%     47.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      2769167      4.85%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      4167442      7.29%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           32      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       101523      0.18%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      3796570      6.64%     66.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        44896      0.08%     66.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      4059304      7.10%     73.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      3897610      6.82%     80.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4322276      7.56%     87.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1095905      1.92%     89.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      5700520      9.98%     99.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       140256      0.25%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       57140262                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        26752832                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     52904773                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     25674945                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     27887083                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1078327                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018872                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          339811     31.51%     31.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     31.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     31.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     31.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     31.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     31.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     31.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     31.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     31.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     31.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     31.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     31.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     31.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu         178560     16.56%     48.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     48.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     48.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     48.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     48.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     48.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     48.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     48.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     48.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     48.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       248012     23.00%     71.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        68704      6.37%     77.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     77.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     77.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         9251      0.86%     78.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     78.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         108911     10.10%     88.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         19351      1.79%     90.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       105319      9.77%     99.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite          408      0.04%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       31350152                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    117102726                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     30095310                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     40981798                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           59779848                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          57140262                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          151                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      9087933                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       148524                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          151                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     13114049                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     54500130                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.048443                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.920446                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     37158471     68.18%     68.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      4386973      8.05%     76.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      3183421      5.84%     82.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2692549      4.94%     87.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2356495      4.32%     91.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1700142      3.12%     94.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1427341      2.62%     97.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       939840      1.72%     98.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       654898      1.20%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     54500130                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.046213                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             5248930                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    13                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       188999                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        84927                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      9936183                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1410381                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        18619223                       # number of misc regfile reads
system.switch_cpus.numCycles                 54616297                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        34125858                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      58383140                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        4139400                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4615664                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1426635                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        416383                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     149157355                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       61537851                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     71423323                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           7805075                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1359365                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         240494                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       7712878                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         13040175                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     45055990                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     59876246                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          161                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            2                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12691910                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            2                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            108657882                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           120871646                       # The number of ROB writes
system.switch_cpus.timesIdled                    1366                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       629754                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       106725                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1259512                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         106725                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  27308148500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             460407                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        50152                       # Transaction distribution
system.membus.trans_dist::CleanEvict           435906                       # Transaction distribution
system.membus.trans_dist::ReadExReq             25492                       # Transaction distribution
system.membus.trans_dist::ReadExResp            25492                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        460406                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1457855                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1457855                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1457855                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     34307264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     34307264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                34307264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            485898                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  485898    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              485898                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1273637500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2600775000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.5                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  27308148500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27308148500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  27308148500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  27308148500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            598693                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       180527                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2196                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          942109                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            31067                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           31067                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2202                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       596489                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6600                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1882672                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1889272                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       281472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     48507712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               48789184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          495078                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3209728                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1124836                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.094880                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.293050                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1018111     90.51%     90.51% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 106725      9.49%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1124836                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          762327000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         941339495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3303998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  27308148500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          431                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       143430                       # number of demand (read+write) hits
system.l2.demand_hits::total                   143861                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          431                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       143430                       # number of overall hits
system.l2.overall_hits::total                  143861                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1771                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       484126                       # number of demand (read+write) misses
system.l2.demand_misses::total                 485897                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1771                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       484126                       # number of overall misses
system.l2.overall_misses::total                485897                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    153967000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  40228374500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      40382341500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    153967000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  40228374500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     40382341500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         2202                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       627556                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               629758                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         2202                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       627556                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              629758                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.804269                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.771447                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.771561                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.804269                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.771447                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.771561                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 86937.888199                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 83094.844111                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83108.851259                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 86937.888199                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 83094.844111                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83108.851259                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               50152                       # number of writebacks
system.l2.writebacks::total                     50152                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1771                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       484126                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            485897                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1771                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       484126                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           485897                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    136257000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  35387094500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  35523351500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    136257000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  35387094500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  35523351500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.804269                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.771447                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.771561                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.804269                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.771447                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.771561                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 76937.888199                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 73094.802799                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73108.810098                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 76937.888199                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 73094.802799                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73108.810098                       # average overall mshr miss latency
system.l2.replacements                         495078                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       130375                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           130375                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       130375                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       130375                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2196                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2196                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2196                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2196                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        97704                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         97704                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         5575                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5575                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        25492                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               25492                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2089675000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2089675000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        31067                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             31067                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.820549                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.820549                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 81973.756473                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81973.756473                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        25492                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          25492                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1834755000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1834755000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.820549                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.820549                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 71973.756473                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71973.756473                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          431                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                431                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1771                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1771                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    153967000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    153967000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         2202                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2202                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.804269                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.804269                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 86937.888199                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86937.888199                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1771                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1771                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    136257000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    136257000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.804269                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.804269                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 76937.888199                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76937.888199                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       137855                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            137855                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       458634                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          458634                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  38138699500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  38138699500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       596489                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        596489                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.768889                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.768889                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83157.156905                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83157.156905                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       458634                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       458634                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  33552339500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  33552339500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.768889                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.768889                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73157.113297                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73157.113297                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  27308148500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                     1183758                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    503270                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.352133                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     126.751835                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    17.623567                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  8047.624599                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.015473                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002151                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.982376                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          178                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1434                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6134                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          415                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3014102                       # Number of tag accesses
system.l2.tags.data_accesses                  3014102                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27308148500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       113344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     30984192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           31097536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       113344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        113344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3209728                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3209728                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1771                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       484128                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              485899                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        50152                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              50152                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      4150556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1134613429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1138763985                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      4150556                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4150556                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      117537372                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            117537372                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      117537372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      4150556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1134613429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1256301356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     50152.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1771.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    483743.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000684436250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3102                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3102                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              996231                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              47119                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      485898                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      50152                       # Number of write requests accepted
system.mem_ctrls.readBursts                    485898                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    50152                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    384                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             30296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             32017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             31922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             32803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             32954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             30872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             30725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             30542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             31616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             30769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            30762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            26645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            27351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            27766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            28823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            29651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2361                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.72                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.59                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6363647250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2427570000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15467034750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13107.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31857.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   366859                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   36083                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.56                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.95                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                485898                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                50152                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  279841                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  157854                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   37545                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   10219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       132720                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    258.310790                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   158.268588                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   281.295770                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        56763     42.77%     42.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        29907     22.53%     65.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        14139     10.65%     75.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9313      7.02%     82.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5575      4.20%     87.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3786      2.85%     90.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2966      2.23%     92.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1792      1.35%     93.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8479      6.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       132720                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3102                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     156.377821                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    104.731536                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    223.984097                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2092     67.44%     67.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          671     21.63%     89.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          117      3.77%     92.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           66      2.13%     94.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           38      1.23%     96.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           30      0.97%     97.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           27      0.87%     98.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           16      0.52%     98.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           11      0.35%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            8      0.26%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            5      0.16%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535           10      0.32%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.03%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            3      0.10%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.03%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.03%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            2      0.06%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            2      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3102                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3102                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.167634                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.158017                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.579904                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2844     91.68%     91.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               35      1.13%     92.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              187      6.03%     98.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               34      1.10%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3102                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               31072896                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   24576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3209728                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                31097472                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3209728                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1137.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       117.54                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1138.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    117.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.92                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   27308081500                       # Total gap between requests
system.mem_ctrls.avgGap                      50943.16                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       113344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     30959552                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3209728                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 4150556.014443820808                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1133711133.876395940781                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 117537371.674978256226                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1771                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       484127                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        50152                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     63262000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  15403772750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 669940549000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     35721.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     31817.63                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13358202.05                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            446442780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            237278580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1666354620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          121793040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2156157120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      12019322100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        364794720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        17012142960                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        622.969476                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    842466250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    912080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  25553602250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            501206580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            266393820                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1800215340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          140000400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2156157120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      12042058830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        345648000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        17251680090                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        631.741112                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    785646000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    912080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  25610422500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 359094507840000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    36332406000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 359130840256000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      6987801                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6987811                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      6987801                       # number of overall hits
system.cpu.icache.overall_hits::total         6987811                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         3985                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3987                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         3985                       # number of overall misses
system.cpu.icache.overall_misses::total          3987                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    286451499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    286451499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    286451499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    286451499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      6991786                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6991798                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      6991786                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6991798                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000570                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000570                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000570                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000570                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 71882.433877                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71846.375470                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 71882.433877                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71846.375470                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          730                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                14                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    52.142857                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2667                       # number of writebacks
system.cpu.icache.writebacks::total              2667                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          854                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          854                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          854                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          854                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         3131                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3131                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         3131                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3131                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    236190499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    236190499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    236190499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    236190499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000448                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000448                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000448                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000448                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 75436.122325                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75436.122325                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 75436.122325                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75436.122325                       # average overall mshr miss latency
system.cpu.icache.replacements                   2667                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      6987801                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6987811                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         3985                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3987                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    286451499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    286451499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      6991786                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6991798                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000570                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000570                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 71882.433877                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71846.375470                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          854                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          854                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         3131                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3131                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    236190499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    236190499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000448                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000448                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 75436.122325                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75436.122325                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 359130840256000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.043320                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6990944                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3133                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2231.389722                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      359094507840500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000202                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.043118                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000084                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000085                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          466                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          192                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          244                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.910156                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          13986729                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         13986729                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 359130840256000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359130840256000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359130840256000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 359130840256000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359130840256000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359130840256000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 359130840256000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     10738285                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10738286                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     10738285                       # number of overall hits
system.cpu.dcache.overall_hits::total        10738286                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3198699                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3198702                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3198699                       # number of overall misses
system.cpu.dcache.overall_misses::total       3198702                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 204403137412                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 204403137412                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 204403137412                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 204403137412                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     13936984                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13936988                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13936984                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13936988                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.229512                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.229512                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.229512                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.229512                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 63901.960582                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63901.900650                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 63901.960582                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63901.900650                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3893832                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            123127                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.624518                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       168814                       # number of writebacks
system.cpu.dcache.writebacks::total            168814                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2364719                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2364719                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2364719                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2364719                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       833980                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       833980                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       833980                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       833980                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  56985979915                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  56985979915                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  56985979915                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  56985979915                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.059839                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.059839                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.059839                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.059839                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 68330.151700                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68330.151700                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 68330.151700                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68330.151700                       # average overall mshr miss latency
system.cpu.dcache.replacements                 832959                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9400434                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9400435                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3157277                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3157280                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 201430488000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 201430488000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     12557711                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     12557715                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.251421                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.251422                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 63798.801309                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63798.740688                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2364443                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2364443                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       792834                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       792834                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  54067945500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  54067945500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.063135                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.063135                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 68195.795715                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68195.795715                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1337851                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1337851                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        41422                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        41422                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2972649412                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2972649412                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1379273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1379273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.030032                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030032                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 71764.989909                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71764.989909                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          276                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          276                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        41146                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        41146                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2918034415                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2918034415                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.029832                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029832                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 70919.030161                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70919.030161                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 359130840256000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.103516                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11572269                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            833983                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.875905                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      359094507845000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.103514                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000101                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000101                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          240                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          714                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           70                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28707959                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28707959                       # Number of data accesses

---------- End Simulation Statistics   ----------
