Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 70e8d92ba09f4ffb8605597866ff6117 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.XOR_GATE_ONEHOT(BubblesMask=65'b...
Compiling module xil_defaultlib.OR_GATE_3_INPUTS(BubblesMask=65'...
Compiling module xil_defaultlib.AND_GATE(BubblesMask=65'b0)
Compiling module xil_defaultlib.Adder1b
Compiling module xil_defaultlib.AddSub1b
Compiling module xil_defaultlib.AddSub4b
Compiling module xil_defaultlib.Mux4to14b
Compiling module xil_defaultlib.Mux4to1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_tb_behav
