
# Data Propagation Report

- **STAT1** : Number of instructions that hit unique coverpoints and update the signature.
- **STAT2** : Number of instructions that hit covepoints which are not unique but still update the signature
- **STAT3** : Number of instructions that hit a unique coverpoint but do not update signature
- **STAT4** : Number of multiple signature updates for the same coverpoint
- **STAT5** : Number of times the signature was overwritten

| Param                     | Value    |
|---------------------------|----------|
| XLEN                      | 32      |
| TEST_REGION               | [('0x800000f8', '0x800009a0')]      |
| SIG_REGION                | [('0x80002210', '0x800024a0', '164 words')]      |
| COV_LABELS                | umul16      |
| TEST_NAME                 | /scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/umul16-01.S    |
| Total Number of coverpoints| 239     |
| Total Coverpoints Hit     | 233      |
| Total Signature Updates   | 162      |
| STAT1                     | 79      |
| STAT2                     | 2      |
| STAT3                     | 0     |
| STAT4                     | 81     |
| STAT5                     | 0     |

## Details for STAT2:

```
Op without unique coverpoint updates Signature
 -- Code Sequence:
      [0x80000970]:UMUL16 t5, t6, t4
      [0x80000974]:sw t5, 440(fp)
 -- Signature Address: 0x80002488 Data: 0x40004000
 -- Redundant Coverpoints hit by the op
      - opcode : umul16
      - rs1 : x31
      - rs2 : x29
      - rd : x30
      - rs1 != rs2  and rs1 != rd and rs2 != rd
      - rs1_h0_val == 0
      - rs1_h1_val != rs2_h1_val and rs1_h1_val > 0 and rs2_h1_val > 0
      - rs2_h1_val == 65503
      - rs2_h0_val == 43690




Op without unique coverpoint updates Signature
 -- Code Sequence:
      [0x80000988]:UMUL16 t5, t6, t4
      [0x8000098c]:sw t5, 448(fp)
 -- Signature Address: 0x80002490 Data: 0x40004000
 -- Redundant Coverpoints hit by the op
      - opcode : umul16
      - rs1 : x31
      - rs2 : x29
      - rd : x30
      - rs1 != rs2  and rs1 != rd and rs2 != rd
      - rs1_h1_val != rs2_h1_val and rs1_h1_val > 0 and rs2_h1_val > 0
      - rs1_h0_val != rs2_h0_val and rs1_h0_val > 0 and rs2_h0_val > 0
      - rs2_h1_val == 49151
      - rs1_h1_val == 1
      - rs1_h0_val == 8192






```

## Details of STAT3

```


```

## Details of STAT4:

```
Last Coverpoint : ['opcode : umul16', 'rs1 : x6', 'rs2 : x6', 'rd : x6', 'rs1 == rs2 == rd', 'rs1_h1_val == rs2_h1_val and rs1_h1_val > 0 and rs2_h1_val > 0', 'rs1_h0_val == rs2_h0_val and rs1_h0_val > 0 and rs2_h0_val > 0', 'rs2_h1_val == 65503', 'rs2_h0_val == 43690', 'rs1_h1_val == 65503', 'rs1_h0_val == 43690']
Last Code Sequence : 
	-[0x8000010c]:UMUL16 t1, t1, t1
	-[0x80000110]:sw t1, 0(sp)
Current Store : [0x80000114] : sw t2, 4(sp) -- Store: [0x80002214]:0xFFBE0441




Last Coverpoint : ['rs1 : x7', 'rs2 : x7', 'rd : x14', 'rs1 == rs2 != rd', 'rs2_h1_val == 16', 'rs1_h1_val == 16']
Last Code Sequence : 
	-[0x80000128]:UMUL16 a4, t2, t2
	-[0x8000012c]:sw a4, 8(sp)
Current Store : [0x80000130] : sw a5, 12(sp) -- Store: [0x8000221c]:0x00000100




Last Coverpoint : ['rs1 : x28', 'rs2 : x5', 'rd : x26', 'rs1 != rs2  and rs1 != rd and rs2 != rd', 'rs1_h1_val != rs2_h1_val and rs1_h1_val > 0 and rs2_h1_val > 0', 'rs2_h1_val == 65535', 'rs2_h0_val == 65279', 'rs1_h0_val == 65279']
Last Code Sequence : 
	-[0x80000140]:UMUL16 s10, t3, t0
	-[0x80000144]:sw s10, 16(sp)
Current Store : [0x80000148] : sw s11, 20(sp) -- Store: [0x80002224]:0xFFDE0021




Last Coverpoint : ['rs1 : x1', 'rs2 : x24', 'rd : x24', 'rs2 == rd != rs1', 'rs1_h0_val != rs2_h0_val and rs1_h0_val > 0 and rs2_h0_val > 0', 'rs2_h1_val == 43690', 'rs1_h1_val == 57343', 'rs1_h0_val == 4']
Last Code Sequence : 
	-[0x8000015c]:UMUL16 s8, ra, s8
	-[0x80000160]:sw s8, 24(sp)
Current Store : [0x80000164] : sw s9, 28(sp) -- Store: [0x8000222c]:0x95541556




Last Coverpoint : ['rs1 : x10', 'rs2 : x22', 'rd : x10', 'rs1 == rd != rs2', 'rs2_h1_val == 21845', 'rs1_h1_val == 2048', 'rs1_h0_val == 1024']
Last Code Sequence : 
	-[0x80000178]:UMUL16 a0, a0, s6
	-[0x8000017c]:sw a0, 32(sp)
Current Store : [0x80000180] : sw a1, 36(sp) -- Store: [0x80002234]:0x02AAA800




Last Coverpoint : ['rs1 : x26', 'rs2 : x14', 'rd : x12', 'rs2_h1_val == 32767', 'rs2_h0_val == 2', 'rs1_h1_val == 32767']
Last Code Sequence : 
	-[0x80000194]:UMUL16 a2, s10, a4
	-[0x80000198]:sw a2, 40(sp)
Current Store : [0x8000019c] : sw a3, 44(sp) -- Store: [0x8000223c]:0x3FFF0001




Last Coverpoint : ['rs1 : x8', 'rs2 : x0', 'rd : x28', 'rs2_h1_val == 0', 'rs2_h0_val == 0', 'rs1_h1_val == 1', 'rs1_h0_val == 8192']
Last Code Sequence : 
	-[0x800001ac]:UMUL16 t3, fp, zero
	-[0x800001b0]:sw t3, 48(sp)
Current Store : [0x800001b4] : sw t4, 52(sp) -- Store: [0x80002244]:0x00000000




Last Coverpoint : ['rs1 : x20', 'rs2 : x18', 'rd : x22', 'rs2_h1_val == 57343', 'rs2_h0_val == 65531']
Last Code Sequence : 
	-[0x800001c8]:UMUL16 s6, s4, s2
	-[0x800001cc]:sw s6, 56(sp)
Current Store : [0x800001d0] : sw s7, 60(sp) -- Store: [0x8000224c]:0x000B5FF3




Last Coverpoint : ['rs1 : x24', 'rs2 : x27', 'rd : x30', 'rs2_h1_val == 61439', 'rs2_h0_val == 8', 'rs1_h1_val == 65531', 'rs1_h0_val == 4096']
Last Code Sequence : 
	-[0x800001e0]:UMUL16 t5, s8, s11
	-[0x800001e4]:sw t5, 64(sp)
Current Store : [0x800001e8] : sw t6, 68(sp) -- Store: [0x80002254]:0xEFFA5005




Last Coverpoint : ['rs1 : x14', 'rs2 : x28', 'rd : x8', 'rs2_h1_val == 63487', 'rs2_h0_val == 16384', 'rs1_h0_val == 16384']
Last Code Sequence : 
	-[0x800001f4]:UMUL16 fp, a4, t3
	-[0x800001f8]:sw fp, 72(sp)
Current Store : [0x800001fc] : sw s1, 76(sp) -- Store: [0x8000225c]:0x00116FEE




Last Coverpoint : ['rs1 : x17', 'rs2 : x19', 'rd : x20', 'rs2_h1_val == 64511', 'rs1_h0_val == 65531']
Last Code Sequence : 
	-[0x80000210]:UMUL16 s4, a7, s3
	-[0x80000214]:sw s4, 80(sp)
Current Store : [0x80000218] : sw s5, 84(sp) -- Store: [0x80002264]:0x0011B7EE




Last Coverpoint : ['rs1 : x30', 'rs2 : x25', 'rd : x16', 'rs2_h1_val == 65023']
Last Code Sequence : 
	-[0x80000234]:UMUL16 a6, t5, s9
	-[0x80000238]:sw a6, 0(ra)
Current Store : [0x8000023c] : sw a7, 4(ra) -- Store: [0x8000226c]:0x000AE9F5




Last Coverpoint : ['rs1 : x3', 'rs2 : x12', 'rd : x2', 'rs2_h1_val == 65279', 'rs1_h0_val == 57343']
Last Code Sequence : 
	-[0x80000250]:UMUL16 sp, gp, a2
	-[0x80000254]:sw sp, 8(ra)
Current Store : [0x80000258] : sw gp, 12(ra) -- Store: [0x80002274]:0x000EF0F1




Last Coverpoint : ['rs1 : x16', 'rs2 : x11', 'rd : x18', 'rs2_h1_val == 65407', 'rs2_h0_val == 4', 'rs1_h1_val == 128', 'rs1_h0_val == 65527']
Last Code Sequence : 
	-[0x8000026c]:UMUL16 s2, a6, a1
	-[0x80000270]:sw s2, 16(ra)
Current Store : [0x80000274] : sw s3, 20(ra) -- Store: [0x8000227c]:0x007FBF80




Last Coverpoint : ['rs1 : x18', 'rs2 : x10', 'rd : x4', 'rs2_h1_val == 65471', 'rs2_h0_val == 1', 'rs1_h1_val == 65527']
Last Code Sequence : 
	-[0x80000288]:UMUL16 tp, s2, a0
	-[0x8000028c]:sw tp, 24(ra)
Current Store : [0x80000290] : sw t0, 28(ra) -- Store: [0x80002284]:0xFFB60249




Last Coverpoint : ['rs1 : x4', 'rs2 : x23', 'rs2_h1_val == 65519', 'rs2_h0_val == 65471']
Last Code Sequence : 
	-[0x800002a4]:UMUL16 a4, tp, s7
	-[0x800002a8]:sw a4, 32(ra)
Current Store : [0x800002ac] : sw a5, 36(ra) -- Store: [0x8000228c]:0x0000FFEF




Last Coverpoint : ['rs1 : x12', 'rs2 : x17', 'rs2_h1_val == 65527']
Last Code Sequence : 
	-[0x800002c0]:UMUL16 a6, a2, a7
	-[0x800002c4]:sw a6, 40(ra)
Current Store : [0x800002c8] : sw a7, 44(ra) -- Store: [0x80002294]:0x0005FFCA




Last Coverpoint : ['rs1 : x5', 'rs2 : x15', 'rs2_h1_val == 65531', 'rs1_h0_val == 64']
Last Code Sequence : 
	-[0x800002dc]:UMUL16 s2, t0, a5
	-[0x800002e0]:sw s2, 48(ra)
Current Store : [0x800002e4] : sw s3, 52(ra) -- Store: [0x8000229c]:0x000DFFBA




Last Coverpoint : ['rs1 : x31', 'rs2 : x26', 'rs2_h1_val == 65533', 'rs1_h1_val == 63487', 'rs1_h0_val == 64511']
Last Code Sequence : 
	-[0x800002f8]:UMUL16 t1, t6, s10
	-[0x800002fc]:sw t1, 56(ra)
Current Store : [0x80000300] : sw t2, 60(ra) -- Store: [0x800022a4]:0xF7FC1803




Last Coverpoint : ['rs1 : x19', 'rs2 : x29', 'rs2_h1_val == 65534', 'rs2_h0_val == 57343', 'rs1_h0_val == 2048']
Last Code Sequence : 
	-[0x80000314]:UMUL16 tp, s3, t4
	-[0x80000318]:sw tp, 64(ra)
Current Store : [0x8000031c] : sw t0, 68(ra) -- Store: [0x800022ac]:0x000EFFE2




Last Coverpoint : ['rs1 : x29', 'rs2 : x20', 'rs2_h1_val == 32768', 'rs2_h0_val == 4096', 'rs1_h1_val == 0']
Last Code Sequence : 
	-[0x80000328]:UMUL16 s6, t4, s4
	-[0x8000032c]:sw s6, 72(ra)
Current Store : [0x80000330] : sw s7, 76(ra) -- Store: [0x800022b4]:0x00000000




Last Coverpoint : ['rs1 : x0', 'rs2 : x30', 'rs1_h0_val == 0', 'rs2_h1_val == 16384']
Last Code Sequence : 
	-[0x80000340]:UMUL16 t1, zero, t5
	-[0x80000344]:sw t1, 80(ra)
Current Store : [0x80000348] : sw t2, 84(ra) -- Store: [0x800022bc]:0x00000000




Last Coverpoint : ['rs1 : x11', 'rs2 : x8', 'rs2_h1_val == 8192', 'rs1_h0_val == 65503']
Last Code Sequence : 
	-[0x8000035c]:UMUL16 a0, a1, fp
	-[0x80000360]:sw a0, 88(ra)
Current Store : [0x80000364] : sw a1, 92(ra) -- Store: [0x800022c4]:0x00000000




Last Coverpoint : ['rs1 : x13', 'rs2 : x21', 'rs2_h1_val == 4096', 'rs2_h0_val == 512', 'rs1_h1_val == 32768']
Last Code Sequence : 
	-[0x80000378]:UMUL16 s10, a3, s5
	-[0x8000037c]:sw s10, 96(ra)
Current Store : [0x80000380] : sw s11, 100(ra) -- Store: [0x800022cc]:0x08000000




Last Coverpoint : ['rs1 : x21', 'rs2 : x4', 'rs2_h1_val == 2048', 'rs2_h0_val == 65407', 'rs1_h0_val == 32']
Last Code Sequence : 
	-[0x80000398]:UMUL16 t5, s5, tp
	-[0x8000039c]:sw t5, 0(fp)
Current Store : [0x800003a0] : sw t6, 4(fp) -- Store: [0x800022d4]:0x00000000




Last Coverpoint : ['rs1 : x25', 'rs2 : x3', 'rs2_h1_val == 1024', 'rs1_h1_val == 32']
Last Code Sequence : 
	-[0x800003b4]:UMUL16 t3, s9, gp
	-[0x800003b8]:sw t3, 8(fp)
Current Store : [0x800003bc] : sw t4, 12(fp) -- Store: [0x800022dc]:0x00008000




Last Coverpoint : ['rs1 : x2', 'rs2 : x1', 'rs2_h1_val == 512', 'rs1_h1_val == 256']
Last Code Sequence : 
	-[0x800003d0]:UMUL16 a6, sp, ra
	-[0x800003d4]:sw a6, 16(fp)
Current Store : [0x800003d8] : sw a7, 20(fp) -- Store: [0x800022e4]:0x00020000




Last Coverpoint : ['rs1 : x15', 'rs2 : x31', 'rs2_h1_val == 256']
Last Code Sequence : 
	-[0x800003ec]:UMUL16 s10, a5, t6
	-[0x800003f0]:sw s10, 24(fp)
Current Store : [0x800003f4] : sw s11, 28(fp) -- Store: [0x800022ec]:0x00001100




Last Coverpoint : ['rs1 : x22', 'rs2 : x9', 'rs2_h1_val == 128', 'rs2_h0_val == 49151', 'rs1_h1_val == 8192']
Last Code Sequence : 
	-[0x80000408]:UMUL16 tp, s6, s1
	-[0x8000040c]:sw tp, 32(fp)
Current Store : [0x80000410] : sw t0, 36(fp) -- Store: [0x800022f4]:0x00100000




Last Coverpoint : ['rs1 : x27', 'rs2 : x2', 'rs2_h1_val == 64', 'rs1_h1_val == 4096', 'rs1_h0_val == 1']
Last Code Sequence : 
	-[0x80000424]:UMUL16 t1, s11, sp
	-[0x80000428]:sw t1, 40(fp)
Current Store : [0x8000042c] : sw t2, 44(fp) -- Store: [0x800022fc]:0x00040000




Last Coverpoint : ['rs1 : x9', 'rs2 : x16', 'rs2_h1_val == 32']
Last Code Sequence : 
	-[0x8000043c]:UMUL16 a2, s1, a6
	-[0x80000440]:sw a2, 48(fp)
Current Store : [0x80000444] : sw a3, 52(fp) -- Store: [0x80002304]:0x000001C0




Last Coverpoint : ['rs1 : x23', 'rs2 : x13', 'rs2_h1_val == 8', 'rs1_h0_val == 65519']
Last Code Sequence : 
	-[0x80000458]:UMUL16 s2, s7, a3
	-[0x8000045c]:sw s2, 56(fp)
Current Store : [0x80000460] : sw s3, 60(fp) -- Store: [0x8000230c]:0x00000068




Last Coverpoint : ['rs2_h1_val == 4', 'rs2_h0_val == 65534']
Last Code Sequence : 
	-[0x80000474]:UMUL16 t5, t6, t4
	-[0x80000478]:sw t5, 64(fp)
Current Store : [0x8000047c] : sw t6, 68(fp) -- Store: [0x80002314]:0x00000028




Last Coverpoint : ['rs1_h1_val == 1024', 'rs1_h0_val == 65533']
Last Code Sequence : 
	-[0x80000490]:UMUL16 t5, t6, t4
	-[0x80000494]:sw t5, 72(fp)
Current Store : [0x80000498] : sw t6, 76(fp) -- Store: [0x8000231c]:0x00200000




Last Coverpoint : ['rs1_h0_val == 65534']
Last Code Sequence : 
	-[0x800004ac]:UMUL16 t5, t6, t4
	-[0x800004b0]:sw t5, 80(fp)
Current Store : [0x800004b4] : sw t6, 84(fp) -- Store: [0x80002324]:0x0009FFA6




Last Coverpoint : ['rs1_h0_val == 32768']
Last Code Sequence : 
	-[0x800004c4]:UMUL16 t5, t6, t4
	-[0x800004c8]:sw t5, 88(fp)
Current Store : [0x800004cc] : sw t6, 92(fp) -- Store: [0x8000232c]:0x00000090




Last Coverpoint : ['rs2_h0_val == 32', 'rs1_h1_val == 65279', 'rs1_h0_val == 512']
Last Code Sequence : 
	-[0x800004e0]:UMUL16 t5, t6, t4
	-[0x800004e4]:sw t5, 96(fp)
Current Store : [0x800004e8] : sw t6, 100(fp) -- Store: [0x80002334]:0xFEF60909




Last Coverpoint : ['rs1_h0_val == 256']
Last Code Sequence : 
	-[0x800004fc]:UMUL16 t5, t6, t4
	-[0x80000500]:sw t5, 104(fp)
Current Store : [0x80000504] : sw t6, 108(fp) -- Store: [0x8000233c]:0x00001000




Last Coverpoint : ['rs1_h0_val == 128']
Last Code Sequence : 
	-[0x80000518]:UMUL16 t5, t6, t4
	-[0x8000051c]:sw t5, 112(fp)
Current Store : [0x80000520] : sw t6, 116(fp) -- Store: [0x80002344]:0x0000002A




Last Coverpoint : ['rs2_h0_val == 65023', 'rs1_h0_val == 16']
Last Code Sequence : 
	-[0x80000534]:UMUL16 t5, t6, t4
	-[0x80000538]:sw t5, 120(fp)
Current Store : [0x8000053c] : sw t6, 124(fp) -- Store: [0x8000234c]:0x00100000




Last Coverpoint : ['rs2_h1_val == 49151', 'rs1_h0_val == 8']
Last Code Sequence : 
	-[0x80000550]:UMUL16 t5, t6, t4
	-[0x80000554]:sw t5, 128(fp)
Current Store : [0x80000558] : sw t6, 132(fp) -- Store: [0x80002354]:0x000CBFEF




Last Coverpoint : ['rs1_h1_val == 65534', 'rs1_h0_val == 2']
Last Code Sequence : 
	-[0x8000056c]:UMUL16 t5, t6, t4
	-[0x80000570]:sw t5, 136(fp)
Current Store : [0x80000574] : sw t6, 140(fp) -- Store: [0x8000235c]:0x00FFFE00




Last Coverpoint : ['rs2_h0_val == 256', 'rs1_h0_val == 65535']
Last Code Sequence : 
	-[0x80000588]:UMUL16 t5, t6, t4
	-[0x8000058c]:sw t5, 144(fp)
Current Store : [0x80000590] : sw t6, 148(fp) -- Store: [0x80002364]:0x00000033




Last Coverpoint : ['rs2_h1_val == 2']
Last Code Sequence : 
	-[0x800005a4]:UMUL16 t5, t6, t4
	-[0x800005a8]:sw t5, 152(fp)
Current Store : [0x800005ac] : sw t6, 156(fp) -- Store: [0x8000236c]:0x00000800




Last Coverpoint : ['rs2_h1_val == 1']
Last Code Sequence : 
	-[0x800005c0]:UMUL16 t5, t6, t4
	-[0x800005c4]:sw t5, 160(fp)
Current Store : [0x800005c8] : sw t6, 164(fp) -- Store: [0x80002374]:0x00000080




Last Coverpoint : ['rs1_h1_val == 8']
Last Code Sequence : 
	-[0x800005d8]:UMUL16 t5, t6, t4
	-[0x800005dc]:sw t5, 168(fp)
Current Store : [0x800005e0] : sw t6, 172(fp) -- Store: [0x8000237c]:0x00000000




Last Coverpoint : ['rs2_h0_val == 21845', 'rs1_h1_val == 49151']
Last Code Sequence : 
	-[0x800005f4]:UMUL16 t5, t6, t4
	-[0x800005f8]:sw t5, 176(fp)
Current Store : [0x800005fc] : sw t6, 180(fp) -- Store: [0x80002384]:0x0017FFE0




Last Coverpoint : ['rs2_h0_val == 32767']
Last Code Sequence : 
	-[0x8000060c]:UMUL16 t5, t6, t4
	-[0x80000610]:sw t5, 184(fp)
Current Store : [0x80000614] : sw t6, 188(fp) -- Store: [0x8000238c]:0x00004C00




Last Coverpoint : ['rs2_h0_val == 61439', 'rs1_h1_val == 65407', 'rs1_h0_val == 21845']
Last Code Sequence : 
	-[0x80000628]:UMUL16 t5, t6, t4
	-[0x8000062c]:sw t5, 192(fp)
Current Store : [0x80000630] : sw t6, 196(fp) -- Store: [0x80002394]:0xDF8E2081




Last Coverpoint : ['rs2_h0_val == 63487', 'rs1_h1_val == 65535']
Last Code Sequence : 
	-[0x80000644]:UMUL16 t5, t6, t4
	-[0x80000648]:sw t5, 200(fp)
Current Store : [0x8000064c] : sw t6, 204(fp) -- Store: [0x8000239c]:0x007FFF80




Last Coverpoint : ['rs2_h0_val == 64511']
Last Code Sequence : 
	-[0x80000660]:UMUL16 t5, t6, t4
	-[0x80000664]:sw t5, 208(fp)
Current Store : [0x80000668] : sw t6, 212(fp) -- Store: [0x800023a4]:0x7FFED556




Last Coverpoint : ['rs2_h0_val == 65503']
Last Code Sequence : 
	-[0x8000067c]:UMUL16 t5, t6, t4
	-[0x80000680]:sw t5, 216(fp)
Current Store : [0x80000684] : sw t6, 220(fp) -- Store: [0x800023ac]:0x04000000




Last Coverpoint : ['rs2_h0_val == 65519', 'rs1_h1_val == 65519']
Last Code Sequence : 
	-[0x80000698]:UMUL16 t5, t6, t4
	-[0x8000069c]:sw t5, 224(fp)
Current Store : [0x800006a0] : sw t6, 228(fp) -- Store: [0x800023b4]:0xBFF24011




Last Coverpoint : ['rs2_h0_val == 1024']
Last Code Sequence : 
	-[0x800006b0]:UMUL16 t5, t6, t4
	-[0x800006b4]:sw t5, 232(fp)
Current Store : [0x800006b8] : sw t6, 236(fp) -- Store: [0x800023bc]:0x00000000




Last Coverpoint : ['rs2_h0_val == 128', 'rs1_h1_val == 21845']
Last Code Sequence : 
	-[0x800006cc]:UMUL16 t5, t6, t4
	-[0x800006d0]:sw t5, 240(fp)
Current Store : [0x800006d4] : sw t6, 244(fp) -- Store: [0x800023c4]:0x00055550




Last Coverpoint : ['rs2_h0_val == 64']
Last Code Sequence : 
	-[0x800006e8]:UMUL16 t5, t6, t4
	-[0x800006ec]:sw t5, 248(fp)
Current Store : [0x800006f0] : sw t6, 252(fp) -- Store: [0x800023cc]:0x00080000




Last Coverpoint : ['rs2_h0_val == 16']
Last Code Sequence : 
	-[0x80000704]:UMUL16 t5, t6, t4
	-[0x80000708]:sw t5, 256(fp)
Current Store : [0x8000070c] : sw t6, 260(fp) -- Store: [0x800023d4]:0x0010FFDE




Last Coverpoint : ['rs2_h0_val == 65535']
Last Code Sequence : 
	-[0x80000720]:UMUL16 t5, t6, t4
	-[0x80000724]:sw t5, 264(fp)
Current Store : [0x80000728] : sw t6, 268(fp) -- Store: [0x800023dc]:0x000FFFB0




Last Coverpoint : ['rs1_h1_val == 65023']
Last Code Sequence : 
	-[0x80000738]:UMUL16 t5, t6, t4
	-[0x8000073c]:sw t5, 272(fp)
Current Store : [0x80000740] : sw t6, 276(fp) -- Store: [0x800023e4]:0xFD7F0281




Last Coverpoint : ['rs1_h1_val == 43690', 'rs1_h0_val == 63487']
Last Code Sequence : 
	-[0x80000754]:UMUL16 t5, t6, t4
	-[0x80000758]:sw t5, 280(fp)
Current Store : [0x8000075c] : sw t6, 284(fp) -- Store: [0x800023ec]:0x0001FFFE




Last Coverpoint : ['rs1_h1_val == 61439']
Last Code Sequence : 
	-[0x80000770]:UMUL16 t5, t6, t4
	-[0x80000774]:sw t5, 288(fp)
Current Store : [0x80000778] : sw t6, 292(fp) -- Store: [0x800023f4]:0xEC3E1401




Last Coverpoint : ['rs1_h1_val == 64511']
Last Code Sequence : 
	-[0x8000078c]:UMUL16 t5, t6, t4
	-[0x80000790]:sw t5, 296(fp)
Current Store : [0x80000794] : sw t6, 300(fp) -- Store: [0x800023fc]:0xFB020501




Last Coverpoint : ['rs1_h1_val == 65471']
Last Code Sequence : 
	-[0x800007a8]:UMUL16 t5, t6, t4
	-[0x800007ac]:sw t5, 304(fp)
Current Store : [0x800007b0] : sw t6, 308(fp) -- Store: [0x80002404]:0x003FEFC0




Last Coverpoint : ['rs1_h1_val == 65533']
Last Code Sequence : 
	-[0x800007c4]:UMUL16 t5, t6, t4
	-[0x800007c8]:sw t5, 312(fp)
Current Store : [0x800007cc] : sw t6, 316(fp) -- Store: [0x8000240c]:0xFFBC00C3




Last Coverpoint : ['rs2_h0_val == 65533']
Last Code Sequence : 
	-[0x800007e0]:UMUL16 t5, t6, t4
	-[0x800007e4]:sw t5, 320(fp)
Current Store : [0x800007e8] : sw t6, 324(fp) -- Store: [0x80002414]:0x00022000




Last Coverpoint : ['rs1_h1_val == 16384']
Last Code Sequence : 
	-[0x800007fc]:UMUL16 t5, t6, t4
	-[0x80000800]:sw t5, 328(fp)
Current Store : [0x80000804] : sw t6, 332(fp) -- Store: [0x8000241c]:0x00100000




Last Coverpoint : ['rs1_h1_val == 512']
Last Code Sequence : 
	-[0x80000818]:UMUL16 t5, t6, t4
	-[0x8000081c]:sw t5, 336(fp)
Current Store : [0x80000820] : sw t6, 340(fp) -- Store: [0x80002424]:0x01FEFE00




Last Coverpoint : ['rs1_h1_val == 64']
Last Code Sequence : 
	-[0x80000834]:UMUL16 t5, t6, t4
	-[0x80000838]:sw t5, 344(fp)
Current Store : [0x8000083c] : sw t6, 348(fp) -- Store: [0x8000242c]:0x00000040




Last Coverpoint : ['rs2_h0_val == 32768']
Last Code Sequence : 
	-[0x80000848]:UMUL16 t5, t6, t4
	-[0x8000084c]:sw t5, 352(fp)
Current Store : [0x80000850] : sw t6, 356(fp) -- Store: [0x80002434]:0x00010000




Last Coverpoint : ['rs1_h1_val == 4']
Last Code Sequence : 
	-[0x80000864]:UMUL16 t5, t6, t4
	-[0x80000868]:sw t5, 360(fp)
Current Store : [0x8000086c] : sw t6, 364(fp) -- Store: [0x8000243c]:0x0003BFFC




Last Coverpoint : ['rs1_h1_val == 2']
Last Code Sequence : 
	-[0x80000880]:UMUL16 t5, t6, t4
	-[0x80000884]:sw t5, 368(fp)
Current Store : [0x80000888] : sw t6, 372(fp) -- Store: [0x80002444]:0x00000004




Last Coverpoint : ['rs1_h0_val == 32767']
Last Code Sequence : 
	-[0x8000089c]:UMUL16 t5, t6, t4
	-[0x800008a0]:sw t5, 376(fp)
Current Store : [0x800008a4] : sw t6, 380(fp) -- Store: [0x8000244c]:0x00008000




Last Coverpoint : ['rs1_h0_val == 49151']
Last Code Sequence : 
	-[0x800008b8]:UMUL16 t5, t6, t4
	-[0x800008bc]:sw t5, 384(fp)
Current Store : [0x800008c0] : sw t6, 388(fp) -- Store: [0x80002454]:0x001F7FE0




Last Coverpoint : ['rs1_h0_val == 61439']
Last Code Sequence : 
	-[0x800008d0]:UMUL16 t5, t6, t4
	-[0x800008d4]:sw t5, 392(fp)
Current Store : [0x800008d8] : sw t6, 396(fp) -- Store: [0x8000245c]:0x000AD3F5




Last Coverpoint : ['rs2_h0_val == 65527']
Last Code Sequence : 
	-[0x800008ec]:UMUL16 t5, t6, t4
	-[0x800008f0]:sw t5, 400(fp)
Current Store : [0x800008f4] : sw t6, 404(fp) -- Store: [0x80002464]:0x0003FFFC




Last Coverpoint : ['rs1_h0_val == 65023']
Last Code Sequence : 
	-[0x80000908]:UMUL16 t5, t6, t4
	-[0x8000090c]:sw t5, 408(fp)
Current Store : [0x80000910] : sw t6, 412(fp) -- Store: [0x8000246c]:0x0007FFF8




Last Coverpoint : ['rs2_h0_val == 8192', 'rs1_h0_val == 65407']
Last Code Sequence : 
	-[0x80000920]:UMUL16 t5, t6, t4
	-[0x80000924]:sw t5, 416(fp)
Current Store : [0x80000928] : sw t6, 420(fp) -- Store: [0x80002474]:0x01000000




Last Coverpoint : ['rs1_h0_val == 65471']
Last Code Sequence : 
	-[0x8000093c]:UMUL16 t5, t6, t4
	-[0x80000940]:sw t5, 424(fp)
Current Store : [0x80000944] : sw t6, 428(fp) -- Store: [0x8000247c]:0x0000F000




Last Coverpoint : ['rs2_h0_val == 2048']
Last Code Sequence : 
	-[0x80000958]:UMUL16 t5, t6, t4
	-[0x8000095c]:sw t5, 432(fp)
Current Store : [0x80000960] : sw t6, 436(fp) -- Store: [0x80002484]:0x00000003




Last Coverpoint : ['opcode : umul16', 'rs1 : x31', 'rs2 : x29', 'rd : x30', 'rs1 != rs2  and rs1 != rd and rs2 != rd', 'rs1_h0_val == 0', 'rs1_h1_val != rs2_h1_val and rs1_h1_val > 0 and rs2_h1_val > 0', 'rs2_h1_val == 65503', 'rs2_h0_val == 43690']
Last Code Sequence : 
	-[0x80000970]:UMUL16 t5, t6, t4
	-[0x80000974]:sw t5, 440(fp)
Current Store : [0x80000978] : sw t6, 444(fp) -- Store: [0x8000248c]:0x0012FD8D




Last Coverpoint : ['opcode : umul16', 'rs1 : x31', 'rs2 : x29', 'rd : x30', 'rs1 != rs2  and rs1 != rd and rs2 != rd', 'rs1_h1_val != rs2_h1_val and rs1_h1_val > 0 and rs2_h1_val > 0', 'rs1_h0_val != rs2_h0_val and rs1_h0_val > 0 and rs2_h0_val > 0', 'rs2_h1_val == 49151', 'rs1_h1_val == 1', 'rs1_h0_val == 8192']
Last Code Sequence : 
	-[0x80000988]:UMUL16 t5, t6, t4
	-[0x8000098c]:sw t5, 448(fp)
Current Store : [0x80000990] : sw t6, 452(fp) -- Store: [0x80002494]:0x0000BFFF





```

## Details of STAT5:



## Details of STAT1:

- The first column indicates the signature address and the data at that location in hexadecimal in the following format: 
  ```
  [Address]
  Data
  ```

- The second column captures all the coverpoints which have been captured by that particular signature location

- The third column captures all the insrtuctions since the time a coverpoint was
  hit to the point when a store to the signature was performed. Each line has
  the following format:
  ```
  [PC of instruction] : mnemonic
  ```
- The order in the table is based on the order of signatures occuring in the
  test. These need not necessarily be in increasing or decreasing order of the
  address in the signature region.

|s.no|        signature         |                                                                                                                                                                coverpoints                                                                                                                                                                |                                code                                |
|---:|--------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------|
|   1|[0x80002210]<br>0xFFDFAAAA|- opcode : umul16<br> - rs1 : x6<br> - rs2 : x6<br> - rd : x6<br> - rs1 == rs2 == rd<br> - rs1_h1_val == rs2_h1_val and rs1_h1_val > 0 and rs2_h1_val > 0<br> - rs1_h0_val == rs2_h0_val and rs1_h0_val > 0 and rs2_h0_val > 0<br> - rs2_h1_val == 65503<br> - rs2_h0_val == 43690<br> - rs1_h1_val == 65503<br> - rs1_h0_val == 43690<br> |[0x8000010c]:UMUL16 t1, t1, t1<br> [0x80000110]:sw t1, 0(sp)<br>    |
|   2|[0x80002218]<br>0xF56FF76D|- rs1 : x7<br> - rs2 : x7<br> - rd : x14<br> - rs1 == rs2 != rd<br> - rs2_h1_val == 16<br> - rs1_h1_val == 16<br>                                                                                                                                                                                                                          |[0x80000128]:UMUL16 a4, t2, t2<br> [0x8000012c]:sw a4, 8(sp)<br>    |
|   3|[0x80002220]<br>0x76DF56FF|- rs1 : x28<br> - rs2 : x5<br> - rd : x26<br> - rs1 != rs2  and rs1 != rd and rs2 != rd<br> - rs1_h1_val != rs2_h1_val and rs1_h1_val > 0 and rs2_h1_val > 0<br> - rs2_h1_val == 65535<br> - rs2_h0_val == 65279<br> - rs1_h0_val == 65279<br>                                                                                             |[0x80000140]:UMUL16 s10, t3, t0<br> [0x80000144]:sw s10, 16(sp)<br> |
|   4|[0x80002228]<br>0xAAAA0005|- rs1 : x1<br> - rs2 : x24<br> - rd : x24<br> - rs2 == rd != rs1<br> - rs1_h0_val != rs2_h0_val and rs1_h0_val > 0 and rs2_h0_val > 0<br> - rs2_h1_val == 43690<br> - rs1_h1_val == 57343<br> - rs1_h0_val == 4<br>                                                                                                                        |[0x8000015c]:UMUL16 s8, ra, s8<br> [0x80000160]:sw s8, 24(sp)<br>   |
|   5|[0x80002230]<br>0x08000400|- rs1 : x10<br> - rs2 : x22<br> - rd : x10<br> - rs1 == rd != rs2<br> - rs2_h1_val == 21845<br> - rs1_h1_val == 2048<br> - rs1_h0_val == 1024<br>                                                                                                                                                                                          |[0x80000178]:UMUL16 a0, a0, s6<br> [0x8000017c]:sw a0, 32(sp)<br>   |
|   6|[0x80002238]<br>0xD5BFDDB7|- rs1 : x26<br> - rs2 : x14<br> - rd : x12<br> - rs2_h1_val == 32767<br> - rs2_h0_val == 2<br> - rs1_h1_val == 32767<br>                                                                                                                                                                                                                   |[0x80000194]:UMUL16 a2, s10, a4<br> [0x80000198]:sw a2, 40(sp)<br>  |
|   7|[0x80002240]<br>0xFFDFFEFF|- rs1 : x8<br> - rs2 : x0<br> - rd : x28<br> - rs2_h1_val == 0<br> - rs2_h0_val == 0<br> - rs1_h1_val == 1<br> - rs1_h0_val == 8192<br>                                                                                                                                                                                                    |[0x800001ac]:UMUL16 t3, fp, zero<br> [0x800001b0]:sw t3, 48(sp)<br> |
|   8|[0x80002248]<br>0x55550013|- rs1 : x20<br> - rs2 : x18<br> - rd : x22<br> - rs2_h1_val == 57343<br> - rs2_h0_val == 65531<br>                                                                                                                                                                                                                                         |[0x800001c8]:UMUL16 s6, s4, s2<br> [0x800001cc]:sw s6, 56(sp)<br>   |
|   9|[0x80002250]<br>0xF76DF56F|- rs1 : x24<br> - rs2 : x27<br> - rd : x30<br> - rs2_h1_val == 61439<br> - rs2_h0_val == 8<br> - rs1_h1_val == 65531<br> - rs1_h0_val == 4096<br>                                                                                                                                                                                          |[0x800001e0]:UMUL16 t5, s8, s11<br> [0x800001e4]:sw t5, 64(sp)<br>  |
|  10|[0x80002258]<br>0x00012000|- rs1 : x14<br> - rs2 : x28<br> - rd : x8<br> - rs2_h1_val == 63487<br> - rs2_h0_val == 16384<br> - rs1_h0_val == 16384<br>                                                                                                                                                                                                                |[0x800001f4]:UMUL16 fp, a4, t3<br> [0x800001f8]:sw fp, 72(sp)<br>   |
|  11|[0x80002260]<br>0x000D0006|- rs1 : x17<br> - rs2 : x19<br> - rd : x20<br> - rs2_h1_val == 64511<br> - rs1_h0_val == 65531<br>                                                                                                                                                                                                                                         |[0x80000210]:UMUL16 s4, a7, s3<br> [0x80000214]:sw s4, 80(sp)<br>   |
|  12|[0x80002268]<br>0x7D5BFDDB|- rs1 : x30<br> - rs2 : x25<br> - rd : x16<br> - rs2_h1_val == 65023<br>                                                                                                                                                                                                                                                                   |[0x80000234]:UMUL16 a6, t5, s9<br> [0x80000238]:sw a6, 0(ra)<br>    |
|  13|[0x80002270]<br>0x80002210|- rs1 : x3<br> - rs2 : x12<br> - rd : x2<br> - rs2_h1_val == 65279<br> - rs1_h0_val == 57343<br>                                                                                                                                                                                                                                           |[0x80000250]:UMUL16 sp, gp, a2<br> [0x80000254]:sw sp, 8(ra)<br>    |
|  14|[0x80002278]<br>0xDFFFFFFB|- rs1 : x16<br> - rs2 : x11<br> - rd : x18<br> - rs2_h1_val == 65407<br> - rs2_h0_val == 4<br> - rs1_h1_val == 128<br> - rs1_h0_val == 65527<br>                                                                                                                                                                                           |[0x8000026c]:UMUL16 s2, a6, a1<br> [0x80000270]:sw s2, 16(ra)<br>   |
|  15|[0x80002280]<br>0xBFDDB7D5|- rs1 : x18<br> - rs2 : x10<br> - rd : x4<br> - rs2_h1_val == 65471<br> - rs2_h0_val == 1<br> - rs1_h1_val == 65527<br>                                                                                                                                                                                                                    |[0x80000288]:UMUL16 tp, s2, a0<br> [0x8000028c]:sw tp, 24(ra)<br>   |
|  16|[0x80002288]<br>0x00124000|- rs1 : x4<br> - rs2 : x23<br> - rs2_h1_val == 65519<br> - rs2_h0_val == 65471<br>                                                                                                                                                                                                                                                         |[0x800002a4]:UMUL16 a4, tp, s7<br> [0x800002a8]:sw a4, 32(ra)<br>   |
|  17|[0x80002290]<br>0x0080FFF7|- rs1 : x12<br> - rs2 : x17<br> - rs2_h1_val == 65527<br>                                                                                                                                                                                                                                                                                  |[0x800002c0]:UMUL16 a6, a2, a7<br> [0x800002c4]:sw a6, 40(ra)<br>   |
|  18|[0x80002298]<br>0xFFF70005|- rs1 : x5<br> - rs2 : x15<br> - rs2_h1_val == 65531<br> - rs1_h0_val == 64<br>                                                                                                                                                                                                                                                            |[0x800002dc]:UMUL16 s2, t0, a5<br> [0x800002e0]:sw s2, 48(ra)<br>   |
|  19|[0x800022a0]<br>0xFFDFAAAA|- rs1 : x31<br> - rs2 : x26<br> - rs2_h1_val == 65533<br> - rs1_h1_val == 63487<br> - rs1_h0_val == 64511<br>                                                                                                                                                                                                                              |[0x800002f8]:UMUL16 t1, t6, s10<br> [0x800002fc]:sw t1, 56(ra)<br>  |
|  20|[0x800022a8]<br>0x00010006|- rs1 : x19<br> - rs2 : x29<br> - rs2_h1_val == 65534<br> - rs2_h0_val == 57343<br> - rs1_h0_val == 2048<br>                                                                                                                                                                                                                               |[0x80000314]:UMUL16 tp, s3, t4<br> [0x80000318]:sw tp, 64(ra)<br>   |
|  21|[0x800022b0]<br>0x55550013|- rs1 : x29<br> - rs2 : x20<br> - rs2_h1_val == 32768<br> - rs2_h0_val == 4096<br> - rs1_h1_val == 0<br>                                                                                                                                                                                                                                   |[0x80000328]:UMUL16 s6, t4, s4<br> [0x8000032c]:sw s6, 72(ra)<br>   |
|  22|[0x800022b8]<br>0xFFDFAAAA|- rs1 : x0<br> - rs2 : x30<br> - rs1_h0_val == 0<br> - rs2_h1_val == 16384<br>                                                                                                                                                                                                                                                             |[0x80000340]:UMUL16 t1, zero, t5<br> [0x80000344]:sw t1, 80(ra)<br> |
|  23|[0x800022c0]<br>0xFFBF0001|- rs1 : x11<br> - rs2 : x8<br> - rs2_h1_val == 8192<br> - rs1_h0_val == 65503<br>                                                                                                                                                                                                                                                          |[0x8000035c]:UMUL16 a0, a1, fp<br> [0x80000360]:sw a0, 88(ra)<br>   |
|  24|[0x800022c8]<br>0xFFFD0008|- rs1 : x13<br> - rs2 : x21<br> - rs2_h1_val == 4096<br> - rs2_h0_val == 512<br> - rs1_h1_val == 32768<br>                                                                                                                                                                                                                                 |[0x80000378]:UMUL16 s10, a3, s5<br> [0x8000037c]:sw s10, 96(ra)<br> |
|  25|[0x800022d0]<br>0x40004000|- rs1 : x21<br> - rs2 : x4<br> - rs2_h1_val == 2048<br> - rs2_h0_val == 65407<br> - rs1_h0_val == 32<br>                                                                                                                                                                                                                                   |[0x80000398]:UMUL16 t5, s5, tp<br> [0x8000039c]:sw t5, 0(fp)<br>    |
|  26|[0x800022d8]<br>0xF7FF4000|- rs1 : x25<br> - rs2 : x3<br> - rs2_h1_val == 1024<br> - rs1_h1_val == 32<br>                                                                                                                                                                                                                                                             |[0x800003b4]:UMUL16 t3, s9, gp<br> [0x800003b8]:sw t3, 8(fp)<br>    |
|  27|[0x800022e0]<br>0x0080FFF7|- rs1 : x2<br> - rs2 : x1<br> - rs2_h1_val == 512<br> - rs1_h1_val == 256<br>                                                                                                                                                                                                                                                              |[0x800003d0]:UMUL16 a6, sp, ra<br> [0x800003d4]:sw a6, 16(fp)<br>   |
|  28|[0x800022e8]<br>0xFFFD0008|- rs1 : x15<br> - rs2 : x31<br> - rs2_h1_val == 256<br>                                                                                                                                                                                                                                                                                    |[0x800003ec]:UMUL16 s10, a5, t6<br> [0x800003f0]:sw s10, 24(fp)<br> |
|  29|[0x800022f0]<br>0x0800FF7F|- rs1 : x22<br> - rs2 : x9<br> - rs2_h1_val == 128<br> - rs2_h0_val == 49151<br> - rs1_h1_val == 8192<br>                                                                                                                                                                                                                                  |[0x80000408]:UMUL16 tp, s6, s1<br> [0x8000040c]:sw tp, 32(fp)<br>   |
|  30|[0x800022f8]<br>0xFFDFAAAA|- rs1 : x27<br> - rs2 : x2<br> - rs2_h1_val == 64<br> - rs1_h1_val == 4096<br> - rs1_h0_val == 1<br>                                                                                                                                                                                                                                       |[0x80000424]:UMUL16 t1, s11, sp<br> [0x80000428]:sw t1, 40(fp)<br>  |
|  31|[0x80002300]<br>0x00060011|- rs1 : x9<br> - rs2 : x16<br> - rs2_h1_val == 32<br>                                                                                                                                                                                                                                                                                      |[0x8000043c]:UMUL16 a2, s1, a6<br> [0x80000440]:sw a2, 48(fp)<br>   |
|  32|[0x80002308]<br>0xFFF70005|- rs1 : x23<br> - rs2 : x13<br> - rs2_h1_val == 8<br> - rs1_h0_val == 65519<br>                                                                                                                                                                                                                                                            |[0x80000458]:UMUL16 s2, s7, a3<br> [0x8000045c]:sw s2, 56(fp)<br>   |
|  33|[0x80002310]<br>0x40004000|- rs2_h1_val == 4<br> - rs2_h0_val == 65534<br>                                                                                                                                                                                                                                                                                            |[0x80000474]:UMUL16 t5, t6, t4<br> [0x80000478]:sw t5, 64(fp)<br>   |
|  34|[0x80002318]<br>0x40004000|- rs1_h1_val == 1024<br> - rs1_h0_val == 65533<br>                                                                                                                                                                                                                                                                                         |[0x80000490]:UMUL16 t5, t6, t4<br> [0x80000494]:sw t5, 72(fp)<br>   |
|  35|[0x80002320]<br>0x40004000|- rs1_h0_val == 65534<br>                                                                                                                                                                                                                                                                                                                  |[0x800004ac]:UMUL16 t5, t6, t4<br> [0x800004b0]:sw t5, 80(fp)<br>   |
|  36|[0x80002328]<br>0x40004000|- rs1_h0_val == 32768<br>                                                                                                                                                                                                                                                                                                                  |[0x800004c4]:UMUL16 t5, t6, t4<br> [0x800004c8]:sw t5, 88(fp)<br>   |
|  37|[0x80002330]<br>0x40004000|- rs2_h0_val == 32<br> - rs1_h1_val == 65279<br> - rs1_h0_val == 512<br>                                                                                                                                                                                                                                                                   |[0x800004e0]:UMUL16 t5, t6, t4<br> [0x800004e4]:sw t5, 96(fp)<br>   |
|  38|[0x80002338]<br>0x40004000|- rs1_h0_val == 256<br>                                                                                                                                                                                                                                                                                                                    |[0x800004fc]:UMUL16 t5, t6, t4<br> [0x80000500]:sw t5, 104(fp)<br>  |
|  39|[0x80002340]<br>0x40004000|- rs1_h0_val == 128<br>                                                                                                                                                                                                                                                                                                                    |[0x80000518]:UMUL16 t5, t6, t4<br> [0x8000051c]:sw t5, 112(fp)<br>  |
|  40|[0x80002348]<br>0x40004000|- rs2_h0_val == 65023<br> - rs1_h0_val == 16<br>                                                                                                                                                                                                                                                                                           |[0x80000534]:UMUL16 t5, t6, t4<br> [0x80000538]:sw t5, 120(fp)<br>  |
|  41|[0x80002350]<br>0x40004000|- rs2_h1_val == 49151<br> - rs1_h0_val == 8<br>                                                                                                                                                                                                                                                                                            |[0x80000550]:UMUL16 t5, t6, t4<br> [0x80000554]:sw t5, 128(fp)<br>  |
|  42|[0x80002358]<br>0x40004000|- rs1_h1_val == 65534<br> - rs1_h0_val == 2<br>                                                                                                                                                                                                                                                                                            |[0x8000056c]:UMUL16 t5, t6, t4<br> [0x80000570]:sw t5, 136(fp)<br>  |
|  43|[0x80002360]<br>0x40004000|- rs2_h0_val == 256<br> - rs1_h0_val == 65535<br>                                                                                                                                                                                                                                                                                          |[0x80000588]:UMUL16 t5, t6, t4<br> [0x8000058c]:sw t5, 144(fp)<br>  |
|  44|[0x80002368]<br>0x40004000|- rs2_h1_val == 2<br>                                                                                                                                                                                                                                                                                                                      |[0x800005a4]:UMUL16 t5, t6, t4<br> [0x800005a8]:sw t5, 152(fp)<br>  |
|  45|[0x80002370]<br>0x40004000|- rs2_h1_val == 1<br>                                                                                                                                                                                                                                                                                                                      |[0x800005c0]:UMUL16 t5, t6, t4<br> [0x800005c4]:sw t5, 160(fp)<br>  |
|  46|[0x80002378]<br>0x40004000|- rs1_h1_val == 8<br>                                                                                                                                                                                                                                                                                                                      |[0x800005d8]:UMUL16 t5, t6, t4<br> [0x800005dc]:sw t5, 168(fp)<br>  |
|  47|[0x80002380]<br>0x40004000|- rs2_h0_val == 21845<br> - rs1_h1_val == 49151<br>                                                                                                                                                                                                                                                                                        |[0x800005f4]:UMUL16 t5, t6, t4<br> [0x800005f8]:sw t5, 176(fp)<br>  |
|  48|[0x80002388]<br>0x40004000|- rs2_h0_val == 32767<br>                                                                                                                                                                                                                                                                                                                  |[0x8000060c]:UMUL16 t5, t6, t4<br> [0x80000610]:sw t5, 184(fp)<br>  |
|  49|[0x80002390]<br>0x40004000|- rs2_h0_val == 61439<br> - rs1_h1_val == 65407<br> - rs1_h0_val == 21845<br>                                                                                                                                                                                                                                                              |[0x80000628]:UMUL16 t5, t6, t4<br> [0x8000062c]:sw t5, 192(fp)<br>  |
|  50|[0x80002398]<br>0x40004000|- rs2_h0_val == 63487<br> - rs1_h1_val == 65535<br>                                                                                                                                                                                                                                                                                        |[0x80000644]:UMUL16 t5, t6, t4<br> [0x80000648]:sw t5, 200(fp)<br>  |
|  51|[0x800023a0]<br>0x40004000|- rs2_h0_val == 64511<br>                                                                                                                                                                                                                                                                                                                  |[0x80000660]:UMUL16 t5, t6, t4<br> [0x80000664]:sw t5, 208(fp)<br>  |
|  52|[0x800023a8]<br>0x40004000|- rs2_h0_val == 65503<br>                                                                                                                                                                                                                                                                                                                  |[0x8000067c]:UMUL16 t5, t6, t4<br> [0x80000680]:sw t5, 216(fp)<br>  |
|  53|[0x800023b0]<br>0x40004000|- rs2_h0_val == 65519<br> - rs1_h1_val == 65519<br>                                                                                                                                                                                                                                                                                        |[0x80000698]:UMUL16 t5, t6, t4<br> [0x8000069c]:sw t5, 224(fp)<br>  |
|  54|[0x800023b8]<br>0x40004000|- rs2_h0_val == 1024<br>                                                                                                                                                                                                                                                                                                                   |[0x800006b0]:UMUL16 t5, t6, t4<br> [0x800006b4]:sw t5, 232(fp)<br>  |
|  55|[0x800023c0]<br>0x40004000|- rs2_h0_val == 128<br> - rs1_h1_val == 21845<br>                                                                                                                                                                                                                                                                                          |[0x800006cc]:UMUL16 t5, t6, t4<br> [0x800006d0]:sw t5, 240(fp)<br>  |
|  56|[0x800023c8]<br>0x40004000|- rs2_h0_val == 64<br>                                                                                                                                                                                                                                                                                                                     |[0x800006e8]:UMUL16 t5, t6, t4<br> [0x800006ec]:sw t5, 248(fp)<br>  |
|  57|[0x800023d0]<br>0x40004000|- rs2_h0_val == 16<br>                                                                                                                                                                                                                                                                                                                     |[0x80000704]:UMUL16 t5, t6, t4<br> [0x80000708]:sw t5, 256(fp)<br>  |
|  58|[0x800023d8]<br>0x40004000|- rs2_h0_val == 65535<br>                                                                                                                                                                                                                                                                                                                  |[0x80000720]:UMUL16 t5, t6, t4<br> [0x80000724]:sw t5, 264(fp)<br>  |
|  59|[0x800023e0]<br>0x40004000|- rs1_h1_val == 65023<br>                                                                                                                                                                                                                                                                                                                  |[0x80000738]:UMUL16 t5, t6, t4<br> [0x8000073c]:sw t5, 272(fp)<br>  |
|  60|[0x800023e8]<br>0x40004000|- rs1_h1_val == 43690<br> - rs1_h0_val == 63487<br>                                                                                                                                                                                                                                                                                        |[0x80000754]:UMUL16 t5, t6, t4<br> [0x80000758]:sw t5, 280(fp)<br>  |
|  61|[0x800023f0]<br>0x40004000|- rs1_h1_val == 61439<br>                                                                                                                                                                                                                                                                                                                  |[0x80000770]:UMUL16 t5, t6, t4<br> [0x80000774]:sw t5, 288(fp)<br>  |
|  62|[0x800023f8]<br>0x40004000|- rs1_h1_val == 64511<br>                                                                                                                                                                                                                                                                                                                  |[0x8000078c]:UMUL16 t5, t6, t4<br> [0x80000790]:sw t5, 296(fp)<br>  |
|  63|[0x80002400]<br>0x40004000|- rs1_h1_val == 65471<br>                                                                                                                                                                                                                                                                                                                  |[0x800007a8]:UMUL16 t5, t6, t4<br> [0x800007ac]:sw t5, 304(fp)<br>  |
|  64|[0x80002408]<br>0x40004000|- rs1_h1_val == 65533<br>                                                                                                                                                                                                                                                                                                                  |[0x800007c4]:UMUL16 t5, t6, t4<br> [0x800007c8]:sw t5, 312(fp)<br>  |
|  65|[0x80002410]<br>0x40004000|- rs2_h0_val == 65533<br>                                                                                                                                                                                                                                                                                                                  |[0x800007e0]:UMUL16 t5, t6, t4<br> [0x800007e4]:sw t5, 320(fp)<br>  |
|  66|[0x80002418]<br>0x40004000|- rs1_h1_val == 16384<br>                                                                                                                                                                                                                                                                                                                  |[0x800007fc]:UMUL16 t5, t6, t4<br> [0x80000800]:sw t5, 328(fp)<br>  |
|  67|[0x80002420]<br>0x40004000|- rs1_h1_val == 512<br>                                                                                                                                                                                                                                                                                                                    |[0x80000818]:UMUL16 t5, t6, t4<br> [0x8000081c]:sw t5, 336(fp)<br>  |
|  68|[0x80002428]<br>0x40004000|- rs1_h1_val == 64<br>                                                                                                                                                                                                                                                                                                                     |[0x80000834]:UMUL16 t5, t6, t4<br> [0x80000838]:sw t5, 344(fp)<br>  |
|  69|[0x80002430]<br>0x40004000|- rs2_h0_val == 32768<br>                                                                                                                                                                                                                                                                                                                  |[0x80000848]:UMUL16 t5, t6, t4<br> [0x8000084c]:sw t5, 352(fp)<br>  |
|  70|[0x80002438]<br>0x40004000|- rs1_h1_val == 4<br>                                                                                                                                                                                                                                                                                                                      |[0x80000864]:UMUL16 t5, t6, t4<br> [0x80000868]:sw t5, 360(fp)<br>  |
|  71|[0x80002440]<br>0x40004000|- rs1_h1_val == 2<br>                                                                                                                                                                                                                                                                                                                      |[0x80000880]:UMUL16 t5, t6, t4<br> [0x80000884]:sw t5, 368(fp)<br>  |
|  72|[0x80002448]<br>0x40004000|- rs1_h0_val == 32767<br>                                                                                                                                                                                                                                                                                                                  |[0x8000089c]:UMUL16 t5, t6, t4<br> [0x800008a0]:sw t5, 376(fp)<br>  |
|  73|[0x80002450]<br>0x40004000|- rs1_h0_val == 49151<br>                                                                                                                                                                                                                                                                                                                  |[0x800008b8]:UMUL16 t5, t6, t4<br> [0x800008bc]:sw t5, 384(fp)<br>  |
|  74|[0x80002458]<br>0x40004000|- rs1_h0_val == 61439<br>                                                                                                                                                                                                                                                                                                                  |[0x800008d0]:UMUL16 t5, t6, t4<br> [0x800008d4]:sw t5, 392(fp)<br>  |
|  75|[0x80002460]<br>0x40004000|- rs2_h0_val == 65527<br>                                                                                                                                                                                                                                                                                                                  |[0x800008ec]:UMUL16 t5, t6, t4<br> [0x800008f0]:sw t5, 400(fp)<br>  |
|  76|[0x80002468]<br>0x40004000|- rs1_h0_val == 65023<br>                                                                                                                                                                                                                                                                                                                  |[0x80000908]:UMUL16 t5, t6, t4<br> [0x8000090c]:sw t5, 408(fp)<br>  |
|  77|[0x80002470]<br>0x40004000|- rs2_h0_val == 8192<br> - rs1_h0_val == 65407<br>                                                                                                                                                                                                                                                                                         |[0x80000920]:UMUL16 t5, t6, t4<br> [0x80000924]:sw t5, 416(fp)<br>  |
|  78|[0x80002478]<br>0x40004000|- rs1_h0_val == 65471<br>                                                                                                                                                                                                                                                                                                                  |[0x8000093c]:UMUL16 t5, t6, t4<br> [0x80000940]:sw t5, 424(fp)<br>  |
|  79|[0x80002480]<br>0x40004000|- rs2_h0_val == 2048<br>                                                                                                                                                                                                                                                                                                                   |[0x80000958]:UMUL16 t5, t6, t4<br> [0x8000095c]:sw t5, 432(fp)<br>  |
