Classic Timing Analyzer report for WashingMachine
Thu Mar 31 22:27:37 2016
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                            ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------+--------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                     ; To                       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------+--------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.006 ns                                       ; FULL                     ; COUNTER:inst2|COUNTER[1] ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.304 ns                                       ; WashingMachine:inst|y.S1 ; DATA[3]                  ; CLK        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 11.705 ns                                      ; FULL                     ; DATA[3]                  ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.533 ns                                      ; START                    ; WashingMachine:inst|y.S1 ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER:inst2|COUNTER[3] ; COUNTER:inst2|COUNTER[2] ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                          ;                          ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------+--------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                       ;
+-------+------------------------------------------------+--------------------------+--------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                     ; To                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------+--------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER:inst2|COUNTER[3] ; COUNTER:inst2|COUNTER[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.551 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; WashingMachine:inst|y.S2 ; COUNTER:inst2|COUNTER[3] ; CLK        ; CLK      ; None                        ; None                      ; 1.462 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER:inst2|COUNTER[2] ; COUNTER:inst2|COUNTER[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.462 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; WashingMachine:inst|y.S2 ; COUNTER:inst2|COUNTER[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.462 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; WashingMachine:inst|y.S2 ; COUNTER:inst2|COUNTER[1] ; CLK        ; CLK      ; None                        ; None                      ; 1.462 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; WashingMachine:inst|y.S1 ; COUNTER:inst2|COUNTER[3] ; CLK        ; CLK      ; None                        ; None                      ; 1.443 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; WashingMachine:inst|y.S1 ; COUNTER:inst2|COUNTER[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.443 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; WashingMachine:inst|y.S1 ; COUNTER:inst2|COUNTER[1] ; CLK        ; CLK      ; None                        ; None                      ; 1.443 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER:inst2|COUNTER[1] ; COUNTER:inst2|COUNTER[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.406 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; WashingMachine:inst|y.S1 ; WashingMachine:inst|y.S2 ; CLK        ; CLK      ; None                        ; None                      ; 1.259 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER:inst2|COUNTER[0] ; COUNTER:inst2|COUNTER[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.255 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; WashingMachine:inst|y.S4 ; COUNTER:inst2|COUNTER[3] ; CLK        ; CLK      ; None                        ; None                      ; 1.251 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; WashingMachine:inst|y.S4 ; COUNTER:inst2|COUNTER[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.251 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; WashingMachine:inst|y.S4 ; COUNTER:inst2|COUNTER[1] ; CLK        ; CLK      ; None                        ; None                      ; 1.251 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER:inst2|COUNTER[0] ; COUNTER:inst2|COUNTER[3] ; CLK        ; CLK      ; None                        ; None                      ; 1.231 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER:inst2|COUNTER[3] ; WashingMachine:inst|y.S0 ; CLK        ; CLK      ; None                        ; None                      ; 1.205 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER:inst2|COUNTER[3] ; WashingMachine:inst|y.S4 ; CLK        ; CLK      ; None                        ; None                      ; 1.202 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER:inst2|COUNTER[3] ; WashingMachine:inst|y.S2 ; CLK        ; CLK      ; None                        ; None                      ; 1.200 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER:inst2|COUNTER[1] ; COUNTER:inst2|COUNTER[3] ; CLK        ; CLK      ; None                        ; None                      ; 1.173 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER:inst2|COUNTER[2] ; WashingMachine:inst|y.S0 ; CLK        ; CLK      ; None                        ; None                      ; 1.116 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER:inst2|COUNTER[2] ; WashingMachine:inst|y.S4 ; CLK        ; CLK      ; None                        ; None                      ; 1.113 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER:inst2|COUNTER[2] ; WashingMachine:inst|y.S2 ; CLK        ; CLK      ; None                        ; None                      ; 1.111 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER:inst2|COUNTER[1] ; WashingMachine:inst|y.S0 ; CLK        ; CLK      ; None                        ; None                      ; 1.060 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER:inst2|COUNTER[1] ; WashingMachine:inst|y.S4 ; CLK        ; CLK      ; None                        ; None                      ; 1.057 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER:inst2|COUNTER[1] ; WashingMachine:inst|y.S2 ; CLK        ; CLK      ; None                        ; None                      ; 1.055 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; WashingMachine:inst|y.S3 ; WashingMachine:inst|y.S2 ; CLK        ; CLK      ; None                        ; None                      ; 1.049 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER:inst2|COUNTER[2] ; COUNTER:inst2|COUNTER[3] ; CLK        ; CLK      ; None                        ; None                      ; 1.018 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; WashingMachine:inst|y.S4 ; WashingMachine:inst|y.S0 ; CLK        ; CLK      ; None                        ; None                      ; 0.932 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; WashingMachine:inst|y.S4 ; COUNTER:inst2|COUNTER[0] ; CLK        ; CLK      ; None                        ; None                      ; 0.932 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; WashingMachine:inst|y.S2 ; COUNTER:inst2|COUNTER[0] ; CLK        ; CLK      ; None                        ; None                      ; 0.921 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; WashingMachine:inst|y.S2 ; WashingMachine:inst|y.S4 ; CLK        ; CLK      ; None                        ; None                      ; 0.919 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; WashingMachine:inst|y.S2 ; WashingMachine:inst|y.S3 ; CLK        ; CLK      ; None                        ; None                      ; 0.915 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER:inst2|COUNTER[0] ; WashingMachine:inst|y.S0 ; CLK        ; CLK      ; None                        ; None                      ; 0.909 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER:inst2|COUNTER[0] ; WashingMachine:inst|y.S4 ; CLK        ; CLK      ; None                        ; None                      ; 0.906 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER:inst2|COUNTER[0] ; WashingMachine:inst|y.S2 ; CLK        ; CLK      ; None                        ; None                      ; 0.904 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; WashingMachine:inst|y.S1 ; COUNTER:inst2|COUNTER[0] ; CLK        ; CLK      ; None                        ; None                      ; 0.900 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER:inst2|COUNTER[0] ; COUNTER:inst2|COUNTER[1] ; CLK        ; CLK      ; None                        ; None                      ; 0.830 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; WashingMachine:inst|y.S0 ; WashingMachine:inst|y.S1 ; CLK        ; CLK      ; None                        ; None                      ; 0.810 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; WashingMachine:inst|y.S1 ; WashingMachine:inst|y.S1 ; CLK        ; CLK      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; WashingMachine:inst|y.S0 ; WashingMachine:inst|y.S0 ; CLK        ; CLK      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; WashingMachine:inst|y.S4 ; WashingMachine:inst|y.S4 ; CLK        ; CLK      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER:inst2|COUNTER[3] ; COUNTER:inst2|COUNTER[3] ; CLK        ; CLK      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER:inst2|COUNTER[1] ; COUNTER:inst2|COUNTER[1] ; CLK        ; CLK      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNTER:inst2|COUNTER[0] ; COUNTER:inst2|COUNTER[0] ; CLK        ; CLK      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; WashingMachine:inst|y.S2 ; WashingMachine:inst|y.S2 ; CLK        ; CLK      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; WashingMachine:inst|y.S3 ; WashingMachine:inst|y.S3 ; CLK        ; CLK      ; None                        ; None                      ; 0.488 ns                ;
+-------+------------------------------------------------+--------------------------+--------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------+
; tsu                                                                             ;
+-------+--------------+------------+-------+--------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                       ; To Clock ;
+-------+--------------+------------+-------+--------------------------+----------+
; N/A   ; None         ; 5.006 ns   ; FULL  ; COUNTER:inst2|COUNTER[3] ; CLK      ;
; N/A   ; None         ; 5.006 ns   ; FULL  ; COUNTER:inst2|COUNTER[2] ; CLK      ;
; N/A   ; None         ; 5.006 ns   ; FULL  ; COUNTER:inst2|COUNTER[1] ; CLK      ;
; N/A   ; None         ; 4.485 ns   ; FULL  ; COUNTER:inst2|COUNTER[0] ; CLK      ;
; N/A   ; None         ; 4.200 ns   ; FULL  ; WashingMachine:inst|y.S1 ; CLK      ;
; N/A   ; None         ; 4.145 ns   ; START ; WashingMachine:inst|y.S0 ; CLK      ;
; N/A   ; None         ; 4.062 ns   ; FULL  ; WashingMachine:inst|y.S4 ; CLK      ;
; N/A   ; None         ; 4.062 ns   ; FULL  ; WashingMachine:inst|y.S2 ; CLK      ;
; N/A   ; None         ; 3.853 ns   ; FULL  ; WashingMachine:inst|y.S3 ; CLK      ;
; N/A   ; None         ; 3.772 ns   ; START ; WashingMachine:inst|y.S1 ; CLK      ;
+-------+--------------+------------+-------+--------------------------+----------+


+--------------------------------------------------------------------------------------+
; tco                                                                                  ;
+-------+--------------+------------+--------------------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From                     ; To       ; From Clock ;
+-------+--------------+------------+--------------------------+----------+------------+
; N/A   ; None         ; 8.304 ns   ; WashingMachine:inst|y.S1 ; DATA[3]  ; CLK        ;
; N/A   ; None         ; 7.942 ns   ; WashingMachine:inst|y.S1 ; DATA[2]  ; CLK        ;
; N/A   ; None         ; 7.587 ns   ; COUNTER:inst2|COUNTER[1] ; TIMER[1] ; CLK        ;
; N/A   ; None         ; 6.341 ns   ; COUNTER:inst2|COUNTER[3] ; TCD      ; CLK        ;
; N/A   ; None         ; 6.312 ns   ; WashingMachine:inst|y.S1 ; LD       ; CLK        ;
; N/A   ; None         ; 6.252 ns   ; COUNTER:inst2|COUNTER[2] ; TCD      ; CLK        ;
; N/A   ; None         ; 6.212 ns   ; WashingMachine:inst|y.S2 ; EC       ; CLK        ;
; N/A   ; None         ; 6.196 ns   ; COUNTER:inst2|COUNTER[1] ; TCD      ; CLK        ;
; N/A   ; None         ; 6.193 ns   ; WashingMachine:inst|y.S1 ; EC       ; CLK        ;
; N/A   ; None         ; 6.161 ns   ; COUNTER:inst2|COUNTER[3] ; LD       ; CLK        ;
; N/A   ; None         ; 6.141 ns   ; WashingMachine:inst|y.S2 ; AGIT     ; CLK        ;
; N/A   ; None         ; 6.107 ns   ; WashingMachine:inst|y.S1 ; N7       ; CLK        ;
; N/A   ; None         ; 6.072 ns   ; COUNTER:inst2|COUNTER[2] ; LD       ; CLK        ;
; N/A   ; None         ; 6.045 ns   ; COUNTER:inst2|COUNTER[0] ; TCD      ; CLK        ;
; N/A   ; None         ; 6.016 ns   ; COUNTER:inst2|COUNTER[1] ; LD       ; CLK        ;
; N/A   ; None         ; 6.001 ns   ; WashingMachine:inst|y.S4 ; EC       ; CLK        ;
; N/A   ; None         ; 5.995 ns   ; WashingMachine:inst|y.S1 ; H        ; CLK        ;
; N/A   ; None         ; 5.918 ns   ; WashingMachine:inst|y.S1 ; DATA[1]  ; CLK        ;
; N/A   ; None         ; 5.875 ns   ; WashingMachine:inst|y.S2 ; LD       ; CLK        ;
; N/A   ; None         ; 5.865 ns   ; COUNTER:inst2|COUNTER[0] ; LD       ; CLK        ;
; N/A   ; None         ; 5.785 ns   ; WashingMachine:inst|y.S3 ; H        ; CLK        ;
; N/A   ; None         ; 5.469 ns   ; WashingMachine:inst|y.S1 ; C        ; CLK        ;
; N/A   ; None         ; 5.435 ns   ; COUNTER:inst2|COUNTER[2] ; TIMER[2] ; CLK        ;
; N/A   ; None         ; 5.282 ns   ; WashingMachine:inst|y.S4 ; SPIN     ; CLK        ;
; N/A   ; None         ; 5.079 ns   ; COUNTER:inst2|COUNTER[3] ; TIMER[3] ; CLK        ;
; N/A   ; None         ; 5.063 ns   ; COUNTER:inst2|COUNTER[0] ; TIMER[0] ; CLK        ;
+-------+--------------+------------+--------------------------+----------+------------+


+--------------------------------------------------------------+
; tpd                                                          ;
+-------+-------------------+-----------------+------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To      ;
+-------+-------------------+-----------------+------+---------+
; N/A   ; None              ; 11.705 ns       ; FULL ; DATA[3] ;
; N/A   ; None              ; 11.343 ns       ; FULL ; DATA[2] ;
; N/A   ; None              ; 9.713 ns        ; FULL ; LD      ;
; N/A   ; None              ; 9.572 ns        ; FULL ; EC      ;
; N/A   ; None              ; 9.508 ns        ; FULL ; N7      ;
; N/A   ; None              ; 9.319 ns        ; FULL ; DATA[1] ;
+-------+-------------------+-----------------+------+---------+


+---------------------------------------------------------------------------------------+
; th                                                                                    ;
+---------------+-------------+-----------+-------+--------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                       ; To Clock ;
+---------------+-------------+-----------+-------+--------------------------+----------+
; N/A           ; None        ; -3.533 ns ; START ; WashingMachine:inst|y.S1 ; CLK      ;
; N/A           ; None        ; -3.614 ns ; FULL  ; WashingMachine:inst|y.S3 ; CLK      ;
; N/A           ; None        ; -3.621 ns ; FULL  ; COUNTER:inst2|COUNTER[1] ; CLK      ;
; N/A           ; None        ; -3.823 ns ; FULL  ; WashingMachine:inst|y.S4 ; CLK      ;
; N/A           ; None        ; -3.823 ns ; FULL  ; WashingMachine:inst|y.S2 ; CLK      ;
; N/A           ; None        ; -3.906 ns ; START ; WashingMachine:inst|y.S0 ; CLK      ;
; N/A           ; None        ; -3.961 ns ; FULL  ; WashingMachine:inst|y.S1 ; CLK      ;
; N/A           ; None        ; -4.246 ns ; FULL  ; COUNTER:inst2|COUNTER[2] ; CLK      ;
; N/A           ; None        ; -4.246 ns ; FULL  ; COUNTER:inst2|COUNTER[0] ; CLK      ;
; N/A           ; None        ; -4.254 ns ; FULL  ; COUNTER:inst2|COUNTER[3] ; CLK      ;
+---------------+-------------+-----------+-------+--------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Thu Mar 31 22:27:37 2016
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off WashingMachine -c WashingMachine --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: Clock "CLK" Internal fmax is restricted to 500.0 MHz between source register "COUNTER:inst2|COUNTER[3]" and destination register "COUNTER:inst2|COUNTER[2]"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.551 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y1_N1; Fanout = 3; REG Node = 'COUNTER:inst2|COUNTER[3]'
            Info: 2: + IC(0.261 ns) + CELL(0.346 ns) = 0.607 ns; Loc. = LCCOMB_X23_Y1_N12; Fanout = 6; COMB Node = 'COUNTER:inst2|Equal0~0'
            Info: 3: + IC(0.443 ns) + CELL(0.346 ns) = 1.396 ns; Loc. = LCCOMB_X23_Y1_N20; Fanout = 1; COMB Node = 'COUNTER:inst2|COUNTER[2]~1'
            Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 1.551 ns; Loc. = LCFF_X23_Y1_N21; Fanout = 4; REG Node = 'COUNTER:inst2|COUNTER[2]'
            Info: Total cell delay = 0.847 ns ( 54.61 % )
            Info: Total interconnect delay = 0.704 ns ( 45.39 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CLK" to destination register is 2.492 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'CLK~clkctrl'
                Info: 3: + IC(0.677 ns) + CELL(0.618 ns) = 2.492 ns; Loc. = LCFF_X23_Y1_N21; Fanout = 4; REG Node = 'COUNTER:inst2|COUNTER[2]'
                Info: Total cell delay = 1.472 ns ( 59.07 % )
                Info: Total interconnect delay = 1.020 ns ( 40.93 % )
            Info: - Longest clock path from clock "CLK" to source register is 2.492 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'CLK~clkctrl'
                Info: 3: + IC(0.677 ns) + CELL(0.618 ns) = 2.492 ns; Loc. = LCFF_X23_Y1_N1; Fanout = 3; REG Node = 'COUNTER:inst2|COUNTER[3]'
                Info: Total cell delay = 1.472 ns ( 59.07 % )
                Info: Total interconnect delay = 1.020 ns ( 40.93 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "COUNTER:inst2|COUNTER[3]" (data pin = "FULL", clock pin = "CLK") is 5.006 ns
    Info: + Longest pin to register delay is 7.408 ns
        Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_B15; Fanout = 7; PIN Node = 'FULL'
        Info: 2: + IC(5.244 ns) + CELL(0.346 ns) = 6.437 ns; Loc. = LCCOMB_X23_Y1_N2; Fanout = 4; COMB Node = 'WashingMachine:inst|Selector5~0'
        Info: 3: + IC(0.225 ns) + CELL(0.746 ns) = 7.408 ns; Loc. = LCFF_X23_Y1_N1; Fanout = 3; REG Node = 'COUNTER:inst2|COUNTER[3]'
        Info: Total cell delay = 1.939 ns ( 26.17 % )
        Info: Total interconnect delay = 5.469 ns ( 73.83 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.492 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.677 ns) + CELL(0.618 ns) = 2.492 ns; Loc. = LCFF_X23_Y1_N1; Fanout = 3; REG Node = 'COUNTER:inst2|COUNTER[3]'
        Info: Total cell delay = 1.472 ns ( 59.07 % )
        Info: Total interconnect delay = 1.020 ns ( 40.93 % )
Info: tco from clock "CLK" to destination pin "DATA[3]" through register "WashingMachine:inst|y.S1" is 8.304 ns
    Info: + Longest clock path from clock "CLK" to source register is 2.492 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.677 ns) + CELL(0.618 ns) = 2.492 ns; Loc. = LCFF_X23_Y1_N19; Fanout = 6; REG Node = 'WashingMachine:inst|y.S1'
        Info: Total cell delay = 1.472 ns ( 59.07 % )
        Info: Total interconnect delay = 1.020 ns ( 40.93 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 5.718 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y1_N19; Fanout = 6; REG Node = 'WashingMachine:inst|y.S1'
        Info: 2: + IC(0.235 ns) + CELL(0.225 ns) = 0.460 ns; Loc. = LCCOMB_X23_Y1_N16; Fanout = 8; COMB Node = 'WashingMachine:inst|N7~0'
        Info: 3: + IC(3.296 ns) + CELL(1.962 ns) = 5.718 ns; Loc. = PIN_D14; Fanout = 0; PIN Node = 'DATA[3]'
        Info: Total cell delay = 2.187 ns ( 38.25 % )
        Info: Total interconnect delay = 3.531 ns ( 61.75 % )
Info: Longest tpd from source pin "FULL" to destination pin "DATA[3]" is 11.705 ns
    Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_B15; Fanout = 7; PIN Node = 'FULL'
    Info: 2: + IC(5.254 ns) + CELL(0.346 ns) = 6.447 ns; Loc. = LCCOMB_X23_Y1_N16; Fanout = 8; COMB Node = 'WashingMachine:inst|N7~0'
    Info: 3: + IC(3.296 ns) + CELL(1.962 ns) = 11.705 ns; Loc. = PIN_D14; Fanout = 0; PIN Node = 'DATA[3]'
    Info: Total cell delay = 3.155 ns ( 26.95 % )
    Info: Total interconnect delay = 8.550 ns ( 73.05 % )
Info: th for register "WashingMachine:inst|y.S1" (data pin = "START", clock pin = "CLK") is -3.533 ns
    Info: + Longest clock path from clock "CLK" to destination register is 2.492 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.677 ns) + CELL(0.618 ns) = 2.492 ns; Loc. = LCFF_X23_Y1_N19; Fanout = 6; REG Node = 'WashingMachine:inst|y.S1'
        Info: Total cell delay = 1.472 ns ( 59.07 % )
        Info: Total interconnect delay = 1.020 ns ( 40.93 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 6.174 ns
        Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_C17; Fanout = 2; PIN Node = 'START'
        Info: 2: + IC(5.109 ns) + CELL(0.053 ns) = 6.019 ns; Loc. = LCCOMB_X23_Y1_N18; Fanout = 1; COMB Node = 'WashingMachine:inst|Selector1~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 6.174 ns; Loc. = LCFF_X23_Y1_N19; Fanout = 6; REG Node = 'WashingMachine:inst|y.S1'
        Info: Total cell delay = 1.065 ns ( 17.25 % )
        Info: Total interconnect delay = 5.109 ns ( 82.75 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 204 megabytes
    Info: Processing ended: Thu Mar 31 22:27:37 2016
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


