# Active SVF file ../../DFT/SYSTEM_TOP_dft.svf
#-----------------------------------------------------------------------------
# This file is automatically generated by Design Compiler
# Filename  : /home/IC/Projects/System/Backend/DFT/SYSTEM_TOP_dft.svf
# Timestamp : Tue Aug 23 02:48:51 2022
# DC Version: K-2015.06 (built May 28, 2015)
#-----------------------------------------------------------------------------

guide


guide_environment \
  { { dc_product_version K-2015.06 } \
    { dc_product_build_date { May 28, 2015 } } \
    { bus_dimension_separator_style ][ } \
    { bus_extraction_style %s\[%d:%d\] } \
    { bus_multiple_separator_style , } \
    { bus_naming_style %s[%d] } \
    { bus_range_separator_style : } \
    { dc_allow_rtl_pg false } \
    { hdlin_allow_4state_parameters TRUE } \
    { hdlin_enable_hier_naming FALSE } \
    { hdlin_enable_upf_compatible_naming FALSE } \
    { hdlin_generate_naming_style %s_%d } \
    { hdlin_generate_separator_style _ } \
    { hdlin_infer_enumerated_types FALSE } \
    { hdlin_optimize_enum_types FALSE } \
    { hdlin_preserve_sequential none } \
    { hdlin_sverilog_std 2012 } \
    { hdlin_sv_packages enable } \
    { hdlin_sv_union_member_naming FALSE } \
    { hdlin_vhdl_std 2008 } \
    { hdlin_vrlg_std 2005 } \
    { hdlin_while_loop_iterations 4096 } \
    { link_portname_allow_period_to_match_underscore false } \
    { port_complement_naming_style %s_BAR } \
    { simplified_verification_mode FALSE } \
    { template_naming_style %s_%p } \
    { template_parameter_style %s%d } \
    { template_separator_style _ } \
    { upf_iso_filter_elements_with_applies_to ENABLE } \
    { upf_isols_allow_instances_in_elements true } \
    { link_library { * scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db } } \
    { target_library { scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db } } \
    { search_path { . /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System/RTL/ALU /home/IC/Projects/System/RTL/Clock_Divider /home/IC/Projects/System/RTL/Clock_Gating /home/IC/Projects/System/RTL/DATA_SYNC /home/IC/Projects/System/RTL/BIT_SYNC /home/IC/Projects/System/RTL/RegFile /home/IC/Projects/System/RTL/RST_SYNC /home/IC/Projects/System/RTL/SYS_CTRL /home/IC/Projects/System/RTL/UART/UART_RX /home/IC/Projects/System/RTL/UART/UART_TX /home/IC/Projects/System/RTL/UART/UART_TOP /home/IC/Projects/System/RTL/Top } } \
    { synopsys_root /opt/Synopsys/Synplify2015 } \
    { cwd /home/IC/Projects/System/Backend/DFT } } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/System/RTL/ALU/ALU.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_environment \
  { { read_verilog ALU.v } \
    { current_design ALU } } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/System/RTL/Clock_Divider/ClkDiv.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_environment \
  { { read_verilog ClkDiv.v } \
    { current_design ClkDiv } \
    { read_verilog Clock_Gating.v } \
    { current_design CLK_GATE } \
    { read_verilog BIT_SYNC.v } \
    { current_design BIT_SYNC } \
    { read_verilog DATA_SYNC.v } \
    { current_design DATA_SYNC } \
    { read_verilog Register_FIle.v } \
    { current_design Register_File } \
    { read_verilog RST_SYNC.v } \
    { current_design RST_SYNC } } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/System/RTL/SYS_CTRL/RX_Controller.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_environment \
  { { read_verilog RX_Controller.v } \
    { current_design RX_Controller } } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/System/RTL/SYS_CTRL/TX_Controller.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_environment \
  { { read_verilog TX_Controller.v } \
    { current_design TX_Controller } \
    { read_verilog SYS_Controller.v } \
    { current_design SYS_Controller } } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/System/RTL/UART/UART_RX/Data_Sampler.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_environment \
  { { read_verilog Data_Sampler.v } \
    { current_design Data_Sampler } \
    { read_verilog Deseralizer.v } \
    { current_design Deseralizer } } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/System/RTL/UART/UART_RX/edge_bit_counter.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_environment \
  { { read_verilog edge_bit_counter.v } \
    { current_design edge_bit_counter } \
    { read_verilog Parity_Check.v } \
    { current_design Parity_Check } \
    { read_verilog Stop_Check.v } \
    { current_design Stop_Check } \
    { read_verilog Strt_Check.v } \
    { current_design Strt_Check } \
    { read_verilog UART_RX.v } \
    { current_design UART_RX } \
    { read_verilog RXFSM.v } \
    { current_design RXFSM } \
    { read_verilog MUX.v } \
    { current_design MUX } \
    { read_verilog Parity_Calc.v } \
    { current_design Parity_Calc } \
    { read_verilog InputBuffer.v } \
    { current_design InputBuffer } } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/System/RTL/UART/UART_TX/counter.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_environment \
  { { read_verilog counter.v } \
    { current_design counter } } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/System/RTL/UART/UART_TX/Parallel_To_Serial.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_environment \
  { { read_verilog Parallel_To_Serial.v } \
    { current_design Parallel_To_Serial } \
    { read_verilog Seralizer.v } \
    { current_design Seralizer } \
    { read_verilog Uart_TX_Top.v } \
    { current_design Uart_TX_Top } \
    { read_verilog FSM.v } \
    { current_design FSM } \
    { read_verilog UART.v } \
    { current_design UART } \
    { read_verilog SYSTEM_TOP_dft.v } \
    { current_design SYSTEM_TOP_dft } \
    { read_verilog mux2X1.v } \
    { current_design SYSTEM_TOP_dft } } 

guide_uniquify \
  -design { SYSTEM_TOP_dft } \
  { { U0_DATA_SYNC DATA_SYNC_0 } \
    { U1_DATA_SYNC DATA_SYNC_0 } \
    { U0_RST_SYNC RST_SYNC_0 } \
    { U1_RST_SYNC RST_SYNC_0 } \
    { U3_mux2X1 mux2X1_0 } \
    { U4_mux2X1 mux2X1_1 } \
    { U5_mux2X1 mux2X1_1 } \
    { U0_mux2X1 mux2X1_2 } \
    { U1_mux2X1 mux2X1_2 } \
    { U2_mux2X1 mux2X1_2 } } 

guide_transformation \
  -design { Parallel_To_Serial } \
  -type { map } \
  -input { 8 src6 } \
  -input { 3 src7 } \
  -output { 8 src8 } \
  -pre_resource { { 8 } srl_25 = SHIFT { { 0 } { 0 } { 1 } { src6 } { src7 } } } \
  -pre_assign { src8 = { srl_25.out.1 } } \
  -post_resource { { 8 } srl_25 = SHIFT { { 0 } { 0 } { 1 } { src6 } { src7 } } } \
  -post_assign { src8 = { srl_25.out.1 } } 

guide_transformation \
  -design { counter } \
  -type { map } \
  -input { 3 src9 } \
  -output { 3 src11 } \
  -pre_resource { { 3 } add_39 = UADD { { src9 } { `b001 } } } \
  -pre_assign { src11 = { add_39.out.1 } } \
  -post_resource { { 3 } add_39 = ADD { { src9 } { `b001 } } } \
  -post_assign { src11 = { add_39.out.1 } } 

guide_transformation \
  -design { Data_Sampler } \
  -type { share } \
  -input { 2 src55 } \
  -input { 1 src56 } \
  -output { 2 src57 } \
  -output { 2 src58 } \
  -pre_resource { { 2 } add_47 = UADD { { src55 } { src56 ZERO 2 } } } \
  -pre_resource { { 2 } add_63 = UADD { { src55 } { src56 ZERO 2 } } } \
  -pre_assign { src57 = { add_47.out.1 } } \
  -pre_assign { src58 = { add_63.out.1 } } \
  -post_resource { { 2 } r66 = ADD { { src55 } { src56 ZERO 2 } } } \
  -post_assign { src57 = { r66.out.1 } } \
  -post_assign { src58 = { r66.out.1 } } 

guide_transformation \
  -design { Data_Sampler } \
  -type { map } \
  -input { 5 src46 } \
  -input { 4 src47 } \
  -output { 1 src48 } \
  -pre_resource { { 1 } eq_74 = EQ { { src46 } { src47 ZERO 5 } } } \
  -pre_assign { src48 = { eq_74.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_74 = CMP6 { { src46 } { src47 ZERO 5 } { 0 } } } \
  -post_assign { src48 = { eq_74.out.5 } } 

guide_transformation \
  -design { Data_Sampler } \
  -type { map } \
  -input { 4 src47 } \
  -output { 5 src52 } \
  -pre_resource { { 5 } add_75 = UADD { { src47 ZERO 5 } { `b00001 } } } \
  -pre_assign { src52 = { add_75.out.1 } } \
  -post_resource { { 5 } add_75 = ADD { { src47 ZERO 5 } { `b00001 } } } \
  -post_assign { src52 = { add_75.out.1 } } 

guide_transformation \
  -design { Data_Sampler } \
  -type { map } \
  -input { 5 src46 } \
  -input { 5 src52 } \
  -output { 1 src54 } \
  -pre_resource { { 1 } eq_75 = EQ { { src46 } { src52 } } } \
  -pre_assign { src54 = { eq_75.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_75 = CMP6 { { src46 } { src52 } { 0 } } } \
  -post_assign { src54 = { eq_75.out.5 } } 

guide_transformation \
  -design { Data_Sampler } \
  -type { map } \
  -input { 4 src47 } \
  -output { 5 src50 } \
  -pre_resource { { 5 } add_76 = UADD { { src47 ZERO 5 } { `b00010 } } } \
  -pre_assign { src50 = { add_76.out.1 } } \
  -post_resource { { 5 } add_76 = ADD { { src47 ZERO 5 } { `b00010 } } } \
  -post_assign { src50 = { add_76.out.1 } } 

guide_transformation \
  -design { Data_Sampler } \
  -type { map } \
  -input { 5 src46 } \
  -input { 5 src50 } \
  -output { 1 src53 } \
  -pre_resource { { 1 } eq_76 = EQ { { src46 } { src50 } } } \
  -pre_assign { src53 = { eq_76.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_76 = CMP6 { { src46 } { src50 } { 0 } } } \
  -post_assign { src53 = { eq_76.out.5 } } 

guide_transformation \
  -design { edge_bit_counter } \
  -type { map } \
  -input { 5 src65 } \
  -output { 5 src71 } \
  -pre_resource { { 5 } add_50 = UADD { { src65 } { `b00001 } } } \
  -pre_assign { src71 = { add_50.out.1 } } \
  -post_resource { { 5 } add_50 = ADD { { src65 } { `b00001 } } } \
  -post_assign { src71 = { add_50.out.1 } } 

guide_transformation \
  -design { edge_bit_counter } \
  -type { map } \
  -input { 5 src65 } \
  -input { 5 src66 } \
  -output { 1 src67 } \
  -pre_resource { { 1 } eq_58 = EQ { { src65 } { src66 } } } \
  -pre_assign { src67 = { eq_58.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_58 = CMP6 { { src65 } { src66 } { 0 } } } \
  -post_assign { src67 = { eq_58.out.5 } } 

guide_transformation \
  -design { edge_bit_counter } \
  -type { map } \
  -input { 3 src68 } \
  -output { 3 src70 } \
  -pre_resource { { 3 } add_66 = UADD { { src68 } { `b001 } } } \
  -pre_assign { src70 = { add_66.out.1 } } \
  -post_resource { { 3 } add_66 = ADD { { src68 } { `b001 } } } \
  -post_assign { src70 = { add_66.out.1 } } 

guide_transformation \
  -design { ALU } \
  -type { share } \
  -input { 8 src190 } \
  -input { 8 src191 } \
  -output { 1 src195 } \
  -output { 1 src194 } \
  -output { 1 src193 } \
  -pre_resource { { 1 } eq_55 = EQ { { src190 } { src191 } } } \
  -pre_resource { { 1 } gt_56 = UGT { { src190 } { src191 } } } \
  -pre_resource { { 1 } lt_64 = ULT { { src190 } { src191 } } } \
  -pre_assign { src195 = { eq_55.out.1 } } \
  -pre_assign { src194 = { gt_56.out.1 } } \
  -pre_assign { src193 = { lt_64.out.1 } } \
  -post_resource { { 1 0 1 0 1 0 } r68 = CMP6 { { src190 } { src191 } { 0 } } } \
  -post_assign { src195 = { r68.out.5 } } \
  -post_assign { src194 = { r68.out.3 } } \
  -post_assign { src193 = { r68.out.1 } } 

guide_transformation \
  -design { ALU } \
  -type { map } \
  -input { 8 src190 } \
  -input { 8 src191 } \
  -output { 9 src192 } \
  -pre_resource { { 9 } add_45 = UADD { { src190 ZERO 9 } { src191 ZERO 9 } } } \
  -pre_assign { src192 = { add_45.out.1 } } \
  -post_resource { { 9 } add_45 = ADD { { src190 ZERO 9 } { src191 ZERO 9 } } } \
  -post_assign { src192 = { add_45.out.1 } } 

guide_transformation \
  -design { ALU } \
  -type { map } \
  -input { 8 src190 } \
  -input { 8 src191 } \
  -output { 9 src198 } \
  -pre_resource { { 9 } sub_46 = USUB { { src190 ZERO 9 } { src191 ZERO 9 } } } \
  -pre_assign { src198 = { sub_46.out.1 } } \
  -post_resource { { 9 } sub_46 = SUB { { src190 ZERO 9 } { src191 ZERO 9 } } } \
  -post_assign { src198 = { sub_46.out.1 } } 

guide_transformation \
  -design { ALU } \
  -type { map } \
  -input { 8 src190 } \
  -input { 8 src191 } \
  -output { 16 src197 } \
  -pre_resource { { 16 } mult_47 = MULT_TC { { src190 } { src191 } { 0 } } } \
  -pre_assign { src197 = { mult_47.out.1 } } \
  -post_resource { { 16 } mult_47 = MULT_TC { { src190 } { src191 } { 0 } } } \
  -post_assign { src197 = { mult_47.out.1 } } 

guide_transformation \
  -design { ALU } \
  -type { map } \
  -input { 8 src190 } \
  -input { 8 src191 } \
  -output { 8 src196 } \
  -pre_resource { { 8 } div_48 = UDIV { { src190 } { src191 } } } \
  -pre_assign { src196 = { div_48.out.1 } } \
  -post_resource { { 8 } div_48 = UDIV { { src190 } { src191 } } } \
  -post_assign { src196 = { div_48.out.1 } } 

guide_transformation \
  -design { ClkDiv } \
  -type { map } \
  -input { 4 src233 } \
  -output { 4 src236 } \
  -pre_resource { { 4 } add_51 = UADD { { src233 } { `b0001 } } } \
  -pre_assign { src236 = { add_51.out.1 } } \
  -post_resource { { 4 } add_51 = ADD { { src233 } { `b0001 } } } \
  -post_assign { src236 = { add_51.out.1 } } 

guide_transformation \
  -design { ClkDiv } \
  -type { map } \
  -input { 4 src231 } \
  -output { 4 src232 } \
  -pre_resource { { 4 } sub_59 = USUB { { src231 } { `b0001 } } } \
  -pre_assign { src232 = { sub_59.out.1 } } \
  -post_resource { { 4 } sub_59 = SUB { { src231 } { `b0001 } } } \
  -post_assign { src232 = { sub_59.out.1 } } 

guide_transformation \
  -design { ClkDiv } \
  -type { map } \
  -input { 4 src233 } \
  -input { 4 src232 } \
  -output { 1 src235 } \
  -pre_resource { { 1 } eq_59 = EQ { { src233 } { src232 } } } \
  -pre_assign { src235 = { eq_59.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_59 = CMP6 { { src233 } { src232 } { 0 } } } \
  -post_assign { src235 = { eq_59.out.5 } } 

guide_transformation \
  -design { ClkDiv } \
  -type { map } \
  -input { 3 src228 } \
  -output { 4 src230 } \
  -pre_resource { { 4 } sub_60 = USUB { { src228 ZERO 4 } { `b0001 } } } \
  -pre_assign { src230 = { sub_60.out.1 } } \
  -post_resource { { 4 } sub_60 = SUB { { src228 ZERO 4 } { `b0001 } } } \
  -post_assign { src230 = { sub_60.out.1 } } 

guide_transformation \
  -design { ClkDiv } \
  -type { map } \
  -input { 4 src233 } \
  -input { 4 src230 } \
  -output { 1 src234 } \
  -pre_resource { { 1 } eq_60 = EQ { { src233 } { src230 } } } \
  -pre_assign { src234 = { eq_60.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_60 = CMP6 { { src233 } { src230 } { 0 } } } \
  -post_assign { src234 = { eq_60.out.5 } } 

guide_uniquify \
  -design { SYSTEM_TOP_dft } \
  { { U1_DATA_SYNC DATA_SYNC_1 } \
    { U1_RST_SYNC RST_SYNC_1 } \
    { U2_mux2X1 mux2X1_3 } \
    { U1_mux2X1 mux2X1_4 } \
    { U5_mux2X1 mux2X1_5 } \
    { U5_mux2X1/U1 mux2X1_1_MUX_OP_2_1_1_0 } \
    { U4_mux2X1/U1 mux2X1_1_MUX_OP_2_1_1_1 } \
    { U2_mux2X1/U1 mux2X1_2_MUX_OP_2_1_1_0 } \
    { U1_mux2X1/U1 mux2X1_2_MUX_OP_2_1_1_1 } \
    { U0_mux2X1/U1 mux2X1_2_MUX_OP_2_1_1_2 } } 

guide_uniquify \
  -design { SYSTEM_TOP_dft } \
  { { U0_ALU/div_48 ALU_DW_div_uns_0 } } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { ../src/std_logic_1164_93.vhd 12.309 } 

guide_info \
  -file \
  { { ../src/std_logic_1164_93.vhd 50085 } } 

guide_info \
  -version { ./DW_div_rpl.vhd.e 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_transformation \
  -design { ALU } \
  -type { map } \
  -input { 8 src215 } \
  -input { 8 src216 } \
  -output { 16 src217 } \
  -pre_resource { { 16 } mult_47 = MULT_TC { { src215 } { src216 } { 0 } } } \
  -pre_assign { src217 = { mult_47.out.1 } } \
  -post_resource { { 16 } mult_47 = MULT_TC { { src215 } { src216 } { 0 } } } \
  -post_assign { src217 = { mult_47.out.1 } } 

guide_uniquify \
  -design { SYSTEM_TOP_dft } \
  { { U0_ALU/dp_cluster_0/mult_47 ALU_DW02_mult_0 } } 

guide_multiplier \
  -design { SYSTEM_TOP_dft } \
  -instance { U0_ALU/div_48 } \
  -arch { rpl } 

guide_multiplier \
  -design { SYSTEM_TOP_dft } \
  -instance { U0_ALU/mult_47 } \
  -arch { csa } 

guide_uniquify \
  -design { SYSTEM_TOP_dft } \
  { { U0_BIT_SYNC BIT_SYNC_test_1 } } 

guide_uniquify \
  -design { SYSTEM_TOP_dft } \
  { { U0_ClkDiv ClkDiv_test_1 } } 

guide_uniquify \
  -design { SYSTEM_TOP_dft } \
  { { U0_DATA_SYNC DATA_SYNC_test_0 } } 

guide_uniquify \
  -design { SYSTEM_TOP_dft } \
  { { U0_RST_SYNC RST_SYNC_test_0 } } 

guide_uniquify \
  -design { SYSTEM_TOP_dft } \
  { { U0_Register_File Register_File_test_1 } } 

guide_uniquify \
  -design { SYSTEM_TOP_dft } \
  { { U0_SYS_Controller SYS_Controller_test_1 } } 

guide_uniquify \
  -design { SYSTEM_TOP_dft } \
  { { U0_SYS_Controller/U0_RX_Controller RX_Controller_test_1 } } 

guide_uniquify \
  -design { SYSTEM_TOP_dft } \
  { { U0_SYS_Controller/U0_TX_Controller TX_Controller_test_1 } } 

guide_uniquify \
  -design { SYSTEM_TOP_dft } \
  { { U0_UART_RX UART_RX_test_1 } } 

guide_uniquify \
  -design { SYSTEM_TOP_dft } \
  { { U0_UART_RX/U0_Data_Sampler Data_Sampler_test_1 } } 

guide_uniquify \
  -design { SYSTEM_TOP_dft } \
  { { U0_UART_RX/U0_Deseralizer Deseralizer_test_1 } } 

guide_uniquify \
  -design { SYSTEM_TOP_dft } \
  { { U0_UART_RX/U0_RXFSM RXFSM_test_1 } } 

guide_uniquify \
  -design { SYSTEM_TOP_dft } \
  { { U0_UART_RX/U0_edge_bit_counter edge_bit_counter_test_1 } } 

guide_uniquify \
  -design { SYSTEM_TOP_dft } \
  { { U0_Uart_TX_Top Uart_TX_Top_test_1 } } 

guide_uniquify \
  -design { SYSTEM_TOP_dft } \
  { { U0_Uart_TX_Top/U0_FSM FSM_test_1 } } 

guide_uniquify \
  -design { SYSTEM_TOP_dft } \
  { { U0_Uart_TX_Top/U0_InputBuffer InputBuffer_test_1 } } 

guide_uniquify \
  -design { SYSTEM_TOP_dft } \
  { { U0_Uart_TX_Top/U0_Seralizer Seralizer_test_1 } } 

guide_uniquify \
  -design { SYSTEM_TOP_dft } \
  { { U0_Uart_TX_Top/U0_Seralizer/C0 counter_test_1 } } 

guide_uniquify \
  -design { SYSTEM_TOP_dft } \
  { { U1_DATA_SYNC DATA_SYNC_test_1 } } 

guide_uniquify \
  -design { SYSTEM_TOP_dft } \
  { { U1_RST_SYNC RST_SYNC_test_1 } } 

guide_uniquify \
  -design { SYSTEM_TOP_dft } \
  { { U0_ALU ALU_test_1 } } 

guide_scan_input \
  -design { SYSTEM_TOP_dft } \
  -disable_value { 0 } \
  -ports { SE } 

guide_scan_input \
  -design { SYSTEM_TOP_dft } \
  -disable_value { 1 } \
  -ports { test_mode } 

guide_ununiquify \
  -design { SYSTEM_TOP_dft } \
  { { U0_RST_SYNC RST_SYNC_test_1 } \
    { U4_mux2X1 mux2X1_5 } \
    { U3_mux2X1 mux2X1_5 } \
    { U2_mux2X1 mux2X1_5 } \
    { U1_mux2X1 mux2X1_5 } } 

guide_uniquify \
  -design { SYSTEM_TOP_dft } \
  { { U3_mux2X1 mux2X1_0 } \
    { U2_mux2X1 mux2X1_3 } \
    { U1_mux2X1 mux2X1_3 } } 

guide_uniquify \
  -design { SYSTEM_TOP_dft } \
  { { U5_mux2X1 mux2X1_5 } \
    { U4_mux2X1 mux2X1_1 } \
    { U1_RST_SYNC RST_SYNC_test_1 } \
    { U0_RST_SYNC RST_SYNC_test_0 } \
    { U2_mux2X1 mux2X1_3 } \
    { U1_mux2X1 mux2X1_4 } } 

guide_ununiquify \
  -design { SYSTEM_TOP_dft } \
  { { U0_RST_SYNC RST_SYNC_test_1 } \
    { U4_mux2X1 mux2X1_5 } \
    { U3_mux2X1 mux2X1_5 } \
    { U2_mux2X1 mux2X1_5 } \
    { U1_mux2X1 mux2X1_5 } } 

guide_uniquify \
  -design { SYSTEM_TOP_dft } \
  { { U3_mux2X1 mux2X1_0 } \
    { U2_mux2X1 mux2X1_3 } \
    { U1_mux2X1 mux2X1_3 } } 

guide_uniquify \
  -design { SYSTEM_TOP_dft } \
  { { U5_mux2X1 mux2X1_5 } \
    { U4_mux2X1 mux2X1_1 } \
    { U1_RST_SYNC RST_SYNC_test_1 } \
    { U0_RST_SYNC RST_SYNC_test_0 } \
    { U2_mux2X1 mux2X1_3 } \
    { U1_mux2X1 mux2X1_4 } } 

guide_environment \
  { { write_file { -format verilog -hierarchy -output netlists/SYSTEM_TOP_dft.ddc } } \
    { write_file { -format verilog -hierarchy -output netlists/SYSTEM_TOP_dft.v } } } 

#---- Recording stopped at Tue Aug 23 02:49:52 2022

setup
