// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module B_IO_L3_in_serialize (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        m_axi_B_V_AWVALID,
        m_axi_B_V_AWREADY,
        m_axi_B_V_AWADDR,
        m_axi_B_V_AWID,
        m_axi_B_V_AWLEN,
        m_axi_B_V_AWSIZE,
        m_axi_B_V_AWBURST,
        m_axi_B_V_AWLOCK,
        m_axi_B_V_AWCACHE,
        m_axi_B_V_AWPROT,
        m_axi_B_V_AWQOS,
        m_axi_B_V_AWREGION,
        m_axi_B_V_AWUSER,
        m_axi_B_V_WVALID,
        m_axi_B_V_WREADY,
        m_axi_B_V_WDATA,
        m_axi_B_V_WSTRB,
        m_axi_B_V_WLAST,
        m_axi_B_V_WID,
        m_axi_B_V_WUSER,
        m_axi_B_V_ARVALID,
        m_axi_B_V_ARREADY,
        m_axi_B_V_ARADDR,
        m_axi_B_V_ARID,
        m_axi_B_V_ARLEN,
        m_axi_B_V_ARSIZE,
        m_axi_B_V_ARBURST,
        m_axi_B_V_ARLOCK,
        m_axi_B_V_ARCACHE,
        m_axi_B_V_ARPROT,
        m_axi_B_V_ARQOS,
        m_axi_B_V_ARREGION,
        m_axi_B_V_ARUSER,
        m_axi_B_V_RVALID,
        m_axi_B_V_RREADY,
        m_axi_B_V_RDATA,
        m_axi_B_V_RLAST,
        m_axi_B_V_RID,
        m_axi_B_V_RUSER,
        m_axi_B_V_RRESP,
        m_axi_B_V_BVALID,
        m_axi_B_V_BREADY,
        m_axi_B_V_BRESP,
        m_axi_B_V_BID,
        m_axi_B_V_BUSER,
        B_V_offset_dout,
        B_V_offset_empty_n,
        B_V_offset_read,
        fifo_B_local_out_V_V_din,
        fifo_B_local_out_V_V_full_n,
        fifo_B_local_out_V_V_write
);

parameter    ap_ST_fsm_state1 = 10'd1;
parameter    ap_ST_fsm_state2 = 10'd2;
parameter    ap_ST_fsm_state3 = 10'd4;
parameter    ap_ST_fsm_state4 = 10'd8;
parameter    ap_ST_fsm_state5 = 10'd16;
parameter    ap_ST_fsm_state6 = 10'd32;
parameter    ap_ST_fsm_state7 = 10'd64;
parameter    ap_ST_fsm_state8 = 10'd128;
parameter    ap_ST_fsm_pp0_stage0 = 10'd256;
parameter    ap_ST_fsm_state12 = 10'd512;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
output   m_axi_B_V_AWVALID;
input   m_axi_B_V_AWREADY;
output  [31:0] m_axi_B_V_AWADDR;
output  [0:0] m_axi_B_V_AWID;
output  [31:0] m_axi_B_V_AWLEN;
output  [2:0] m_axi_B_V_AWSIZE;
output  [1:0] m_axi_B_V_AWBURST;
output  [1:0] m_axi_B_V_AWLOCK;
output  [3:0] m_axi_B_V_AWCACHE;
output  [2:0] m_axi_B_V_AWPROT;
output  [3:0] m_axi_B_V_AWQOS;
output  [3:0] m_axi_B_V_AWREGION;
output  [0:0] m_axi_B_V_AWUSER;
output   m_axi_B_V_WVALID;
input   m_axi_B_V_WREADY;
output  [511:0] m_axi_B_V_WDATA;
output  [63:0] m_axi_B_V_WSTRB;
output   m_axi_B_V_WLAST;
output  [0:0] m_axi_B_V_WID;
output  [0:0] m_axi_B_V_WUSER;
output   m_axi_B_V_ARVALID;
input   m_axi_B_V_ARREADY;
output  [31:0] m_axi_B_V_ARADDR;
output  [0:0] m_axi_B_V_ARID;
output  [31:0] m_axi_B_V_ARLEN;
output  [2:0] m_axi_B_V_ARSIZE;
output  [1:0] m_axi_B_V_ARBURST;
output  [1:0] m_axi_B_V_ARLOCK;
output  [3:0] m_axi_B_V_ARCACHE;
output  [2:0] m_axi_B_V_ARPROT;
output  [3:0] m_axi_B_V_ARQOS;
output  [3:0] m_axi_B_V_ARREGION;
output  [0:0] m_axi_B_V_ARUSER;
input   m_axi_B_V_RVALID;
output   m_axi_B_V_RREADY;
input  [511:0] m_axi_B_V_RDATA;
input   m_axi_B_V_RLAST;
input  [0:0] m_axi_B_V_RID;
input  [0:0] m_axi_B_V_RUSER;
input  [1:0] m_axi_B_V_RRESP;
input   m_axi_B_V_BVALID;
output   m_axi_B_V_BREADY;
input  [1:0] m_axi_B_V_BRESP;
input  [0:0] m_axi_B_V_BID;
input  [0:0] m_axi_B_V_BUSER;
input  [31:0] B_V_offset_dout;
input   B_V_offset_empty_n;
output   B_V_offset_read;
output  [511:0] fifo_B_local_out_V_V_din;
input   fifo_B_local_out_V_V_full_n;
output   fifo_B_local_out_V_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg m_axi_B_V_ARVALID;
reg m_axi_B_V_RREADY;
reg B_V_offset_read;
reg fifo_B_local_out_V_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [9:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    B_V_blk_n_AR;
wire    ap_CS_fsm_state2;
reg    B_V_blk_n_R;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln383_reg_141;
reg    B_V_offset_blk_n;
reg    fifo_B_local_out_V_V_blk_n;
reg    ap_enable_reg_pp0_iter2;
reg   [0:0] icmp_ln383_reg_141_pp0_iter1_reg;
reg   [10:0] t_V_reg_87;
reg   [25:0] B_V_offset1_i_reg_130;
reg    ap_block_state1;
wire   [0:0] icmp_ln383_fu_118_p2;
wire    ap_block_state9_pp0_stage0_iter0;
reg    ap_block_state10_pp0_stage0_iter1;
reg    ap_block_state11_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
wire   [10:0] i_V_fu_124_p2;
reg    ap_enable_reg_pp0_iter0;
reg   [511:0] fifo_data_V_reg_150;
wire    ap_CS_fsm_state8;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state9;
wire   [63:0] zext_ln378_fu_108_p1;
reg    ap_block_pp0_stage0_01001;
wire    ap_CS_fsm_state12;
reg   [9:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 10'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state12)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp0_exit_iter0_state9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state9)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state9);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln383_fu_118_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        t_V_reg_87 <= i_V_fu_124_p2;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        t_V_reg_87 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((real_start == 1'b0) | (1'b0 == B_V_offset_empty_n) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        B_V_offset1_i_reg_130 <= {{B_V_offset_dout[31:6]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln383_reg_141 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        fifo_data_V_reg_150 <= m_axi_B_V_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln383_reg_141 <= icmp_ln383_fu_118_p2;
        icmp_ln383_reg_141_pp0_iter1_reg <= icmp_ln383_reg_141;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        B_V_blk_n_AR = m_axi_B_V_ARREADY;
    end else begin
        B_V_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln383_reg_141 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        B_V_blk_n_R = m_axi_B_V_RVALID;
    end else begin
        B_V_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        B_V_offset_blk_n = B_V_offset_empty_n;
    end else begin
        B_V_offset_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (1'b0 == B_V_offset_empty_n) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        B_V_offset_read = 1'b1;
    end else begin
        B_V_offset_read = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln383_fu_118_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state9 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state9 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln383_reg_141_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        fifo_B_local_out_V_V_blk_n = fifo_B_local_out_V_V_full_n;
    end else begin
        fifo_B_local_out_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln383_reg_141_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        fifo_B_local_out_V_V_write = 1'b1;
    end else begin
        fifo_B_local_out_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_B_V_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_B_V_ARVALID = 1'b1;
    end else begin
        m_axi_B_V_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln383_reg_141 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        m_axi_B_V_RREADY = 1'b1;
    end else begin
        m_axi_B_V_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (1'b0 == B_V_offset_empty_n) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((m_axi_B_V_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln383_fu_118_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0)) & ~((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln383_fu_118_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((icmp_ln383_reg_141_pp0_iter1_reg == 1'd0) & (fifo_B_local_out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((icmp_ln383_reg_141 == 1'd0) & (m_axi_B_V_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((icmp_ln383_reg_141_pp0_iter1_reg == 1'd0) & (fifo_B_local_out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((icmp_ln383_reg_141 == 1'd0) & (m_axi_B_V_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((icmp_ln383_reg_141_pp0_iter1_reg == 1'd0) & (fifo_B_local_out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((icmp_ln383_reg_141 == 1'd0) & (m_axi_B_V_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (1'b0 == B_V_offset_empty_n) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state10_pp0_stage0_iter1 = ((icmp_ln383_reg_141 == 1'd0) & (m_axi_B_V_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state11_pp0_stage0_iter2 = ((icmp_ln383_reg_141_pp0_iter1_reg == 1'd0) & (fifo_B_local_out_V_V_full_n == 1'b0));
end

assign ap_block_state9_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_ready = internal_ap_ready;

assign fifo_B_local_out_V_V_din = fifo_data_V_reg_150;

assign i_V_fu_124_p2 = (t_V_reg_87 + 11'd1);

assign icmp_ln383_fu_118_p2 = ((t_V_reg_87 == 11'd1024) ? 1'b1 : 1'b0);

assign m_axi_B_V_ARADDR = zext_ln378_fu_108_p1;

assign m_axi_B_V_ARBURST = 2'd0;

assign m_axi_B_V_ARCACHE = 4'd0;

assign m_axi_B_V_ARID = 1'd0;

assign m_axi_B_V_ARLEN = 32'd1024;

assign m_axi_B_V_ARLOCK = 2'd0;

assign m_axi_B_V_ARPROT = 3'd0;

assign m_axi_B_V_ARQOS = 4'd0;

assign m_axi_B_V_ARREGION = 4'd0;

assign m_axi_B_V_ARSIZE = 3'd0;

assign m_axi_B_V_ARUSER = 1'd0;

assign m_axi_B_V_AWADDR = 32'd0;

assign m_axi_B_V_AWBURST = 2'd0;

assign m_axi_B_V_AWCACHE = 4'd0;

assign m_axi_B_V_AWID = 1'd0;

assign m_axi_B_V_AWLEN = 32'd0;

assign m_axi_B_V_AWLOCK = 2'd0;

assign m_axi_B_V_AWPROT = 3'd0;

assign m_axi_B_V_AWQOS = 4'd0;

assign m_axi_B_V_AWREGION = 4'd0;

assign m_axi_B_V_AWSIZE = 3'd0;

assign m_axi_B_V_AWUSER = 1'd0;

assign m_axi_B_V_AWVALID = 1'b0;

assign m_axi_B_V_BREADY = 1'b0;

assign m_axi_B_V_WDATA = 512'd0;

assign m_axi_B_V_WID = 1'd0;

assign m_axi_B_V_WLAST = 1'b0;

assign m_axi_B_V_WSTRB = 64'd0;

assign m_axi_B_V_WUSER = 1'd0;

assign m_axi_B_V_WVALID = 1'b0;

assign start_out = real_start;

assign zext_ln378_fu_108_p1 = B_V_offset1_i_reg_130;

endmodule //B_IO_L3_in_serialize
