# RTL_Design_and_Synthesis
## Table of contents
-[Day 1 - Introduction to Verilog RTL design and Synthesis](#Day-1---Introduction-to-Verilog-RTL-design-and-Synthesis)
  -[Introduction to open-source simulator iverilog](#Introduction-to-open-source-simulator-iverilog)
   -[SKY130RTL D1SK1 L1 Introduction to iverilog design test bench](#SKY130RTL-D1SK1-L1-Introduction-to-iverilog-design-test-bench)




# Day 1 - Introduction to Verilog RTL design and Synthesis
## Introduction to open-source simulator iverilog
---
### SKY130RTL D1SK1 L1 Introduction to iverilog design test bench
---

 
