\BOOKMARK [1][-]{section.1}{Introduction}{}% 1
\BOOKMARK [1][-]{section.2}{Previous Work}{}% 2
\BOOKMARK [1][-]{section.3}{Preliminaries: Notation and Background}{}% 3
\BOOKMARK [2][-]{subsubsection.3.0.1}{Polynomial Reduction via division}{section.3}% 4
\BOOKMARK [3][-]{subsubsection.3.0.2}{Polynomial Ideals, Varieties and Gr\366bner Bases}{subsubsection.3.0.1}% 5
\BOOKMARK [3][-]{subsubsection.3.0.3}{The Strong Nullstellensatz in Finite Fields}{subsubsection.3.0.1}% 6
\BOOKMARK [1][-]{section.4}{The Verification Test}{}% 7
\BOOKMARK [1][-]{section.5}{Identification of the Rectification Target}{}% 8
\BOOKMARK [2][-]{subsubsection.5.0.1}{Potential rectification target nets}{section.5}% 9
\BOOKMARK [3][-]{subsubsection.5.0.2}{Confirming a rectification target}{subsubsection.5.0.1}% 10
\BOOKMARK [1][-]{section.6}{Computing a Rectification Function}{}% 11
\BOOKMARK [1][-]{section.7}{Experiments}{}% 12
\BOOKMARK [2][-]{subsubsection.7.0.1}{Verification between a word level specification v/s Mastrovito implementation}{section.7}% 13
\BOOKMARK [3][-]{subsubsection.7.0.2}{Word level specification v/s Point addition implementation}{subsubsection.7.0.1}% 14
\BOOKMARK [3][-]{subsubsection.7.0.3}{Word level specification v/s Barrett reduction implementation}{subsubsection.7.0.1}% 15
\BOOKMARK [3][-]{table.caption.5}{Verification between a specification and implementation given as gate level circuits: Mastrovito v/s Montgomery multipliers}{subsubsection.7.0.1}% 16
\BOOKMARK [1][-]{section.8}{Conclusions}{}% 17
\BOOKMARK [1][-]{section*.6}{References}{}% 18
