Protel Design System Design Rule Check
PCB File : B:\Calvin\OneDrive - Queensland University of Technology\QUTMS\QEV3\Github\QUTMS_Shutdown\hardware\SHDN21-P01-V00.PcbDoc
Date     : 4/01/2021
Time     : 6:20:09 AM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
   Violation between Clearance Constraint: (9.842mil < 10mil) Between Pad U1-1(7638.868mil,14014.268mil) on Top Layer And Pad U1-11(7582.766mil,14053.638mil) on Top Layer 
   Violation between Clearance Constraint: (9.842mil < 10mil) Between Pad U1-1(7638.868mil,14014.268mil) on Top Layer And Pad U1-2(7638.868mil,14033.953mil) on Top Layer 
   Violation between Clearance Constraint: (9.842mil < 10mil) Between Pad U1-11(7582.766mil,14053.638mil) on Top Layer And Pad U1-4(7638.868mil,14073.323mil) on Top Layer 
   Violation between Clearance Constraint: (9.842mil < 10mil) Between Pad U1-11(7582.766mil,14053.638mil) on Top Layer And Pad U1-5(7638.868mil,14093.008mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U1-11(7582.766mil,14053.638mil) on Top Layer And Pad U1-6(7526.664mil,14093.008mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U1-11(7582.766mil,14053.638mil) on Top Layer And Pad U1-7(7526.664mil,14073.323mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U1-11(7582.766mil,14053.638mil) on Top Layer And Pad U1-8(7526.664mil,14053.638mil) on Top Layer 
   Violation between Clearance Constraint: (9.842mil < 10mil) Between Pad U1-2(7638.868mil,14033.953mil) on Top Layer And Pad U1-3(7638.868mil,14053.638mil) on Top Layer 
   Violation between Clearance Constraint: (9.764mil < 10mil) Between Pad U1-2(7638.868mil,14033.953mil) on Top Layer And Track (7638.868mil,14014.268mil)(7638.947mil,14014.189mil) on Top Layer 
   Violation between Clearance Constraint: (9.842mil < 10mil) Between Pad U1-2(7638.868mil,14033.953mil) on Top Layer And Track (7638.947mil,13981.703mil)(7638.947mil,14014.189mil) on Top Layer 
   Violation between Clearance Constraint: (9.842mil < 10mil) Between Pad U1-3(7638.868mil,14053.638mil) on Top Layer And Pad U1-4(7638.868mil,14073.323mil) on Top Layer 
Rule Violations :11

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=10mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
   Violation between Hole Size Constraint: (157.48mil > 100mil) Pad J1-NC(6900.33mil,14608.014mil) on Multi-Layer Actual Hole Size = 157.48mil
   Violation between Hole Size Constraint: (157.48mil > 100mil) Pad J1-NC(8140.488mil,14608.014mil) on Multi-Layer Actual Hole Size = 157.48mil
   Violation between Hole Size Constraint: (157.48mil > 100mil) Pad J2-NC(8495.078mil,14609.252mil) on Multi-Layer Actual Hole Size = 157.48mil
   Violation between Hole Size Constraint: (157.48mil > 100mil) Pad J2-NC(9735.236mil,14609.252mil) on Multi-Layer Actual Hole Size = 157.48mil
   Violation between Hole Size Constraint: (157.48mil > 100mil) Pad J3-NC(14089.567mil,13453.74mil) on Multi-Layer Actual Hole Size = 157.48mil
   Violation between Hole Size Constraint: (157.48mil > 100mil) Pad J3-NC(14089.567mil,14693.898mil) on Multi-Layer Actual Hole Size = 157.48mil
   Violation between Hole Size Constraint: (157.48mil > 100mil) Pad J4-NC(11917.323mil,14601.378mil) on Multi-Layer Actual Hole Size = 157.48mil
   Violation between Hole Size Constraint: (157.48mil > 100mil) Pad J4-NC(13157.48mil,14601.378mil) on Multi-Layer Actual Hole Size = 157.48mil
   Violation between Hole Size Constraint: (157.48mil > 100mil) Pad J6_SEG1-NC(6898.661mil,12662.604mil) on Multi-Layer Actual Hole Size = 157.48mil
   Violation between Hole Size Constraint: (157.48mil > 100mil) Pad J6_SEG1-NC(8138.819mil,12662.604mil) on Multi-Layer Actual Hole Size = 157.48mil
   Violation between Hole Size Constraint: (157.48mil > 100mil) Pad J6_SEG2-NC(8416.338mil,12662.358mil) on Multi-Layer Actual Hole Size = 157.48mil
   Violation between Hole Size Constraint: (157.48mil > 100mil) Pad J6_SEG2-NC(9656.496mil,12662.358mil) on Multi-Layer Actual Hole Size = 157.48mil
   Violation between Hole Size Constraint: (157.48mil > 100mil) Pad J6_SEG3-NC(11167.953mil,12662.605mil) on Multi-Layer Actual Hole Size = 157.48mil
   Violation between Hole Size Constraint: (157.48mil > 100mil) Pad J6_SEG3-NC(9927.795mil,12662.605mil) on Multi-Layer Actual Hole Size = 157.48mil
   Violation between Hole Size Constraint: (157.48mil > 100mil) Pad J6_SEG4-NC(11439.606mil,12662.605mil) on Multi-Layer Actual Hole Size = 157.48mil
   Violation between Hole Size Constraint: (157.48mil > 100mil) Pad J6_SEG4-NC(12679.764mil,12662.605mil) on Multi-Layer Actual Hole Size = 157.48mil
   Violation between Hole Size Constraint: (157.48mil > 100mil) Pad J6_SEG5-NC(12951.417mil,12662.605mil) on Multi-Layer Actual Hole Size = 157.48mil
   Violation between Hole Size Constraint: (157.48mil > 100mil) Pad J6_SEG5-NC(14191.575mil,12662.605mil) on Multi-Layer Actual Hole Size = 157.48mil
Rule Violations :18

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-1(7638.868mil,14014.268mil) on Top Layer And Pad U1-11(7582.766mil,14053.638mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-1(7638.868mil,14014.268mil) on Top Layer And Pad U1-2(7638.868mil,14033.953mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-10(7526.664mil,14014.268mil) on Top Layer And Pad U1-11(7582.766mil,14053.638mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-10(7526.664mil,14014.268mil) on Top Layer And Pad U1-9(7526.664mil,14033.953mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-11(7582.766mil,14053.638mil) on Top Layer And Pad U1-2(7638.868mil,14033.953mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-11(7582.766mil,14053.638mil) on Top Layer And Pad U1-3(7638.868mil,14053.638mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-11(7582.766mil,14053.638mil) on Top Layer And Pad U1-4(7638.868mil,14073.323mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-11(7582.766mil,14053.638mil) on Top Layer And Pad U1-5(7638.868mil,14093.008mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-11(7582.766mil,14053.638mil) on Top Layer And Pad U1-6(7526.664mil,14093.008mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-11(7582.766mil,14053.638mil) on Top Layer And Pad U1-7(7526.664mil,14073.323mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-11(7582.766mil,14053.638mil) on Top Layer And Pad U1-8(7526.664mil,14053.638mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-11(7582.766mil,14053.638mil) on Top Layer And Pad U1-9(7526.664mil,14033.953mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-2(7638.868mil,14033.953mil) on Top Layer And Pad U1-3(7638.868mil,14053.638mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-3(7638.868mil,14053.638mil) on Top Layer And Pad U1-4(7638.868mil,14073.323mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-4(7638.868mil,14073.323mil) on Top Layer And Pad U1-5(7638.868mil,14093.008mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-6(7526.664mil,14093.008mil) on Top Layer And Pad U1-7(7526.664mil,14073.323mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-7(7526.664mil,14073.323mil) on Top Layer And Pad U1-8(7526.664mil,14053.638mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-8(7526.664mil,14053.638mil) on Top Layer And Pad U1-9(7526.664mil,14033.953mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U2-1(7714.567mil,13679.59mil) on Top Layer And Pad U2-2(7751.969mil,13679.59mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U2-2(7751.969mil,13679.59mil) on Top Layer And Pad U2-3(7789.37mil,13679.59mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
Rule Violations :20

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C1-1(7255.646mil,13730.578mil) on Top Layer And Track (7225.646mil,13701.815mil)(7225.646mil,13751.815mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C1-1(7255.646mil,13730.578mil) on Top Layer And Track (7225.646mil,13701.815mil)(7285.646mil,13701.815mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C1-1(7255.646mil,13730.578mil) on Top Layer And Track (7285.646mil,13701.815mil)(7285.646mil,13751.815mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C1-2(7255.646mil,13793.051mil) on Top Layer And Track (7225.646mil,13771.815mil)(7225.646mil,13821.815mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C1-2(7255.646mil,13793.051mil) on Top Layer And Track (7225.646mil,13821.815mil)(7285.646mil,13821.815mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C1-2(7255.646mil,13793.051mil) on Top Layer And Track (7285.646mil,13771.815mil)(7285.646mil,13821.815mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C2-1(7855.311mil,14020.655mil) on Top Layer And Track (7825.311mil,13991.891mil)(7825.311mil,14041.891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C2-1(7855.311mil,14020.655mil) on Top Layer And Track (7825.311mil,13991.891mil)(7885.311mil,13991.891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C2-1(7855.311mil,14020.655mil) on Top Layer And Track (7885.311mil,13991.891mil)(7885.311mil,14041.891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C2-2(7855.311mil,14083.128mil) on Top Layer And Track (7825.311mil,14061.891mil)(7825.311mil,14111.891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C2-2(7855.311mil,14083.128mil) on Top Layer And Track (7825.311mil,14111.891mil)(7885.311mil,14111.891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C2-2(7855.311mil,14083.128mil) on Top Layer And Track (7885.311mil,14061.891mil)(7885.311mil,14111.891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C3-1(7645.675mil,13850.85mil) on Top Layer And Track (7616.912mil,13820.85mil)(7616.912mil,13880.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C3-1(7645.675mil,13850.85mil) on Top Layer And Track (7616.912mil,13820.85mil)(7666.912mil,13820.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C3-1(7645.675mil,13850.85mil) on Top Layer And Track (7616.912mil,13880.85mil)(7666.912mil,13880.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C3-2(7708.148mil,13850.85mil) on Top Layer And Track (7686.912mil,13820.85mil)(7736.912mil,13820.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C3-2(7708.148mil,13850.85mil) on Top Layer And Track (7686.912mil,13880.85mil)(7736.912mil,13880.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C3-2(7708.148mil,13850.85mil) on Top Layer And Track (7736.912mil,13820.85mil)(7736.912mil,13880.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C4-1(7772.378mil,13606.299mil) on Top Layer And Track (7751.142mil,13576.299mil)(7801.142mil,13576.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C4-1(7772.378mil,13606.299mil) on Top Layer And Track (7751.142mil,13636.299mil)(7801.142mil,13636.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C4-1(7772.378mil,13606.299mil) on Top Layer And Track (7801.142mil,13576.299mil)(7801.142mil,13636.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C4-2(7709.905mil,13606.299mil) on Top Layer And Track (7681.142mil,13576.299mil)(7681.142mil,13636.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C4-2(7709.905mil,13606.299mil) on Top Layer And Track (7681.142mil,13576.299mil)(7731.142mil,13576.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C4-2(7709.905mil,13606.299mil) on Top Layer And Track (7681.142mil,13636.299mil)(7731.142mil,13636.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.571mil < 10mil) Between Pad DS10_SEG1-1(7726.26mil,13064.961mil) on Top Layer And Track (7707.559mil,13036.89mil)(7757.559mil,13036.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.571mil < 10mil) Between Pad DS10_SEG1-2(7666.26mil,13064.961mil) on Top Layer And Track (7637.559mil,13036.89mil)(7687.559mil,13036.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.571mil < 10mil) Between Pad DS10_SEG2-1(9243.937mil,13064.715mil) on Top Layer And Track (9225.236mil,13036.644mil)(9275.236mil,13036.644mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.571mil < 10mil) Between Pad DS10_SEG2-2(9183.937mil,13064.715mil) on Top Layer And Track (9155.236mil,13036.644mil)(9205.236mil,13036.644mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.571mil < 10mil) Between Pad DS10_SEG3-1(10755.394mil,13064.961mil) on Top Layer And Track (10736.693mil,13036.89mil)(10786.693mil,13036.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.571mil < 10mil) Between Pad DS10_SEG3-2(10695.394mil,13064.961mil) on Top Layer And Track (10666.693mil,13036.89mil)(10716.693mil,13036.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.571mil < 10mil) Between Pad DS10_SEG4-1(12267.205mil,13064.961mil) on Top Layer And Track (12248.504mil,13036.89mil)(12298.504mil,13036.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.571mil < 10mil) Between Pad DS10_SEG4-2(12207.205mil,13064.961mil) on Top Layer And Track (12178.504mil,13036.89mil)(12228.504mil,13036.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.571mil < 10mil) Between Pad DS10_SEG5-1(13779.016mil,13064.961mil) on Top Layer And Track (13760.315mil,13036.89mil)(13810.315mil,13036.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.571mil < 10mil) Between Pad DS10_SEG5-2(13719.016mil,13064.961mil) on Top Layer And Track (13690.315mil,13036.89mil)(13740.315mil,13036.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.862mil < 10mil) Between Pad DS7-1(14106.812mil,13065.236mil) on Top Layer And Track (14085.528mil,13037.874mil)(14135.528mil,13037.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.862mil < 10mil) Between Pad DS7-2(14046.812mil,13065.236mil) on Top Layer And Track (14015.528mil,13037.874mil)(14065.528mil,13037.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.862mil < 10mil) Between Pad DS8_SEG1-1(7175.079mil,13064.961mil) on Top Layer And Track (7156.362mil,13037.599mil)(7206.362mil,13037.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.862mil < 10mil) Between Pad DS8_SEG1-2(7115.079mil,13064.961mil) on Top Layer And Track (7086.362mil,13037.599mil)(7136.362mil,13037.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.862mil < 10mil) Between Pad DS8_SEG2-1(8692.756mil,13064.714mil) on Top Layer And Track (8674.039mil,13037.352mil)(8724.039mil,13037.352mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.862mil < 10mil) Between Pad DS8_SEG2-2(8632.756mil,13064.714mil) on Top Layer And Track (8604.039mil,13037.352mil)(8654.039mil,13037.352mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.862mil < 10mil) Between Pad DS8_SEG3-1(10204.213mil,13064.961mil) on Top Layer And Track (10185.496mil,13037.599mil)(10235.496mil,13037.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.862mil < 10mil) Between Pad DS8_SEG3-2(10144.213mil,13064.961mil) on Top Layer And Track (10115.496mil,13037.599mil)(10165.496mil,13037.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.862mil < 10mil) Between Pad DS8_SEG4-1(11716.024mil,13064.961mil) on Top Layer And Track (11697.307mil,13037.599mil)(11747.307mil,13037.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.862mil < 10mil) Between Pad DS8_SEG4-2(11656.024mil,13064.961mil) on Top Layer And Track (11627.307mil,13037.599mil)(11677.307mil,13037.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.862mil < 10mil) Between Pad DS8_SEG5-1(13227.835mil,13064.961mil) on Top Layer And Track (13209.118mil,13037.599mil)(13259.118mil,13037.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.862mil < 10mil) Between Pad DS8_SEG5-2(13167.835mil,13064.961mil) on Top Layer And Track (13139.118mil,13037.599mil)(13189.118mil,13037.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.571mil < 10mil) Between Pad DS9_SEG1-1(7450.669mil,13064.961mil) on Top Layer And Track (7431.968mil,13036.89mil)(7481.968mil,13036.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.571mil < 10mil) Between Pad DS9_SEG1-2(7390.669mil,13064.961mil) on Top Layer And Track (7361.968mil,13036.89mil)(7411.968mil,13036.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.571mil < 10mil) Between Pad DS9_SEG2-1(8968.346mil,13064.715mil) on Top Layer And Track (8949.646mil,13036.644mil)(8999.646mil,13036.644mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.571mil < 10mil) Between Pad DS9_SEG2-2(8908.346mil,13064.715mil) on Top Layer And Track (8879.646mil,13036.644mil)(8929.646mil,13036.644mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.571mil < 10mil) Between Pad DS9_SEG3-1(10479.803mil,13064.961mil) on Top Layer And Track (10461.102mil,13036.89mil)(10511.102mil,13036.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.571mil < 10mil) Between Pad DS9_SEG3-2(10419.803mil,13064.961mil) on Top Layer And Track (10391.102mil,13036.89mil)(10441.102mil,13036.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.571mil < 10mil) Between Pad DS9_SEG4-1(11991.614mil,13064.961mil) on Top Layer And Track (11972.913mil,13036.89mil)(12022.913mil,13036.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.571mil < 10mil) Between Pad DS9_SEG4-2(11931.614mil,13064.961mil) on Top Layer And Track (11902.913mil,13036.89mil)(11952.913mil,13036.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.571mil < 10mil) Between Pad DS9_SEG5-1(13503.425mil,13064.961mil) on Top Layer And Track (13484.725mil,13036.89mil)(13534.725mil,13036.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.571mil < 10mil) Between Pad DS9_SEG5-2(13443.425mil,13064.961mil) on Top Layer And Track (13414.725mil,13036.89mil)(13464.725mil,13036.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.312mil < 10mil) Between Pad J1-12(7175.921mil,14521.4mil) on Multi-Layer And Text "12" (7128.519mil,14550.77mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.312mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.312mil < 10mil) Between Pad J2-12(8770.669mil,14522.638mil) on Multi-Layer And Text "12" (8723.267mil,14552.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.312mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.312mil < 10mil) Between Pad J3-12(14002.953mil,14418.307mil) on Multi-Layer And Text "12" (14032.323mil,14465.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.312mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.312mil < 10mil) Between Pad J4-12(12192.914mil,14514.764mil) on Multi-Layer And Text "12" (12145.512mil,14544.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.312mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.312mil < 10mil) Between Pad J6_SEG1-12(7863.228mil,12749.219mil) on Multi-Layer And Text "12" (7910.63mil,12719.849mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.312mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.312mil < 10mil) Between Pad J6_SEG2-12(9380.905mil,12748.972mil) on Multi-Layer And Text "12" (9428.307mil,12719.602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.312mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.312mil < 10mil) Between Pad J6_SEG3-12(10892.362mil,12749.219mil) on Multi-Layer And Text "12" (10939.764mil,12719.849mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.312mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.312mil < 10mil) Between Pad J6_SEG4-12(12404.173mil,12749.219mil) on Multi-Layer And Text "12" (12451.575mil,12719.849mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.312mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.312mil < 10mil) Between Pad J6_SEG5-12(13915.984mil,12749.219mil) on Multi-Layer And Text "12" (13963.386mil,12719.849mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.312mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad Q1-D(7961.923mil,13739.376mil) on Top Layer And Track (7969.797mil,13676.384mil)(7969.797mil,13715.754mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad Q1-D(7961.923mil,13739.376mil) on Top Layer And Track (7969.797mil,13762.998mil)(7969.797mil,13802.368mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad Q1-G(7867.435mil,13776.778mil) on Top Layer And Track (7859.561mil,13723.628mil)(7859.561mil,13755.124mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Pad Q1-G(7867.435mil,13776.778mil) on Top Layer And Track (7859.561mil,13802.368mil)(7969.797mil,13802.368mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Pad Q1-S(7867.435mil,13701.974mil) on Top Layer And Track (7859.561mil,13676.384mil)(7969.797mil,13676.384mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad Q1-S(7867.435mil,13701.974mil) on Top Layer And Track (7859.561mil,13723.628mil)(7859.561mil,13755.124mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R10-1(7764.807mil,14167.291mil) on Top Layer And Track (7743.571mil,14137.291mil)(7793.571mil,14137.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R10-1(7764.807mil,14167.291mil) on Top Layer And Track (7743.571mil,14197.291mil)(7793.571mil,14197.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R10-1(7764.807mil,14167.291mil) on Top Layer And Track (7793.571mil,14137.291mil)(7793.571mil,14197.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R10-2(7702.335mil,14167.291mil) on Top Layer And Track (7673.571mil,14137.291mil)(7673.571mil,14197.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R10-2(7702.335mil,14167.291mil) on Top Layer And Track (7673.571mil,14137.291mil)(7723.571mil,14137.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R10-2(7702.335mil,14167.291mil) on Top Layer And Track (7673.571mil,14197.291mil)(7723.571mil,14197.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R1-1(7281.874mil,13985.967mil) on Top Layer And Track (7260.637mil,13955.967mil)(7310.637mil,13955.967mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R1-1(7281.874mil,13985.967mil) on Top Layer And Track (7260.637mil,14015.967mil)(7310.637mil,14015.967mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R1-1(7281.874mil,13985.967mil) on Top Layer And Track (7310.637mil,13955.967mil)(7310.637mil,14015.967mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R11-1(13518.701mil,14140.488mil) on Top Layer And Track (13488.701mil,14119.252mil)(13488.701mil,14169.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R11-1(13518.701mil,14140.488mil) on Top Layer And Track (13488.701mil,14169.252mil)(13548.701mil,14169.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R11-1(13518.701mil,14140.488mil) on Top Layer And Track (13548.701mil,14119.252mil)(13548.701mil,14169.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R11-2(13518.701mil,14078.016mil) on Top Layer And Track (13488.701mil,14049.252mil)(13488.701mil,14099.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R11-2(13518.701mil,14078.016mil) on Top Layer And Track (13488.701mil,14049.252mil)(13548.701mil,14049.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R11-2(13518.701mil,14078.016mil) on Top Layer And Track (13548.701mil,14049.252mil)(13548.701mil,14099.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R1-2(7219.401mil,13985.967mil) on Top Layer And Track (7190.637mil,13955.967mil)(7190.637mil,14015.967mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R1-2(7219.401mil,13985.967mil) on Top Layer And Track (7190.637mil,13955.967mil)(7240.637mil,13955.967mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R1-2(7219.401mil,13985.967mil) on Top Layer And Track (7190.637mil,14015.967mil)(7240.637mil,14015.967mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R12-1(13518.813mil,14208.921mil) on Top Layer And Track (13488.813mil,14180.158mil)(13488.813mil,14230.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R12-1(13518.813mil,14208.921mil) on Top Layer And Track (13488.813mil,14180.158mil)(13548.813mil,14180.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R12-1(13518.813mil,14208.921mil) on Top Layer And Track (13548.813mil,14180.158mil)(13548.813mil,14230.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R12-2(13518.813mil,14271.394mil) on Top Layer And Track (13488.813mil,14250.158mil)(13488.813mil,14300.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R12-2(13518.813mil,14271.394mil) on Top Layer And Track (13488.813mil,14300.158mil)(13548.813mil,14300.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R12-2(13518.813mil,14271.394mil) on Top Layer And Track (13548.813mil,14250.158mil)(13548.813mil,14300.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R13-1(11853.606mil,14242.126mil) on Top Layer And Track (11824.843mil,14212.126mil)(11824.843mil,14272.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R13-1(11853.606mil,14242.126mil) on Top Layer And Track (11824.843mil,14212.126mil)(11874.843mil,14212.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R13-1(11853.606mil,14242.126mil) on Top Layer And Track (11824.843mil,14272.126mil)(11874.843mil,14272.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R13-2(11916.079mil,14242.126mil) on Top Layer And Track (11894.843mil,14212.126mil)(11944.843mil,14212.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R13-2(11916.079mil,14242.126mil) on Top Layer And Track (11894.843mil,14272.126mil)(11944.843mil,14272.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R13-2(11916.079mil,14242.126mil) on Top Layer And Track (11944.843mil,14212.126mil)(11944.843mil,14272.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R14-1(11854.591mil,14163.386mil) on Top Layer And Track (11825.827mil,14133.386mil)(11825.827mil,14193.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R14-1(11854.591mil,14163.386mil) on Top Layer And Track (11825.827mil,14133.386mil)(11875.827mil,14133.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R14-1(11854.591mil,14163.386mil) on Top Layer And Track (11825.827mil,14193.386mil)(11875.827mil,14193.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R14-2(11917.063mil,14163.386mil) on Top Layer And Track (11895.827mil,14133.386mil)(11945.827mil,14133.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R14-2(11917.063mil,14163.386mil) on Top Layer And Track (11895.827mil,14193.386mil)(11945.827mil,14193.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R14-2(11917.063mil,14163.386mil) on Top Layer And Track (11945.827mil,14133.386mil)(11945.827mil,14193.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R15-1(14106.764mil,13007.874mil) on Top Layer And Track (14085.528mil,12977.874mil)(14135.528mil,12977.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R15-1(14106.764mil,13007.874mil) on Top Layer And Track (14085.528mil,13037.874mil)(14135.528mil,13037.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R15-1(14106.764mil,13007.874mil) on Top Layer And Track (14135.528mil,12977.874mil)(14135.528mil,13037.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R15-2(14044.291mil,13007.874mil) on Top Layer And Track (14015.528mil,12977.874mil)(14015.528mil,13037.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R15-2(14044.291mil,13007.874mil) on Top Layer And Track (14015.528mil,12977.874mil)(14065.528mil,12977.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R15-2(14044.291mil,13007.874mil) on Top Layer And Track (14015.528mil,13037.874mil)(14065.528mil,13037.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R16-1(7645.669mil,13711.346mil) on Top Layer And Track (7615.669mil,13682.582mil)(7615.669mil,13732.582mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R16-1(7645.669mil,13711.346mil) on Top Layer And Track (7615.669mil,13682.582mil)(7675.669mil,13682.582mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R16-1(7645.669mil,13711.346mil) on Top Layer And Track (7675.669mil,13682.582mil)(7675.669mil,13732.582mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R16-2(7645.669mil,13773.818mil) on Top Layer And Track (7615.669mil,13752.582mil)(7615.669mil,13802.582mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R16-2(7645.669mil,13773.818mil) on Top Layer And Track (7615.669mil,13802.582mil)(7675.669mil,13802.582mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R16-2(7645.669mil,13773.818mil) on Top Layer And Track (7675.669mil,13752.582mil)(7675.669mil,13802.582mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R17-1(7788.646mil,13851.378mil) on Top Layer And Track (7759.882mil,13821.378mil)(7759.882mil,13881.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R17-1(7788.646mil,13851.378mil) on Top Layer And Track (7759.882mil,13821.378mil)(7809.882mil,13821.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R17-1(7788.646mil,13851.378mil) on Top Layer And Track (7759.882mil,13881.378mil)(7809.882mil,13881.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R17-2(7851.118mil,13851.378mil) on Top Layer And Track (7829.882mil,13821.378mil)(7879.882mil,13821.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R17-2(7851.118mil,13851.378mil) on Top Layer And Track (7829.882mil,13881.378mil)(7879.882mil,13881.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R17-2(7851.118mil,13851.378mil) on Top Layer And Track (7879.882mil,13821.378mil)(7879.882mil,13881.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R18_SEG1-1(7177.598mil,13007.599mil) on Top Layer And Track (7156.362mil,12977.599mil)(7206.362mil,12977.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R18_SEG1-1(7177.598mil,13007.599mil) on Top Layer And Track (7156.362mil,13037.599mil)(7206.362mil,13037.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R18_SEG1-1(7177.598mil,13007.599mil) on Top Layer And Track (7206.362mil,12977.599mil)(7206.362mil,13037.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R18_SEG1-2(7115.126mil,13007.599mil) on Top Layer And Track (7086.362mil,12977.599mil)(7086.362mil,13037.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R18_SEG1-2(7115.126mil,13007.599mil) on Top Layer And Track (7086.362mil,12977.599mil)(7136.362mil,12977.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R18_SEG1-2(7115.126mil,13007.599mil) on Top Layer And Track (7086.362mil,13037.599mil)(7136.362mil,13037.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R18_SEG2-1(8695.275mil,13007.352mil) on Top Layer And Track (8674.039mil,12977.352mil)(8724.039mil,12977.352mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R18_SEG2-1(8695.275mil,13007.352mil) on Top Layer And Track (8674.039mil,13037.352mil)(8724.039mil,13037.352mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R18_SEG2-1(8695.275mil,13007.352mil) on Top Layer And Track (8724.039mil,12977.352mil)(8724.039mil,13037.352mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R18_SEG2-2(8632.803mil,13007.352mil) on Top Layer And Track (8604.039mil,12977.352mil)(8604.039mil,13037.352mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R18_SEG2-2(8632.803mil,13007.352mil) on Top Layer And Track (8604.039mil,12977.352mil)(8654.039mil,12977.352mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R18_SEG2-2(8632.803mil,13007.352mil) on Top Layer And Track (8604.039mil,13037.352mil)(8654.039mil,13037.352mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R18_SEG3-1(10206.732mil,13007.599mil) on Top Layer And Track (10185.496mil,12977.599mil)(10235.496mil,12977.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R18_SEG3-1(10206.732mil,13007.599mil) on Top Layer And Track (10185.496mil,13037.599mil)(10235.496mil,13037.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R18_SEG3-1(10206.732mil,13007.599mil) on Top Layer And Track (10235.496mil,12977.599mil)(10235.496mil,13037.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R18_SEG3-2(10144.26mil,13007.599mil) on Top Layer And Track (10115.496mil,12977.599mil)(10115.496mil,13037.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R18_SEG3-2(10144.26mil,13007.599mil) on Top Layer And Track (10115.496mil,12977.599mil)(10165.496mil,12977.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R18_SEG3-2(10144.26mil,13007.599mil) on Top Layer And Track (10115.496mil,13037.599mil)(10165.496mil,13037.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R18_SEG4-1(11718.543mil,13007.599mil) on Top Layer And Track (11697.307mil,12977.599mil)(11747.307mil,12977.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R18_SEG4-1(11718.543mil,13007.599mil) on Top Layer And Track (11697.307mil,13037.599mil)(11747.307mil,13037.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R18_SEG4-1(11718.543mil,13007.599mil) on Top Layer And Track (11747.307mil,12977.599mil)(11747.307mil,13037.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R18_SEG4-2(11656.071mil,13007.599mil) on Top Layer And Track (11627.307mil,12977.599mil)(11627.307mil,13037.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R18_SEG4-2(11656.071mil,13007.599mil) on Top Layer And Track (11627.307mil,12977.599mil)(11677.307mil,12977.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R18_SEG4-2(11656.071mil,13007.599mil) on Top Layer And Track (11627.307mil,13037.599mil)(11677.307mil,13037.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R18_SEG5-1(13230.354mil,13007.599mil) on Top Layer And Track (13209.118mil,12977.599mil)(13259.118mil,12977.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R18_SEG5-1(13230.354mil,13007.599mil) on Top Layer And Track (13209.118mil,13037.599mil)(13259.118mil,13037.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R18_SEG5-1(13230.354mil,13007.599mil) on Top Layer And Track (13259.118mil,12977.599mil)(13259.118mil,13037.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R18_SEG5-2(13167.882mil,13007.599mil) on Top Layer And Track (13139.118mil,12977.599mil)(13139.118mil,13037.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R18_SEG5-2(13167.882mil,13007.599mil) on Top Layer And Track (13139.118mil,12977.599mil)(13189.118mil,12977.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R18_SEG5-2(13167.882mil,13007.599mil) on Top Layer And Track (13139.118mil,13037.599mil)(13189.118mil,13037.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R19_SEG1-1(7453.205mil,13006.89mil) on Top Layer And Track (7431.968mil,12976.89mil)(7481.968mil,12976.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R19_SEG1-1(7453.205mil,13006.89mil) on Top Layer And Track (7431.968mil,13036.89mil)(7481.968mil,13036.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R19_SEG1-1(7453.205mil,13006.89mil) on Top Layer And Track (7481.968mil,12976.89mil)(7481.968mil,13036.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R19_SEG1-2(7390.732mil,13006.89mil) on Top Layer And Track (7361.968mil,12976.89mil)(7361.968mil,13036.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R19_SEG1-2(7390.732mil,13006.89mil) on Top Layer And Track (7361.968mil,12976.89mil)(7411.968mil,12976.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R19_SEG1-2(7390.732mil,13006.89mil) on Top Layer And Track (7361.968mil,13036.89mil)(7411.968mil,13036.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R19_SEG2-1(8970.882mil,13006.644mil) on Top Layer And Track (8949.646mil,12976.644mil)(8999.646mil,12976.644mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R19_SEG2-1(8970.882mil,13006.644mil) on Top Layer And Track (8949.646mil,13036.644mil)(8999.646mil,13036.644mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R19_SEG2-1(8970.882mil,13006.644mil) on Top Layer And Track (8999.646mil,12976.644mil)(8999.646mil,13036.644mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R19_SEG2-2(8908.409mil,13006.644mil) on Top Layer And Track (8879.646mil,12976.644mil)(8879.646mil,13036.644mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R19_SEG2-2(8908.409mil,13006.644mil) on Top Layer And Track (8879.646mil,12976.644mil)(8929.646mil,12976.644mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R19_SEG2-2(8908.409mil,13006.644mil) on Top Layer And Track (8879.646mil,13036.644mil)(8929.646mil,13036.644mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R19_SEG3-1(10482.339mil,13006.89mil) on Top Layer And Track (10461.102mil,12976.89mil)(10511.102mil,12976.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R19_SEG3-1(10482.339mil,13006.89mil) on Top Layer And Track (10461.102mil,13036.89mil)(10511.102mil,13036.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R19_SEG3-1(10482.339mil,13006.89mil) on Top Layer And Track (10511.102mil,12976.89mil)(10511.102mil,13036.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R19_SEG3-2(10419.866mil,13006.89mil) on Top Layer And Track (10391.102mil,12976.89mil)(10391.102mil,13036.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R19_SEG3-2(10419.866mil,13006.89mil) on Top Layer And Track (10391.102mil,12976.89mil)(10441.102mil,12976.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R19_SEG3-2(10419.866mil,13006.89mil) on Top Layer And Track (10391.102mil,13036.89mil)(10441.102mil,13036.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R19_SEG4-1(11994.15mil,13006.89mil) on Top Layer And Track (11972.913mil,12976.89mil)(12022.913mil,12976.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R19_SEG4-1(11994.15mil,13006.89mil) on Top Layer And Track (11972.913mil,13036.89mil)(12022.913mil,13036.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R19_SEG4-1(11994.15mil,13006.89mil) on Top Layer And Track (12022.913mil,12976.89mil)(12022.913mil,13036.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R19_SEG4-2(11931.677mil,13006.89mil) on Top Layer And Track (11902.913mil,12976.89mil)(11902.913mil,13036.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R19_SEG4-2(11931.677mil,13006.89mil) on Top Layer And Track (11902.913mil,12976.89mil)(11952.913mil,12976.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R19_SEG4-2(11931.677mil,13006.89mil) on Top Layer And Track (11902.913mil,13036.89mil)(11952.913mil,13036.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R19_SEG5-1(13505.961mil,13006.89mil) on Top Layer And Track (13484.725mil,12976.89mil)(13534.725mil,12976.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R19_SEG5-1(13505.961mil,13006.89mil) on Top Layer And Track (13484.725mil,13036.89mil)(13534.725mil,13036.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R19_SEG5-1(13505.961mil,13006.89mil) on Top Layer And Track (13534.725mil,12976.89mil)(13534.725mil,13036.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R19_SEG5-2(13443.488mil,13006.89mil) on Top Layer And Track (13414.725mil,12976.89mil)(13414.725mil,13036.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R19_SEG5-2(13443.488mil,13006.89mil) on Top Layer And Track (13414.725mil,12976.89mil)(13464.725mil,12976.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R19_SEG5-2(13443.488mil,13006.89mil) on Top Layer And Track (13414.725mil,13036.89mil)(13464.725mil,13036.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R20_SEG1-1(7728.795mil,13006.89mil) on Top Layer And Track (7707.559mil,12976.89mil)(7757.559mil,12976.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R20_SEG1-1(7728.795mil,13006.89mil) on Top Layer And Track (7707.559mil,13036.89mil)(7757.559mil,13036.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R20_SEG1-1(7728.795mil,13006.89mil) on Top Layer And Track (7757.559mil,12976.89mil)(7757.559mil,13036.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R20_SEG1-2(7666.323mil,13006.89mil) on Top Layer And Track (7637.559mil,12976.89mil)(7637.559mil,13036.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R20_SEG1-2(7666.323mil,13006.89mil) on Top Layer And Track (7637.559mil,12976.89mil)(7687.559mil,12976.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R20_SEG1-2(7666.323mil,13006.89mil) on Top Layer And Track (7637.559mil,13036.89mil)(7687.559mil,13036.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R20_SEG2-1(9246.472mil,13006.644mil) on Top Layer And Track (9225.236mil,12976.644mil)(9275.236mil,12976.644mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R20_SEG2-1(9246.472mil,13006.644mil) on Top Layer And Track (9225.236mil,13036.644mil)(9275.236mil,13036.644mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R20_SEG2-1(9246.472mil,13006.644mil) on Top Layer And Track (9275.236mil,12976.644mil)(9275.236mil,13036.644mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R20_SEG2-2(9184mil,13006.644mil) on Top Layer And Track (9155.236mil,12976.644mil)(9155.236mil,13036.644mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R20_SEG2-2(9184mil,13006.644mil) on Top Layer And Track (9155.236mil,12976.644mil)(9205.236mil,12976.644mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R20_SEG2-2(9184mil,13006.644mil) on Top Layer And Track (9155.236mil,13036.644mil)(9205.236mil,13036.644mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R20_SEG3-1(10757.929mil,13006.89mil) on Top Layer And Track (10736.693mil,12976.89mil)(10786.693mil,12976.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R20_SEG3-1(10757.929mil,13006.89mil) on Top Layer And Track (10736.693mil,13036.89mil)(10786.693mil,13036.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R20_SEG3-1(10757.929mil,13006.89mil) on Top Layer And Track (10786.693mil,12976.89mil)(10786.693mil,13036.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R20_SEG3-2(10695.457mil,13006.89mil) on Top Layer And Track (10666.693mil,12976.89mil)(10666.693mil,13036.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R20_SEG3-2(10695.457mil,13006.89mil) on Top Layer And Track (10666.693mil,12976.89mil)(10716.693mil,12976.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R20_SEG3-2(10695.457mil,13006.89mil) on Top Layer And Track (10666.693mil,13036.89mil)(10716.693mil,13036.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R20_SEG4-1(12269.74mil,13006.89mil) on Top Layer And Track (12248.504mil,12976.89mil)(12298.504mil,12976.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R20_SEG4-1(12269.74mil,13006.89mil) on Top Layer And Track (12248.504mil,13036.89mil)(12298.504mil,13036.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R20_SEG4-1(12269.74mil,13006.89mil) on Top Layer And Track (12298.504mil,12976.89mil)(12298.504mil,13036.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R20_SEG4-2(12207.268mil,13006.89mil) on Top Layer And Track (12178.504mil,12976.89mil)(12178.504mil,13036.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R20_SEG4-2(12207.268mil,13006.89mil) on Top Layer And Track (12178.504mil,12976.89mil)(12228.504mil,12976.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R20_SEG4-2(12207.268mil,13006.89mil) on Top Layer And Track (12178.504mil,13036.89mil)(12228.504mil,13036.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R20_SEG5-1(13781.551mil,13006.89mil) on Top Layer And Track (13760.315mil,12976.89mil)(13810.315mil,12976.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R20_SEG5-1(13781.551mil,13006.89mil) on Top Layer And Track (13760.315mil,13036.89mil)(13810.315mil,13036.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R20_SEG5-1(13781.551mil,13006.89mil) on Top Layer And Track (13810.315mil,12976.89mil)(13810.315mil,13036.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R20_SEG5-2(13719.079mil,13006.89mil) on Top Layer And Track (13690.315mil,12976.89mil)(13690.315mil,13036.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R20_SEG5-2(13719.079mil,13006.89mil) on Top Layer And Track (13690.315mil,12976.89mil)(13740.315mil,12976.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R20_SEG5-2(13719.079mil,13006.89mil) on Top Layer And Track (13690.315mil,13036.89mil)(13740.315mil,13036.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R2-1(7281.961mil,14084.392mil) on Top Layer And Track (7260.725mil,14054.392mil)(7310.725mil,14054.392mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R2-1(7281.961mil,14084.392mil) on Top Layer And Track (7260.725mil,14114.392mil)(7310.725mil,14114.392mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R2-1(7281.961mil,14084.392mil) on Top Layer And Track (7310.725mil,14054.392mil)(7310.725mil,14114.392mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R21_DAC0-1(7968.25mil,13223.945mil) on Top Layer And Track (7938.25mil,13195.181mil)(7938.25mil,13245.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R21_DAC0-1(7968.25mil,13223.945mil) on Top Layer And Track (7938.25mil,13195.181mil)(7998.25mil,13195.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R21_DAC0-1(7968.25mil,13223.945mil) on Top Layer And Track (7998.25mil,13195.181mil)(7998.25mil,13245.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R21_DAC0-2(7968.25mil,13286.417mil) on Top Layer And Track (7938.25mil,13265.181mil)(7938.25mil,13315.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R21_DAC0-2(7968.25mil,13286.417mil) on Top Layer And Track (7938.25mil,13315.181mil)(7998.25mil,13315.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R21_DAC0-2(7968.25mil,13286.417mil) on Top Layer And Track (7998.25mil,13265.181mil)(7998.25mil,13315.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R21_DAC1-1(9475.616mil,13210.89mil) on Top Layer And Track (9445.616mil,13182.126mil)(9445.616mil,13232.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R21_DAC1-1(9475.616mil,13210.89mil) on Top Layer And Track (9445.616mil,13182.126mil)(9505.616mil,13182.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R21_DAC1-1(9475.616mil,13210.89mil) on Top Layer And Track (9505.616mil,13182.126mil)(9505.616mil,13232.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R21_DAC1-2(9475.616mil,13273.362mil) on Top Layer And Track (9445.616mil,13252.126mil)(9445.616mil,13302.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R21_DAC1-2(9475.616mil,13273.362mil) on Top Layer And Track (9445.616mil,13302.126mil)(9505.616mil,13302.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R21_DAC1-2(9475.616mil,13273.362mil) on Top Layer And Track (9505.616mil,13252.126mil)(9505.616mil,13302.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R21_DAC2-1(10988.411mil,13213.843mil) on Top Layer And Track (10958.411mil,13185.079mil)(10958.411mil,13235.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R21_DAC2-1(10988.411mil,13213.843mil) on Top Layer And Track (10958.411mil,13185.079mil)(11018.411mil,13185.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R21_DAC2-1(10988.411mil,13213.843mil) on Top Layer And Track (11018.411mil,13185.079mil)(11018.411mil,13235.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R21_DAC2-2(10988.411mil,13276.315mil) on Top Layer And Track (10958.411mil,13255.079mil)(10958.411mil,13305.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R21_DAC2-2(10988.411mil,13276.315mil) on Top Layer And Track (10958.411mil,13305.079mil)(11018.411mil,13305.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R21_DAC2-2(10988.411mil,13276.315mil) on Top Layer And Track (11018.411mil,13255.079mil)(11018.411mil,13305.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R21_DAC3-1(12503.937mil,13216.071mil) on Top Layer And Track (12473.937mil,13187.307mil)(12473.937mil,13237.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R21_DAC3-1(12503.937mil,13216.071mil) on Top Layer And Track (12473.937mil,13187.307mil)(12533.937mil,13187.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R21_DAC3-1(12503.937mil,13216.071mil) on Top Layer And Track (12533.937mil,13187.307mil)(12533.937mil,13237.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R21_DAC3-2(12503.937mil,13278.543mil) on Top Layer And Track (12473.937mil,13257.307mil)(12473.937mil,13307.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R21_DAC3-2(12503.937mil,13278.543mil) on Top Layer And Track (12473.937mil,13307.307mil)(12533.937mil,13307.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R21_DAC3-2(12503.937mil,13278.543mil) on Top Layer And Track (12533.937mil,13257.307mil)(12533.937mil,13307.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R2-2(7219.488mil,14084.392mil) on Top Layer And Track (7190.725mil,14054.392mil)(7190.725mil,14114.392mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R2-2(7219.488mil,14084.392mil) on Top Layer And Track (7190.725mil,14054.392mil)(7240.725mil,14054.392mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R2-2(7219.488mil,14084.392mil) on Top Layer And Track (7190.725mil,14114.392mil)(7240.725mil,14114.392mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R22_DAC0-1(8046.26mil,13223.945mil) on Top Layer And Track (8016.26mil,13195.181mil)(8016.26mil,13245.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R22_DAC0-1(8046.26mil,13223.945mil) on Top Layer And Track (8016.26mil,13195.181mil)(8076.26mil,13195.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R22_DAC0-1(8046.26mil,13223.945mil) on Top Layer And Track (8076.26mil,13195.181mil)(8076.26mil,13245.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R22_DAC0-2(8046.26mil,13286.417mil) on Top Layer And Track (8016.26mil,13265.181mil)(8016.26mil,13315.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R22_DAC0-2(8046.26mil,13286.417mil) on Top Layer And Track (8016.26mil,13315.181mil)(8076.26mil,13315.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R22_DAC0-2(8046.26mil,13286.417mil) on Top Layer And Track (8076.26mil,13265.181mil)(8076.26mil,13315.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R22_DAC1-1(9553.626mil,13210.89mil) on Top Layer And Track (9523.626mil,13182.126mil)(9523.626mil,13232.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R22_DAC1-1(9553.626mil,13210.89mil) on Top Layer And Track (9523.626mil,13182.126mil)(9583.626mil,13182.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R22_DAC1-1(9553.626mil,13210.89mil) on Top Layer And Track (9583.626mil,13182.126mil)(9583.626mil,13232.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R22_DAC1-2(9553.626mil,13273.362mil) on Top Layer And Track (9523.626mil,13252.126mil)(9523.626mil,13302.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R22_DAC1-2(9553.626mil,13273.362mil) on Top Layer And Track (9523.626mil,13302.126mil)(9583.626mil,13302.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R22_DAC1-2(9553.626mil,13273.362mil) on Top Layer And Track (9583.626mil,13252.126mil)(9583.626mil,13302.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R22_DAC2-1(11066.421mil,13213.843mil) on Top Layer And Track (11036.421mil,13185.079mil)(11036.421mil,13235.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R22_DAC2-1(11066.421mil,13213.843mil) on Top Layer And Track (11036.421mil,13185.079mil)(11096.421mil,13185.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R22_DAC2-1(11066.421mil,13213.843mil) on Top Layer And Track (11096.421mil,13185.079mil)(11096.421mil,13235.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R22_DAC2-2(11066.421mil,13276.315mil) on Top Layer And Track (11036.421mil,13255.079mil)(11036.421mil,13305.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R22_DAC2-2(11066.421mil,13276.315mil) on Top Layer And Track (11036.421mil,13305.079mil)(11096.421mil,13305.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R22_DAC2-2(11066.421mil,13276.315mil) on Top Layer And Track (11096.421mil,13255.079mil)(11096.421mil,13305.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R22_DAC3-1(12581.947mil,13216.071mil) on Top Layer And Track (12551.947mil,13187.307mil)(12551.947mil,13237.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R22_DAC3-1(12581.947mil,13216.071mil) on Top Layer And Track (12551.947mil,13187.307mil)(12611.947mil,13187.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R22_DAC3-1(12581.947mil,13216.071mil) on Top Layer And Track (12611.947mil,13187.307mil)(12611.947mil,13237.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R22_DAC3-2(12581.947mil,13278.544mil) on Top Layer And Track (12551.947mil,13257.307mil)(12551.947mil,13307.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R22_DAC3-2(12581.947mil,13278.544mil) on Top Layer And Track (12551.947mil,13307.307mil)(12611.947mil,13307.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R22_DAC3-2(12581.947mil,13278.544mil) on Top Layer And Track (12611.947mil,13257.307mil)(12611.947mil,13307.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R23_DAC0-1(8124.27mil,13223.945mil) on Top Layer And Track (8094.27mil,13195.181mil)(8094.27mil,13245.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R23_DAC0-1(8124.27mil,13223.945mil) on Top Layer And Track (8094.27mil,13195.181mil)(8154.27mil,13195.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R23_DAC0-1(8124.27mil,13223.945mil) on Top Layer And Track (8154.27mil,13195.181mil)(8154.27mil,13245.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R23_DAC0-2(8124.27mil,13286.417mil) on Top Layer And Track (8094.27mil,13265.181mil)(8094.27mil,13315.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R23_DAC0-2(8124.27mil,13286.417mil) on Top Layer And Track (8094.27mil,13315.181mil)(8154.27mil,13315.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R23_DAC0-2(8124.27mil,13286.417mil) on Top Layer And Track (8154.27mil,13265.181mil)(8154.27mil,13315.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R23_DAC1-1(9631.636mil,13210.89mil) on Top Layer And Track (9601.636mil,13182.126mil)(9601.636mil,13232.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R23_DAC1-1(9631.636mil,13210.89mil) on Top Layer And Track (9601.636mil,13182.126mil)(9661.636mil,13182.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R23_DAC1-1(9631.636mil,13210.89mil) on Top Layer And Track (9661.636mil,13182.126mil)(9661.636mil,13232.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R23_DAC1-2(9631.636mil,13273.362mil) on Top Layer And Track (9601.636mil,13252.126mil)(9601.636mil,13302.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R23_DAC1-2(9631.636mil,13273.362mil) on Top Layer And Track (9601.636mil,13302.126mil)(9661.636mil,13302.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R23_DAC1-2(9631.636mil,13273.362mil) on Top Layer And Track (9661.636mil,13252.126mil)(9661.636mil,13302.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R23_DAC2-1(11144.431mil,13213.843mil) on Top Layer And Track (11114.431mil,13185.079mil)(11114.431mil,13235.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R23_DAC2-1(11144.431mil,13213.843mil) on Top Layer And Track (11114.431mil,13185.079mil)(11174.431mil,13185.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R23_DAC2-1(11144.431mil,13213.843mil) on Top Layer And Track (11174.431mil,13185.079mil)(11174.431mil,13235.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R23_DAC2-2(11144.431mil,13276.315mil) on Top Layer And Track (11114.431mil,13255.079mil)(11114.431mil,13305.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R23_DAC2-2(11144.431mil,13276.315mil) on Top Layer And Track (11114.431mil,13305.079mil)(11174.431mil,13305.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R23_DAC2-2(11144.431mil,13276.315mil) on Top Layer And Track (11174.431mil,13255.079mil)(11174.431mil,13305.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R23_DAC3-1(12659.957mil,13216.071mil) on Top Layer And Track (12629.957mil,13187.307mil)(12629.957mil,13237.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R23_DAC3-1(12659.957mil,13216.071mil) on Top Layer And Track (12629.957mil,13187.307mil)(12689.957mil,13187.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R23_DAC3-1(12659.957mil,13216.071mil) on Top Layer And Track (12689.957mil,13187.307mil)(12689.957mil,13237.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R23_DAC3-2(12659.957mil,13278.543mil) on Top Layer And Track (12629.957mil,13257.307mil)(12629.957mil,13307.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R23_DAC3-2(12659.957mil,13278.543mil) on Top Layer And Track (12629.957mil,13307.307mil)(12689.957mil,13307.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R23_DAC3-2(12659.957mil,13278.543mil) on Top Layer And Track (12689.957mil,13257.307mil)(12689.957mil,13307.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R24_DAC0-1(8140.532mil,13353.606mil) on Top Layer And Track (8111.768mil,13323.606mil)(8111.768mil,13383.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R24_DAC0-1(8140.532mil,13353.606mil) on Top Layer And Track (8111.768mil,13323.606mil)(8161.768mil,13323.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R24_DAC0-1(8140.532mil,13353.606mil) on Top Layer And Track (8111.768mil,13383.606mil)(8161.768mil,13383.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R24_DAC0-2(8203.004mil,13353.606mil) on Top Layer And Track (8181.768mil,13323.606mil)(8231.768mil,13323.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R24_DAC0-2(8203.004mil,13353.606mil) on Top Layer And Track (8181.768mil,13383.606mil)(8231.768mil,13383.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R24_DAC0-2(8203.004mil,13353.606mil) on Top Layer And Track (8231.768mil,13323.606mil)(8231.768mil,13383.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R24_DAC1-1(9647.898mil,13340.551mil) on Top Layer And Track (9619.134mil,13310.551mil)(9619.134mil,13370.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R24_DAC1-1(9647.898mil,13340.551mil) on Top Layer And Track (9619.134mil,13310.551mil)(9669.134mil,13310.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R24_DAC1-1(9647.898mil,13340.551mil) on Top Layer And Track (9619.134mil,13370.551mil)(9669.134mil,13370.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R24_DAC1-2(9710.37mil,13340.551mil) on Top Layer And Track (9689.134mil,13310.551mil)(9739.134mil,13310.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R24_DAC1-2(9710.37mil,13340.551mil) on Top Layer And Track (9689.134mil,13370.551mil)(9739.134mil,13370.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R24_DAC1-2(9710.37mil,13340.551mil) on Top Layer And Track (9739.134mil,13310.551mil)(9739.134mil,13370.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R24_DAC2-1(11160.693mil,13343.504mil) on Top Layer And Track (11131.929mil,13313.504mil)(11131.929mil,13373.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R24_DAC2-1(11160.693mil,13343.504mil) on Top Layer And Track (11131.929mil,13313.504mil)(11181.929mil,13313.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R24_DAC2-1(11160.693mil,13343.504mil) on Top Layer And Track (11131.929mil,13373.504mil)(11181.929mil,13373.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R24_DAC2-2(11223.165mil,13343.504mil) on Top Layer And Track (11201.929mil,13313.504mil)(11251.929mil,13313.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R24_DAC2-2(11223.165mil,13343.504mil) on Top Layer And Track (11201.929mil,13373.504mil)(11251.929mil,13373.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R24_DAC2-2(11223.165mil,13343.504mil) on Top Layer And Track (11251.929mil,13313.504mil)(11251.929mil,13373.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R24_DAC3-1(12676.219mil,13345.732mil) on Top Layer And Track (12647.455mil,13315.732mil)(12647.455mil,13375.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R24_DAC3-1(12676.219mil,13345.732mil) on Top Layer And Track (12647.455mil,13315.732mil)(12697.455mil,13315.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R24_DAC3-1(12676.219mil,13345.732mil) on Top Layer And Track (12647.455mil,13375.732mil)(12697.455mil,13375.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R24_DAC3-2(12738.691mil,13345.732mil) on Top Layer And Track (12717.455mil,13315.732mil)(12767.455mil,13315.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R24_DAC3-2(12738.691mil,13345.732mil) on Top Layer And Track (12717.455mil,13375.732mil)(12767.455mil,13375.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R24_DAC3-2(12738.691mil,13345.732mil) on Top Layer And Track (12767.455mil,13315.732mil)(12767.455mil,13375.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R25_DAC0-1(8202.28mil,13223.945mil) on Top Layer And Track (8172.28mil,13195.181mil)(8172.28mil,13245.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R25_DAC0-1(8202.28mil,13223.945mil) on Top Layer And Track (8172.28mil,13195.181mil)(8232.28mil,13195.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R25_DAC0-1(8202.28mil,13223.945mil) on Top Layer And Track (8232.28mil,13195.181mil)(8232.28mil,13245.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R25_DAC0-2(8202.28mil,13286.417mil) on Top Layer And Track (8172.28mil,13265.181mil)(8172.28mil,13315.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R25_DAC0-2(8202.28mil,13286.417mil) on Top Layer And Track (8172.28mil,13315.181mil)(8232.28mil,13315.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R25_DAC0-2(8202.28mil,13286.417mil) on Top Layer And Track (8232.28mil,13265.181mil)(8232.28mil,13315.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R25_DAC1-1(9709.646mil,13210.89mil) on Top Layer And Track (9679.646mil,13182.126mil)(9679.646mil,13232.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R25_DAC1-1(9709.646mil,13210.89mil) on Top Layer And Track (9679.646mil,13182.126mil)(9739.646mil,13182.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R25_DAC1-1(9709.646mil,13210.89mil) on Top Layer And Track (9739.646mil,13182.126mil)(9739.646mil,13232.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R25_DAC1-2(9709.646mil,13273.362mil) on Top Layer And Track (9679.646mil,13252.126mil)(9679.646mil,13302.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R25_DAC1-2(9709.646mil,13273.362mil) on Top Layer And Track (9679.646mil,13302.126mil)(9739.646mil,13302.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R25_DAC1-2(9709.646mil,13273.362mil) on Top Layer And Track (9739.646mil,13252.126mil)(9739.646mil,13302.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R25_DAC2-1(11222.441mil,13213.843mil) on Top Layer And Track (11192.441mil,13185.079mil)(11192.441mil,13235.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R25_DAC2-1(11222.441mil,13213.843mil) on Top Layer And Track (11192.441mil,13185.079mil)(11252.441mil,13185.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R25_DAC2-1(11222.441mil,13213.843mil) on Top Layer And Track (11252.441mil,13185.079mil)(11252.441mil,13235.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R25_DAC2-2(11222.441mil,13276.315mil) on Top Layer And Track (11192.441mil,13255.079mil)(11192.441mil,13305.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R25_DAC2-2(11222.441mil,13276.315mil) on Top Layer And Track (11192.441mil,13305.079mil)(11252.441mil,13305.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R25_DAC2-2(11222.441mil,13276.315mil) on Top Layer And Track (11252.441mil,13255.079mil)(11252.441mil,13305.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R25_DAC3-1(12737.967mil,13216.071mil) on Top Layer And Track (12707.967mil,13187.307mil)(12707.967mil,13237.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R25_DAC3-1(12737.967mil,13216.071mil) on Top Layer And Track (12707.967mil,13187.307mil)(12767.967mil,13187.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R25_DAC3-1(12737.967mil,13216.071mil) on Top Layer And Track (12767.967mil,13187.307mil)(12767.967mil,13237.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R25_DAC3-2(12737.967mil,13278.543mil) on Top Layer And Track (12707.967mil,13257.307mil)(12707.967mil,13307.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R25_DAC3-2(12737.967mil,13278.543mil) on Top Layer And Track (12707.967mil,13307.307mil)(12767.967mil,13307.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R25_DAC3-2(12737.967mil,13278.543mil) on Top Layer And Track (12767.967mil,13257.307mil)(12767.967mil,13307.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R3-1(7281.961mil,14180.118mil) on Top Layer And Track (7260.725mil,14150.118mil)(7310.725mil,14150.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R3-1(7281.961mil,14180.118mil) on Top Layer And Track (7260.725mil,14210.118mil)(7310.725mil,14210.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R3-1(7281.961mil,14180.118mil) on Top Layer And Track (7310.725mil,14150.118mil)(7310.725mil,14210.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R3-2(7219.488mil,14180.118mil) on Top Layer And Track (7190.725mil,14150.118mil)(7190.725mil,14210.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R3-2(7219.488mil,14180.118mil) on Top Layer And Track (7190.725mil,14150.118mil)(7240.725mil,14150.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R3-2(7219.488mil,14180.118mil) on Top Layer And Track (7190.725mil,14210.118mil)(7240.725mil,14210.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R4-1(7706.776mil,13928.86mil) on Top Layer And Track (7685.54mil,13898.86mil)(7735.54mil,13898.86mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R4-1(7706.776mil,13928.86mil) on Top Layer And Track (7685.54mil,13958.86mil)(7735.54mil,13958.86mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R4-1(7706.776mil,13928.86mil) on Top Layer And Track (7735.54mil,13898.86mil)(7735.54mil,13958.86mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R4-2(7644.304mil,13928.86mil) on Top Layer And Track (7615.54mil,13898.86mil)(7615.54mil,13958.86mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R4-2(7644.304mil,13928.86mil) on Top Layer And Track (7615.54mil,13898.86mil)(7665.54mil,13898.86mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R4-2(7644.304mil,13928.86mil) on Top Layer And Track (7615.54mil,13958.86mil)(7665.54mil,13958.86mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R5-1(7716.065mil,14088.563mil) on Top Layer And Track (7687.301mil,14058.563mil)(7687.301mil,14118.563mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R5-1(7716.065mil,14088.563mil) on Top Layer And Track (7687.301mil,14058.563mil)(7737.301mil,14058.563mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R5-1(7716.065mil,14088.563mil) on Top Layer And Track (7687.301mil,14118.563mil)(7737.301mil,14118.563mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R5-2(7778.537mil,14088.563mil) on Top Layer And Track (7757.301mil,14058.563mil)(7807.301mil,14058.563mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R5-2(7778.537mil,14088.563mil) on Top Layer And Track (7757.301mil,14118.563mil)(7807.301mil,14118.563mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R5-2(7778.537mil,14088.563mil) on Top Layer And Track (7807.301mil,14058.563mil)(7807.301mil,14118.563mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R6-1(7281.874mil,13889.51mil) on Top Layer And Track (7260.637mil,13859.51mil)(7310.637mil,13859.51mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R6-1(7281.874mil,13889.51mil) on Top Layer And Track (7260.637mil,13919.51mil)(7310.637mil,13919.51mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R6-1(7281.874mil,13889.51mil) on Top Layer And Track (7310.637mil,13859.51mil)(7310.637mil,13919.51mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R6-2(7219.401mil,13889.51mil) on Top Layer And Track (7190.637mil,13859.51mil)(7190.637mil,13919.51mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R6-2(7219.401mil,13889.51mil) on Top Layer And Track (7190.637mil,13859.51mil)(7240.637mil,13859.51mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R6-2(7219.401mil,13889.51mil) on Top Layer And Track (7190.637mil,13919.51mil)(7240.637mil,13919.51mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R7-1(7523.622mil,13929.858mil) on Top Layer And Track (7493.622mil,13908.622mil)(7493.622mil,13958.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R7-1(7523.622mil,13929.858mil) on Top Layer And Track (7493.622mil,13958.622mil)(7553.622mil,13958.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R7-1(7523.622mil,13929.858mil) on Top Layer And Track (7553.622mil,13908.622mil)(7553.622mil,13958.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R7-2(7523.622mil,13867.386mil) on Top Layer And Track (7493.622mil,13838.622mil)(7493.622mil,13888.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R7-2(7523.622mil,13867.386mil) on Top Layer And Track (7493.622mil,13838.622mil)(7553.622mil,13838.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R7-2(7523.622mil,13867.386mil) on Top Layer And Track (7553.622mil,13838.622mil)(7553.622mil,13888.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R8-1(7564.325mil,14166.573mil) on Top Layer And Track (7535.561mil,14136.573mil)(7535.561mil,14196.573mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R8-1(7564.325mil,14166.573mil) on Top Layer And Track (7535.561mil,14136.573mil)(7585.561mil,14136.573mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R8-1(7564.325mil,14166.573mil) on Top Layer And Track (7535.561mil,14196.573mil)(7585.561mil,14196.573mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R8-2(7626.797mil,14166.573mil) on Top Layer And Track (7605.561mil,14136.573mil)(7655.561mil,14136.573mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R8-2(7626.797mil,14166.573mil) on Top Layer And Track (7605.561mil,14196.573mil)(7655.561mil,14196.573mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R8-2(7626.797mil,14166.573mil) on Top Layer And Track (7655.561mil,14136.573mil)(7655.561mil,14196.573mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R9-1(7778.537mil,14010.553mil) on Top Layer And Track (7757.301mil,13980.553mil)(7807.301mil,13980.553mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R9-1(7778.537mil,14010.553mil) on Top Layer And Track (7757.301mil,14040.553mil)(7807.301mil,14040.553mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R9-1(7778.537mil,14010.553mil) on Top Layer And Track (7807.301mil,13980.553mil)(7807.301mil,14040.553mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R9-2(7716.065mil,14010.553mil) on Top Layer And Track (7687.301mil,13980.553mil)(7687.301mil,14040.553mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R9-2(7716.065mil,14010.553mil) on Top Layer And Track (7687.301mil,13980.553mil)(7737.301mil,13980.553mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R9-2(7716.065mil,14010.553mil) on Top Layer And Track (7687.301mil,14040.553mil)(7737.301mil,14040.553mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.827mil < 10mil) Between Pad U1-1(7638.868mil,14014.268mil) on Top Layer And Track (7649.695mil,13990.646mil)(7649.695mil,13998.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.827mil < 10mil) Between Pad U1-10(7526.664mil,14014.268mil) on Top Layer And Track (7515.837mil,13990.646mil)(7515.837mil,13998.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.827mil < 10mil) Between Pad U1-5(7638.868mil,14093.008mil) on Top Layer And Track (7649.695mil,14108.756mil)(7649.695mil,14116.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.827mil < 10mil) Between Pad U1-6(7526.664mil,14093.008mil) on Top Layer And Track (7515.837mil,14108.756mil)(7515.837mil,14116.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad U2-1(7714.567mil,13679.59mil) on Top Layer And Track (7683.071mil,13679.59mil)(7690.945mil,13679.59mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad U2-3(7789.37mil,13679.59mil) on Top Layer And Track (7812.992mil,13679.59mil)(7820.866mil,13679.59mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad U2-4(7789.37mil,13774.078mil) on Top Layer And Track (7812.992mil,13774.078mil)(7820.866mil,13774.078mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad U2-5(7714.567mil,13774.078mil) on Top Layer And Track (7683.071mil,13774.078mil)(7690.945mil,13774.078mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
Rule Violations :391

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (7.892mil < 10mil) Between Text "12" (10939.764mil,12719.849mil) on Top Overlay And Track (11043.937mil,12780.715mil)(11043.937mil,12957.88mil) on Top Overlay Silk Text to Silk Clearance [7.892mil]
   Violation between Silk To Silk Clearance Constraint: (7.892mil < 10mil) Between Text "12" (10939.764mil,12719.849mil) on Top Overlay And Track (11043.937mil,12780.715mil)(11167.953mil,12780.715mil) on Top Overlay Silk Text to Silk Clearance [7.892mil]
   Violation between Silk To Silk Clearance Constraint: (7.892mil < 10mil) Between Text "12" (12145.512mil,14544.134mil) on Top Overlay And Track (11917.323mil,14483.268mil)(12041.338mil,14483.268mil) on Top Overlay Silk Text to Silk Clearance [7.892mil]
   Violation between Silk To Silk Clearance Constraint: (7.892mil < 10mil) Between Text "12" (12145.512mil,14544.134mil) on Top Overlay And Track (12041.338mil,14306.102mil)(12041.338mil,14483.268mil) on Top Overlay Silk Text to Silk Clearance [7.892mil]
   Violation between Silk To Silk Clearance Constraint: (7.892mil < 10mil) Between Text "12" (12451.575mil,12719.849mil) on Top Overlay And Track (12555.748mil,12780.715mil)(12555.748mil,12957.88mil) on Top Overlay Silk Text to Silk Clearance [7.892mil]
   Violation between Silk To Silk Clearance Constraint: (7.892mil < 10mil) Between Text "12" (12451.575mil,12719.849mil) on Top Overlay And Track (12555.748mil,12780.715mil)(12679.764mil,12780.715mil) on Top Overlay Silk Text to Silk Clearance [7.892mil]
   Violation between Silk To Silk Clearance Constraint: (7.892mil < 10mil) Between Text "12" (13963.386mil,12719.849mil) on Top Overlay And Track (14067.559mil,12780.715mil)(14067.559mil,12957.88mil) on Top Overlay Silk Text to Silk Clearance [7.892mil]
   Violation between Silk To Silk Clearance Constraint: (7.892mil < 10mil) Between Text "12" (13963.386mil,12719.849mil) on Top Overlay And Track (14067.559mil,12780.715mil)(14191.575mil,12780.715mil) on Top Overlay Silk Text to Silk Clearance [7.892mil]
   Violation between Silk To Silk Clearance Constraint: (7.892mil < 10mil) Between Text "12" (14032.323mil,14465.709mil) on Top Overlay And Track (13794.291mil,14569.882mil)(13971.457mil,14569.882mil) on Top Overlay Silk Text to Silk Clearance [7.892mil]
   Violation between Silk To Silk Clearance Constraint: (7.892mil < 10mil) Between Text "12" (14032.323mil,14465.709mil) on Top Overlay And Track (13971.457mil,14569.882mil)(13971.457mil,14693.898mil) on Top Overlay Silk Text to Silk Clearance [7.892mil]
   Violation between Silk To Silk Clearance Constraint: (7.892mil < 10mil) Between Text "12" (7128.519mil,14550.77mil) on Top Overlay And Track (6900.33mil,14489.904mil)(7024.346mil,14489.904mil) on Top Overlay Silk Text to Silk Clearance [7.892mil]
   Violation between Silk To Silk Clearance Constraint: (7.892mil < 10mil) Between Text "12" (7128.519mil,14550.77mil) on Top Overlay And Track (7024.346mil,14312.738mil)(7024.346mil,14489.904mil) on Top Overlay Silk Text to Silk Clearance [7.892mil]
   Violation between Silk To Silk Clearance Constraint: (7.892mil < 10mil) Between Text "12" (7910.63mil,12719.849mil) on Top Overlay And Track (8014.803mil,12780.715mil)(8014.803mil,12957.88mil) on Top Overlay Silk Text to Silk Clearance [7.892mil]
   Violation between Silk To Silk Clearance Constraint: (7.892mil < 10mil) Between Text "12" (7910.63mil,12719.849mil) on Top Overlay And Track (8014.803mil,12780.715mil)(8138.819mil,12780.715mil) on Top Overlay Silk Text to Silk Clearance [7.892mil]
   Violation between Silk To Silk Clearance Constraint: (7.892mil < 10mil) Between Text "12" (8723.267mil,14552.008mil) on Top Overlay And Track (8495.078mil,14491.142mil)(8619.094mil,14491.142mil) on Top Overlay Silk Text to Silk Clearance [7.892mil]
   Violation between Silk To Silk Clearance Constraint: (7.892mil < 10mil) Between Text "12" (8723.267mil,14552.008mil) on Top Overlay And Track (8619.094mil,14313.976mil)(8619.094mil,14491.142mil) on Top Overlay Silk Text to Silk Clearance [7.892mil]
   Violation between Silk To Silk Clearance Constraint: (7.892mil < 10mil) Between Text "12" (9428.307mil,12719.602mil) on Top Overlay And Track (9532.48mil,12780.468mil)(9532.48mil,12957.634mil) on Top Overlay Silk Text to Silk Clearance [7.892mil]
   Violation between Silk To Silk Clearance Constraint: (7.892mil < 10mil) Between Text "12" (9428.307mil,12719.602mil) on Top Overlay And Track (9532.48mil,12780.468mil)(9656.496mil,12780.468mil) on Top Overlay Silk Text to Silk Clearance [7.892mil]
Rule Violations :18

Processing Rule : Net Antennae (Tolerance=0mil) (All)
   Violation between Net Antennae: Track (10950.951mil,13027.559mil)(10988.189mil,13027.559mil) on Bottom Layer 
   Violation between Net Antennae: Track (10988.411mil,13158.686mil)(10988.411mil,13213.843mil) on Top Layer 
   Violation between Net Antennae: Track (11058.071mil,13352.362mil)(11066.929mil,13343.504mil) on Top Layer 
   Violation between Net Antennae: Track (11066.421mil,13162.91mil)(11066.421mil,13213.843mil) on Top Layer 
   Violation between Net Antennae: Track (11066.929mil,12963.583mil)(11143.498mil,12887.014mil) on Bottom Layer 
   Violation between Net Antennae: Track (11143.701mil,12949.803mil)(11867.094mil,12949.803mil) on Bottom Layer 
   Violation between Net Antennae: Track (11144.431mil,13163.132mil)(11144.431mil,13213.843mil) on Top Layer 
   Violation between Net Antennae: Track (11222.441mil,13163.386mil)(11222.441mil,13213.843mil) on Top Layer 
   Violation between Net Antennae: Track (11226.378mil,12983.268mil)(11533.465mil,12983.268mil) on Bottom Layer 
   Violation between Net Antennae: Track (12503.937mil,13001.969mil)(12618.891mil,12887.014mil) on Bottom Layer 
   Violation between Net Antennae: Track (12503.937mil,13158.465mil)(12503.937mil,13216.071mil) on Top Layer 
   Violation between Net Antennae: Track (12562.268mil,13345.732mil)(12676.219mil,13345.732mil) on Top Layer 
   Violation between Net Antennae: Track (12581.947mil,13157.226mil)(12581.947mil,13216.071mil) on Top Layer 
   Violation between Net Antennae: Track (12587.598mil,13019.579mil)(12665.794mil,12941.384mil) on Bottom Layer 
   Violation between Net Antennae: Track (12659.957mil,13155.988mil)(12659.957mil,13216.071mil) on Top Layer 
   Violation between Net Antennae: Track (12668.307mil,13006.89mil)(12688.976mil,12986.22mil) on Bottom Layer 
   Violation between Net Antennae: Track (12737.967mil,13157.702mil)(12737.967mil,13216.071mil) on Top Layer 
   Violation between Net Antennae: Track (13542.323mil,14409.449mil)(13627.953mil,14409.449mil) on Top Layer 
   Violation between Net Antennae: Track (13779.528mil,14411.417mil)(13858.268mil,14411.417mil) on Bottom Layer 
   Violation between Net Antennae: Track (7366.843mil,13018.701mil)(7966.535mil,13018.701mil) on Bottom Layer 
   Violation between Net Antennae: Track (7454.724mil,14095.472mil)(7496.063mil,14095.472mil) on Top Layer 
   Violation between Net Antennae: Track (7465.236mil,14075.472mil)(7496.063mil,14075.472mil) on Top Layer 
   Violation between Net Antennae: Track (7474.409mil,14054.134mil)(7495.079mil,14054.134mil) on Top Layer 
   Violation between Net Antennae: Track (7482.694mil,14034.134mil)(7494.095mil,14034.134mil) on Top Layer 
   Violation between Net Antennae: Track (7587.598mil,14250mil)(7587.598mil,14381.896mil) on Bottom Layer 
   Violation between Net Antennae: Track (7614.874mil,12991.142mil)(8046.26mil,12991.142mil) on Bottom Layer 
   Violation between Net Antennae: Track (7669.291mil,14053.15mil)(7685.651mil,14053.15mil) on Top Layer 
   Violation between Net Antennae: Track (7670.276mil,14073.819mil)(7670.276mil,14101.515mil) on Top Layer 
   Violation between Net Antennae: Track (7677.203mil,14025.553mil)(7706.065mil,14025.553mil) on Top Layer 
   Violation between Net Antennae: Track (7778.537mil,13937.992mil)(7793.661mil,13937.992mil) on Top Layer 
   Violation between Net Antennae: Track (7857.984mil,12958.661mil)(8122.047mil,12958.661mil) on Bottom Layer 
   Violation between Net Antennae: Track (8020.41mil,13353.606mil)(8140.532mil,13353.606mil) on Top Layer 
   Violation between Net Antennae: Track (8196.85mil,12960.63mil)(8270.713mil,12886.767mil) on Bottom Layer 
   Violation between Net Antennae: Track (9108.311mil,13027.559mil)(9473.425mil,13027.559mil) on Bottom Layer 
   Violation between Net Antennae: Track (9413.31mil,12996.063mil)(9552.165mil,12996.063mil) on Bottom Layer 
   Violation between Net Antennae: Track (9475.616mil,13157.702mil)(9475.616mil,13210.89mil) on Top Layer 
   Violation between Net Antennae: Track (9532.946mil,13340.551mil)(9647.898mil,13340.551mil) on Top Layer 
   Violation between Net Antennae: Track (9553.626mil,13165.863mil)(9553.626mil,13210.89mil) on Top Layer 
   Violation between Net Antennae: Track (9627.953mil,12887.795mil)(10202.605mil,12887.795mil) on Bottom Layer 
   Violation between Net Antennae: Track (9631.636mil,13158.21mil)(9631.636mil,13210.89mil) on Top Layer 
   Violation between Net Antennae: Track (9708.661mil,12941.929mil)(10363.157mil,12941.929mil) on Bottom Layer 
   Violation between Net Antennae: Track (9709.646mil,13160.433mil)(9709.646mil,13210.89mil) on Top Layer 
Rule Violations :42

Processing Rule : Room DAC1 (Bounding Region = (9432.087mil, 13171.52mil, 9757.874mil, 13378.937mil) (InComponentClass('DAC1'))
Rule Violations :0

Processing Rule : Room SEG1 (Bounding Region = (6756.299mil, 12418.307mil, 8282.48mil, 13411.417mil) (InComponentClass('SEG1'))
Rule Violations :0

Processing Rule : Room DAC0 (Bounding Region = (7924.721mil, 13184.575mil, 8250.508mil, 13391.992mil) (InComponentClass('DAC0'))
Rule Violations :0

Processing Rule : Room DAC2 (Bounding Region = (10944.882mil, 13174.472mil, 11270.669mil, 13381.89mil) (InComponentClass('DAC2'))
Rule Violations :0

Processing Rule : Room SHDN21-S01-V00-Shutdown (Bounding Region = (6755.134mil, 12961.614mil, 14334.646mil, 14846.142mil) (InComponentClass('SHDN21-S01-V00-Shutdown'))
Rule Violations :0

Processing Rule : Room SEG2 (Bounding Region = (8273.976mil, 12418.061mil, 9800.157mil, 13411.171mil) (InComponentClass('SEG2'))
Rule Violations :0

Processing Rule : Room SEG4 (Bounding Region = (11297.244mil, 12418.307mil, 12823.425mil, 13411.418mil) (InComponentClass('SEG4'))
Rule Violations :0

Processing Rule : Room SEG5 (Bounding Region = (12809.055mil, 12418.307mil, 14335.236mil, 13411.418mil) (InComponentClass('SEG5'))
Rule Violations :0

Processing Rule : Room DAC3 (Bounding Region = (12460.408mil, 13176.701mil, 12786.195mil, 13384.118mil) (InComponentClass('DAC3'))
Rule Violations :0

Processing Rule : Room SEG3 (Bounding Region = (9785.433mil, 12418.307mil, 11311.614mil, 13411.418mil) (InComponentClass('SEG3'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02