WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2500104 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 23 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5000104 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 46 sec)
Warmup finished CPU 0 instructions: 25000000 cycles: 6250105 cumulative IPC: 4 (Simulation time: 00 hr 00 min 58 sec)
Warmup complete CPU 0 instructions: 25000000 cycles: 6250105 cumulative IPC: 4 (Simulation time: 00 hr 00 min 58 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 14388296 heartbeat IPC: 1.065 cumulative IPC: 0.6144 (Simulation time: 00 hr 01 min 30 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 30650402 heartbeat IPC: 0.6149 cumulative IPC: 0.6147 (Simulation time: 00 hr 02 min 35 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 46883183 heartbeat IPC: 0.616 cumulative IPC: 0.6153 (Simulation time: 00 hr 03 min 40 sec)
Heartbeat CPU 0 instructions: 60000004 cycles: 63097971 heartbeat IPC: 0.6167 cumulative IPC: 0.6157 (Simulation time: 00 hr 04 min 45 sec)
Heartbeat CPU 0 instructions: 70000002 cycles: 79279157 heartbeat IPC: 0.618 cumulative IPC: 0.6162 (Simulation time: 00 hr 05 min 50 sec)
Heartbeat CPU 0 instructions: 80000001 cycles: 95431434 heartbeat IPC: 0.6191 cumulative IPC: 0.6167 (Simulation time: 00 hr 06 min 54 sec)
*** Reached end of trace: (0, "../traces/secret_traces/srv/srv782.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000000 cycles: 111434895 heartbeat IPC: 0.6249 cumulative IPC: 0.618 (Simulation time: 00 hr 07 min 59 sec)
Heartbeat CPU 0 instructions: 100000000 cycles: 127438438 heartbeat IPC: 0.6249 cumulative IPC: 0.6189 (Simulation time: 00 hr 09 min 03 sec)
Heartbeat CPU 0 instructions: 110000001 cycles: 143550194 heartbeat IPC: 0.6207 cumulative IPC: 0.6191 (Simulation time: 00 hr 10 min 07 sec)
Heartbeat CPU 0 instructions: 120000001 cycles: 159726649 heartbeat IPC: 0.6182 cumulative IPC: 0.619 (Simulation time: 00 hr 11 min 12 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 161569187 cumulative IPC: 0.6189 (Simulation time: 00 hr 11 min 44 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 161569187 cumulative IPC: 0.6189 (Simulation time: 00 hr 11 min 44 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/srv/srv782.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.6189 instructions: 100000004 cycles: 161569187
CPU 0 Branch Prediction Accuracy: 70.77% MPKI: 51.89 Average ROB Occupancy at Mispredict: 3.485
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.537
BRANCH_INDIRECT: 36.1
BRANCH_CONDITIONAL: 10
BRANCH_DIRECT_CALL: 1.64
BRANCH_INDIRECT_CALL: 2.28
BRANCH_RETURN: 1.34

L1D TOTAL        ACCESS:   34851279 HIT:   31158321 MISS:    3692958
L1D LOAD         ACCESS:   20856161 HIT:   18792623 MISS:    2063538
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   13994472 HIT:   12365698 MISS:    1628774
L1D TRANSLATION  ACCESS:        646 HIT:          0 MISS:        646
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 6.596 cycles
L1I TOTAL        ACCESS:   13600705 HIT:    5291993 MISS:    8308712
L1I LOAD         ACCESS:   13600705 HIT:    5291993 MISS:    8308712
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 8.164 cycles
L2C TOTAL        ACCESS:    9987975 HIT:    9725334 MISS:     262641
L2C LOAD         ACCESS:    8289662 HIT:    8032806 MISS:     256856
L2C RFO          ACCESS:     586506 HIT:     583536 MISS:       2970
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:    1111163 HIT:    1108660 MISS:       2503
L2C TRANSLATION  ACCESS:        644 HIT:        332 MISS:        312
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 25.64 cycles
LLC TOTAL        ACCESS:     264689 HIT:     256702 MISS:       7987
LLC LOAD         ACCESS:     256856 HIT:     248923 MISS:       7933
LLC RFO          ACCESS:       2970 HIT:       2968 MISS:          2
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       4551 HIT:       4550 MISS:          1
LLC TRANSLATION  ACCESS:        312 HIT:        261 MISS:         51
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 190.9 cycles
cpu0_DTLB TOTAL        ACCESS:   27823140 HIT:   26702646 MISS:    1120494
cpu0_DTLB LOAD         ACCESS:   27823140 HIT:   26702646 MISS:    1120494
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.773 cycles
cpu0_ITLB TOTAL        ACCESS:   12061929 HIT:    9694745 MISS:    2367184
cpu0_ITLB LOAD         ACCESS:   12061929 HIT:    9694745 MISS:    2367184
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 2.947 cycles
cpu0_STLB TOTAL        ACCESS:    2114183 HIT:    2113553 MISS:        630
cpu0_STLB LOAD         ACCESS:    2114183 HIT:    2113553 MISS:        630
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 59.61 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3611
  ROW_BUFFER_MISS:       4375
 AVG DBUS CONGESTED CYCLE: 3.92
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
