{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 08 10:37:57 2018 " "Info: Processing started: Mon Jan 08 10:37:57 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file CPU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Info: Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Info: Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "CPU_SM.vhd 2 1 " "Warning: Using design file CPU_SM.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_SM-arch " "Info: Found design unit 1: CPU_SM-arch" {  } { { "CPU_SM.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SM.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CPU_SM " "Info: Found entity 1: CPU_SM" {  } { { "CPU_SM.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SM.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_SM CPU_SM:inst7 " "Info: Elaborating entity \"CPU_SM\" for hierarchy \"CPU_SM:inst7\"" {  } { { "CPU.bdf" "inst7" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -184 448 544 -88 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count CPU_SM.vhd(21) " "Warning (10492): VHDL Process Statement warning at CPU_SM.vhd(21): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_SM.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SM.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "CPU_REGISTER_GROUP.vhd 2 1 " "Warning: Using design file CPU_REGISTER_GROUP.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_REGISTER_GROUP-arch " "Info: Found design unit 1: CPU_REGISTER_GROUP-arch" {  } { { "CPU_REGISTER_GROUP.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_REGISTER_GROUP.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CPU_REGISTER_GROUP " "Info: Found entity 1: CPU_REGISTER_GROUP" {  } { { "CPU_REGISTER_GROUP.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_REGISTER_GROUP.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_REGISTER_GROUP CPU_REGISTER_GROUP:inst17 " "Info: Elaborating entity \"CPU_REGISTER_GROUP\" for hierarchy \"CPU_REGISTER_GROUP:inst17\"" {  } { { "CPU.bdf" "inst17" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { 432 552 712 592 "inst17" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_A CPU_REGISTER_GROUP.vhd(28) " "Warning (10492): VHDL Process Statement warning at CPU_REGISTER_GROUP.vhd(28): signal \"R_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_REGISTER_GROUP.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_REGISTER_GROUP.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_B CPU_REGISTER_GROUP.vhd(30) " "Warning (10492): VHDL Process Statement warning at CPU_REGISTER_GROUP.vhd(30): signal \"R_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_REGISTER_GROUP.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_REGISTER_GROUP.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_C CPU_REGISTER_GROUP.vhd(32) " "Warning (10492): VHDL Process Statement warning at CPU_REGISTER_GROUP.vhd(32): signal \"R_C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_REGISTER_GROUP.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_REGISTER_GROUP.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_C CPU_REGISTER_GROUP.vhd(34) " "Warning (10492): VHDL Process Statement warning at CPU_REGISTER_GROUP.vhd(34): signal \"R_C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_REGISTER_GROUP.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_REGISTER_GROUP.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_A CPU_REGISTER_GROUP.vhd(42) " "Warning (10492): VHDL Process Statement warning at CPU_REGISTER_GROUP.vhd(42): signal \"R_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_REGISTER_GROUP.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_REGISTER_GROUP.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_B CPU_REGISTER_GROUP.vhd(44) " "Warning (10492): VHDL Process Statement warning at CPU_REGISTER_GROUP.vhd(44): signal \"R_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_REGISTER_GROUP.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_REGISTER_GROUP.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_C CPU_REGISTER_GROUP.vhd(46) " "Warning (10492): VHDL Process Statement warning at CPU_REGISTER_GROUP.vhd(46): signal \"R_C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_REGISTER_GROUP.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_REGISTER_GROUP.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_C CPU_REGISTER_GROUP.vhd(48) " "Warning (10492): VHDL Process Statement warning at CPU_REGISTER_GROUP.vhd(48): signal \"R_C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_REGISTER_GROUP.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_REGISTER_GROUP.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_order.vhd 2 1 " "Warning: Using design file cpu_order.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_order-ip " "Info: Found design unit 1: cpu_order-ip" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_order " "Info: Found entity 1: cpu_order" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_order cpu_order:inst6 " "Info: Elaborating entity \"cpu_order\" for hierarchy \"cpu_order:inst6\"" {  } { { "CPU.bdf" "inst6" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -112 776 952 176 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp cpu_order.vhd(34) " "Warning (10492): VHDL Process Statement warning at cpu_order.vhd(34): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp cpu_order.vhd(36) " "Warning (10492): VHDL Process Statement warning at cpu_order.vhd(36): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R cpu_order.vhd(38) " "Warning (10492): VHDL Process Statement warning at cpu_order.vhd(38): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R cpu_order.vhd(40) " "Warning (10492): VHDL Process Statement warning at cpu_order.vhd(40): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "W cpu_order.vhd(41) " "Warning (10492): VHDL Process Statement warning at cpu_order.vhd(41): signal \"W\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "W cpu_order.vhd(47) " "Warning (10492): VHDL Process Statement warning at cpu_order.vhd(47): signal \"W\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R cpu_order.vhd(49) " "Warning (10492): VHDL Process Statement warning at cpu_order.vhd(49): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "W cpu_order.vhd(50) " "Warning (10492): VHDL Process Statement warning at cpu_order.vhd(50): signal \"W\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R cpu_order.vhd(58) " "Warning (10492): VHDL Process Statement warning at cpu_order.vhd(58): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "W cpu_order.vhd(59) " "Warning (10492): VHDL Process Statement warning at cpu_order.vhd(59): signal \"W\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp cpu_order.vhd(68) " "Warning (10492): VHDL Process Statement warning at cpu_order.vhd(68): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R cpu_order.vhd(71) " "Warning (10492): VHDL Process Statement warning at cpu_order.vhd(71): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "W cpu_order.vhd(72) " "Warning (10492): VHDL Process Statement warning at cpu_order.vhd(72): signal \"W\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp cpu_order.vhd(79) " "Warning (10492): VHDL Process Statement warning at cpu_order.vhd(79): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R cpu_order.vhd(82) " "Warning (10492): VHDL Process Statement warning at cpu_order.vhd(82): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "W cpu_order.vhd(83) " "Warning (10492): VHDL Process Statement warning at cpu_order.vhd(83): signal \"W\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp cpu_order.vhd(90) " "Warning (10492): VHDL Process Statement warning at cpu_order.vhd(90): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R cpu_order.vhd(93) " "Warning (10492): VHDL Process Statement warning at cpu_order.vhd(93): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "W cpu_order.vhd(94) " "Warning (10492): VHDL Process Statement warning at cpu_order.vhd(94): signal \"W\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp cpu_order.vhd(101) " "Warning (10492): VHDL Process Statement warning at cpu_order.vhd(101): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R cpu_order.vhd(104) " "Warning (10492): VHDL Process Statement warning at cpu_order.vhd(104): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R cpu_order.vhd(105) " "Warning (10492): VHDL Process Statement warning at cpu_order.vhd(105): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp cpu_order.vhd(112) " "Warning (10492): VHDL Process Statement warning at cpu_order.vhd(112): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "W cpu_order.vhd(114) " "Warning (10492): VHDL Process Statement warning at cpu_order.vhd(114): signal \"W\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R cpu_order.vhd(119) " "Warning (10492): VHDL Process Statement warning at cpu_order.vhd(119): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R cpu_order.vhd(120) " "Warning (10492): VHDL Process Statement warning at cpu_order.vhd(120): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R cpu_order.vhd(130) " "Warning (10492): VHDL Process Statement warning at cpu_order.vhd(130): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R cpu_order.vhd(131) " "Warning (10492): VHDL Process Statement warning at cpu_order.vhd(131): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tmp cpu_order.vhd(26) " "Warning (10631): VHDL Process Statement warning at cpu_order.vhd(26): inferring latch(es) for signal or variable \"tmp\", which holds its previous value in one or more paths through the process" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R cpu_order.vhd(26) " "Warning (10631): VHDL Process Statement warning at cpu_order.vhd(26): inferring latch(es) for signal or variable \"R\", which holds its previous value in one or more paths through the process" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "W cpu_order.vhd(26) " "Warning (10631): VHDL Process Statement warning at cpu_order.vhd(26): inferring latch(es) for signal or variable \"W\", which holds its previous value in one or more paths through the process" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S cpu_order.vhd(26) " "Warning (10631): VHDL Process Statement warning at cpu_order.vhd(26): inferring latch(es) for signal or variable \"S\", which holds its previous value in one or more paths through the process" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "F_BUS cpu_order.vhd(26) " "Warning (10631): VHDL Process Statement warning at cpu_order.vhd(26): inferring latch(es) for signal or variable \"F_BUS\", which holds its previous value in one or more paths through the process" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "W_n cpu_order.vhd(26) " "Warning (10631): VHDL Process Statement warning at cpu_order.vhd(26): inferring latch(es) for signal or variable \"W_n\", which holds its previous value in one or more paths through the process" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R_Add cpu_order.vhd(26) " "Warning (10631): VHDL Process Statement warning at cpu_order.vhd(26): inferring latch(es) for signal or variable \"R_Add\", which holds its previous value in one or more paths through the process" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "W_Add cpu_order.vhd(26) " "Warning (10631): VHDL Process Statement warning at cpu_order.vhd(26): inferring latch(es) for signal or variable \"W_Add\", which holds its previous value in one or more paths through the process" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MADD cpu_order.vhd(26) " "Warning (10631): VHDL Process Statement warning at cpu_order.vhd(26): inferring latch(es) for signal or variable \"MADD\", which holds its previous value in one or more paths through the process" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CS_n cpu_order.vhd(26) " "Warning (10631): VHDL Process Statement warning at cpu_order.vhd(26): inferring latch(es) for signal or variable \"CS_n\", which holds its previous value in one or more paths through the process" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DL cpu_order.vhd(26) " "Warning (10631): VHDL Process Statement warning at cpu_order.vhd(26): inferring latch(es) for signal or variable \"DL\", which holds its previous value in one or more paths through the process" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "XL cpu_order.vhd(26) " "Warning (10631): VHDL Process Statement warning at cpu_order.vhd(26): inferring latch(es) for signal or variable \"XL\", which holds its previous value in one or more paths through the process" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M cpu_order.vhd(26) " "Warning (10631): VHDL Process Statement warning at cpu_order.vhd(26): inferring latch(es) for signal or variable \"M\", which holds its previous value in one or more paths through the process" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FR_BUS cpu_order.vhd(26) " "Warning (10631): VHDL Process Statement warning at cpu_order.vhd(26): inferring latch(es) for signal or variable \"FR_BUS\", which holds its previous value in one or more paths through the process" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FL_BUS cpu_order.vhd(26) " "Warning (10631): VHDL Process Statement warning at cpu_order.vhd(26): inferring latch(es) for signal or variable \"FL_BUS\", which holds its previous value in one or more paths through the process" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FL_BUS cpu_order.vhd(26) " "Info (10041): Inferred latch for \"FL_BUS\" at cpu_order.vhd(26)" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FR_BUS cpu_order.vhd(26) " "Info (10041): Inferred latch for \"FR_BUS\" at cpu_order.vhd(26)" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M cpu_order.vhd(26) " "Info (10041): Inferred latch for \"M\" at cpu_order.vhd(26)" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "XL cpu_order.vhd(26) " "Info (10041): Inferred latch for \"XL\" at cpu_order.vhd(26)" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DL cpu_order.vhd(26) " "Info (10041): Inferred latch for \"DL\" at cpu_order.vhd(26)" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CS_n cpu_order.vhd(26) " "Info (10041): Inferred latch for \"CS_n\" at cpu_order.vhd(26)" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MADD\[0\] cpu_order.vhd(26) " "Info (10041): Inferred latch for \"MADD\[0\]\" at cpu_order.vhd(26)" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MADD\[1\] cpu_order.vhd(26) " "Info (10041): Inferred latch for \"MADD\[1\]\" at cpu_order.vhd(26)" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Add\[0\] cpu_order.vhd(26) " "Info (10041): Inferred latch for \"W_Add\[0\]\" at cpu_order.vhd(26)" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Add\[1\] cpu_order.vhd(26) " "Info (10041): Inferred latch for \"W_Add\[1\]\" at cpu_order.vhd(26)" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_Add\[0\] cpu_order.vhd(26) " "Info (10041): Inferred latch for \"R_Add\[0\]\" at cpu_order.vhd(26)" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_Add\[1\] cpu_order.vhd(26) " "Info (10041): Inferred latch for \"R_Add\[1\]\" at cpu_order.vhd(26)" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_n cpu_order.vhd(26) " "Info (10041): Inferred latch for \"W_n\" at cpu_order.vhd(26)" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_BUS cpu_order.vhd(26) " "Info (10041): Inferred latch for \"F_BUS\" at cpu_order.vhd(26)" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] cpu_order.vhd(26) " "Info (10041): Inferred latch for \"S\[0\]\" at cpu_order.vhd(26)" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] cpu_order.vhd(26) " "Info (10041): Inferred latch for \"S\[1\]\" at cpu_order.vhd(26)" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] cpu_order.vhd(26) " "Info (10041): Inferred latch for \"S\[2\]\" at cpu_order.vhd(26)" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] cpu_order.vhd(26) " "Info (10041): Inferred latch for \"S\[3\]\" at cpu_order.vhd(26)" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[0\] cpu_order.vhd(26) " "Info (10041): Inferred latch for \"W\[0\]\" at cpu_order.vhd(26)" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[1\] cpu_order.vhd(26) " "Info (10041): Inferred latch for \"W\[1\]\" at cpu_order.vhd(26)" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[0\] cpu_order.vhd(26) " "Info (10041): Inferred latch for \"R\[0\]\" at cpu_order.vhd(26)" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[1\] cpu_order.vhd(26) " "Info (10041): Inferred latch for \"R\[1\]\" at cpu_order.vhd(26)" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[0\] cpu_order.vhd(26) " "Info (10041): Inferred latch for \"tmp\[0\]\" at cpu_order.vhd(26)" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[1\] cpu_order.vhd(26) " "Info (10041): Inferred latch for \"tmp\[1\]\" at cpu_order.vhd(26)" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[2\] cpu_order.vhd(26) " "Info (10041): Inferred latch for \"tmp\[2\]\" at cpu_order.vhd(26)" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[3\] cpu_order.vhd(26) " "Info (10041): Inferred latch for \"tmp\[3\]\" at cpu_order.vhd(26)" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "CPU_ALU.vhd 2 1 " "Warning: Using design file CPU_ALU.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_ALU-ALU_architecture " "Info: Found design unit 1: CPU_ALU-ALU_architecture" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_ALU.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CPU_ALU " "Info: Found entity 1: CPU_ALU" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_ALU.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_ALU CPU_ALU:inst " "Info: Elaborating entity \"CPU_ALU\" for hierarchy \"CPU_ALU:inst\"" {  } { { "CPU.bdf" "inst" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { 264 544 696 392 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_out CPU_ALU.vhd(20) " "Warning (10631): VHDL Process Statement warning at CPU_ALU.vhd(20): inferring latch(es) for signal or variable \"ALU_out\", which holds its previous value in one or more paths through the process" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_ALU.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c CPU_ALU.vhd(20) " "Warning (10631): VHDL Process Statement warning at CPU_ALU.vhd(20): inferring latch(es) for signal or variable \"c\", which holds its previous value in one or more paths through the process" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_ALU.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ss CPU_ALU.vhd(20) " "Warning (10631): VHDL Process Statement warning at CPU_ALU.vhd(20): inferring latch(es) for signal or variable \"ss\", which holds its previous value in one or more paths through the process" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_ALU.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ss CPU_ALU.vhd(20) " "Info (10041): Inferred latch for \"ss\" at CPU_ALU.vhd(20)" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c CPU_ALU.vhd(20) " "Info (10041): Inferred latch for \"c\" at CPU_ALU.vhd(20)" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[0\] CPU_ALU.vhd(20) " "Info (10041): Inferred latch for \"ALU_out\[0\]\" at CPU_ALU.vhd(20)" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[1\] CPU_ALU.vhd(20) " "Info (10041): Inferred latch for \"ALU_out\[1\]\" at CPU_ALU.vhd(20)" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[2\] CPU_ALU.vhd(20) " "Info (10041): Inferred latch for \"ALU_out\[2\]\" at CPU_ALU.vhd(20)" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[3\] CPU_ALU.vhd(20) " "Info (10041): Inferred latch for \"ALU_out\[3\]\" at CPU_ALU.vhd(20)" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[4\] CPU_ALU.vhd(20) " "Info (10041): Inferred latch for \"ALU_out\[4\]\" at CPU_ALU.vhd(20)" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[5\] CPU_ALU.vhd(20) " "Info (10041): Inferred latch for \"ALU_out\[5\]\" at CPU_ALU.vhd(20)" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[6\] CPU_ALU.vhd(20) " "Info (10041): Inferred latch for \"ALU_out\[6\]\" at CPU_ALU.vhd(20)" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[7\] CPU_ALU.vhd(20) " "Info (10041): Inferred latch for \"ALU_out\[7\]\" at CPU_ALU.vhd(20)" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "CPU_IR_REGISTER.vhd 2 1 " "Warning: Using design file CPU_IR_REGISTER.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_IR_REGISTER-ip " "Info: Found design unit 1: CPU_IR_REGISTER-ip" {  } { { "CPU_IR_REGISTER.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_IR_REGISTER.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CPU_IR_REGISTER " "Info: Found entity 1: CPU_IR_REGISTER" {  } { { "CPU_IR_REGISTER.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_IR_REGISTER.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_IR_REGISTER CPU_IR_REGISTER:inst1 " "Info: Elaborating entity \"CPU_IR_REGISTER\" for hierarchy \"CPU_IR_REGISTER:inst1\"" {  } { { "CPU.bdf" "inst1" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -24 480 664 72 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "CPU_RAM.vhd 2 1 " "Warning: Using design file CPU_RAM.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_RAM-arch1 " "Info: Found design unit 1: CPU_RAM-arch1" {  } { { "CPU_RAM.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_RAM.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CPU_RAM " "Info: Found entity 1: CPU_RAM" {  } { { "CPU_RAM.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_RAM.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_RAM CPU_RAM:inst12 " "Info: Elaborating entity \"CPU_RAM\" for hierarchy \"CPU_RAM:inst12\"" {  } { { "CPU.bdf" "inst12" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -8 104 288 152 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem CPU_RAM.vhd(25) " "Warning (10492): VHDL Process Statement warning at CPU_RAM.vhd(25): signal \"mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_RAM.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_RAM.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_in CPU_RAM.vhd(25) " "Warning (10492): VHDL Process Statement warning at CPU_RAM.vhd(25): signal \"PC_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_RAM.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_RAM.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "CPU_MUX.vhd 2 1 " "Warning: Using design file CPU_MUX.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_MUX-ALU_architecture " "Info: Found design unit 1: CPU_MUX-ALU_architecture" {  } { { "CPU_MUX.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_MUX.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CPU_MUX " "Info: Found entity 1: CPU_MUX" {  } { { "CPU_MUX.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_MUX.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_MUX CPU_MUX:inst2 " "Info: Elaborating entity \"CPU_MUX\" for hierarchy \"CPU_MUX:inst2\"" {  } { { "CPU.bdf" "inst2" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { 200 96 272 328 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC CPU_MUX.vhd(16) " "Warning (10492): VHDL Process Statement warning at CPU_MUX.vhd(16): signal \"PC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_MUX.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_MUX.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A CPU_MUX.vhd(18) " "Warning (10492): VHDL Process Statement warning at CPU_MUX.vhd(18): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_MUX.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_MUX.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B CPU_MUX.vhd(20) " "Warning (10492): VHDL Process Statement warning at CPU_MUX.vhd(20): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_MUX.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_MUX.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "CPU_PC.vhd 2 1 " "Warning: Using design file CPU_PC.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_PC-arch " "Info: Found design unit 1: CPU_PC-arch" {  } { { "CPU_PC.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_PC.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CPU_PC " "Info: Found entity 1: CPU_PC" {  } { { "CPU_PC.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_PC.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_PC CPU_PC:inst5 " "Info: Elaborating entity \"CPU_PC\" for hierarchy \"CPU_PC:inst5\"" {  } { { "CPU.bdf" "inst5" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { 360 96 280 488 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "CPU_SHIFT.vhd 2 1 " "Warning: Using design file CPU_SHIFT.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_SHIFT-arch " "Info: Found design unit 1: CPU_SHIFT-arch" {  } { { "CPU_SHIFT.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SHIFT.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CPU_SHIFT " "Info: Found entity 1: CPU_SHIFT" {  } { { "CPU_SHIFT.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SHIFT.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_SHIFT CPU_SHIFT:inst8 " "Info: Elaborating entity \"CPU_SHIFT\" for hierarchy \"CPU_SHIFT:inst8\"" {  } { { "CPU.bdf" "inst8" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { 112 528 712 240 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Data_out CPU_SHIFT.vhd(15) " "Warning (10631): VHDL Process Statement warning at CPU_SHIFT.vhd(15): inferring latch(es) for signal or variable \"Data_out\", which holds its previous value in one or more paths through the process" {  } { { "CPU_SHIFT.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SHIFT.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[0\] CPU_SHIFT.vhd(15) " "Info (10041): Inferred latch for \"Data_out\[0\]\" at CPU_SHIFT.vhd(15)" {  } { { "CPU_SHIFT.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SHIFT.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[1\] CPU_SHIFT.vhd(15) " "Info (10041): Inferred latch for \"Data_out\[1\]\" at CPU_SHIFT.vhd(15)" {  } { { "CPU_SHIFT.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SHIFT.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[2\] CPU_SHIFT.vhd(15) " "Info (10041): Inferred latch for \"Data_out\[2\]\" at CPU_SHIFT.vhd(15)" {  } { { "CPU_SHIFT.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SHIFT.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[3\] CPU_SHIFT.vhd(15) " "Info (10041): Inferred latch for \"Data_out\[3\]\" at CPU_SHIFT.vhd(15)" {  } { { "CPU_SHIFT.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SHIFT.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[4\] CPU_SHIFT.vhd(15) " "Info (10041): Inferred latch for \"Data_out\[4\]\" at CPU_SHIFT.vhd(15)" {  } { { "CPU_SHIFT.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SHIFT.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[5\] CPU_SHIFT.vhd(15) " "Info (10041): Inferred latch for \"Data_out\[5\]\" at CPU_SHIFT.vhd(15)" {  } { { "CPU_SHIFT.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SHIFT.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[6\] CPU_SHIFT.vhd(15) " "Info (10041): Inferred latch for \"Data_out\[6\]\" at CPU_SHIFT.vhd(15)" {  } { { "CPU_SHIFT.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SHIFT.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[7\] CPU_SHIFT.vhd(15) " "Info (10041): Inferred latch for \"Data_out\[7\]\" at CPU_SHIFT.vhd(15)" {  } { { "CPU_SHIFT.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SHIFT.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "1 " "Info: Found 1 instances of uninferred RAM logic" { { "Info" "IOPT_READ_LOGIC_IS_ASYNCHRONOUS" "CPU_RAM:inst12\|mem " "Info: RAM logic \"CPU_RAM:inst12\|mem\" is uninferred due to asynchronous read logic" {  } { { "CPU_RAM.vhd" "mem" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_RAM.vhd" 13 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "7 64 0 1 1 " "Warning: 7 out of 64 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "57 63 " "Warning: Addresses ranging from 57 to 63 are not initialized" {  } { { "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/db/CPU.ram0_CPU_RAM_3a5ef60a.hdl.mif" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/db/CPU.ram0_CPU_RAM_3a5ef60a.hdl.mif" 1 -1 0 } }  } 0 0 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "" 0 -1}  } { { "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/db/CPU.ram0_CPU_RAM_3a5ef60a.hdl.mif" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/db/CPU.ram0_CPU_RAM_3a5ef60a.hdl.mif" 1 -1 0 } }  } 0 0 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPU_MUX:inst2\|data_out\[5\] CPU_RAM:inst12\|mem " "Warning: Converted the fan-out from the tri-state buffer \"CPU_MUX:inst2\|data_out\[5\]\" to the node \"CPU_RAM:inst12\|mem\" into an OR gate" {  } { { "CPU_MUX.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_MUX.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPU_MUX:inst2\|data_out\[4\] CPU_RAM:inst12\|mem " "Warning: Converted the fan-out from the tri-state buffer \"CPU_MUX:inst2\|data_out\[4\]\" to the node \"CPU_RAM:inst12\|mem\" into an OR gate" {  } { { "CPU_MUX.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_MUX.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPU_MUX:inst2\|data_out\[3\] CPU_RAM:inst12\|mem " "Warning: Converted the fan-out from the tri-state buffer \"CPU_MUX:inst2\|data_out\[3\]\" to the node \"CPU_RAM:inst12\|mem\" into an OR gate" {  } { { "CPU_MUX.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_MUX.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPU_MUX:inst2\|data_out\[2\] CPU_RAM:inst12\|mem " "Warning: Converted the fan-out from the tri-state buffer \"CPU_MUX:inst2\|data_out\[2\]\" to the node \"CPU_RAM:inst12\|mem\" into an OR gate" {  } { { "CPU_MUX.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_MUX.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPU_MUX:inst2\|data_out\[1\] CPU_RAM:inst12\|mem " "Warning: Converted the fan-out from the tri-state buffer \"CPU_MUX:inst2\|data_out\[1\]\" to the node \"CPU_RAM:inst12\|mem\" into an OR gate" {  } { { "CPU_MUX.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_MUX.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPU_MUX:inst2\|data_out\[0\] CPU_RAM:inst12\|mem " "Warning: Converted the fan-out from the tri-state buffer \"CPU_MUX:inst2\|data_out\[0\]\" to the node \"CPU_RAM:inst12\|mem\" into an OR gate" {  } { { "CPU_MUX.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_MUX.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPU_ALU:inst\|ALU_out\[7\] CPU_SHIFT:inst8\|Data_out\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"CPU_ALU:inst\|ALU_out\[7\]\" to the node \"CPU_SHIFT:inst8\|Data_out\[7\]\" into an OR gate" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_ALU.vhd" 20 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPU_ALU:inst\|ALU_out\[6\] CPU_SHIFT:inst8\|Data_out\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"CPU_ALU:inst\|ALU_out\[6\]\" to the node \"CPU_SHIFT:inst8\|Data_out\[7\]\" into an OR gate" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_ALU.vhd" 20 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPU_ALU:inst\|ALU_out\[5\] CPU_SHIFT:inst8\|Data_out\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"CPU_ALU:inst\|ALU_out\[5\]\" to the node \"CPU_SHIFT:inst8\|Data_out\[6\]\" into an OR gate" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_ALU.vhd" 20 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPU_ALU:inst\|ALU_out\[4\] CPU_SHIFT:inst8\|Data_out\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"CPU_ALU:inst\|ALU_out\[4\]\" to the node \"CPU_SHIFT:inst8\|Data_out\[5\]\" into an OR gate" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_ALU.vhd" 20 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPU_ALU:inst\|ALU_out\[3\] CPU_SHIFT:inst8\|Data_out\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"CPU_ALU:inst\|ALU_out\[3\]\" to the node \"CPU_SHIFT:inst8\|Data_out\[4\]\" into an OR gate" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_ALU.vhd" 20 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPU_ALU:inst\|ALU_out\[2\] CPU_SHIFT:inst8\|Data_out\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"CPU_ALU:inst\|ALU_out\[2\]\" to the node \"CPU_SHIFT:inst8\|Data_out\[3\]\" into an OR gate" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_ALU.vhd" 20 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPU_ALU:inst\|ALU_out\[1\] CPU_SHIFT:inst8\|Data_out\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"CPU_ALU:inst\|ALU_out\[1\]\" to the node \"CPU_SHIFT:inst8\|Data_out\[2\]\" into an OR gate" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_ALU.vhd" 20 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPU_ALU:inst\|ALU_out\[0\] CPU_SHIFT:inst8\|Data_out\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"CPU_ALU:inst\|ALU_out\[0\]\" to the node \"CPU_SHIFT:inst8\|Data_out\[1\]\" into an OR gate" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_ALU.vhd" 20 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPU_SHIFT:inst8\|Data_out\[7\] CPU_REGISTER_GROUP:inst17\|R_C\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"CPU_SHIFT:inst8\|Data_out\[7\]\" to the node \"CPU_REGISTER_GROUP:inst17\|R_C\[7\]\" into an OR gate" {  } { { "CPU_SHIFT.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SHIFT.vhd" 15 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPU_SHIFT:inst8\|Data_out\[6\] CPU_REGISTER_GROUP:inst17\|R_C\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"CPU_SHIFT:inst8\|Data_out\[6\]\" to the node \"CPU_REGISTER_GROUP:inst17\|R_C\[6\]\" into an OR gate" {  } { { "CPU_SHIFT.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SHIFT.vhd" 15 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPU_SHIFT:inst8\|Data_out\[5\] CPU_REGISTER_GROUP:inst17\|R_C\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"CPU_SHIFT:inst8\|Data_out\[5\]\" to the node \"CPU_REGISTER_GROUP:inst17\|R_C\[5\]\" into an OR gate" {  } { { "CPU_SHIFT.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SHIFT.vhd" 15 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPU_SHIFT:inst8\|Data_out\[4\] CPU_REGISTER_GROUP:inst17\|R_C\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"CPU_SHIFT:inst8\|Data_out\[4\]\" to the node \"CPU_REGISTER_GROUP:inst17\|R_C\[4\]\" into an OR gate" {  } { { "CPU_SHIFT.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SHIFT.vhd" 15 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPU_SHIFT:inst8\|Data_out\[3\] CPU_REGISTER_GROUP:inst17\|R_C\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"CPU_SHIFT:inst8\|Data_out\[3\]\" to the node \"CPU_REGISTER_GROUP:inst17\|R_C\[3\]\" into an OR gate" {  } { { "CPU_SHIFT.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SHIFT.vhd" 15 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPU_SHIFT:inst8\|Data_out\[2\] CPU_REGISTER_GROUP:inst17\|R_C\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"CPU_SHIFT:inst8\|Data_out\[2\]\" to the node \"CPU_REGISTER_GROUP:inst17\|R_C\[2\]\" into an OR gate" {  } { { "CPU_SHIFT.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SHIFT.vhd" 15 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPU_SHIFT:inst8\|Data_out\[1\] CPU_REGISTER_GROUP:inst17\|R_C\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"CPU_SHIFT:inst8\|Data_out\[1\]\" to the node \"CPU_REGISTER_GROUP:inst17\|R_C\[1\]\" into an OR gate" {  } { { "CPU_SHIFT.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SHIFT.vhd" 15 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPU_SHIFT:inst8\|Data_out\[0\] CPU_REGISTER_GROUP:inst17\|R_C\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"CPU_SHIFT:inst8\|Data_out\[0\]\" to the node \"CPU_REGISTER_GROUP:inst17\|R_C\[0\]\" into an OR gate" {  } { { "CPU_SHIFT.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SHIFT.vhd" 15 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "cpu_order:inst6\|XL cpu_order:inst6\|MADD\[1\] " "Info: Duplicate LATCH primitive \"cpu_order:inst6\|XL\" merged with LATCH primitive \"cpu_order:inst6\|MADD\[1\]\"" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 14 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "cpu_order:inst6\|M cpu_order:inst6\|MADD\[1\] " "Info: Duplicate LATCH primitive \"cpu_order:inst6\|M\" merged with LATCH primitive \"cpu_order:inst6\|MADD\[1\]\"" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 10 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu_order:inst6\|W_Add\[0\] " "Warning: Latch cpu_order:inst6\|W_Add\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_order:inst6\|tmp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu_order:inst6\|tmp\[1\]" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu_order:inst6\|W_Add\[1\] " "Warning: Latch cpu_order:inst6\|W_Add\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_order:inst6\|tmp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu_order:inst6\|tmp\[1\]" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu_order:inst6\|S\[3\] " "Warning: Latch cpu_order:inst6\|S\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_order:inst6\|tmp\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu_order:inst6\|tmp\[3\]" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu_order:inst6\|S\[2\] " "Warning: Latch cpu_order:inst6\|S\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_order:inst6\|tmp\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu_order:inst6\|tmp\[2\]" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu_order:inst6\|S\[1\] " "Warning: Latch cpu_order:inst6\|S\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_order:inst6\|tmp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu_order:inst6\|tmp\[1\]" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu_order:inst6\|S\[0\] " "Warning: Latch cpu_order:inst6\|S\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_order:inst6\|tmp\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu_order:inst6\|tmp\[0\]" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu_order:inst6\|W_n " "Warning: Latch cpu_order:inst6\|W_n has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_order:inst6\|tmp\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu_order:inst6\|tmp\[0\]" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu_order:inst6\|MADD\[1\] " "Warning: Latch cpu_order:inst6\|MADD\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_order:inst6\|tmp\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu_order:inst6\|tmp\[0\]" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu_order:inst6\|MADD\[0\] " "Warning: Latch cpu_order:inst6\|MADD\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_order:inst6\|tmp\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu_order:inst6\|tmp\[0\]" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_ALU:inst\|ALU_out\[7\]\$latch " "Warning: Latch CPU_ALU:inst\|ALU_out\[7\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_order:inst6\|S\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu_order:inst6\|S\[0\]" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_ALU.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_ALU.vhd" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_ALU:inst\|ALU_out\[6\]\$latch " "Warning: Latch CPU_ALU:inst\|ALU_out\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_order:inst6\|S\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu_order:inst6\|S\[0\]" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_ALU.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_ALU.vhd" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_ALU:inst\|ALU_out\[5\]\$latch " "Warning: Latch CPU_ALU:inst\|ALU_out\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_order:inst6\|S\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu_order:inst6\|S\[0\]" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_ALU.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_ALU.vhd" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_ALU:inst\|ALU_out\[4\]\$latch " "Warning: Latch CPU_ALU:inst\|ALU_out\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_order:inst6\|S\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu_order:inst6\|S\[0\]" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_ALU.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_ALU.vhd" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_ALU:inst\|ALU_out\[3\]\$latch " "Warning: Latch CPU_ALU:inst\|ALU_out\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_order:inst6\|S\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu_order:inst6\|S\[0\]" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_ALU.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_ALU.vhd" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_ALU:inst\|ALU_out\[2\]\$latch " "Warning: Latch CPU_ALU:inst\|ALU_out\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_order:inst6\|S\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu_order:inst6\|S\[0\]" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_ALU.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_ALU.vhd" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_ALU:inst\|ALU_out\[1\]\$latch " "Warning: Latch CPU_ALU:inst\|ALU_out\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_order:inst6\|S\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu_order:inst6\|S\[0\]" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_ALU.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_ALU.vhd" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_ALU:inst\|ALU_out\[0\]\$latch " "Warning: Latch CPU_ALU:inst\|ALU_out\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_order:inst6\|S\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu_order:inst6\|S\[0\]" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_ALU.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_ALU.vhd" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_SHIFT:inst8\|Data_out\[7\]\$latch " "Warning: Latch CPU_SHIFT:inst8\|Data_out\[7\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_order:inst6\|FR_BUS " "Warning: Ports D and ENA on the latch are fed by the same signal cpu_order:inst6\|FR_BUS" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_SHIFT.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SHIFT.vhd" 15 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu_order:inst6\|CS_n " "Warning: Latch cpu_order:inst6\|CS_n has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_order:inst6\|tmp\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu_order:inst6\|tmp\[0\]" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu_order:inst6\|DL " "Warning: Latch cpu_order:inst6\|DL has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_order:inst6\|tmp\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu_order:inst6\|tmp\[0\]" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_SHIFT:inst8\|Data_out\[6\]\$latch " "Warning: Latch CPU_SHIFT:inst8\|Data_out\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_order:inst6\|FR_BUS " "Warning: Ports D and ENA on the latch are fed by the same signal cpu_order:inst6\|FR_BUS" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_SHIFT.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SHIFT.vhd" 15 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_SHIFT:inst8\|Data_out\[5\]\$latch " "Warning: Latch CPU_SHIFT:inst8\|Data_out\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_order:inst6\|FR_BUS " "Warning: Ports D and ENA on the latch are fed by the same signal cpu_order:inst6\|FR_BUS" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_SHIFT.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SHIFT.vhd" 15 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_SHIFT:inst8\|Data_out\[4\]\$latch " "Warning: Latch CPU_SHIFT:inst8\|Data_out\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_order:inst6\|FR_BUS " "Warning: Ports D and ENA on the latch are fed by the same signal cpu_order:inst6\|FR_BUS" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_SHIFT.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SHIFT.vhd" 15 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_SHIFT:inst8\|Data_out\[3\]\$latch " "Warning: Latch CPU_SHIFT:inst8\|Data_out\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_order:inst6\|FR_BUS " "Warning: Ports D and ENA on the latch are fed by the same signal cpu_order:inst6\|FR_BUS" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_SHIFT.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SHIFT.vhd" 15 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_SHIFT:inst8\|Data_out\[2\]\$latch " "Warning: Latch CPU_SHIFT:inst8\|Data_out\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_order:inst6\|FR_BUS " "Warning: Ports D and ENA on the latch are fed by the same signal cpu_order:inst6\|FR_BUS" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_SHIFT.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SHIFT.vhd" 15 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_SHIFT:inst8\|Data_out\[1\]\$latch " "Warning: Latch CPU_SHIFT:inst8\|Data_out\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_order:inst6\|FR_BUS " "Warning: Ports D and ENA on the latch are fed by the same signal cpu_order:inst6\|FR_BUS" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_SHIFT.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SHIFT.vhd" 15 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_SHIFT:inst8\|Data_out\[0\]\$latch " "Warning: Latch CPU_SHIFT:inst8\|Data_out\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_order:inst6\|F_BUS " "Warning: Ports D and ENA on the latch are fed by the same signal cpu_order:inst6\|F_BUS" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_SHIFT.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SHIFT.vhd" 15 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu_order:inst6\|F_BUS " "Warning: Latch cpu_order:inst6\|F_BUS has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_order:inst6\|tmp\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu_order:inst6\|tmp\[0\]" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "CPU_REGISTER_GROUP.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_REGISTER_GROUP.vhd" 59 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1007 " "Info: Implemented 1007 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "89 " "Info: Implemented 89 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "916 " "Info: Implemented 916 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 152 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 152 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "238 " "Info: Peak virtual memory: 238 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 08 10:38:05 2018 " "Info: Processing ended: Mon Jan 08 10:38:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
