##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for ConsolePort_1_Clock_1
		4.2::Critical Path Report for ConsolePort_1_Clock_2
		4.3::Critical Path Report for ConsolePort_2_Clock_1
		4.4::Critical Path Report for ConsolePort_2_Clock_2
		4.5::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (ConsolePort_2_Clock_1:R vs. CyBUS_CLK:R)
		5.3::Critical Path Report for (ConsolePort_2_Clock_1:R vs. ConsolePort_2_Clock_1:R)
		5.4::Critical Path Report for (ConsolePort_2_Clock_1:R vs. ConsolePort_2_Clock_2:R)
		5.5::Critical Path Report for (ConsolePort_1_Clock_1:R vs. CyBUS_CLK:R)
		5.6::Critical Path Report for (ConsolePort_1_Clock_1:R vs. ConsolePort_1_Clock_1:R)
		5.7::Critical Path Report for (ConsolePort_1_Clock_1:R vs. ConsolePort_1_Clock_2:R)
		5.8::Critical Path Report for (ConsolePort_2_Clock_2:R vs. CyBUS_CLK:R)
		5.9::Critical Path Report for (ConsolePort_2_Clock_2:R vs. ConsolePort_2_Clock_2:R)
		5.10::Critical Path Report for (ConsolePort_1_Clock_2:R vs. CyBUS_CLK:R)
		5.11::Critical Path Report for (ConsolePort_1_Clock_2:R vs. ConsolePort_1_Clock_2:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: ConsolePort_1_Clock_1  | Frequency: 65.36 MHz  | Target: 24.00 MHz  | 
Clock: ConsolePort_1_Clock_2  | Frequency: 65.36 MHz  | Target: 6.00 MHz   | 
Clock: ConsolePort_2_Clock_1  | Frequency: 62.16 MHz  | Target: 24.00 MHz  | 
Clock: ConsolePort_2_Clock_2  | Frequency: 62.16 MHz  | Target: 6.00 MHz   | 
Clock: CyBUS_CLK              | Frequency: 77.04 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                  | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                  | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK           | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT              | N/A                   | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock           Capture Clock          Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------------  ---------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
ConsolePort_1_Clock_1  ConsolePort_1_Clock_1  41666.7          33845       N/A              N/A         N/A              N/A         N/A              N/A         
ConsolePort_1_Clock_1  ConsolePort_1_Clock_2  41666.7          26367       N/A              N/A         N/A              N/A         N/A              N/A         
ConsolePort_1_Clock_1  CyBUS_CLK              41666.7          28696       N/A              N/A         N/A              N/A         N/A              N/A         
ConsolePort_1_Clock_2  ConsolePort_1_Clock_2  166667           153491      N/A              N/A         N/A              N/A         N/A              N/A         
ConsolePort_1_Clock_2  CyBUS_CLK              41666.7          30504       N/A              N/A         N/A              N/A         N/A              N/A         
ConsolePort_2_Clock_1  ConsolePort_2_Clock_1  41666.7          32906       N/A              N/A         N/A              N/A         N/A              N/A         
ConsolePort_2_Clock_1  ConsolePort_2_Clock_2  41666.7          25579       N/A              N/A         N/A              N/A         N/A              N/A         
ConsolePort_2_Clock_1  CyBUS_CLK              41666.7          28686       N/A              N/A         N/A              N/A         N/A              N/A         
ConsolePort_2_Clock_2  ConsolePort_2_Clock_2  166667           154089      N/A              N/A         N/A              N/A         N/A              N/A         
ConsolePort_2_Clock_2  CyBUS_CLK              41666.7          30153       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              CyBUS_CLK              41666.7          30796       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name        Setup to Clk  Clock Name:Phase         
---------------  ------------  -----------------------  
P1_Latch(0)_PAD  14386         ConsolePort_1_Clock_1:R  
P2_Latch(0)_PAD  16015         ConsolePort_2_Clock_1:R  


                       3.2::Clock to Out
                       -----------------

Port Name     Clock to Out  Clock Name:Phase  
------------  ------------  ----------------  
P1_D0(0)_PAD  30070         CyBUS_CLK:R       
P1_D0(1)_PAD  30148         CyBUS_CLK:R       
P1_D1(0)_PAD  31554         CyBUS_CLK:R       
P1_D1(1)_PAD  32084         CyBUS_CLK:R       
P1_D2(0)_PAD  36090         CyBUS_CLK:R       
P1_D2(1)_PAD  35513         CyBUS_CLK:R       
P2_D0(0)_PAD  30466         CyBUS_CLK:R       
P2_D0(1)_PAD  31213         CyBUS_CLK:R       
P2_D1(0)_PAD  30702         CyBUS_CLK:R       
P2_D1(1)_PAD  30452         CyBUS_CLK:R       
P2_D2(0)_PAD  30739         CyBUS_CLK:R       
P2_D2(1)_PAD  31043         CyBUS_CLK:R       


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for ConsolePort_1_Clock_1
***************************************************
Clock: ConsolePort_1_Clock_1
Frequency: 65.36 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 26367p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#4 vs. ConsolePort_1_Clock_2:R#2)   41667
- Setup time                                                               -2960
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             38707

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12340
-------------------------------------   ----- 
End-of-path arrival time (ps)           12340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell44         0      0  RISE       1

Data path
pin name                                                       model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                                      macrocell44       875    875  26367  RISE       1
\ConsolePort_1:Net_294\/main_0                                 macrocell12      2289   3164  26367  RISE       1
\ConsolePort_1:Net_294\/q                                      macrocell12      2345   5509  26367  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell19   3241   8750  26367  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell19   3590  12340  26367  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell20      0  12340  26367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/clock  datapathcell20      0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for ConsolePort_1_Clock_2
***************************************************
Clock: ConsolePort_1_Clock_2
Frequency: 65.36 MHz | Target: 6.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 26367p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#4 vs. ConsolePort_1_Clock_2:R#2)   41667
- Setup time                                                               -2960
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             38707

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12340
-------------------------------------   ----- 
End-of-path arrival time (ps)           12340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell44         0      0  RISE       1

Data path
pin name                                                       model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                                      macrocell44       875    875  26367  RISE       1
\ConsolePort_1:Net_294\/main_0                                 macrocell12      2289   3164  26367  RISE       1
\ConsolePort_1:Net_294\/q                                      macrocell12      2345   5509  26367  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell19   3241   8750  26367  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell19   3590  12340  26367  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell20      0  12340  26367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/clock  datapathcell20      0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for ConsolePort_2_Clock_1
***************************************************
Clock: ConsolePort_2_Clock_1
Frequency: 62.16 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 25579p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#4 vs. ConsolePort_2_Clock_2:R#2)   41667
- Setup time                                                               -2960
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             38707

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13128
-------------------------------------   ----- 
End-of-path arrival time (ps)           13128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell29         0      0  RISE       1

Data path
pin name                                                       model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                                      macrocell29       875    875  25579  RISE       1
\ConsolePort_2:Net_294\/main_0                                 macrocell5       3294   4169  25579  RISE       1
\ConsolePort_2:Net_294\/q                                      macrocell5       2345   6514  25579  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell9    3024   9538  25579  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell9    3590  13128  25579  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell10      0  13128  25579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/clock  datapathcell10      0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for ConsolePort_2_Clock_2
***************************************************
Clock: ConsolePort_2_Clock_2
Frequency: 62.16 MHz | Target: 6.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 25579p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#4 vs. ConsolePort_2_Clock_2:R#2)   41667
- Setup time                                                               -2960
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             38707

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13128
-------------------------------------   ----- 
End-of-path arrival time (ps)           13128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell29         0      0  RISE       1

Data path
pin name                                                       model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                                      macrocell29       875    875  25579  RISE       1
\ConsolePort_2:Net_294\/main_0                                 macrocell5       3294   4169  25579  RISE       1
\ConsolePort_2:Net_294\/q                                      macrocell5       2345   6514  25579  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell9    3024   9538  25579  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell9    3590  13128  25579  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell10      0  13128  25579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/clock  datapathcell10      0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 77.04 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/clk_en
Capture Clock  : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 28686p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                   -1470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11510
-------------------------------------   ----- 
End-of-path arrival time (ps)           11510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell29         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                             macrocell29      875    875  28686  RISE       1
\ConsolePort_2:Net_68\/main_1                         macrocell2      3753   4628  28686  RISE       1
\ConsolePort_2:Net_68\/q                              macrocell2      2345   6973  28686  RISE       1
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/clk_en  datapathcell7   4537  11510  28686  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/clock         datapathcell7       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:RegD2:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 30796p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4210
------------------------------------------------   ----- 
End-of-path required time (ps)                     37457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6660
-------------------------------------   ---- 
End-of-path arrival time (ps)           6660
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD2:bSR:SyncCtl:CtrlReg\/clock             controlcell6        0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:RegD2:bSR:SyncCtl:CtrlReg\/control_0      controlcell6      847    847  30796  RISE       1
\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u1\/cs_addr_2  datapathcell12   5813   6660  30796  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u1\/clock         datapathcell12      0      0  RISE       1


5.2::Critical Path Report for (ConsolePort_2_Clock_1:R vs. CyBUS_CLK:R)
***********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/clk_en
Capture Clock  : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 28686p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                   -1470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11510
-------------------------------------   ----- 
End-of-path arrival time (ps)           11510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell29         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                             macrocell29      875    875  28686  RISE       1
\ConsolePort_2:Net_68\/main_1                         macrocell2      3753   4628  28686  RISE       1
\ConsolePort_2:Net_68\/q                              macrocell2      2345   6973  28686  RISE       1
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/clk_en  datapathcell7   4537  11510  28686  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/clock         datapathcell7       0      0  RISE       1


5.3::Critical Path Report for (ConsolePort_2_Clock_1:R vs. ConsolePort_2_Clock_1:R)
***********************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3493/q
Path End       : Net_3493/main_1
Capture Clock  : Net_3493/clock_0
Path slack     : 32906p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6303
-------------------------------------   ---- 
End-of-path arrival time (ps)           6303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3493/clock_0                                           macrocell21         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_3493/q       macrocell21    875    875  32906  RISE       1
Net_3493/main_1  macrocell21   5428   6303  32906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3493/clock_0                                           macrocell21         0      0  RISE       1


5.4::Critical Path Report for (ConsolePort_2_Clock_1:R vs. ConsolePort_2_Clock_2:R)
***********************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 25579p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#4 vs. ConsolePort_2_Clock_2:R#2)   41667
- Setup time                                                               -2960
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             38707

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13128
-------------------------------------   ----- 
End-of-path arrival time (ps)           13128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell29         0      0  RISE       1

Data path
pin name                                                       model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                                      macrocell29       875    875  25579  RISE       1
\ConsolePort_2:Net_294\/main_0                                 macrocell5       3294   4169  25579  RISE       1
\ConsolePort_2:Net_294\/q                                      macrocell5       2345   6514  25579  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell9    3024   9538  25579  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell9    3590  13128  25579  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell10      0  13128  25579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/clock  datapathcell10      0      0  RISE       1


5.5::Critical Path Report for (ConsolePort_1_Clock_1:R vs. CyBUS_CLK:R)
***********************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u0\/clk_en
Capture Clock  : \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 28696p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                   -1470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11501
-------------------------------------   ----- 
End-of-path arrival time (ps)           11501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell44         0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                             macrocell44       875    875  28696  RISE       1
\ConsolePort_1:Net_68\/main_1                         macrocell9       4093   4968  28696  RISE       1
\ConsolePort_1:Net_68\/q                              macrocell9       2345   7313  28696  RISE       1
\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u0\/clk_en  datapathcell11   4188  11501  28696  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u0\/clock         datapathcell11      0      0  RISE       1


5.6::Critical Path Report for (ConsolePort_1_Clock_1:R vs. ConsolePort_1_Clock_1:R)
***********************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3417/q
Path End       : Net_3417/main_1
Capture Clock  : Net_3417/clock_0
Path slack     : 33845p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5364
-------------------------------------   ---- 
End-of-path arrival time (ps)           5364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3417/clock_0                                           macrocell36         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_3417/q       macrocell36    875    875  33845  RISE       1
Net_3417/main_1  macrocell36   4489   5364  33845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3417/clock_0                                           macrocell36         0      0  RISE       1


5.7::Critical Path Report for (ConsolePort_1_Clock_1:R vs. ConsolePort_1_Clock_2:R)
***********************************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 26367p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#4 vs. ConsolePort_1_Clock_2:R#2)   41667
- Setup time                                                               -2960
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             38707

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12340
-------------------------------------   ----- 
End-of-path arrival time (ps)           12340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell44         0      0  RISE       1

Data path
pin name                                                       model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                                      macrocell44       875    875  26367  RISE       1
\ConsolePort_1:Net_294\/main_0                                 macrocell12      2289   3164  26367  RISE       1
\ConsolePort_1:Net_294\/q                                      macrocell12      2345   5509  26367  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell19   3241   8750  26367  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell19   3590  12340  26367  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell20      0  12340  26367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/clock  datapathcell20      0      0  RISE       1


5.8::Critical Path Report for (ConsolePort_2_Clock_2:R vs. CyBUS_CLK:R)
***********************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_61\/q
Path End       : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/clk_en
Capture Clock  : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 30153p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (ConsolePort_2_Clock_2:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                   -1470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10044
-------------------------------------   ----- 
End-of-path arrival time (ps)           10044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_61\/clock_0                             macrocell23         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_61\/q                              macrocell23      875    875  30153  RISE       1
\ConsolePort_2:Net_68\/main_0                         macrocell2      2287   3162  30153  RISE       1
\ConsolePort_2:Net_68\/q                              macrocell2      2345   5507  30153  RISE       1
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/clk_en  datapathcell7   4537  10044  30153  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/clock         datapathcell7       0      0  RISE       1


5.9::Critical Path Report for (ConsolePort_2_Clock_2:R vs. ConsolePort_2_Clock_2:R)
***********************************************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 154089p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ConsolePort_2_Clock_2:R#1 vs. ConsolePort_2_Clock_2:R#2)   166667
- Setup time                                                                -2960
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163707

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9618
-------------------------------------   ---- 
End-of-path arrival time (ps)           9618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/clock  datapathcell9       0      0  RISE       1

Data path
pin name                                                       model name      delay     AT   slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell9     530    530  154089  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell10      0    530  154089  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell10   1920   2450  154089  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell9    3578   6028  154089  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell9    3590   9618  154089  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell10      0   9618  154089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/clock  datapathcell10      0      0  RISE       1


5.10::Critical Path Report for (ConsolePort_1_Clock_2:R vs. CyBUS_CLK:R)
************************************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_61\/q
Path End       : \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u0\/clk_en
Capture Clock  : \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 30504p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (ConsolePort_1_Clock_2:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                   -1470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9693
-------------------------------------   ---- 
End-of-path arrival time (ps)           9693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_61\/clock_0                             macrocell38         0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_61\/q                              macrocell38       875    875  30504  RISE       1
\ConsolePort_1:Net_68\/main_0                         macrocell9       2285   3160  30504  RISE       1
\ConsolePort_1:Net_68\/q                              macrocell9       2345   5505  30504  RISE       1
\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u0\/clk_en  datapathcell11   4188   9693  30504  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u0\/clock         datapathcell11      0      0  RISE       1


5.11::Critical Path Report for (ConsolePort_1_Clock_2:R vs. ConsolePort_1_Clock_2:R)
************************************************************************************

++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 153491p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ConsolePort_1_Clock_2:R#1 vs. ConsolePort_1_Clock_2:R#2)   166667
- Setup time                                                                -2960
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163707

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10216
-------------------------------------   ----- 
End-of-path arrival time (ps)           10216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/clock  datapathcell19      0      0  RISE       1

Data path
pin name                                                       model name      delay     AT   slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell19    530    530  153491  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell20      0    530  153491  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell20   1920   2450  153491  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell19   4176   6626  153491  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell19   3590  10216  153491  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell20      0  10216  153491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/clock  datapathcell20      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 25579p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#4 vs. ConsolePort_2_Clock_2:R#2)   41667
- Setup time                                                               -2960
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             38707

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13128
-------------------------------------   ----- 
End-of-path arrival time (ps)           13128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell29         0      0  RISE       1

Data path
pin name                                                       model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                                      macrocell29       875    875  25579  RISE       1
\ConsolePort_2:Net_294\/main_0                                 macrocell5       3294   4169  25579  RISE       1
\ConsolePort_2:Net_294\/q                                      macrocell5       2345   6514  25579  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell9    3024   9538  25579  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell9    3590  13128  25579  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell10      0  13128  25579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/clock  datapathcell10      0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 26367p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#4 vs. ConsolePort_1_Clock_2:R#2)   41667
- Setup time                                                               -2960
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             38707

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12340
-------------------------------------   ----- 
End-of-path arrival time (ps)           12340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell44         0      0  RISE       1

Data path
pin name                                                       model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                                      macrocell44       875    875  26367  RISE       1
\ConsolePort_1:Net_294\/main_0                                 macrocell12      2289   3164  26367  RISE       1
\ConsolePort_1:Net_294\/q                                      macrocell12      2345   5509  26367  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell19   3241   8750  26367  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell19   3590  12340  26367  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell20      0  12340  26367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/clock  datapathcell20      0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 27885p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#4 vs. ConsolePort_2_Clock_2:R#2)   41667
- Setup time                                                               -4240
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9541
-------------------------------------   ---- 
End-of-path arrival time (ps)           9541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell29         0      0  RISE       1

Data path
pin name                                                       model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                                      macrocell29       875    875  25579  RISE       1
\ConsolePort_2:Net_294\/main_0                                 macrocell5       3294   4169  25579  RISE       1
\ConsolePort_2:Net_294\/q                                      macrocell5       2345   6514  25579  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell10   3027   9541  27885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/clock  datapathcell10      0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 27889p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#4 vs. ConsolePort_2_Clock_2:R#2)   41667
- Setup time                                                               -4240
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9538
-------------------------------------   ---- 
End-of-path arrival time (ps)           9538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell29         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                                      macrocell29      875    875  25579  RISE       1
\ConsolePort_2:Net_294\/main_0                                 macrocell5      3294   4169  25579  RISE       1
\ConsolePort_2:Net_294\/q                                      macrocell5      2345   6514  25579  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell9   3024   9538  27889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/clock  datapathcell9       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 28677p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#4 vs. ConsolePort_1_Clock_2:R#2)   41667
- Setup time                                                               -4240
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8750
-------------------------------------   ---- 
End-of-path arrival time (ps)           8750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell44         0      0  RISE       1

Data path
pin name                                                       model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                                      macrocell44       875    875  26367  RISE       1
\ConsolePort_1:Net_294\/main_0                                 macrocell12      2289   3164  26367  RISE       1
\ConsolePort_1:Net_294\/q                                      macrocell12      2345   5509  26367  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell19   3241   8750  28677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/clock  datapathcell19      0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/clk_en
Capture Clock  : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 28686p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                   -1470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11510
-------------------------------------   ----- 
End-of-path arrival time (ps)           11510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell29         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                             macrocell29      875    875  28686  RISE       1
\ConsolePort_2:Net_68\/main_1                         macrocell2      3753   4628  28686  RISE       1
\ConsolePort_2:Net_68\/q                              macrocell2      2345   6973  28686  RISE       1
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/clk_en  datapathcell7   4537  11510  28686  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/clock         datapathcell7       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 28687p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#4 vs. ConsolePort_1_Clock_2:R#2)   41667
- Setup time                                                               -4240
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8740
-------------------------------------   ---- 
End-of-path arrival time (ps)           8740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell44         0      0  RISE       1

Data path
pin name                                                       model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                                      macrocell44       875    875  26367  RISE       1
\ConsolePort_1:Net_294\/main_0                                 macrocell12      2289   3164  26367  RISE       1
\ConsolePort_1:Net_294\/q                                      macrocell12      2345   5509  26367  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell20   3231   8740  28687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/clock  datapathcell20      0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\/clk_en
Capture Clock  : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 28688p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                   -1470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11508
-------------------------------------   ----- 
End-of-path arrival time (ps)           11508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell29         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                             macrocell29      875    875  28686  RISE       1
\ConsolePort_2:Net_68\/main_1                         macrocell2      3753   4628  28686  RISE       1
\ConsolePort_2:Net_68\/q                              macrocell2      2345   6973  28686  RISE       1
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\/clk_en  datapathcell8   4535  11508  28688  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\/clock         datapathcell8       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u0\/clk_en
Capture Clock  : \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 28696p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                   -1470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11501
-------------------------------------   ----- 
End-of-path arrival time (ps)           11501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell44         0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                             macrocell44       875    875  28696  RISE       1
\ConsolePort_1:Net_68\/main_1                         macrocell9       4093   4968  28696  RISE       1
\ConsolePort_1:Net_68\/q                              macrocell9       2345   7313  28696  RISE       1
\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u0\/clk_en  datapathcell11   4188  11501  28696  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u0\/clock         datapathcell11      0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:RegD2:bSR:StsReg\/clk_en
Capture Clock  : \ConsolePort_1:RegD2:bSR:StsReg\/clock
Path slack     : 28703p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                   -1470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11493
-------------------------------------   ----- 
End-of-path arrival time (ps)           11493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell44         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                macrocell44     875    875  28696  RISE       1
\ConsolePort_1:Net_68\/main_1            macrocell9     4093   4968  28696  RISE       1
\ConsolePort_1:Net_68\/q                 macrocell9     2345   7313  28696  RISE       1
\ConsolePort_1:RegD2:bSR:StsReg\/clk_en  statusicell6   4180  11493  28703  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD2:bSR:StsReg\/clock                      statusicell6        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u1\/clk_en
Capture Clock  : \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 28703p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                   -1470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11493
-------------------------------------   ----- 
End-of-path arrival time (ps)           11493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell44         0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                             macrocell44       875    875  28696  RISE       1
\ConsolePort_1:Net_68\/main_1                         macrocell9       4093   4968  28696  RISE       1
\ConsolePort_1:Net_68\/q                              macrocell9       2345   7313  28696  RISE       1
\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u1\/clk_en  datapathcell12   4180  11493  28703  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u1\/clock         datapathcell12      0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3493/q
Path End       : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 28819p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#4 vs. ConsolePort_2_Clock_2:R#2)   41667
- Setup time                                                               -2960
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             38707

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9887
-------------------------------------   ---- 
End-of-path arrival time (ps)           9887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3493/clock_0                                           macrocell21         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_3493/q                                                   macrocell21      875    875  28819  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell5   5422   6297  28819  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell5   3590   9887  28819  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell6      0   9887  28819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/clock    datapathcell6       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:RegD0:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \ConsolePort_1:RegD0:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 29623p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                   -1470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10573
-------------------------------------   ----- 
End-of-path arrival time (ps)           10573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell44         0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                         macrocell44     875    875  28696  RISE       1
\ConsolePort_1:Net_68\/main_1                     macrocell9     4093   4968  28696  RISE       1
\ConsolePort_1:Net_68\/q                          macrocell9     2345   7313  28696  RISE       1
\ConsolePort_1:RegD0:bSR:SyncCtl:CtrlReg\/clk_en  controlcell7   3260  10573  29623  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD0:bSR:SyncCtl:CtrlReg\/clock             controlcell7        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:RegD1:bSR:StsReg\/clk_en
Capture Clock  : \ConsolePort_1:RegD1:bSR:StsReg\/clock
Path slack     : 29623p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                   -1470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10573
-------------------------------------   ----- 
End-of-path arrival time (ps)           10573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell44         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                macrocell44     875    875  28696  RISE       1
\ConsolePort_1:Net_68\/main_1            macrocell9     4093   4968  28696  RISE       1
\ConsolePort_1:Net_68\/q                 macrocell9     2345   7313  28696  RISE       1
\ConsolePort_1:RegD1:bSR:StsReg\/clk_en  statusicell9   3260  10573  29623  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD1:bSR:StsReg\/clock                      statusicell9        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\/clk_en
Capture Clock  : \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 29623p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                   -1470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10573
-------------------------------------   ----- 
End-of-path arrival time (ps)           10573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell44         0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                             macrocell44       875    875  28696  RISE       1
\ConsolePort_1:Net_68\/main_1                         macrocell9       4093   4968  28696  RISE       1
\ConsolePort_1:Net_68\/q                              macrocell9       2345   7313  28696  RISE       1
\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\/clk_en  datapathcell18   3260  10573  29623  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\/clock         datapathcell18      0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:RegD1:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \ConsolePort_1:RegD1:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 29631p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                   -1470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10566
-------------------------------------   ----- 
End-of-path arrival time (ps)           10566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell44         0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                         macrocell44     875    875  28696  RISE       1
\ConsolePort_1:Net_68\/main_1                     macrocell9     4093   4968  28696  RISE       1
\ConsolePort_1:Net_68\/q                          macrocell9     2345   7313  28696  RISE       1
\ConsolePort_1:RegD1:bSR:SyncCtl:CtrlReg\/clk_en  controlcell9   3252  10566  29631  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD1:bSR:SyncCtl:CtrlReg\/clock             controlcell9        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0\/clk_en
Capture Clock  : \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 29631p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                   -1470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10566
-------------------------------------   ----- 
End-of-path arrival time (ps)           10566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell44         0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                             macrocell44       875    875  28696  RISE       1
\ConsolePort_1:Net_68\/main_1                         macrocell9       4093   4968  28696  RISE       1
\ConsolePort_1:Net_68\/q                              macrocell9       2345   7313  28696  RISE       1
\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0\/clk_en  datapathcell17   3252  10566  29631  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0\/clock         datapathcell17      0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0\/clk_en
Capture Clock  : \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 29709p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                   -1470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10487
-------------------------------------   ----- 
End-of-path arrival time (ps)           10487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell44         0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                             macrocell44       875    875  28696  RISE       1
\ConsolePort_1:Net_68\/main_1                         macrocell9       4093   4968  28696  RISE       1
\ConsolePort_1:Net_68\/q                              macrocell9       2345   7313  28696  RISE       1
\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0\/clk_en  datapathcell13   3174  10487  29709  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0\/clock         datapathcell13      0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:RegD2:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \ConsolePort_1:RegD2:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 29716p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                   -1470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10480
-------------------------------------   ----- 
End-of-path arrival time (ps)           10480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell44         0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                         macrocell44     875    875  28696  RISE       1
\ConsolePort_1:Net_68\/main_1                     macrocell9     4093   4968  28696  RISE       1
\ConsolePort_1:Net_68\/q                          macrocell9     2345   7313  28696  RISE       1
\ConsolePort_1:RegD2:bSR:SyncCtl:CtrlReg\/clk_en  controlcell6   3167  10480  29716  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD2:bSR:SyncCtl:CtrlReg\/clock             controlcell6        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:RegD0:bSR:StsReg\/clk_en
Capture Clock  : \ConsolePort_1:RegD0:bSR:StsReg\/clock
Path slack     : 29716p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                   -1470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10480
-------------------------------------   ----- 
End-of-path arrival time (ps)           10480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell44         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                macrocell44     875    875  28696  RISE       1
\ConsolePort_1:Net_68\/main_1            macrocell9     4093   4968  28696  RISE       1
\ConsolePort_1:Net_68\/q                 macrocell9     2345   7313  28696  RISE       1
\ConsolePort_1:RegD0:bSR:StsReg\/clk_en  statusicell7   3167  10480  29716  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD0:bSR:StsReg\/clock                      statusicell7        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\/clk_en
Capture Clock  : \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 29716p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                   -1470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10480
-------------------------------------   ----- 
End-of-path arrival time (ps)           10480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell44         0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                             macrocell44       875    875  28696  RISE       1
\ConsolePort_1:Net_68\/main_1                         macrocell9       4093   4968  28696  RISE       1
\ConsolePort_1:Net_68\/q                              macrocell9       2345   7313  28696  RISE       1
\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\/clk_en  datapathcell14   3167  10480  29716  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\/clock         datapathcell14      0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3417/q
Path End       : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 29747p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#4 vs. ConsolePort_1_Clock_2:R#2)   41667
- Setup time                                                               -2960
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             38707

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8960
-------------------------------------   ---- 
End-of-path arrival time (ps)           8960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3417/clock_0                                           macrocell36         0      0  RISE       1

Data path
pin name                                                     model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_3417/q                                                   macrocell36       875    875  29747  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell15   4495   5370  29747  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell15   3590   8960  29747  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell16      0   8960  29747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/clock    datapathcell16      0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:RegD2:bSR:StsReg\/clk_en
Capture Clock  : \ConsolePort_2:RegD2:bSR:StsReg\/clock
Path slack     : 29796p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                   -1470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10401
-------------------------------------   ----- 
End-of-path arrival time (ps)           10401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell29         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                macrocell29     875    875  28686  RISE       1
\ConsolePort_2:Net_68\/main_1            macrocell2     3753   4628  28686  RISE       1
\ConsolePort_2:Net_68\/q                 macrocell2     2345   6973  28686  RISE       1
\ConsolePort_2:RegD2:bSR:StsReg\/clk_en  statusicell1   3428  10401  29796  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD2:bSR:StsReg\/clock                      statusicell1        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u1\/clk_en
Capture Clock  : \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 29796p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                   -1470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10401
-------------------------------------   ----- 
End-of-path arrival time (ps)           10401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell29         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                             macrocell29      875    875  28686  RISE       1
\ConsolePort_2:Net_68\/main_1                         macrocell2      3753   4628  28686  RISE       1
\ConsolePort_2:Net_68\/q                              macrocell2      2345   6973  28686  RISE       1
\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u1\/clk_en  datapathcell2   3428  10401  29796  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u1\/clock         datapathcell2       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:RegD1:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \ConsolePort_2:RegD1:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 29796p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                   -1470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10401
-------------------------------------   ----- 
End-of-path arrival time (ps)           10401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell29         0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                         macrocell29     875    875  28686  RISE       1
\ConsolePort_2:Net_68\/main_1                     macrocell2     3753   4628  28686  RISE       1
\ConsolePort_2:Net_68\/q                          macrocell2     2345   6973  28686  RISE       1
\ConsolePort_2:RegD1:bSR:SyncCtl:CtrlReg\/clk_en  controlcell4   3428  10401  29796  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD1:bSR:SyncCtl:CtrlReg\/clock             controlcell4        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u0\/clk_en
Capture Clock  : \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 29798p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                   -1470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10399
-------------------------------------   ----- 
End-of-path arrival time (ps)           10399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell29         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                             macrocell29      875    875  28686  RISE       1
\ConsolePort_2:Net_68\/main_1                         macrocell2      3753   4628  28686  RISE       1
\ConsolePort_2:Net_68\/q                              macrocell2      2345   6973  28686  RISE       1
\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u0\/clk_en  datapathcell1   3426  10399  29798  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u0\/clock         datapathcell1       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:RegD0:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \ConsolePort_2:RegD0:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 29918p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                   -1470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10279
-------------------------------------   ----- 
End-of-path arrival time (ps)           10279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell29         0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                         macrocell29     875    875  28686  RISE       1
\ConsolePort_2:Net_68\/main_1                     macrocell2     3753   4628  28686  RISE       1
\ConsolePort_2:Net_68\/q                          macrocell2     2345   6973  28686  RISE       1
\ConsolePort_2:RegD0:bSR:SyncCtl:CtrlReg\/clk_en  controlcell2   3305  10279  29918  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD0:bSR:SyncCtl:CtrlReg\/clock             controlcell2        0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0\/clk_en
Capture Clock  : \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 29918p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                   -1470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10279
-------------------------------------   ----- 
End-of-path arrival time (ps)           10279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell29         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                             macrocell29      875    875  28686  RISE       1
\ConsolePort_2:Net_68\/main_1                         macrocell2      3753   4628  28686  RISE       1
\ConsolePort_2:Net_68\/q                              macrocell2      2345   6973  28686  RISE       1
\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0\/clk_en  datapathcell3   3305  10279  29918  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0\/clock         datapathcell3       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:RegD0:bSR:StsReg\/clk_en
Capture Clock  : \ConsolePort_2:RegD0:bSR:StsReg\/clock
Path slack     : 29921p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                   -1470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10276
-------------------------------------   ----- 
End-of-path arrival time (ps)           10276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell29         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                macrocell29     875    875  28686  RISE       1
\ConsolePort_2:Net_68\/main_1            macrocell2     3753   4628  28686  RISE       1
\ConsolePort_2:Net_68\/q                 macrocell2     2345   6973  28686  RISE       1
\ConsolePort_2:RegD0:bSR:StsReg\/clk_en  statusicell2   3303  10276  29921  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD0:bSR:StsReg\/clock                      statusicell2        0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\/clk_en
Capture Clock  : \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 29921p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                   -1470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10276
-------------------------------------   ----- 
End-of-path arrival time (ps)           10276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell29         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                             macrocell29      875    875  28686  RISE       1
\ConsolePort_2:Net_68\/main_1                         macrocell2      3753   4628  28686  RISE       1
\ConsolePort_2:Net_68\/q                              macrocell2      2345   6973  28686  RISE       1
\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\/clk_en  datapathcell4   3303  10276  29921  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\/clock         datapathcell4       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:RegD2:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 30796p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4210
------------------------------------------------   ----- 
End-of-path required time (ps)                     37457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6660
-------------------------------------   ---- 
End-of-path arrival time (ps)           6660
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD2:bSR:SyncCtl:CtrlReg\/clock             controlcell6        0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:RegD2:bSR:SyncCtl:CtrlReg\/control_0      controlcell6      847    847  30796  RISE       1
\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u1\/cs_addr_2  datapathcell12   5813   6660  30796  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u1\/clock         datapathcell12      0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:RegD2:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \ConsolePort_2:RegD2:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 30907p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                   -1470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9289
-------------------------------------   ---- 
End-of-path arrival time (ps)           9289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell29         0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                         macrocell29     875    875  28686  RISE       1
\ConsolePort_2:Net_68\/main_1                     macrocell2     3753   4628  28686  RISE       1
\ConsolePort_2:Net_68\/q                          macrocell2     2345   6973  28686  RISE       1
\ConsolePort_2:RegD2:bSR:SyncCtl:CtrlReg\/clk_en  controlcell1   2316   9289  30907  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD2:bSR:SyncCtl:CtrlReg\/clock             controlcell1        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:RegD1:bSR:StsReg\/clk_en
Capture Clock  : \ConsolePort_2:RegD1:bSR:StsReg\/clock
Path slack     : 30907p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                   -1470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9289
-------------------------------------   ---- 
End-of-path arrival time (ps)           9289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell29         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                macrocell29     875    875  28686  RISE       1
\ConsolePort_2:Net_68\/main_1            macrocell2     3753   4628  28686  RISE       1
\ConsolePort_2:Net_68\/q                 macrocell2     2345   6973  28686  RISE       1
\ConsolePort_2:RegD1:bSR:StsReg\/clk_en  statusicell4   2316   9289  30907  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD1:bSR:StsReg\/clock                      statusicell4        0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3493/q
Path End       : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 31129p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#4 vs. ConsolePort_2_Clock_2:R#2)   41667
- Setup time                                                               -4240
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6297
-------------------------------------   ---- 
End-of-path arrival time (ps)           6297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3493/clock_0                                           macrocell21         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_3493/q                                                   macrocell21      875    875  28819  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell5   5422   6297  31129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell5       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:RegD2:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 31338p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4210
------------------------------------------------   ----- 
End-of-path required time (ps)                     37457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6119
-------------------------------------   ---- 
End-of-path arrival time (ps)           6119
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD2:bSR:SyncCtl:CtrlReg\/clock             controlcell6        0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:RegD2:bSR:SyncCtl:CtrlReg\/control_0      controlcell6      847    847  30796  RISE       1
\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u0\/cs_addr_2  datapathcell11   5272   6119  31338  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u0\/clock         datapathcell11      0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3417/q
Path End       : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 32011p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#4 vs. ConsolePort_1_Clock_2:R#2)   41667
- Setup time                                                               -4240
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5416
-------------------------------------   ---- 
End-of-path arrival time (ps)           5416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3417/clock_0                                           macrocell36         0      0  RISE       1

Data path
pin name                                                     model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_3417/q                                                   macrocell36       875    875  29747  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell16   4541   5416  32011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/clock    datapathcell16      0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3417/q
Path End       : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 32057p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#4 vs. ConsolePort_1_Clock_2:R#2)   41667
- Setup time                                                               -4240
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5370
-------------------------------------   ---- 
End-of-path arrival time (ps)           5370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3417/clock_0                                           macrocell36         0      0  RISE       1

Data path
pin name                                                     model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_3417/q                                                   macrocell36       875    875  29747  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell15   4495   5370  32057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell15      0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3493/q
Path End       : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 32327p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#4 vs. ConsolePort_2_Clock_2:R#2)   41667
- Setup time                                                               -4240
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5100
-------------------------------------   ---- 
End-of-path arrival time (ps)           5100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3493/clock_0                                           macrocell21         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_3493/q                                                   macrocell21      875    875  28819  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell6   4225   5100  32327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/clock    datapathcell6       0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:RegD0:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 32650p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4210
------------------------------------------------   ----- 
End-of-path required time (ps)                     37457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4807
-------------------------------------   ---- 
End-of-path arrival time (ps)           4807
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD0:bSR:SyncCtl:CtrlReg\/clock             controlcell7        0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:RegD0:bSR:SyncCtl:CtrlReg\/control_0      controlcell7      847    847  32650  RISE       1
\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\/cs_addr_2  datapathcell14   3960   4807  32650  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\/clock         datapathcell14      0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:RegD0:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 32669p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4210
------------------------------------------------   ----- 
End-of-path required time (ps)                     37457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4788
-------------------------------------   ---- 
End-of-path arrival time (ps)           4788
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD0:bSR:SyncCtl:CtrlReg\/clock             controlcell7        0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:RegD0:bSR:SyncCtl:CtrlReg\/control_0      controlcell7      847    847  32650  RISE       1
\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0\/cs_addr_2  datapathcell13   3941   4788  32669  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0\/clock         datapathcell13      0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3493/q
Path End       : \ConsolePort_2:WinTimer:TimerUDB:trig_disable\/main_3
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 32903p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#4 vs. ConsolePort_2_Clock_2:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6306
-------------------------------------   ---- 
End-of-path arrival time (ps)           6306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3493/clock_0                                           macrocell21         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_3493/q                                             macrocell21    875    875  28819  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/main_3  macrocell17   5431   6306  32903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell17         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3493/q
Path End       : Net_3493/main_1
Capture Clock  : Net_3493/clock_0
Path slack     : 32906p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6303
-------------------------------------   ---- 
End-of-path arrival time (ps)           6303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3493/clock_0                                           macrocell21         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_3493/q       macrocell21    875    875  32906  RISE       1
Net_3493/main_1  macrocell21   5428   6303  32906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3493/clock_0                                           macrocell21         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3493/q
Path End       : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/main_4
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 32911p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#4 vs. ConsolePort_2_Clock_2:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6299
-------------------------------------   ---- 
End-of-path arrival time (ps)           6299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3493/clock_0                                           macrocell21         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_3493/q                                             macrocell21    875    875  28819  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/main_4  macrocell16   5424   6299  32911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell16         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:RegD1:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 33363p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4210
------------------------------------------------   ----- 
End-of-path required time (ps)                     37457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4094
-------------------------------------   ---- 
End-of-path arrival time (ps)           4094
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD1:bSR:SyncCtl:CtrlReg\/clock             controlcell4        0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:RegD1:bSR:SyncCtl:CtrlReg\/control_0      controlcell4     847    847  33363  RISE       1
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\/cs_addr_2  datapathcell8   3247   4094  33363  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\/clock         datapathcell8       0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:RegD1:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 33371p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4210
------------------------------------------------   ----- 
End-of-path required time (ps)                     37457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4085
-------------------------------------   ---- 
End-of-path arrival time (ps)           4085
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD1:bSR:SyncCtl:CtrlReg\/clock             controlcell4        0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:RegD1:bSR:SyncCtl:CtrlReg\/control_0      controlcell4     847    847  33363  RISE       1
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/cs_addr_2  datapathcell7   3238   4085  33371  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/clock         datapathcell7       0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:RegD2:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 33372p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4210
------------------------------------------------   ----- 
End-of-path required time (ps)                     37457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4085
-------------------------------------   ---- 
End-of-path arrival time (ps)           4085
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD2:bSR:SyncCtl:CtrlReg\/clock             controlcell1        0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:RegD2:bSR:SyncCtl:CtrlReg\/control_0      controlcell1     847    847  33372  RISE       1
\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u0\/cs_addr_2  datapathcell1   3238   4085  33372  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u0\/clock         datapathcell1       0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:RegD2:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 33375p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4210
------------------------------------------------   ----- 
End-of-path required time (ps)                     37457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4082
-------------------------------------   ---- 
End-of-path arrival time (ps)           4082
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD2:bSR:SyncCtl:CtrlReg\/clock             controlcell1        0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:RegD2:bSR:SyncCtl:CtrlReg\/control_0      controlcell1     847    847  33372  RISE       1
\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u1\/cs_addr_2  datapathcell2   3235   4082  33375  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u1\/clock         datapathcell2       0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3417/q
Path End       : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/main_0
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 33798p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#4 vs. ConsolePort_1_Clock_2:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5411
-------------------------------------   ---- 
End-of-path arrival time (ps)           5411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3417/clock_0                                           macrocell36         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_3417/q                                             macrocell36    875    875  29747  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/main_0  macrocell31   4536   5411  33798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell31         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3417/q
Path End       : \ConsolePort_1:WinTimer:TimerUDB:trig_disable\/main_0
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 33798p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#4 vs. ConsolePort_1_Clock_2:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5411
-------------------------------------   ---- 
End-of-path arrival time (ps)           5411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3417/clock_0                                           macrocell36         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_3417/q                                             macrocell36    875    875  29747  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/main_0  macrocell32   4536   5411  33798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell32         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:RegD1:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 33822p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4210
------------------------------------------------   ----- 
End-of-path required time (ps)                     37457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3635
-------------------------------------   ---- 
End-of-path arrival time (ps)           3635
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD1:bSR:SyncCtl:CtrlReg\/clock             controlcell9        0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:RegD1:bSR:SyncCtl:CtrlReg\/control_0      controlcell9      847    847  33822  RISE       1
\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\/cs_addr_2  datapathcell18   2788   3635  33822  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\/clock         datapathcell18      0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:RegD1:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 33827p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4210
------------------------------------------------   ----- 
End-of-path required time (ps)                     37457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3630
-------------------------------------   ---- 
End-of-path arrival time (ps)           3630
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD1:bSR:SyncCtl:CtrlReg\/clock             controlcell9        0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:RegD1:bSR:SyncCtl:CtrlReg\/control_0      controlcell9      847    847  33822  RISE       1
\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0\/cs_addr_2  datapathcell17   2783   3630  33827  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0\/clock         datapathcell17      0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3417/q
Path End       : Net_3417/main_1
Capture Clock  : Net_3417/clock_0
Path slack     : 33845p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5364
-------------------------------------   ---- 
End-of-path arrival time (ps)           5364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3417/clock_0                                           macrocell36         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_3417/q       macrocell36    875    875  33845  RISE       1
Net_3417/main_1  macrocell36   4489   5364  33845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3417/clock_0                                           macrocell36         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/main_0
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 33857p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#4 vs. ConsolePort_1_Clock_2:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5353
-------------------------------------   ---- 
End-of-path arrival time (ps)           5353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell44         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                                macrocell44    875    875  26367  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/main_0  macrocell39   4478   5353  33857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell39         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockSync:genblk1[0]:INST\/out
Path End       : \ConsolePort_2:ClockFilter:genblk1[0]:samples_0\/main_0
Capture Clock  : \ConsolePort_2:ClockFilter:genblk1[0]:samples_0\/clock_0
Path slack     : 33937p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5272
-------------------------------------   ---- 
End-of-path arrival time (ps)           5272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockSync:genblk1[0]:INST\/clock            synccell            0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockSync:genblk1[0]:INST\/out            synccell       710    710  33937  RISE       1
\ConsolePort_2:ClockFilter:genblk1[0]:samples_0\/main_0  macrocell28   4562   5272  33937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockFilter:genblk1[0]:samples_0\/clock_0   macrocell28         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockSync:genblk1[0]:INST\/out
Path End       : \ConsolePort_2:Net_288\/main_0
Capture Clock  : \ConsolePort_2:Net_288\/clock_0
Path slack     : 33943p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5267
-------------------------------------   ---- 
End-of-path arrival time (ps)           5267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockSync:genblk1[0]:INST\/clock            synccell            0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockSync:genblk1[0]:INST\/out  synccell       710    710  33937  RISE       1
\ConsolePort_2:Net_288\/main_0                 macrocell29   4557   5267  33943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell29         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:RegD0:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 34048p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4210
------------------------------------------------   ----- 
End-of-path required time (ps)                     37457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3409
-------------------------------------   ---- 
End-of-path arrival time (ps)           3409
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD0:bSR:SyncCtl:CtrlReg\/clock             controlcell2        0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:RegD0:bSR:SyncCtl:CtrlReg\/control_0      controlcell2     847    847  34048  RISE       1
\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0\/cs_addr_2  datapathcell3   2562   3409  34048  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0\/clock         datapathcell3       0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:RegD0:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 34051p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4210
------------------------------------------------   ----- 
End-of-path required time (ps)                     37457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3406
-------------------------------------   ---- 
End-of-path arrival time (ps)           3406
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD0:bSR:SyncCtl:CtrlReg\/clock             controlcell2        0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:RegD0:bSR:SyncCtl:CtrlReg\/control_0      controlcell2     847    847  34048  RISE       1
\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\/cs_addr_2  datapathcell4   2559   3406  34051  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\/clock         datapathcell4       0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/main_0
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 34244p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#4 vs. ConsolePort_1_Clock_2:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4966
-------------------------------------   ---- 
End-of-path arrival time (ps)           4966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell44         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                                macrocell44    875    875  26367  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/main_0  macrocell40   4091   4966  34244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell40         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/main_0
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 34581p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#4 vs. ConsolePort_2_Clock_2:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4628
-------------------------------------   ---- 
End-of-path arrival time (ps)           4628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell29         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                                macrocell29    875    875  25579  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/main_0  macrocell25   3753   4628  34581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell25         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/main_0
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 34598p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#4 vs. ConsolePort_2_Clock_2:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4612
-------------------------------------   ---- 
End-of-path arrival time (ps)           4612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell29         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                                macrocell29    875    875  25579  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/main_0  macrocell24   3737   4612  34598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell24         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:Net_288\/main_1
Capture Clock  : \ConsolePort_2:Net_288\/clock_0
Path slack     : 35041p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4169
-------------------------------------   ---- 
End-of-path arrival time (ps)           4169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell29         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q       macrocell29    875    875  35041  RISE       1
\ConsolePort_2:Net_288\/main_1  macrocell29   3294   4169  35041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell29         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3493/q
Path End       : \ConsolePort_2:WinTimer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 35349p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#4 vs. ConsolePort_2_Clock_2:R#2)   41667
- Recovery time                                                                0
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6317
-------------------------------------   ---- 
End-of-path arrival time (ps)           6317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3493/clock_0                                           macrocell21         0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_3493/q                                             macrocell21     875    875  28819  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:rstSts:stsreg\/reset  statusicell3   5442   6317  35349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:rstSts:stsreg\/clock      statusicell3        0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockSync:genblk1[0]:INST\/out
Path End       : \ConsolePort_1:Net_288\/main_0
Capture Clock  : \ConsolePort_1:Net_288\/clock_0
Path slack     : 35398p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3811
-------------------------------------   ---- 
End-of-path arrival time (ps)           3811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockSync:genblk1[0]:INST\/clock            synccell            0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockSync:genblk1[0]:INST\/out  synccell       710    710  35398  RISE       1
\ConsolePort_1:Net_288\/main_0                 macrocell44   3101   3811  35398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockSync:genblk1[0]:INST\/out
Path End       : \ConsolePort_1:ClockFilter:genblk1[0]:samples_0\/main_0
Capture Clock  : \ConsolePort_1:ClockFilter:genblk1[0]:samples_0\/clock_0
Path slack     : 35407p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3803
-------------------------------------   ---- 
End-of-path arrival time (ps)           3803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockSync:genblk1[0]:INST\/clock            synccell            0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockSync:genblk1[0]:INST\/out            synccell       710    710  35398  RISE       1
\ConsolePort_1:ClockFilter:genblk1[0]:samples_0\/main_0  macrocell43   3093   3803  35407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockFilter:genblk1[0]:samples_0\/clock_0   macrocell43         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 35415p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#4 vs. ConsolePort_2_Clock_2:R#2)   41667
- Recovery time                                                                0
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6252
-------------------------------------   ---- 
End-of-path arrival time (ps)           6252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell29         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                                macrocell29     875    875  25579  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:rstSts:stsreg\/reset  statusicell5   5377   6252  35415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:rstSts:stsreg\/clock    statusicell5        0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:LatchFilter:genblk1[0]:samples_0\/q
Path End       : Net_3493/main_4
Capture Clock  : Net_3493/clock_0
Path slack     : 35546p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3664
-------------------------------------   ---- 
End-of-path arrival time (ps)           3664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:LatchFilter:genblk1[0]:samples_0\/clock_0   macrocell20         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:LatchFilter:genblk1[0]:samples_0\/q  macrocell20    875    875  35546  RISE       1
Net_3493/main_4                                     macrocell21   2789   3664  35546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3493/clock_0                                           macrocell21         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:LatchFilter:genblk1[0]:samples_0\/q
Path End       : \ConsolePort_2:LatchFilter:genblk1[0]:samples_1\/main_0
Capture Clock  : \ConsolePort_2:LatchFilter:genblk1[0]:samples_1\/clock_0
Path slack     : 35548p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3662
-------------------------------------   ---- 
End-of-path arrival time (ps)           3662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:LatchFilter:genblk1[0]:samples_0\/clock_0   macrocell20         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:LatchFilter:genblk1[0]:samples_0\/q       macrocell20    875    875  35546  RISE       1
\ConsolePort_2:LatchFilter:genblk1[0]:samples_1\/main_0  macrocell19   2787   3662  35548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:LatchFilter:genblk1[0]:samples_1\/clock_0   macrocell19         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3417/q
Path End       : \ConsolePort_1:WinTimer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 35632p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#4 vs. ConsolePort_1_Clock_2:R#2)   41667
- Recovery time                                                                0
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6034
-------------------------------------   ---- 
End-of-path arrival time (ps)           6034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3417/clock_0                                           macrocell36         0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_3417/q                                             macrocell36     875    875  29747  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:rstSts:stsreg\/reset  statusicell8   5159   6034  35632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:rstSts:stsreg\/clock      statusicell8        0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockFilter:genblk1[0]:samples_0\/q
Path End       : \ConsolePort_1:ClockFilter:genblk1[0]:samples_1\/main_0
Capture Clock  : \ConsolePort_1:ClockFilter:genblk1[0]:samples_1\/clock_0
Path slack     : 35733p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3476
-------------------------------------   ---- 
End-of-path arrival time (ps)           3476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockFilter:genblk1[0]:samples_0\/clock_0   macrocell43         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockFilter:genblk1[0]:samples_0\/q       macrocell43    875    875  35733  RISE       1
\ConsolePort_1:ClockFilter:genblk1[0]:samples_1\/main_0  macrocell42   2601   3476  35733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockFilter:genblk1[0]:samples_1\/clock_0   macrocell42         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockFilter:genblk1[0]:samples_0\/q
Path End       : \ConsolePort_1:Net_288\/main_4
Capture Clock  : \ConsolePort_1:Net_288\/clock_0
Path slack     : 35735p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3475
-------------------------------------   ---- 
End-of-path arrival time (ps)           3475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockFilter:genblk1[0]:samples_0\/clock_0   macrocell43         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockFilter:genblk1[0]:samples_0\/q  macrocell43    875    875  35733  RISE       1
\ConsolePort_1:Net_288\/main_4                      macrocell44   2600   3475  35735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:LatchFilter:genblk1[0]:samples_1\/q
Path End       : Net_3417/main_3
Capture Clock  : Net_3417/clock_0
Path slack     : 35738p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3472
-------------------------------------   ---- 
End-of-path arrival time (ps)           3472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:LatchFilter:genblk1[0]:samples_1\/clock_0   macrocell34         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:LatchFilter:genblk1[0]:samples_1\/q  macrocell34    875    875  35738  RISE       1
Net_3417/main_3                                     macrocell36   2597   3472  35738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3417/clock_0                                           macrocell36         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 35743p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#4 vs. ConsolePort_1_Clock_2:R#2)   41667
- Recovery time                                                                0
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5924
-------------------------------------   ---- 
End-of-path arrival time (ps)           5924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell44         0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                                macrocell44      875    875  26367  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:rstSts:stsreg\/reset  statusicell10   5049   5924  35743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:rstSts:stsreg\/clock    statusicell10       0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:LatchFilter:genblk1[0]:samples_1\/q
Path End       : \ConsolePort_1:LatchFilter:genblk1[0]:samples_2\/main_0
Capture Clock  : \ConsolePort_1:LatchFilter:genblk1[0]:samples_2\/clock_0
Path slack     : 35746p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3463
-------------------------------------   ---- 
End-of-path arrival time (ps)           3463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:LatchFilter:genblk1[0]:samples_1\/clock_0   macrocell34         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:LatchFilter:genblk1[0]:samples_1\/q       macrocell34    875    875  35738  RISE       1
\ConsolePort_1:LatchFilter:genblk1[0]:samples_2\/main_0  macrocell33   2588   3463  35746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:LatchFilter:genblk1[0]:samples_2\/clock_0   macrocell33         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:LatchFilter:genblk1[0]:samples_0\/q
Path End       : Net_3417/main_4
Capture Clock  : Net_3417/clock_0
Path slack     : 35751p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3459
-------------------------------------   ---- 
End-of-path arrival time (ps)           3459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:LatchFilter:genblk1[0]:samples_0\/clock_0   macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:LatchFilter:genblk1[0]:samples_0\/q  macrocell35    875    875  35751  RISE       1
Net_3417/main_4                                     macrocell36   2584   3459  35751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3417/clock_0                                           macrocell36         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:LatchFilter:genblk1[0]:samples_0\/q
Path End       : \ConsolePort_1:LatchFilter:genblk1[0]:samples_1\/main_0
Capture Clock  : \ConsolePort_1:LatchFilter:genblk1[0]:samples_1\/clock_0
Path slack     : 35754p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3456
-------------------------------------   ---- 
End-of-path arrival time (ps)           3456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:LatchFilter:genblk1[0]:samples_0\/clock_0   macrocell35         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:LatchFilter:genblk1[0]:samples_0\/q       macrocell35    875    875  35751  RISE       1
\ConsolePort_1:LatchFilter:genblk1[0]:samples_1\/main_0  macrocell34   2581   3456  35754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:LatchFilter:genblk1[0]:samples_1\/clock_0   macrocell34         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:LatchFilter:genblk1[0]:samples_2\/q
Path End       : Net_3493/main_2
Capture Clock  : Net_3493/clock_0
Path slack     : 36028p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3182
-------------------------------------   ---- 
End-of-path arrival time (ps)           3182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:LatchFilter:genblk1[0]:samples_2\/clock_0   macrocell18         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:LatchFilter:genblk1[0]:samples_2\/q  macrocell18    875    875  36028  RISE       1
Net_3493/main_2                                     macrocell21   2307   3182  36028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3493/clock_0                                           macrocell21         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockFilter:genblk1[0]:samples_1\/q
Path End       : \ConsolePort_1:ClockFilter:genblk1[0]:samples_2\/main_0
Capture Clock  : \ConsolePort_1:ClockFilter:genblk1[0]:samples_2\/clock_0
Path slack     : 36030p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3179
-------------------------------------   ---- 
End-of-path arrival time (ps)           3179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockFilter:genblk1[0]:samples_1\/clock_0   macrocell42         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockFilter:genblk1[0]:samples_1\/q       macrocell42    875    875  36030  RISE       1
\ConsolePort_1:ClockFilter:genblk1[0]:samples_2\/main_0  macrocell41   2304   3179  36030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockFilter:genblk1[0]:samples_2\/clock_0   macrocell41         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockFilter:genblk1[0]:samples_1\/q
Path End       : \ConsolePort_1:Net_288\/main_3
Capture Clock  : \ConsolePort_1:Net_288\/clock_0
Path slack     : 36030p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3179
-------------------------------------   ---- 
End-of-path arrival time (ps)           3179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockFilter:genblk1[0]:samples_1\/clock_0   macrocell42         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockFilter:genblk1[0]:samples_1\/q  macrocell42    875    875  36030  RISE       1
\ConsolePort_1:Net_288\/main_3                      macrocell44   2304   3179  36030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockFilter:genblk1[0]:samples_2\/q
Path End       : \ConsolePort_1:Net_288\/main_2
Capture Clock  : \ConsolePort_1:Net_288\/clock_0
Path slack     : 36035p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3175
-------------------------------------   ---- 
End-of-path arrival time (ps)           3175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockFilter:genblk1[0]:samples_2\/clock_0   macrocell41         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockFilter:genblk1[0]:samples_2\/q  macrocell41    875    875  36035  RISE       1
\ConsolePort_1:Net_288\/main_2                      macrocell44   2300   3175  36035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:LatchFilter:genblk1[0]:samples_1\/q
Path End       : \ConsolePort_2:LatchFilter:genblk1[0]:samples_2\/main_0
Capture Clock  : \ConsolePort_2:LatchFilter:genblk1[0]:samples_2\/clock_0
Path slack     : 36036p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3174
-------------------------------------   ---- 
End-of-path arrival time (ps)           3174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:LatchFilter:genblk1[0]:samples_1\/clock_0   macrocell19         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:LatchFilter:genblk1[0]:samples_1\/q       macrocell19    875    875  36036  RISE       1
\ConsolePort_2:LatchFilter:genblk1[0]:samples_2\/main_0  macrocell18   2299   3174  36036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:LatchFilter:genblk1[0]:samples_2\/clock_0   macrocell18         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:LatchFilter:genblk1[0]:samples_1\/q
Path End       : Net_3493/main_3
Capture Clock  : Net_3493/clock_0
Path slack     : 36036p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3174
-------------------------------------   ---- 
End-of-path arrival time (ps)           3174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:LatchFilter:genblk1[0]:samples_1\/clock_0   macrocell19         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:LatchFilter:genblk1[0]:samples_1\/q  macrocell19    875    875  36036  RISE       1
Net_3493/main_3                                     macrocell21   2299   3174  36036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3493/clock_0                                           macrocell21         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:Net_288\/main_1
Capture Clock  : \ConsolePort_1:Net_288\/clock_0
Path slack     : 36046p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3164
-------------------------------------   ---- 
End-of-path arrival time (ps)           3164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell44         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q       macrocell44    875    875  36046  RISE       1
\ConsolePort_1:Net_288\/main_1  macrocell44   2289   3164  36046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:LatchFilter:genblk1[0]:samples_2\/q
Path End       : Net_3417/main_2
Capture Clock  : Net_3417/clock_0
Path slack     : 36048p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3162
-------------------------------------   ---- 
End-of-path arrival time (ps)           3162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:LatchFilter:genblk1[0]:samples_2\/clock_0   macrocell33         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:LatchFilter:genblk1[0]:samples_2\/q  macrocell33    875    875  36048  RISE       1
Net_3417/main_2                                     macrocell36   2287   3162  36048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3417/clock_0                                           macrocell36         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockFilter:genblk1[0]:samples_1\/q
Path End       : \ConsolePort_2:ClockFilter:genblk1[0]:samples_2\/main_0
Capture Clock  : \ConsolePort_2:ClockFilter:genblk1[0]:samples_2\/clock_0
Path slack     : 36088p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3121
-------------------------------------   ---- 
End-of-path arrival time (ps)           3121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockFilter:genblk1[0]:samples_1\/clock_0   macrocell27         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockFilter:genblk1[0]:samples_1\/q       macrocell27    875    875  36088  RISE       1
\ConsolePort_2:ClockFilter:genblk1[0]:samples_2\/main_0  macrocell26   2246   3121  36088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockFilter:genblk1[0]:samples_2\/clock_0   macrocell26         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockFilter:genblk1[0]:samples_1\/q
Path End       : \ConsolePort_2:Net_288\/main_3
Capture Clock  : \ConsolePort_2:Net_288\/clock_0
Path slack     : 36088p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3121
-------------------------------------   ---- 
End-of-path arrival time (ps)           3121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockFilter:genblk1[0]:samples_1\/clock_0   macrocell27         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockFilter:genblk1[0]:samples_1\/q  macrocell27    875    875  36088  RISE       1
\ConsolePort_2:Net_288\/main_3                      macrocell29   2246   3121  36088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell29         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockFilter:genblk1[0]:samples_2\/q
Path End       : \ConsolePort_2:Net_288\/main_2
Capture Clock  : \ConsolePort_2:Net_288\/clock_0
Path slack     : 36104p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3105
-------------------------------------   ---- 
End-of-path arrival time (ps)           3105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockFilter:genblk1[0]:samples_2\/clock_0   macrocell26         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockFilter:genblk1[0]:samples_2\/q  macrocell26    875    875  36104  RISE       1
\ConsolePort_2:Net_288\/main_2                      macrocell29   2230   3105  36104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell29         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockFilter:genblk1[0]:samples_0\/q
Path End       : \ConsolePort_2:ClockFilter:genblk1[0]:samples_1\/main_0
Capture Clock  : \ConsolePort_2:ClockFilter:genblk1[0]:samples_1\/clock_0
Path slack     : 36109p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3100
-------------------------------------   ---- 
End-of-path arrival time (ps)           3100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockFilter:genblk1[0]:samples_0\/clock_0   macrocell28         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockFilter:genblk1[0]:samples_0\/q       macrocell28    875    875  36109  RISE       1
\ConsolePort_2:ClockFilter:genblk1[0]:samples_1\/main_0  macrocell27   2225   3100  36109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockFilter:genblk1[0]:samples_1\/clock_0   macrocell27         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockFilter:genblk1[0]:samples_0\/q
Path End       : \ConsolePort_2:Net_288\/main_4
Capture Clock  : \ConsolePort_2:Net_288\/clock_0
Path slack     : 36109p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3100
-------------------------------------   ---- 
End-of-path arrival time (ps)           3100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockFilter:genblk1[0]:samples_0\/clock_0   macrocell28         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockFilter:genblk1[0]:samples_0\/q  macrocell28    875    875  36109  RISE       1
\ConsolePort_2:Net_288\/main_4                      macrocell29   2225   3100  36109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell29         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u0\/sol_msb
Path End       : \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u1\/sir
Capture Clock  : \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 39197p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2110
------------------------------------------------   ----- 
End-of-path required time (ps)                     39557

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       360
-------------------------------------   --- 
End-of-path arrival time (ps)           360
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u0\/clock         datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u0\/sol_msb  datapathcell1    360    360  39197  RISE       1
\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u1\/sir      datapathcell2      0    360  39197  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u1\/clock         datapathcell2       0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0\/sol_msb
Path End       : \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\/sir
Capture Clock  : \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 39197p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2110
------------------------------------------------   ----- 
End-of-path required time (ps)                     39557

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       360
-------------------------------------   --- 
End-of-path arrival time (ps)           360
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0\/clock         datapathcell3       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0\/sol_msb  datapathcell3    360    360  39197  RISE       1
\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\/sir      datapathcell4      0    360  39197  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\/clock         datapathcell4       0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/sol_msb
Path End       : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\/sir
Capture Clock  : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 39197p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2110
------------------------------------------------   ----- 
End-of-path required time (ps)                     39557

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       360
-------------------------------------   --- 
End-of-path arrival time (ps)           360
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/clock         datapathcell7       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/sol_msb  datapathcell7    360    360  39197  RISE       1
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\/sir      datapathcell8      0    360  39197  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\/clock         datapathcell8       0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u0\/sol_msb
Path End       : \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u1\/sir
Capture Clock  : \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 39197p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2110
------------------------------------------------   ----- 
End-of-path required time (ps)                     39557

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       360
-------------------------------------   --- 
End-of-path arrival time (ps)           360
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u0\/clock         datapathcell11      0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u0\/sol_msb  datapathcell11    360    360  39197  RISE       1
\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u1\/sir      datapathcell12      0    360  39197  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u1\/clock         datapathcell12      0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0\/sol_msb
Path End       : \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\/sir
Capture Clock  : \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 39197p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2110
------------------------------------------------   ----- 
End-of-path required time (ps)                     39557

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       360
-------------------------------------   --- 
End-of-path arrival time (ps)           360
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0\/clock         datapathcell13      0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0\/sol_msb  datapathcell13    360    360  39197  RISE       1
\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\/sir      datapathcell14      0    360  39197  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\/clock         datapathcell14      0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0\/sol_msb
Path End       : \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\/sir
Capture Clock  : \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 39197p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2110
------------------------------------------------   ----- 
End-of-path required time (ps)                     39557

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       360
-------------------------------------   --- 
End-of-path arrival time (ps)           360
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0\/clock         datapathcell17      0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0\/sol_msb  datapathcell17    360    360  39197  RISE       1
\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\/sir      datapathcell18      0    360  39197  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\/clock         datapathcell18      0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 154715p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ConsolePort_2_Clock_2:R#1 vs. ConsolePort_2_Clock_2:R#2)   166667
- Setup time                                                                 -350
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             166317

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11601
-------------------------------------   ----- 
End-of-path arrival time (ps)           11601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/clock  datapathcell9       0      0  RISE       1

Data path
pin name                                                     model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell9     530    530  154089  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell10      0    530  154089  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell10   1920   2450  154089  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:status_tc\/main_1         macrocell6       4482   6932  154715  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:status_tc\/q              macrocell6       2345   9277  154715  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:rstSts:stsreg\/status_0   statusicell5     2324  11601  154715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:rstSts:stsreg\/clock    statusicell5        0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 155442p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ConsolePort_1_Clock_2:R#1 vs. ConsolePort_1_Clock_2:R#2)   166667
- Setup time                                                                 -350
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             166317

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10874
-------------------------------------   ----- 
End-of-path arrival time (ps)           10874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/clock  datapathcell19      0      0  RISE       1

Data path
pin name                                                     model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell19    530    530  153491  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell20      0    530  153491  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell20   1920   2450  153491  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:status_tc\/main_1         macrocell13      3762   6212  155442  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:status_tc\/q              macrocell13      2345   8557  155442  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:rstSts:stsreg\/status_0   statusicell10    2317  10874  155442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:rstSts:stsreg\/clock    statusicell10       0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 155799p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ConsolePort_1_Clock_2:R#1 vs. ConsolePort_1_Clock_2:R#2)   166667
- Setup time                                                                -4240
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             162427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6627
-------------------------------------   ---- 
End-of-path arrival time (ps)           6627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/clock  datapathcell19      0      0  RISE       1

Data path
pin name                                                       model name      delay     AT   slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell19    530    530  153491  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell20      0    530  153491  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell20   1920   2450  153491  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell20   4177   6627  155799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/clock  datapathcell20      0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 155801p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ConsolePort_1_Clock_2:R#1 vs. ConsolePort_1_Clock_2:R#2)   166667
- Setup time                                                                -4240
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             162427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6626
-------------------------------------   ---- 
End-of-path arrival time (ps)           6626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/clock  datapathcell19      0      0  RISE       1

Data path
pin name                                                       model name      delay     AT   slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell19    530    530  153491  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell20      0    530  153491  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell20   1920   2450  153491  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell19   4176   6626  155801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/clock  datapathcell19      0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_1:WinTimer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 155987p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ConsolePort_1_Clock_2:R#1 vs. ConsolePort_1_Clock_2:R#2)   166667
- Setup time                                                                 -350
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             166317

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10330
-------------------------------------   ----- 
End-of-path arrival time (ps)           10330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell15      0      0  RISE       1

Data path
pin name                                                   model name      delay     AT   slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell15    530    530  154465  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell16      0    530  154465  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell16   1920   2450  154465  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:status_tc\/main_1         macrocell11      3211   5661  155987  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:status_tc\/q              macrocell11      2345   8006  155987  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:rstSts:stsreg\/status_0   statusicell8     2323  10330  155987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:rstSts:stsreg\/clock      statusicell8        0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_2:WinTimer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 156004p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ConsolePort_2_Clock_2:R#1 vs. ConsolePort_2_Clock_2:R#2)   166667
- Setup time                                                                 -350
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             166317

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10313
-------------------------------------   ----- 
End-of-path arrival time (ps)           10313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell5       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell5    530    530  154476  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell6      0    530  154476  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell6   1920   2450  154476  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:status_tc\/main_1         macrocell4      3194   5644  156004  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:status_tc\/q              macrocell4      2345   7989  156004  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:rstSts:stsreg\/status_0   statusicell3    2324  10313  156004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:rstSts:stsreg\/clock      statusicell3        0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 156398p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ConsolePort_2_Clock_2:R#1 vs. ConsolePort_2_Clock_2:R#2)   166667
- Setup time                                                                -4240
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             162427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6029
-------------------------------------   ---- 
End-of-path arrival time (ps)           6029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/clock  datapathcell9       0      0  RISE       1

Data path
pin name                                                       model name      delay     AT   slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell9     530    530  154089  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell10      0    530  154089  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell10   1920   2450  154089  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell10   3579   6029  156398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/clock  datapathcell10      0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 156399p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ConsolePort_2_Clock_2:R#1 vs. ConsolePort_2_Clock_2:R#2)   166667
- Setup time                                                                -4240
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             162427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6028
-------------------------------------   ---- 
End-of-path arrival time (ps)           6028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/clock  datapathcell9       0      0  RISE       1

Data path
pin name                                                       model name      delay     AT   slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell9     530    530  154089  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell10      0    530  154089  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell10   1920   2450  154089  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell9    3578   6028  156399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/clock  datapathcell9       0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 156774p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ConsolePort_1_Clock_2:R#1 vs. ConsolePort_1_Clock_2:R#2)   166667
- Setup time                                                                -4240
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             162427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5652
-------------------------------------   ---- 
End-of-path arrival time (ps)           5652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell15      0      0  RISE       1

Data path
pin name                                                     model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell15    530    530  154465  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell16      0    530  154465  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell16   1920   2450  154465  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell16   3202   5652  156774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/clock    datapathcell16      0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 156775p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ConsolePort_1_Clock_2:R#1 vs. ConsolePort_1_Clock_2:R#2)   166667
- Setup time                                                                -4240
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             162427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5651
-------------------------------------   ---- 
End-of-path arrival time (ps)           5651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell15      0      0  RISE       1

Data path
pin name                                                     model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell15    530    530  154465  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell16      0    530  154465  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell16   1920   2450  154465  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell15   3201   5651  156775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell15      0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 156786p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ConsolePort_2_Clock_2:R#1 vs. ConsolePort_2_Clock_2:R#2)   166667
- Setup time                                                                -4240
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             162427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5641
-------------------------------------   ---- 
End-of-path arrival time (ps)           5641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell5       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell5    530    530  154476  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell6      0    530  154476  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell6   1920   2450  154476  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell5   3191   5641  156786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell5       0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 156788p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ConsolePort_2_Clock_2:R#1 vs. ConsolePort_2_Clock_2:R#2)   166667
- Setup time                                                                -4240
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             162427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5639
-------------------------------------   ---- 
End-of-path arrival time (ps)           5639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell5       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell5    530    530  154476  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell6      0    530  154476  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell6   1920   2450  154476  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell6   3189   5639  156788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/clock    datapathcell6       0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/main_3
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 157564p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ConsolePort_1_Clock_2:R#1 vs. ConsolePort_1_Clock_2:R#2)   166667
- Setup time                                                                -2457
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6645
-------------------------------------   ---- 
End-of-path arrival time (ps)           6645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/clock  datapathcell19      0      0  RISE       1

Data path
pin name                                                     model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell19    530    530  153491  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell20      0    530  153491  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell20   1920   2450  153491  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/main_3      macrocell40      4195   6645  157564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell40         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_1:Net_61\/main_1
Capture Clock  : \ConsolePort_1:Net_61\/clock_0
Path slack     : 157574p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ConsolePort_1_Clock_2:R#1 vs. ConsolePort_1_Clock_2:R#2)   166667
- Setup time                                                                -2457
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6635
-------------------------------------   ---- 
End-of-path arrival time (ps)           6635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/clock  datapathcell19      0      0  RISE       1

Data path
pin name                                                     model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell19    530    530  153491  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell20      0    530  153491  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell20   1920   2450  153491  RISE       1
\ConsolePort_1:Net_61\/main_1                                macrocell38      4185   6635  157574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_61\/clock_0                             macrocell38         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/main_4
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 157988p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ConsolePort_1_Clock_2:R#1 vs. ConsolePort_1_Clock_2:R#2)   166667
- Setup time                                                                -2457
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6221
-------------------------------------   ---- 
End-of-path arrival time (ps)           6221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/clock  datapathcell19      0      0  RISE       1

Data path
pin name                                                     model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell19    530    530  153491  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell20      0    530  153491  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell20   1920   2450  153491  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/main_4      macrocell39      3771   6221  157988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell39         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 158151p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ConsolePort_2_Clock_2:R#1 vs. ConsolePort_2_Clock_2:R#2)   166667
- Setup time                                                                -4240
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             162427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4276
-------------------------------------   ---- 
End-of-path arrival time (ps)           4276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell24         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT   slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/q             macrocell24      875    875  155841  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell9   3401   4276  158151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/clock  datapathcell9       0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 158152p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ConsolePort_2_Clock_2:R#1 vs. ConsolePort_2_Clock_2:R#2)   166667
- Setup time                                                                -4240
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             162427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4274
-------------------------------------   ---- 
End-of-path arrival time (ps)           4274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell24         0      0  RISE       1

Data path
pin name                                                       model name      delay     AT   slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/q             macrocell24       875    875  155841  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell10   3399   4274  158152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/clock  datapathcell10      0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 158190p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ConsolePort_2_Clock_2:R#1 vs. ConsolePort_2_Clock_2:R#2)   166667
- Setup time                                                                -4240
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             162427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4237
-------------------------------------   ---- 
End-of-path arrival time (ps)           4237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell16         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/q             macrocell16      875    875  156138  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell6   3362   4237  158190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/clock    datapathcell6       0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/main_3
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 158302p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ConsolePort_2_Clock_2:R#1 vs. ConsolePort_2_Clock_2:R#2)   166667
- Setup time                                                                -2457
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5908
-------------------------------------   ---- 
End-of-path arrival time (ps)           5908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/clock  datapathcell9       0      0  RISE       1

Data path
pin name                                                     model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell9     530    530  154089  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell10      0    530  154089  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell10   1920   2450  154089  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/main_3      macrocell25      3458   5908  158302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell25         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_2:Net_61\/main_1
Capture Clock  : \ConsolePort_2:Net_61\/clock_0
Path slack     : 158319p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ConsolePort_2_Clock_2:R#1 vs. ConsolePort_2_Clock_2:R#2)   166667
- Setup time                                                                -2457
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5890
-------------------------------------   ---- 
End-of-path arrival time (ps)           5890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/clock  datapathcell9       0      0  RISE       1

Data path
pin name                                                     model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell9     530    530  154089  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell10      0    530  154089  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell10   1920   2450  154089  RISE       1
\ConsolePort_2:Net_61\/main_1                                macrocell23      3440   5890  158319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_61\/clock_0                             macrocell23         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/main_4
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 158319p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ConsolePort_2_Clock_2:R#1 vs. ConsolePort_2_Clock_2:R#2)   166667
- Setup time                                                                -2457
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5890
-------------------------------------   ---- 
End-of-path arrival time (ps)           5890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/clock  datapathcell9       0      0  RISE       1

Data path
pin name                                                     model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell9     530    530  154089  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell10      0    530  154089  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell10   1920   2450  154089  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/main_4      macrocell24      3440   5890  158319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell24         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 158352p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ConsolePort_1_Clock_2:R#1 vs. ConsolePort_1_Clock_2:R#2)   166667
- Setup time                                                                -4240
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             162427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4075
-------------------------------------   ---- 
End-of-path arrival time (ps)           4075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell39         0      0  RISE       1

Data path
pin name                                                       model name      delay     AT   slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/q             macrocell39       875    875  156042  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell19   3200   4075  158352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/clock  datapathcell19      0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 158354p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ConsolePort_1_Clock_2:R#1 vs. ConsolePort_1_Clock_2:R#2)   166667
- Setup time                                                                -4240
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             162427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4073
-------------------------------------   ---- 
End-of-path arrival time (ps)           4073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell39         0      0  RISE       1

Data path
pin name                                                       model name      delay     AT   slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/q             macrocell39       875    875  156042  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell20   3198   4073  158354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/clock  datapathcell20      0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:run_mode\/q
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/main_2
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 158404p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ConsolePort_2_Clock_2:R#1 vs. ConsolePort_2_Clock_2:R#2)   166667
- Setup time                                                                -2457
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5806
-------------------------------------   ---- 
End-of-path arrival time (ps)           5806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:run_mode\/clock_0       macrocell22         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:run_mode\/q           macrocell22    875    875  158167  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/main_2  macrocell25   4931   5806  158404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell25         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 158448p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ConsolePort_2_Clock_2:R#1 vs. ConsolePort_2_Clock_2:R#2)   166667
- Setup time                                                                -4240
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             162427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3979
-------------------------------------   ---- 
End-of-path arrival time (ps)           3979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell16         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/q             macrocell16      875    875  156138  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell5   3104   3979  158448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell5       0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 158486p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ConsolePort_1_Clock_2:R#1 vs. ConsolePort_1_Clock_2:R#2)   166667
- Setup time                                                                -4240
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             162427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3941
-------------------------------------   ---- 
End-of-path arrival time (ps)           3941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell31         0      0  RISE       1

Data path
pin name                                                     model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/q             macrocell31       875    875  156281  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell16   3066   3941  158486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/clock    datapathcell16      0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/main_4
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 158535p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ConsolePort_1_Clock_2:R#1 vs. ConsolePort_1_Clock_2:R#2)   166667
- Setup time                                                                -2457
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5674
-------------------------------------   ---- 
End-of-path arrival time (ps)           5674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell15      0      0  RISE       1

Data path
pin name                                                   model name      delay     AT   slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell15    530    530  154465  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell16      0    530  154465  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell16   1920   2450  154465  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/main_4      macrocell31      3224   5674  158535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell31         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_1:WinTimer:TimerUDB:trig_disable\/main_3
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 158535p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ConsolePort_1_Clock_2:R#1 vs. ConsolePort_1_Clock_2:R#2)   166667
- Setup time                                                                -2457
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5674
-------------------------------------   ---- 
End-of-path arrival time (ps)           5674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell15      0      0  RISE       1

Data path
pin name                                                   model name      delay     AT   slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell15    530    530  154465  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell16      0    530  154465  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell16   1920   2450  154465  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/main_3      macrocell32      3224   5674  158535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell32         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_2:WinTimer:TimerUDB:trig_disable\/main_2
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 158554p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ConsolePort_2_Clock_2:R#1 vs. ConsolePort_2_Clock_2:R#2)   166667
- Setup time                                                                -2457
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5655
-------------------------------------   ---- 
End-of-path arrival time (ps)           5655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell5       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell5    530    530  154476  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell6      0    530  154476  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell6   1920   2450  154476  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/main_2      macrocell17     3205   5655  158554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell17         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/main_3
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 158566p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ConsolePort_2_Clock_2:R#1 vs. ConsolePort_2_Clock_2:R#2)   166667
- Setup time                                                                -2457
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5644
-------------------------------------   ---- 
End-of-path arrival time (ps)           5644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell5       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell5    530    530  154476  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell6      0    530  154476  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell6   1920   2450  154476  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/main_3      macrocell16     3194   5644  158566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell16         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 158591p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ConsolePort_1_Clock_2:R#1 vs. ConsolePort_1_Clock_2:R#2)   166667
- Setup time                                                                -4240
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             162427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell31         0      0  RISE       1

Data path
pin name                                                     model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/q             macrocell31       875    875  156281  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell15   2960   3835  158591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell15      0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:run_mode\/q
Path End       : \ConsolePort_2:Net_61\/main_0
Capture Clock  : \ConsolePort_2:Net_61\/clock_0
Path slack     : 158970p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ConsolePort_2_Clock_2:R#1 vs. ConsolePort_2_Clock_2:R#2)   166667
- Setup time                                                                -2457
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5240
-------------------------------------   ---- 
End-of-path arrival time (ps)           5240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:run_mode\/clock_0       macrocell22         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:run_mode\/q  macrocell22    875    875  158167  RISE       1
\ConsolePort_2:Net_61\/main_0                   macrocell23   4365   5240  158970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_61\/clock_0                             macrocell23         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:run_mode\/q
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/main_3
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 158970p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ConsolePort_2_Clock_2:R#1 vs. ConsolePort_2_Clock_2:R#2)   166667
- Setup time                                                                -2457
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5240
-------------------------------------   ---- 
End-of-path arrival time (ps)           5240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:run_mode\/clock_0       macrocell22         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:run_mode\/q           macrocell22    875    875  158167  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/main_3  macrocell24   4365   5240  158970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell24         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:run_mode\/q
Path End       : \ConsolePort_1:Net_61\/main_0
Capture Clock  : \ConsolePort_1:Net_61\/clock_0
Path slack     : 159932p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ConsolePort_1_Clock_2:R#1 vs. ConsolePort_1_Clock_2:R#2)   166667
- Setup time                                                                -2457
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4278
-------------------------------------   ---- 
End-of-path arrival time (ps)           4278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:run_mode\/clock_0       macrocell37         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:run_mode\/q  macrocell37    875    875  157381  RISE       1
\ConsolePort_1:Net_61\/main_0                   macrocell38   3403   4278  159932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_61\/clock_0                             macrocell38         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:run_mode\/q
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/main_2
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 159934p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ConsolePort_1_Clock_2:R#1 vs. ConsolePort_1_Clock_2:R#2)   166667
- Setup time                                                                -2457
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4276
-------------------------------------   ---- 
End-of-path arrival time (ps)           4276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:run_mode\/clock_0       macrocell37         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:run_mode\/q           macrocell37    875    875  157381  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/main_2  macrocell40   3401   4276  159934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell40         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/main_2
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 159953p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ConsolePort_2_Clock_2:R#1 vs. ConsolePort_2_Clock_2:R#2)   166667
- Setup time                                                                -2457
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4257
-------------------------------------   ---- 
End-of-path arrival time (ps)           4257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell24         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/q       macrocell24    875    875  155841  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/main_2  macrocell24   3382   4257  159953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell24         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/main_1
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 159978p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ConsolePort_2_Clock_2:R#1 vs. ConsolePort_2_Clock_2:R#2)   166667
- Setup time                                                                -2457
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4232
-------------------------------------   ---- 
End-of-path arrival time (ps)           4232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell16         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/q       macrocell16    875    875  156138  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/main_1  macrocell16   3357   4232  159978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell16         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_2:WinTimer:TimerUDB:trig_disable\/main_0
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 159982p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ConsolePort_2_Clock_2:R#1 vs. ConsolePort_2_Clock_2:R#2)   166667
- Setup time                                                                -2457
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4228
-------------------------------------   ---- 
End-of-path arrival time (ps)           4228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell16         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/q       macrocell16    875    875  156138  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/main_0  macrocell17   3353   4228  159982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell17         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/main_1
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 160107p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ConsolePort_2_Clock_2:R#1 vs. ConsolePort_2_Clock_2:R#2)   166667
- Setup time                                                                -2457
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4103
-------------------------------------   ---- 
End-of-path arrival time (ps)           4103
 
Launch Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                               clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell5        0      0  RISE       1

Data path
pin name                                                                model name    delay     AT   slack  edge  Fanout
----------------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5    847    847  160107  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/main_1                 macrocell24    3256   4103  160107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell24         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/main_2
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 160145p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ConsolePort_1_Clock_2:R#1 vs. ConsolePort_1_Clock_2:R#2)   166667
- Setup time                                                                -2457
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4065
-------------------------------------   ---- 
End-of-path arrival time (ps)           4065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell39         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/q       macrocell39    875    875  156042  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/main_2  macrocell39   3190   4065  160145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell39         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/main_1
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 160150p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ConsolePort_1_Clock_2:R#1 vs. ConsolePort_1_Clock_2:R#2)   166667
- Setup time                                                                -2457
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4060
-------------------------------------   ---- 
End-of-path arrival time (ps)           4060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell39         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/q       macrocell39    875    875  156042  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/main_1  macrocell40   3185   4060  160150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell40         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:run_mode\/q
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/main_3
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 160219p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ConsolePort_1_Clock_2:R#1 vs. ConsolePort_1_Clock_2:R#2)   166667
- Setup time                                                                -2457
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3991
-------------------------------------   ---- 
End-of-path arrival time (ps)           3991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:run_mode\/clock_0       macrocell37         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:run_mode\/q           macrocell37    875    875  157381  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/main_3  macrocell39   3116   3991  160219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell39         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/main_1
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 160246p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ConsolePort_2_Clock_2:R#1 vs. ConsolePort_2_Clock_2:R#2)   166667
- Setup time                                                                -2457
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3964
-------------------------------------   ---- 
End-of-path arrival time (ps)           3964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell24         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/q       macrocell24    875    875  155841  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/main_1  macrocell25   3089   3964  160246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell25         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/main_2
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 160277p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ConsolePort_1_Clock_2:R#1 vs. ConsolePort_1_Clock_2:R#2)   166667
- Setup time                                                                -2457
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3933
-------------------------------------   ---- 
End-of-path arrival time (ps)           3933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/q       macrocell31    875    875  156281  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/main_2  macrocell31   3058   3933  160277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell31         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_1:WinTimer:TimerUDB:trig_disable\/main_1
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 160277p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ConsolePort_1_Clock_2:R#1 vs. ConsolePort_1_Clock_2:R#2)   166667
- Setup time                                                                -2457
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3933
-------------------------------------   ---- 
End-of-path arrival time (ps)           3933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/q       macrocell31    875    875  156281  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/main_1  macrocell32   3058   3933  160277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell32         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/main_0
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 160549p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ConsolePort_2_Clock_2:R#1 vs. ConsolePort_2_Clock_2:R#2)   166667
- Setup time                                                                -2457
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3661
-------------------------------------   ---- 
End-of-path arrival time (ps)           3661
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                             clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell3        0      0  RISE       1

Data path
pin name                                                              model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    847    847  160549  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/main_0                 macrocell16    2814   3661  160549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell16         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:run_mode\/q
Path End       : \ConsolePort_2:WinTimer:TimerUDB:trig_disable\/main_1
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 160558p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ConsolePort_2_Clock_2:R#1 vs. ConsolePort_2_Clock_2:R#2)   166667
- Setup time                                                                -2457
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3652
-------------------------------------   ---- 
End-of-path arrival time (ps)           3652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:run_mode\/clock_0         macrocell15         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:run_mode\/q           macrocell15    875    875  158006  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/main_1  macrocell17   2777   3652  160558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell17         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \ConsolePort_2:WinTimer:TimerUDB:run_mode\/main_0
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:run_mode\/clock_0
Path slack     : 160566p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ConsolePort_2_Clock_2:R#1 vs. ConsolePort_2_Clock_2:R#2)   166667
- Setup time                                                                -2457
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3644
-------------------------------------   ---- 
End-of-path arrival time (ps)           3644
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                             clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell3        0      0  RISE       1

Data path
pin name                                                              model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    847    847  160549  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:run_mode\/main_0                     macrocell15    2797   3644  160566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:run_mode\/clock_0         macrocell15         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:run_mode\/q
Path End       : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/main_2
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 160568p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ConsolePort_2_Clock_2:R#1 vs. ConsolePort_2_Clock_2:R#2)   166667
- Setup time                                                                -2457
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3642
-------------------------------------   ---- 
End-of-path arrival time (ps)           3642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:run_mode\/clock_0         macrocell15         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:run_mode\/q           macrocell15    875    875  158006  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/main_2  macrocell16   2767   3642  160568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell16         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:trig_disable\/q
Path End       : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/main_5
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 160741p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ConsolePort_2_Clock_2:R#1 vs. ConsolePort_2_Clock_2:R#2)   166667
- Setup time                                                                -2457
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3469
-------------------------------------   ---- 
End-of-path arrival time (ps)           3469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell17         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/q       macrocell17    875    875  160741  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/main_5  macrocell16   2594   3469  160741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell16         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/q
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/main_5
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 160741p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ConsolePort_1_Clock_2:R#1 vs. ConsolePort_1_Clock_2:R#2)   166667
- Setup time                                                                -2457
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3469
-------------------------------------   ---- 
End-of-path arrival time (ps)           3469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell40         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/q       macrocell40    875    875  160741  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/main_5  macrocell39   2594   3469  160741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell39         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/q
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/main_4
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 160743p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ConsolePort_1_Clock_2:R#1 vs. ConsolePort_1_Clock_2:R#2)   166667
- Setup time                                                                -2457
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3467
-------------------------------------   ---- 
End-of-path arrival time (ps)           3467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell40         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/q       macrocell40    875    875  160741  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/main_4  macrocell40   2592   3467  160743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell40         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:trig_disable\/q
Path End       : \ConsolePort_2:WinTimer:TimerUDB:trig_disable\/main_4
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 160744p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ConsolePort_2_Clock_2:R#1 vs. ConsolePort_2_Clock_2:R#2)   166667
- Setup time                                                                -2457
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3466
-------------------------------------   ---- 
End-of-path arrival time (ps)           3466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell17         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/q       macrocell17    875    875  160741  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/main_4  macrocell17   2591   3466  160744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell17         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:run_mode\/q
Path End       : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/main_3
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 160746p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ConsolePort_1_Clock_2:R#1 vs. ConsolePort_1_Clock_2:R#2)   166667
- Setup time                                                                -2457
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3464
-------------------------------------   ---- 
End-of-path arrival time (ps)           3464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:run_mode\/clock_0         macrocell30         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:run_mode\/q           macrocell30    875    875  158181  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/main_3  macrocell31   2589   3464  160746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell31         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:run_mode\/q
Path End       : \ConsolePort_1:WinTimer:TimerUDB:trig_disable\/main_2
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 160746p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ConsolePort_1_Clock_2:R#1 vs. ConsolePort_1_Clock_2:R#2)   166667
- Setup time                                                                -2457
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3464
-------------------------------------   ---- 
End-of-path arrival time (ps)           3464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:run_mode\/clock_0         macrocell30         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:run_mode\/q           macrocell30    875    875  158181  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/main_2  macrocell32   2589   3464  160746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell32         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/q
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/main_4
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 160755p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ConsolePort_2_Clock_2:R#1 vs. ConsolePort_2_Clock_2:R#2)   166667
- Setup time                                                                -2457
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3454
-------------------------------------   ---- 
End-of-path arrival time (ps)           3454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell25         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/q       macrocell25    875    875  160755  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/main_4  macrocell25   2579   3454  160755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell25         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/q
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/main_5
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 160756p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ConsolePort_2_Clock_2:R#1 vs. ConsolePort_2_Clock_2:R#2)   166667
- Setup time                                                                -2457
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3453
-------------------------------------   ---- 
End-of-path arrival time (ps)           3453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell25         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/q       macrocell25    875    875  160755  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/main_5  macrocell24   2578   3453  160756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell24         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:run_mode\/main_0
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:run_mode\/clock_0
Path slack     : 161029p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ConsolePort_1_Clock_2:R#1 vs. ConsolePort_1_Clock_2:R#2)   166667
- Setup time                                                                -2457
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3180
-------------------------------------   ---- 
End-of-path arrival time (ps)           3180
 
Launch Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                               clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell10       0      0  RISE       1

Data path
pin name                                                                model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell10    847    847  161029  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:run_mode\/main_0                     macrocell37     2333   3180  161029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:run_mode\/clock_0       macrocell37         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/main_1
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 161029p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ConsolePort_1_Clock_2:R#1 vs. ConsolePort_1_Clock_2:R#2)   166667
- Setup time                                                                -2457
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3180
-------------------------------------   ---- 
End-of-path arrival time (ps)           3180
 
Launch Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                               clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell10       0      0  RISE       1

Data path
pin name                                                                model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell10    847    847  161029  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/main_1                 macrocell39     2333   3180  161029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell39         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:trig_disable\/q
Path End       : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/main_5
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 161035p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ConsolePort_1_Clock_2:R#1 vs. ConsolePort_1_Clock_2:R#2)   166667
- Setup time                                                                -2457
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3175
-------------------------------------   ---- 
End-of-path arrival time (ps)           3175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell32         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/q       macrocell32    875    875  161035  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/main_5  macrocell31   2300   3175  161035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell31         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:trig_disable\/q
Path End       : \ConsolePort_1:WinTimer:TimerUDB:trig_disable\/main_4
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 161035p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ConsolePort_1_Clock_2:R#1 vs. ConsolePort_1_Clock_2:R#2)   166667
- Setup time                                                                -2457
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3175
-------------------------------------   ---- 
End-of-path arrival time (ps)           3175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell32         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/q       macrocell32    875    875  161035  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/main_4  macrocell32   2300   3175  161035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell32         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:run_mode\/main_0
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:run_mode\/clock_0
Path slack     : 161035p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ConsolePort_2_Clock_2:R#1 vs. ConsolePort_2_Clock_2:R#2)   166667
- Setup time                                                                -2457
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3175
-------------------------------------   ---- 
End-of-path arrival time (ps)           3175
 
Launch Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                               clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell5        0      0  RISE       1

Data path
pin name                                                                model name    delay     AT   slack  edge  Fanout
----------------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5    847    847  160107  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:run_mode\/main_0                     macrocell22    2328   3175  161035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:run_mode\/clock_0       macrocell22         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \ConsolePort_1:WinTimer:TimerUDB:run_mode\/main_0
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:run_mode\/clock_0
Path slack     : 161037p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ConsolePort_1_Clock_2:R#1 vs. ConsolePort_1_Clock_2:R#2)   166667
- Setup time                                                                -2457
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3173
-------------------------------------   ---- 
End-of-path arrival time (ps)           3173
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                             clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell8        0      0  RISE       1

Data path
pin name                                                              model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell8    847    847  161037  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:run_mode\/main_0                     macrocell30    2326   3173  161037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:run_mode\/clock_0         macrocell30         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/main_1
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 161037p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ConsolePort_1_Clock_2:R#1 vs. ConsolePort_1_Clock_2:R#2)   166667
- Setup time                                                                -2457
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3173
-------------------------------------   ---- 
End-of-path arrival time (ps)           3173
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                             clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell8        0      0  RISE       1

Data path
pin name                                                              model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell8    847    847  161037  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/main_1                 macrocell31    2326   3173  161037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell31         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

