$date
	Thu Feb 19 09:52:21 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_ringc $end
$var wire 4 ! count [3:0] $end
$var reg 1 " clk $end
$var reg 1 # ori $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # ori $end
$var wire 1 $ rst $end
$var reg 4 % count [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
1$
0#
1"
b0 !
$end
#5
0"
#10
1"
0$
#15
0"
#20
b1010 !
b1010 %
1"
1#
#25
0"
#30
b101 !
b101 %
1"
0#
#35
0"
#40
b1010 !
b1010 %
1"
#45
0"
#50
b101 !
b101 %
1"
#55
0"
#60
b1010 !
b1010 %
1"
#65
0"
#70
b101 !
b101 %
1"
#75
0"
#80
b1010 !
b1010 %
1"
#85
0"
#90
b101 !
b101 %
1"
#95
0"
#100
b1010 !
b1010 %
1"
#105
0"
#110
b101 !
b101 %
1"
#115
0"
#120
b1010 !
b1010 %
1"
#125
0"
#130
b101 !
b101 %
1"
