// Seed: 77444213
module module_0 (
    input uwire id_0,
    input wand id_1,
    output supply0 id_2,
    input supply0 id_3,
    output wand id_4,
    input wire id_5,
    input uwire id_6,
    input tri1 id_7,
    input tri1 id_8,
    input wand id_9
    , id_11
);
  always @(posedge 1, posedge 1) id_4 = id_1;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    output wor id_2,
    input tri id_3,
    input uwire id_4,
    output wire id_5,
    input wire id_6,
    input wor id_7,
    input wor id_8,
    input tri0 id_9,
    output tri0 id_10,
    output supply0 id_11,
    input tri id_12,
    output wand id_13,
    input uwire id_14,
    input uwire id_15,
    output wand id_16,
    output supply0 id_17,
    output wand id_18,
    input supply0 id_19,
    input tri0 id_20,
    input wand id_21,
    output tri1 id_22,
    input tri id_23,
    input wire id_24,
    input wor id_25,
    input tri id_26,
    output supply1 id_27,
    input tri id_28,
    output tri id_29,
    output supply1 id_30,
    output wand id_31,
    input tri0 id_32
);
  generate
    wand id_34 = id_0, id_35;
  endgenerate
  module_0 modCall_1 (
      id_34,
      id_28,
      id_2,
      id_32,
      id_18,
      id_24,
      id_9,
      id_4,
      id_32,
      id_9
  );
  assign modCall_1.type_14 = 0;
endmodule
