/* Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(10CL016Y) Path("D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/") File("output_file.jic") MfrSpec(OpMask(1) SEC_Device(EPCQ64) Child_OpMask(1 1));

ChainEnd;

AlteraBegin;
	ChainType(JTAG);
AlteraEnd;
