// Seed: 2292595414
module module_0 (
    input tri1 id_0,
    input supply1 id_1,
    input supply1 id_2,
    input supply0 id_3,
    output tri id_4,
    input wire id_5,
    input tri id_6,
    input tri id_7,
    output tri0 id_8,
    input wand id_9,
    input tri1 id_10,
    output tri id_11,
    input wire id_12,
    output tri id_13,
    input supply1 id_14,
    output tri1 id_15,
    output tri0 id_16,
    output supply1 id_17,
    output tri0 id_18,
    output supply0 id_19,
    output wand id_20,
    input tri0 id_21,
    output uwire id_22,
    input uwire id_23,
    input tri1 id_24
);
  assign id_13 = 1'b0;
endmodule
module module_1 (
    output uwire id_0,
    output tri id_1,
    input supply1 id_2,
    input wire id_3,
    input tri1 id_4
);
  tri1 id_6 = id_3;
  module_0(
      id_2,
      id_6,
      id_2,
      id_3,
      id_0,
      id_3,
      id_4,
      id_4,
      id_1,
      id_6,
      id_6,
      id_1,
      id_2,
      id_1,
      id_3,
      id_0,
      id_0,
      id_6,
      id_6,
      id_0,
      id_6,
      id_4,
      id_0,
      id_6,
      id_6
  );
endmodule
