# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../hdl/mini_project_2/bfloat16_adder_pipelined.v" \

sv xil_defaultlib  \
"../../../../../../hdl/mini_project_2/tb_bfloat16_adder_pipelined.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
