"use strict";(self.webpackChunkapache_teaclave_incubating=self.webpackChunkapache_teaclave_incubating||[]).push([[989],{956:(e,t,n)=>{n.r(t),n.d(t,{assets:()=>o,contentTitle:()=>a,default:()=>l,frontMatter:()=>c,metadata:()=>r,toc:()=>d});const r=JSON.parse('{"id":"sgx-sdk-docs/documents/is_x86_feature_detected-in-sgx-sdk","title":"is_x86_feature_detected in Teaclave SGX SDK","description":"Background","source":"@site/docs/sgx-sdk-docs/documents/is_x86_feature_detected-in-sgx-sdk.md","sourceDirName":"sgx-sdk-docs/documents","slug":"/sgx-sdk-docs/documents/is_x86_feature_detected-in-sgx-sdk","permalink":"/docs/sgx-sdk-docs/documents/is_x86_feature_detected-in-sgx-sdk","draft":false,"unlisted":false,"editUrl":"https://github.com/apache/incubator-teaclave-website/tree/master/sgx-sdk-api-docs/docs/sgx-sdk-docs/documents/is_x86_feature_detected-in-sgx-sdk.md","tags":[],"version":"current","frontMatter":{"permalink":"/sgx-sdk-docs/is_x86_feature_detected-in-sgx-sdk"},"sidebar":"tutorialSidebar","previous":{"title":"Everything about CVE-2020-5499","permalink":"/docs/sgx-sdk-docs/documents/everything-about-cve-2020-5499"},"next":{"title":"Background","permalink":"/docs/sgx-sdk-docs/documents/mitigation-of-intel-sa-00219-in-rust-sgx"}}');var i=n(4848),s=n(8453);const c={permalink:"/sgx-sdk-docs/is_x86_feature_detected-in-sgx-sdk"},a="is_x86_feature_detected in Teaclave SGX SDK",o={},d=[{value:"Background",id:"background",level:2},{value:"Solution",id:"solution",level:2},{value:"Performance concerns",id:"performance-concerns",level:2}];function u(e){const t={a:"a",code:"code",h1:"h1",h2:"h2",header:"header",li:"li",ol:"ol",p:"p",pre:"pre",...(0,s.R)(),...e.components};return(0,i.jsxs)(i.Fragment,{children:[(0,i.jsx)(t.header,{children:(0,i.jsxs)(t.h1,{id:"is_x86_feature_detected-in-teaclave-sgx-sdk",children:[(0,i.jsx)(t.code,{children:"is_x86_feature_detected"})," in Teaclave SGX SDK"]})}),"\n",(0,i.jsx)(t.h2,{id:"background",children:"Background"}),"\n",(0,i.jsxs)(t.p,{children:["Crates often use ",(0,i.jsx)(t.code,{children:"is_x86_feature_detected"})," to select appropriate implementations\r\n(such as AVX/SSE/SSSE/FMA). It triggers ",(0,i.jsx)(t.code,{children:"cpuid"})," instruction in default ",(0,i.jsx)(t.code,{children:"libstd"}),"\r\nimplementation on x86_64. We want to avoid such kind of SGX in-compatible\r\ninstructions and unnecessary AEX events."]}),"\n",(0,i.jsx)(t.h2,{id:"solution",children:"Solution"}),"\n",(0,i.jsx)(t.p,{children:"We found that Intel's SDK initializes its optimized libraries in a way of:"}),"\n",(0,i.jsxs)(t.ol,{children:["\n",(0,i.jsxs)(t.li,{children:["initialize a global cpu feature indicator by enclave initialization parameter\r\nin ",(0,i.jsx)(t.a,{href:"https://github.com/intel/linux-sgx/blob/042849cef8db1f0384e52e8cebcd8820c7754398/psw/urts/enclave_creator_hw_com.cpp#L61",children:"urts"})]}),"\n"]}),"\n",(0,i.jsx)(t.pre,{children:(0,i.jsx)(t.code,{className:"language-c",children:"//Since CPUID instruction is NOT supported within enclave, we enumerate the cpu features here and send to tRTS.\r\nget_cpu_features(&info.cpu_features);\r\nget_cpu_features_ext(&info.cpu_features_ext);\r\ninit_cpuinfo((uint32_t *)info.cpuinfo_table);\n"})}),"\n",(0,i.jsxs)(t.ol,{start:"2",children:["\n",(0,i.jsxs)(t.li,{children:["Initialize optimized libraries according to the global cpu feature indicator\r\nin ",(0,i.jsx)(t.a,{href:"https://github.com/intel/linux-sgx/blob/042849cef8db1f0384e52e8cebcd8820c7754398/sdk/trts/init_enclave.cpp#L169",children:"trts"})]}),"\n"]}),"\n",(0,i.jsx)(t.pre,{children:(0,i.jsx)(t.code,{className:"language-c",children:"// optimized libs\r\nif (SDK_VERSION_2_0 < g_sdk_version || sys_features.size != 0)\r\n{\r\n  if (0 != init_optimized_libs(cpu_features, (uint32_t*)sys_features.cpuinfo_table, xfrm))\r\n  {\r\n    return -1;\r\n  }\r\n}\n"})}),"\n",(0,i.jsxs)(t.p,{children:["We found that in ",(0,i.jsx)(t.code,{children:"init_optimized_libs"}),", a global variable\r\n",(0,i.jsx)(t.code,{children:"g_cpu_feature_indicator"})," is initialized to store the ",(0,i.jsx)(t.code,{children:"feature_bit_array"})," which\r\ncontains everything we need!"]}),"\n",(0,i.jsx)(t.pre,{children:(0,i.jsx)(t.code,{className:"language-c",children:"static int set_global_feature_indicator(uint64_t feature_bit_array, uint64_t xfrm) {\r\n    ......\r\n    g_cpu_feature_indicator = feature_bit_array;\r\n    return 0;\r\n}\n"})}),"\n",(0,i.jsxs)(t.p,{children:["Since Rust SGX SDK depends on trts, we can simply re-use the\r\n",(0,i.jsx)(t.code,{children:"g_cpu_feature_indicator"})," and simulate the ",(0,i.jsx)(t.code,{children:"is_x86_feature_detected"})," macro\r\neasily! First we import the value from trts:"]}),"\n",(0,i.jsx)(t.pre,{children:(0,i.jsx)(t.code,{className:"language-rust",children:'#[link(name = "sgx_trts")]\r\nextern {\r\n    static g_cpu_feature_indicator: uint64_t;\r\n    static EDMM_supported: c_int;\r\n}\r\n\r\n#[inline]\r\npub fn rsgx_get_cpu_feature() -> u64 {\r\n    unsafe { g_cpu_feature_indicator }\r\n}\n'})}),"\n",(0,i.jsxs)(t.p,{children:["Then parse ",(0,i.jsx)(t.code,{children:"g_cpu_feature_indicator"})," like std_detect:"]}),"\n",(0,i.jsx)(t.pre,{children:(0,i.jsx)(t.code,{className:"language-rust",children:'#[macro_export]\r\nmacro_rules! is_cpu_feature_supported {\r\n    ($feature:expr) => ( (($feature & $crate::enclave::rsgx_get_cpu_feature()) != 0) )\r\n}\r\n\r\n#[macro_export]\r\nmacro_rules! is_x86_feature_detected {\r\n    ("ia32") => {\r\n        $crate::cpu_feature::check_for($crate::cpu_feature::Feature::ia32)\r\n    };\r\n    ...\r\n}\n'})}),"\n",(0,i.jsx)(t.h2,{id:"performance-concerns",children:"Performance concerns"}),"\n",(0,i.jsxs)(t.p,{children:['We observed that some crates (such as matrixmultiply) are likely to use the\r\nhighest level of instructions for speed up. But it may not be the best solution.\r\nFor example, the "machine-learning" SGX sample depends on rusty-machine and\r\nmatrixmultiply, which intend to use AVX instruction if supported. However, if we\r\nuse the "fallback" mode, it\'ll be about 10x faster than the AVX version. The AVX\r\noptimiztion is pretty complicated and I have no time to read Intel\'s ',(0,i.jsx)(t.a,{href:"https://www.intel.com/content/dam/www/public/us/en/documents/manuals/64-ia-32-architectures-optimization-manual.pdf",children:"Intel\xae 64\r\nand IA-32 Architectures Optimization Reference\r\nManual"}),".\r\nAnd I don't think either of crate's owner or llvm backend can optimize it\r\nideally. I recommend to choose the appropirate instruction set per workload."]})]})}function l(e={}){const{wrapper:t}={...(0,s.R)(),...e.components};return t?(0,i.jsx)(t,{...e,children:(0,i.jsx)(u,{...e})}):u(e)}},8453:(e,t,n)=>{n.d(t,{R:()=>c,x:()=>a});var r=n(6540);const i={},s=r.createContext(i);function c(e){const t=r.useContext(s);return r.useMemo(function(){return"function"==typeof e?e(t):{...t,...e}},[t,e])}function a(e){let t;return t=e.disableParentContext?"function"==typeof e.components?e.components(i):e.components||i:c(e.components),r.createElement(s.Provider,{value:t},e.children)}}}]);