**Aurora and FIFO Removal**
-----------------
A. To remove Aurora, Fifo, and their related blocks (like the ila between the fifo and BF, the inverter block before the fifo, the constants blocks, etc.) from the design, run the following tcl commands on the "TCL Concole" of vivado after opening the block diagram:

delete_bd_objs [get_bd_nets sim_data_probe_0_axis_tvalid] [get_bd_nets aurora_8b10b_1_s_axi_tx_tready] [get_bd_nets sim_data_probe_0_axis_tdata] [get_bd_nets aurora_8b10b_1_user_clk_out] [get_bd_cells sim_data_probe_0]

delete_bd_objs [get_bd_nets xlconstant_0_dout] [get_bd_nets xlconstant_1_dout] [get_bd_nets xlconstant_5_dout] [get_bd_nets xlconstant_6_dout] [get_bd_nets xlconstant_7_dout] [get_bd_nets xlconstant_8_dout] [get_bd_cells xlconstant_0] [get_bd_cells xlconstant_1] [get_bd_cells xlconstant_5] [get_bd_cells xlconstant_6] [get_bd_cells xlconstant_7] [get_bd_cells xlconstant_8]

delete_bd_objs [get_bd_intf_nets GT_DIFF_REFCLK1_1] [get_bd_nets aurora_8b10b_0_rx_channel_up] [get_bd_nets aurora_8b10b_0_user_clk_out] [get_bd_nets aurora_8b10b_0_sys_reset_out] [get_bd_intf_nets aurora_8b10b_0_USER_DATA_M_AXI_RX] [get_bd_intf_nets GT_SERIAL_RX_1] [get_bd_nets reset_button_1] [get_bd_nets aurora_8b10b_0_gt_reset_out] [get_bd_nets aurora_8b10b_0_gt_refclk1_out] [get_bd_cells aurora_8b10b_0]

delete_bd_objs [get_bd_intf_nets aurora_8b10b_1_GT_SERIAL_TX] [get_bd_cells aurora_8b10b_1]

delete_bd_objs [get_bd_nets util_vector_logic_0_Res] [get_bd_cells util_vector_logic_0]

delete_bd_objs [get_bd_nets axis_data_fifo_0_axis_data_count] [get_bd_nets axis_data_fifo_0_axis_rd_data_count] [get_bd_cells axis_data_fifo_0]

delete_bd_objs [get_bd_nets axis_data_fifo_0_m_axis_tdata] [get_bd_nets axis_data_fifo_0_m_axis_tvalid] [get_bd_nets BeamformerIP_0_fifo_axis_tready] [get_bd_cells ila_0]


B. Additional adaptation and edits:

1. system_top.v: comment away the involves the following ports (pins): GT_DIFF_REFCLK1_clk_n, GT_DIFF_REFCLK1_clk_p, GT_SERIAL_RX_rxn, GT_SERIAL_RX_rxp, GT_SERIAL_TX_txn, and GT_SERIAL_TX_txp.

2. bitstream.xdc: comment away the constraints of Aurora. They are the lines constrainting the following ports: GT_DIFF_REFCLK1_clk_n, GT_DIFF_REFCLK1_clk_p, GT_SERIAL_RX_rxn, GT_SERIAL_RX_rxp, GT_SERIAL_TX_txn, and GT_SERIAL_TX_txp.

3. system_i_bak_wrapper.v: it should be automatically updated once running the synthesis or even by pressing "validate design".

C. In order to avoid having TPWS violation that appears in Vivado 2017.2.1:
Specify “Matched Routing” property for both “axi_ethernet_clkgen/CLKOUT2” and “axi_ethernet_clkgen/CLKOUT3” by run the following TCL command:
set_property -dict [list CONFIG.CLKOUT2_MATCHED_ROUTING {true} CONFIG.CLKOUT3_MATCHED_ROUTING {true}] [get_bd_cells axi_ethernet_clkgen]




