# This viminfo file was generated by Vim 7.4.
# You may edit it if you're careful!

# Value of 'encoding' when this file was written
*encoding=latin1


# hlsearch on (H) or off (h):
~h
# Last Search Pattern:
~MSle0/kasndf

# Last Substitute Search Pattern:
~MSle0~&sw

# Last Substitute String:
$volume

# Command Line History (newest to oldest):
:wq
:w
:edit src/uart_rx.v
:edit src/top.v
:q
:edit src/debouncer.v
:split v
:edit src/pwm_audio.v
:edit src/encoder.v
:splitv
:edit /home/mar570/home/2_rtl/4_signals/1_pwm/src/top.v
:%s/sw/volume/gc
:%s/sw/volume/g
:edit src/top2.v
:edit *.xdc
:edit src/tcounter.v
:edit src/sound.v
:edit src/test_fifo.v
:edit src/fifo_template.v
:edit src/uart_tx.v
:edit Basys3_Master.xdc
:edit uart_bidir.xdc
:edit /home/mar570/home/Basys3_Master.xdc
:edit /home/mar570/home/2_rtl/1_state_machines/2_debouncer/src/debouncer.v
:vim src/debouncer.v
:!edit src/sound.v
:edit ~/home/2_rtl/2_communication/5_UART_bidir/src/uart_rx.v
:edit /home/mar570/home/2_rtl/2_communication/5_UART_bidir/src/top.v
:edit /home/mar570/home/2_rtl/2_communication/4_UART_RX/
:0] f_count;  // counter for frequency synthesis
:WQ
:edit src/testbench.v
:edit src/single_port_RAM.v
:edit /home/mar570/home/2_rtl/2_communication/5_UART_bidir/src/testbench.v
:edit /home/mar570/home/2_rtl/2_communication/4_UART_RX/uart.xdc
:edit src/register.v
:exit
:edit /home/mar570/home/2_rtl/2_communication/4_UART_RX/src/uart_tx.v
:edit /home/mar570/home/2_rtl/2_communication/4_UART_RX/src/uart_rx.v
:wwq
:edit /home/mar570/home/2_rtl/2_communication/3_UART_TX/
:aplit v
:edit 2_SPI_WRITE/src/debouncer.v
:edit 2_SPI_WRITE/src/simpleSPI.v
:edit src/simpleSPI.v
:edit /home/mar570/home/2_rtl/2_communication/3_UART_TX/src/uart_tx.v
:edit /home/mar570/home/2_rtl/2_communication/2_SPI_WRITE/src/simpleSPI.v
:edit /home/mar570/home/2_rtl/2_communication/2_SPI_WRITE/src/top.v
:q!
:q! 
:edit src/testbench.vo
:edit 4_UART_RX/src/uart_rx.v
:vim src/top.v
:%s/d /done/gc
:%s/d/done/gc
:%s/done/d/gc
:edit src/spi_register.v
:vim src/simpleSPI.v
:%s/cs/CS/gc
:s%/cs/CS/gc
:edit! src/simpleSPI.v
:edit src/S2P.v
:edit serial_interface.xdc
:%s/sw/pdata_in/gc
:s%/sw/pdata_in/gc
:%s/led/pdata_out/gc
:edit src/P2S.v
:edit src/race_observer.v
:edit src/race_official.v
:%s/-/~/gc
:s%/-/~/gc
:edit src/keypad.v
:edit src/clock_divider.v
:%s/led/Q/gc
:%s/sw/B/gc
:%s/sw/A/gc
:edit /home/mar570/home/1_verilog/2_operations/5_signed/src/up_down_counter.v
:edit /home/mar570/home/1_verilog/2_operations/5_signed/
:%s/q/led/gc
:s/q/led/gc
:s/a'[\C/sw'[/gc
:s/a[\C/sw[/gc
:s/a\C/sw/gc
:s/a/sw/gc
:edit src/thermometer_decoder.v
:edit src/thermometer_encoder.v
:edit src/add_bits.v
:edit
:edit src/button_debouncer.v
:d 12
:a!
:edit /home/mar570/home/1_verilog/2_operations/4_unsigned/src/testbench.v
:'<,'>!
:%s/sw/b/gc
:%s/sw/a/gc
:%s/led/q/gc
:%s/led[/q/gc
:%s/#set/set/gc
:'<,'>t
:cw
:edit /home/mar570/home/1_verilog/1_modules/4_tasks/reverse_bits.xdc
:edit 2_operations/2_bitwise/bitwise_operations.xdc
:%s/led/q/g
:s/led/q/g
:s/led/q
:s/led/q/c
:s/led/q/
:substitute
:r!
:recover!
:recover
:delete
:rm
:e!
:e
:edit src/bitwise_operations.v
:edit src/reverse_bits_module
:edit src/reverse_bits_module.v
:weq
:edit reverse_bits_module.v
:u
:open src/testbench.v
:split h
:open inc/reverse_bits_task.v
:delerte
:U
:!q
:edit simple_module.v
:split

# Search String History (newest to oldest):
? sw
?/kasndf
? \<b1111\>
? \<a\>
?//N
?/d_out
?/klsdfn
?//RS232
?//
? d 
? d
? done
?/ksnadf
?/CS
?//CS
?/iasndf
? cs
? /cs/CS/gc
? /sw/pdata_in/gc
?/knsd
? led
? -
? /-/~/gc
?/asdkfn
?/kasdnf
? q
? a'[\C/sw'[/gc
? a[\C/sw[/gc
? a\C
?/kasdnjf
? a
?/aklsdnf
? led[/q/gc
?/kajsdif
? #set
?/alkdsnf
?/LVCMOS33
?/Design Timing
?/design timing
?/kandf
?/Timing

# Expression History (newest to oldest):

# Input Line History (newest to oldest):

# Input Line History (newest to oldest):

# Registers:
"0	CHAR	0
	            character <= 0;
	         end
	
""1	LINE	0
	                  ack <= 1;
"2	LINE	0
	                  ack
"3	LINE	0
	               shutdown_l <= 1;
"4	LINE	0
	         shutdown_l <= 1;
"5	LINE	0
	   reg [9:0] volume = 0;
"6	LINE	0
	      volume = 100;
"7	LINE	0
	   input receive,
"8	LINE	0
	   input send,
"9	LINE	0
	   wire ack;
"-	CHAR	0
	#

# File marks:
'0  105  37  ~/home/final/src/top.v
'1  75  26  ~/home/final/src/top.v
'2  78  24  ~/home/final/src/top.v
'3  80  19  ~/home/final/src/top.v
'4  66  19  ~/home/final/src/top.v
'5  116  28  ~/home/final/src/top.v
'6  120  0  ~/home/final/Basys3_Master.xdc
'7  19  6  ~/home/final/src/debouncer.v
'8  1  0  ~/home/final/src/pwm_audio.v
'9  54  35  ~/home/final/src/top.v

# Jumplist (newest first):
-'  105  37  ~/home/final/src/top.v
-'  75  18  ~/home/final/src/top.v
-'  78  18  ~/home/final/src/top.v
-'  59  16  ~/home/final/src/top.v
-'  80  18  ~/home/final/src/top.v
-'  66  9  ~/home/final/src/top.v
-'  120  0  ~/home/final/Basys3_Master.xdc
-'  116  28  ~/home/final/src/top.v
-'  22  0  ~/home/final/Basys3_Master.xdc
-'  19  6  ~/home/final/src/debouncer.v
-'  1  0  ~/home/final/v
-'  33  66  ~/home/final/src/top.v
-'  40  3  ~/home/final/src/top.v
-'  1  0  ~/home/final/src/pwm_audio.v
-'  54  3  ~/home/final/src/top.v
-'  90  21  ~/home/final/src/top.v
-'  26  3  ~/home/final/src/top.v
-'  19  12  ~/home/final/src/encoder.v
-'  49  6  ~/home/final/src/top.v
-'  9  3  ~/home/final/src/top.v
-'  43  6  ~/home/final/src/top.v
-'  44  0  ~/home/2_rtl/4_signals/1_pwm/src/top.v
-'  56  9  ~/home/final/src/top.v
-'  14  3  ~/home/final/Basys3_Master.xdc
-'  11  0  ~/home/final/Basys3_Master.xdc
-'  43  1  ~/home/final/Basys3_Master.xdc
-'  13  52  ~/home/final/Basys3_Master.xdc
-'  72  9  ~/home/final/src/top.v
-'  35  3  ~/home/final/src/top.v
-'  246  0  ~/home/final/Basys3_Master.xdc
-'  77  18  ~/home/final/src/top.v
-'  101  24  ~/home/final/src/top.v
-'  145  0  ~/home/final/Basys3_Master.xdc
-'  49  0  ~/home/final/Basys3_Master.xdc
-'  46  6  ~/home/final/src/top.v
-'  22  13  ~/home/final/src/top.v
-'  110  25  ~/home/final/src/top.v
-'  107  25  ~/home/final/src/top.v
-'  102  25  ~/home/final/src/top.v
-'  99  25  ~/home/final/src/top.v
-'  92  22  ~/home/final/src/top.v
-'  88  37  ~/home/final/src/top.v
-'  76  19  ~/home/final/src/top.v
-'  53  25  ~/home/final/src/top.v
-'  51  6  ~/home/final/src/top.v
-'  47  6  ~/home/final/src/top.v
-'  97  18  ~/home/final/src/top.v
-'  45  6  ~/home/final/src/top.v
-'  1  0  ~/home/final/src/uart_rx.v
-'  37  61  ~/home/final/src/top.v
-'  52  3  ~/home/final/src/top.v
-'  112  1  ~/home/final/Basys3_Master.xdc
-'  21  11  ~/home/final/src/debouncer.v
-'  8  7  ~/home/final/src/tcounter.v
-'  1  0  ~/home/final/src/debouncer.v
-'  24  3  ~/home/final/src/top.v
-'  270  1  ~/home/final/Basys3_Master.xdc
-'  23  51  ~/home/2_rtl/3_memory/3_fifo/fifo.xdc
-'  24  0  ~/home/2_rtl/3_memory/3_fifo/fifo.xdc
-'  21  3  ~/home/2_rtl/3_memory/3_fifo/src/top.v
-'  34  0  ~/home/2_rtl/3_memory/3_fifo/src/top.v
-'  84  4  ~/home/2_rtl/3_memory/3_fifo/src/test_fifo.v
-'  1  0  ~/home/2_rtl/3_memory/3_fifo/v
-'  36  5  ~/home/2_rtl/3_memory/3_fifo/src/top.v
-'  27  3  ~/home/2_rtl/3_memory/3_fifo/src/top.v
-'  29  70  ~/home/2_rtl/3_memory/3_fifo/src/top.v
-'  32  3  ~/home/2_rtl/3_memory/3_fifo/src/top.v
-'  23  3  ~/home/final/src/top.v
-'  12  9  ~/home/final/src/encoder.v
-'  15  6  ~/home/final/src/encoder.v
-'  7  3  ~/home/final/src/encoder.v
-'  20  3  ~/home/final/src/top.v
-'  12  0  ~/home/final/src/top.v
-'  9  0  ~/home/final/src/encoder.v
-'  30  27  ~/home/final/src/sound.v
-'  9  0  ~/home/final/src/sound.v
-'  13  3  ~/home/final/src/sound.v
-'  167  0  ~/home/final/src/encoder.v
-'  48  6  ~/home/final/src/top.v
-'  33  12  ~/home/final/src/sound.v
-'  66  9  ~/home/final/src/encoder.v
-'  1  0  ~/home/final/Makefile
-'  21  33  ~/home/final/build.tcl
-'  1  0  ~/home/final/build.tcl
-'  18  3  ~/home/final/src/top.v
-'  103  47  ~/home/final/src/top.v
-'  68  6  ~/home/2_rtl/3_memory/3_fifo/src/uart_tx.v
-'  19  15  ~/home/2_rtl/3_memory/3_fifo/src/uart_rx.v
-'  18  16  ~/home/2_rtl/3_memory/3_fifo/src/top.v
-'  25  3  ~/home/2_rtl/3_memory/3_fifo/src/top.v
-'  119  0  ~/home/Basys3_Master.xdc
-'  62  13  ~/home/2_rtl/3_memory/3_fifo/src/uart_rx.v
-'  155  4  ~/home/2_rtl/3_memory/3_fifo/src/fifo_template.v
-'  65  39  ~/home/2_rtl/3_memory/3_fifo/src/uart_rx.v
-'  33  6  ~/home/2_rtl/3_memory/3_fifo/src/top.v
-'  6  3  ~/home/2_rtl/3_memory/3_fifo/src/top.v
-'  7  0  ~/home/2_rtl/3_memory/3_fifo/src/top.v
-'  32  0  ~/home/2_rtl/3_memory/3_fifo/fifo.xdc

# History of marks within files (newest to oldest):

> ~/home/final/src/top.v
	"	105	37
	^	66	28
	.	105	37
	+	92	22
	+	99	25
	+	102	25
	+	107	25
	+	110	25
	+	22	13
	+	46	7
	+	53	0
	+	66	9
	+	72	8
	+	55	0
	+	53	0
	+	72	0
	+	38	13
	+	74	22
	+	86	18
	+	83	30
	+	78	24
	+	97	52
	+	105	53
	+	35	0
	+	35	0
	+	116	26
	+	24	9
	+	18	0
	+	35	84
	+	9	0
	+	72	24
	+	8	21
	+	12	2
	+	14	13
	+	40	11
	+	9	12
	+	44	0
	+	20	0
	+	16	12
	+	56	25
	+	58	17
	+	75	20
	+	72	0
	+	83	0
	+	98	31
	+	101	26
	+	106	23
	+	109	26
	+	106	31
	+	116	25
	+	37	80
	+	26	8
	+	37	87
	+	45	10
	+	86	29
	+	89	32
	+	90	44
	+	96	0
	+	82	23
	+	49	19
	+	50	12
	+	51	13
	+	48	11
	+	47	12
	+	46	9
	+	45	8
	+	43	8
	+	9	13
	+	49	20
	+	26	24
	+	27	17
	+	79	36
	+	86	22
	+	90	32
	+	79	35
	+	40	34
	+	66	23
	+	90	26
	+	33	60
	+	31	0
	+	7	13
	+	30	13
	+	33	66
	+	74	22
	+	117	0
	+	116	29
	+	117	0
	+	78	23
	+	74	22
	+	66	21
	+	62	18
	+	80	29
	+	66	24
	+	63	19
	+	66	25
	+	88	0
	+	87	26
	+	116	0
	+	115	26
	+	66	27
	+	115	0
	+	97	37
	+	105	37

> ~/home/final/Basys3_Master.xdc
	"	120	0
	^	13	53
	.	120	0
	+	7	0
	+	8	1
	+	9	1
	+	47	0
	+	48	1
	+	49	0
	+	50	1
	+	51	0
	+	52	1
	+	53	0
	+	54	1
	+	47	47
	+	48	52
	+	49	47
	+	50	49
	+	51	44
	+	52	49
	+	53	44
	+	54	49
	+	113	0
	+	114	1
	+	119	0
	+	120	1
	+	113	42
	+	114	48
	+	119	43
	+	120	48
	+	126	0
	+	127	1
	+	129	0
	+	130	1
	+	135	0
	+	136	1
	+	126	43
	+	127	46
	+	129	43
	+	130	49
	+	135	49
	+	136	55
	+	267	0
	+	268	1
	+	269	0
	+	270	1
	+	267	41
	+	268	46
	+	269	0
	+	270	1
	+	111	0
	+	112	1
	+	111	46
	+	112	51
	+	111	0
	+	112	0
	+	119	0
	+	120	0
	+	126	42
	+	127	48
	+	12	47
	+	13	50
	+	11	0
	+	14	0
	+	15	0
	+	16	0
	+	17	0
	+	18	0
	+	19	0
	+	20	0
	+	21	0
	+	22	0
	+	23	0
	+	24	0
	+	25	0
	+	26	0
	+	27	1
	+	26	0
	+	24	0
	+	25	1
	+	23	1
	+	21	1
	+	19	1
	+	17	1
	+	14	0
	+	15	1
	+	13	1
	+	12	0
	+	14	0
	+	16	0
	+	18	0
	+	20	0
	+	22	0
	+	119	0
	+	120	0

> ~/home/final/v
	"	1	0

> ~/home/final/src/debouncer.v
	"	19	6
	.	21	11
	+	21	11

> ~/home/final/src/pwm_audio.v
	"	1	0

> ~/home/final/src/encoder.v
	"	19	12
	^	163	0
	.	157	25
	+	55	0
	+	54	12
	+	58	35
	+	59	14
	+	60	11
	+	57	9
	+	58	9
	+	59	9
	+	60	9
	+	59	25
	+	58	17
	+	63	0
	+	62	9
	+	63	32
	+	64	11
	+	69	0
	+	68	0
	+	67	0
	+	68	17
	+	69	25
	+	73	0
	+	72	0
	+	73	33
	+	74	11
	+	78	0
	+	77	0
	+	78	43
	+	79	11
	+	78	42
	+	83	0
	+	82	0
	+	83	33
	+	84	11
	+	89	0
	+	88	0
	+	87	0
	+	89	11
	+	93	0
	+	92	0
	+	94	0
	+	99	0
	+	98	0
	+	100	0
	+	105	0
	+	104	0
	+	106	0
	+	111	0
	+	110	0
	+	112	0
	+	117	0
	+	116	0
	+	121	0
	+	124	0
	+	123	0
	+	124	32
	+	125	0
	+	130	0
	+	129	0
	+	134	22
	+	136	0
	+	135	0
	+	140	0
	+	143	0
	+	142	0
	+	147	0
	+	150	0
	+	149	0
	+	151	0
	+	156	0
	+	155	0
	+	157	0
	+	162	0
	+	161	0
	+	164	0
	+	163	0
	+	157	0
	+	151	0
	+	144	0
	+	137	0
	+	131	0
	+	125	0
	+	118	0
	+	112	0
	+	106	0
	+	100	0
	+	94	0
	+	79	25
	+	84	25
	+	89	25
	+	94	25
	+	100	25
	+	106	25
	+	112	25
	+	118	25
	+	125	25
	+	131	25
	+	137	25
	+	144	25
	+	151	25
	+	157	25
	a	19	12

> ~/home/2_rtl/4_signals/1_pwm/src/top.v
	"	44	0

> ~/home/final/src/top2.v
	"	43	5
	^	43	6

> ~/home/final/src/uart_rx.v
	"	1	0

> ~/home/final/src/tcounter.v
	"	8	7

> ~/home/final/src/sound.v
	"	19	12
	^	9	2
	.	30	27
	+	1	0
	+	51	8
	+	4	13
	+	8	17
	+	10	0
	+	11	0
	+	51	28
	+	51	0
	+	23	0
	+	22	31
	+	23	22
	+	24	0
	+	22	31
	+	30	29
	+	38	21
	+	37	39
	+	50	0
	+	48	0
	+	46	0
	+	48	9
	+	49	0
	+	46	8
	+	47	11
	+	30	21
	+	16	16
	+	28	23
	+	11	23
	+	12	15
	+	13	24
	+	9	1
	+	30	27

> ~/home/2_rtl/3_memory/3_fifo/fifo.xdc
	"	23	51
	^	23	52
	.	23	51
	+	24	0
	+	11	0
	+	13	0
	+	15	0
	+	14	1
	+	12	1
	+	24	0
	+	24	1
	+	24	46
	+	24	51
	+	11	44
	+	12	49
	+	13	45
	+	14	49
	+	11	45
	+	11	0
	+	24	0
	+	24	2
	+	24	46
	+	24	0
	+	22	46
	+	23	51

> ~/home/2_rtl/3_memory/3_fifo/src/top.v
	"	21	3
	^	34	2
	.	6	0
	+	27	71
	+	24	13
	+	46	81
	+	27	71
	+	45	0
	+	49	86
	+	26	68
	+	29	0
	+	16	18
	+	29	50
	+	46	62
	+	29	0
	+	49	89
	+	29	0
	+	46	88
	+	26	13
	+	26	68
	+	46	89
	+	29	67
	+	46	104
	+	48	19
	+	46	136
	+	27	71
	+	46	76
	+	47	0
	+	26	67
	+	24	14
	+	47	50
	+	49	87
	+	26	68
	+	27	81
	+	27	72
	+	24	0
	+	49	89
	+	25	0
	+	16	0
	+	47	39
	+	48	6
	+	46	6
	+	8	13
	+	7	13
	+	26	0
	+	7	16
	+	7	0
	+	26	0
	+	7	12
	+	26	36
	+	27	36
	+	26	56
	+	27	60
	+	27	60
	+	50	0
	+	32	92
	+	33	59
	+	32	76
	+	33	35
	+	33	37
	+	32	34
	+	22	12
	+	33	65
	+	26	0
	+	7	0
	+	6	12
	+	25	0
	+	20	13
	+	27	80
	+	25	68
	+	25	92
	+	25	68
	+	29	86
	+	25	90
	+	33	22
	+	25	72
	+	6	15
	+	18	16
	+	29	86
	+	32	34
	+	25	0
	+	44	0
	+	36	5
	+	32	36
	+	31	77
	+	30	77
	+	31	0
	+	31	0
	+	28	31
	+	35	23
	+	41	0
	+	39	0
	+	37	8
	+	35	9
	+	34	1
	+	44	1
	+	25	71
	+	32	83
	+	33	22
	+	27	40
	+	33	18
	+	32	51
	+	6	0

> ~/home/2_rtl/3_memory/3_fifo/v
	"	1	0

> ~/home/2_rtl/3_memory/3_fifo/src/uart_rx.v
	"	20	19
	^	20	20

> ~/home/2_rtl/3_memory/3_fifo/src/uart_tx.v
	"	25	22
	^	25	23

> ~/home/2_rtl/3_memory/3_fifo/src/fifo_template.v
	"	92	21
	^	12	28
	.	141	0
	+	148	15
	+	147	18
	+	160	23
	+	160	18
	+	94	18
	+	147	31
	+	153	27
	+	149	0
	+	160	0
	+	161	0
	+	162	0
	+	133	26
	+	141	0

> ~/home/2_rtl/3_memory/3_fifo/src/test_fifo.v
	"	84	4
	^	65	30
	.	64	11
	+	106	81
	+	107	55
	+	106	82
	+	107	59
	+	77	0
	+	72	89
	+	73	0
	+	72	51
	+	71	22
	+	110	6
	+	72	7
	+	86	20
	+	53	48
	+	65	29
	+	64	11

> ~/home/final/Makefile
	"	1	0

> ~/home/final/build.tcl
	"	21	33
	^	21	34
	.	21	33
	+	3	21
	+	21	33

> ~/home/final/uart_bidir.xdc
	"	26	0

> ~/home/Basys3_Master.xdc
	"	119	0

> ~/home/2_rtl/3_memory/3_fifo/src/debouncer.v
	"	55	6
	^	18	3
	.	45	0
	+	45	0

> ~/home/2_rtl/3_memory/3_fifo/src/button_pusher.v
	"	49	0

> ~/home/2_rtl/1_state_machines/2_debouncer/src/debouncer.v
	"	19	3
	^	7	15
	.	7	14
	+	30	5
	+	87	0
	+	81	14
	+	79	14
	+	80	14
	+	82	15
	+	86	0
	+	62	31
	+	61	27
	+	58	32
	+	61	19
	+	65	0
	+	57	19
	+	69	28
	+	68	30
	+	73	31
	+	71	35
	+	68	0
	+	70	17
	+	74	17
	+	52	18
	+	63	28
	+	61	39
	+	64	0
	+	57	26
	+	59	28
	+	57	32
	+	60	0
	+	7	14

> ~/home/2_rtl/2_communication/5_UART_bidir/src/top.v
	"	18	12
	^	18	13
	.	4	8
	+	6	0
	+	6	12
	+	6	13
	+	24	46
	+	14	6
	+	24	97
	+	27	0
	+	26	0
	+	23	0
	+	25	0
	+	22	55
	+	23	17
	+	17	11
	+	28	66
	+	29	88
	+	22	16
	+	25	13
	+	13	6
	+	16	12
	+	23	18
	+	17	0
	+	16	13
	+	11	11
	+	11	22
	+	28	88
	+	29	45
	+	11	10
	+	11	23
	+	11	10
	+	11	23
	+	29	46
	+	28	89
	+	11	11
	+	11	0
	+	28	90
	+	29	0
	+	6	0
	+	5	11
	+	11	0
	+	28	88
	+	29	45
	+	7	12
	+	21	21
	+	5	7
	+	4	8

> ~/home/2_rtl/2_communication/5_UART_bidir/src/uart_rx.v
	"	26	24
	^	54	11
	.	54	10
	+	54	10

> ~/home/final/src/t
	"	1	0

> ~/home/2_rtl/2_communication/4_UART_RX/src/solution_test_top.v
	"	24	0

> ~/home/2_rtl/2_communication/5_UART_bidir/src/debouncer.v
	"	50	3

> ~/home/2_rtl/3_memory/3_fifo/build.tcl
	"	7	20
	^	7	21
	.	7	20
	+	7	22
	+	3	12
	+	8	20
	+	7	20

> ~/home/2_rtl/3_memory/3_fifo/src/fifo.xdc
	"	1	0

> ~/home/2_rtl/3_memory/3_fifo/src/t
	"	1	0

> ~/home/2_rtl/3_memory/4_lifo/3_fifo/src/lifo_template.v
	"	133	7
	^	133	8
	.	133	7
	+	95	31
	+	142	29
	+	136	0
	+	151	33
	+	151	32
	+	95	32
	+	153	0
	+	150	26
	+	156	0
	+	95	18
	+	132	120
	+	46	30
	+	132	88
	+	133	69
	+	166	0
	+	132	7
	+	133	7

> ~/home/2_rtl/3_memory/4_lifo/3_fifo/src/test_fifo.v
	"	102	19
	^	87	2
	.	103	86
	+	63	27
	+	83	19
	+	105	23
	+	29	45
	+	62	29
	+	28	7
	+	103	105
	+	104	60
	+	103	86
	+	86	0
	+	103	0
	+	103	86

> ~/home/2_rtl/3_memory/2_sin_table/src/testbench.v
	"	49	6
	^	74	75
	.	74	74
	+	32	11
	+	76	0
	+	74	0
	+	74	18
	+	75	5
	+	13	20
	+	38	7
	+	71	16
	+	73	72
	+	74	78
	+	72	15
	+	73	77
	+	74	83
	+	65	8
	+	70	13
	+	73	80
	+	74	86
	+	64	12
	+	49	0
	+	43	0
	+	36	0
	+	38	0
	+	67	36
	+	50	12
	+	16	0
	+	50	7
	+	64	7
	+	66	7
	+	67	7
	+	73	68
	+	74	74

> ~/home/2_rtl/3_memory/4_lifo/3_fifo/src/fifo_template.v
	"	153	24

> ~/home/2_rtl/3_memory/3_fifo/Makefile
	"	1	0

> ~/home/2_rtl/2_communication/5_UART_bidir/src/testbench.v
	"	38	3
	^	23	7
	.	23	6
	+	157	88
	+	157	0
	+	159	0
	+	154	2
	+	120	0
	+	154	3
	+	36	15
	+	35	17
	+	23	11
	+	24	0
	+	71	0
	+	23	6

> ~/home/2_rtl/2_communication/4_UART_RX/src/top.v
	"	20	3
	^	11	3
	.	11	2
	+	7	14
	+	4	13
	+	9	2
	+	3	12
	+	22	49
	+	7	13
	+	4	12
	+	24	65
	+	20	30
	+	22	21
	+	24	36
	+	22	36
	+	24	73
	+	4	11
	+	7	11
	+	22	63
	+	11	0
	+	24	55
	+	11	11
	+	22	87
	+	24	89
	+	26	0
	+	20	67
	+	20	0
	+	21	0
	+	20	0
	+	23	0
	+	20	17
	+	21	15
	+	20	19
	+	21	17
	+	20	0
	+	18	10
	+	12	12
	+	19	0
	+	20	43
	+	21	41
	+	20	56
	+	21	52
	+	20	69
	+	21	66
	+	15	12
	+	14	14
	+	20	87
	+	21	82
	+	26	0
	+	12	7
	+	14	6
	+	15	6
	+	20	19
	+	21	17
	+	16	12
	+	11	0
	+	10	7
	+	11	2
	o	1	0

> ~/home/2_rtl/2_communication/4_UART_RX/src/uart_rx.v
	"	13	15
	^	76	28
	.	76	27
	+	84	8
	+	9	18
	+	4	12
	+	5	14
	+	9	12
	+	8	12
	+	9	17
	+	10	2
	+	11	2
	+	12	3
	+	55	20
	+	60	18
	+	60	27
	+	60	27
	+	60	20
	+	60	20
	+	60	27
	+	7	12
	+	64	38
	+	69	38
	+	60	28
	+	75	19
	+	76	22
	+	77	25
	+	79	22
	+	79	25
	+	77	29
	+	3	42
	+	38	33
	+	9	16
	+	82	0
	+	7	19
	+	9	7
	+	60	19
	+	60	19
	+	77	19
	+	79	19
	+	60	33
	+	49	23
	+	24	16
	+	29	28
	+	44	0
	+	38	11
	+	39	14
	+	40	14
	+	41	11
	+	42	11
	+	43	14
	+	44	11
	+	44	12
	+	46	0
	+	37	18
	+	45	8
	+	44	11
	+	43	14
	+	42	11
	+	41	11
	+	40	14
	+	39	14
	+	38	11
	+	37	9
	+	29	32
	+	36	0
	+	60	0
	+	16	14
	+	60	23
	+	16	0
	+	60	0
	+	59	29
	+	60	0
	+	59	28
	+	75	20
	+	77	0
	+	79	0
	+	79	0
	+	67	0
	+	70	45
	+	66	28
	+	76	27

> ~/home/2_rtl/2_communication/3_UART_TX/src/uart_tx.v
	"	13	6
	^	20	20
	.	21	12
	+	5	0
	+	3	34
	+	24	2
	+	23	0
	+	24	3
	+	40	2
	+	82	9
	+	83	0
	+	82	18
	+	83	9
	+	82	0
	+	81	15
	+	80	21
	+	82	0
	+	82	15
	+	82	0
	+	13	18
	+	58	0
	+	50	28
	+	57	0
	+	53	27
	+	54	20
	+	55	31
	+	56	0
	+	58	0
	+	70	0
	+	68	20
	+	65	27
	+	69	0
	+	80	21
	+	81	0
	+	82	0
	+	85	0
	+	84	0
	+	41	3
	+	12	11
	+	14	8
	+	7	20
	+	15	21
	+	30	26
	+	25	23
	+	30	29
	+	3	38
	+	12	5
	+	8	12
	+	9	13
	+	51	26
	+	63	28
	+	79	28
	+	51	27
	+	22	0
	+	3	38
	+	14	9
	+	3	37
	+	61	43
	+	65	25
	+	66	0
	+	61	19
	+	66	19
	+	21	12

> ~/home/2_rtl/2_communication/5_UART_bidir/uart_bidir.xdc
	"	26	0
	^	12	49
	.	12	49
	+	10	1
	+	11	44
	+	12	49

> ~/home/2_rtl/3_memory/1_RAM/ram.xdc
	"	119	3

> ~/home/2_rtl/3_memory/1_RAM/src/single_port_RAM.v
	"	13	9
	^	20	24
	.	22	21
	+	1	19
	+	26	0
	+	20	24
	+	1	17
	+	3	22
	+	22	21

> ~/home/2_rtl/2_communication/5_UART_bidir/src/uart_bidir.xdc
	"	1	0

> ~/home/2_rtl/3_memory/1_RAM/src/testbench.v
	"	73	12
	^	85	53
	.	85	52
	+	5	8
	+	2	2
	+	32	0
	+	116	0
	+	62	0
	+	44	0
	+	66	32
	+	85	21
	+	100	21
	+	111	46
	+	100	54
	+	85	52
	o	1	0

> ~/home/2_rtl/3_memory/2_sin_table/src/single_port_RAM.v
	"	25	2
	.	25	0
	+	21	0
	+	3	15
	+	11	7
	+	25	7
	+	25	7
	+	11	0
	+	13	0
	+	25	0

> ~/home/2_rtl/3_memory/2_sin_table/Makefile
	"	1	0

> ~/home/2_rtl/3_memory/2_sin_table/build.tcl
	"	7	16
	^	7	17

> ~/home/2_rtl/3_memory/2_sin_table/src
	"	1	0

> ~/home/2_rtl/3_memory/1_RAM/src/solution_testbench.v
	"	8	21
	^	8	22
	.	8	21
	+	6	11
	+	9	8
	+	10	10
	+	13	8
	+	14	17
	+	15	18
	+	17	4
	+	9	17
	+	11	11
	+	8	20
	+	10	15
	+	11	15
	+	19	18
	+	20	0
	+	10	13
	+	11	13
	+	31	17
	+	7	0
	+	34	16
	+	34	15
	+	33	0
	+	32	3
	+	39	9
	+	40	19
	+	41	0
	+	122	0
	+	68	36
	+	119	0
	+	62	16
	+	51	15
	+	68	12
	+	68	30
	+	75	0
	+	73	16
	+	78	16
	+	66	16
	+	72	0
	+	77	0
	+	80	19
	+	79	16
	+	86	55
	+	117	0
	+	92	0
	+	91	22
	+	94	20
	+	101	11
	+	102	23
	+	105	20
	+	108	0
	+	107	22
	+	112	46
	+	101	54
	+	86	31
	+	113	21
	+	100	19
	+	111	19
	+	70	19
	+	85	19
	+	67	39
	+	114	28
	+	52	14
	+	128	20
	+	8	21

> ~/home/2_rtl/3_memory/1_RAM/v
	"	1	0

> ~/home/2_rtl/2_communication/5_UART_bidir/v
	"	1	0

> ~/home/2_rtl/2_communication/4_UART_RX/uart.xdc
	"	47	0
	^	78	50
	.	78	49
	+	77	0
	+	78	1
	+	76	1
	+	75	41
	+	76	48
	+	77	43
	+	78	49

> ~/home/2_rtl/2_communication/5_UART_bidir/build.tcl
	"	11	0
	^	11	1
	.	11	0
	+	11	0

> ~/home/2_rtl/2_communication/5_UART_bidir/src/register.v
	"	39	22
	^	39	23
	.	39	22
	+	9	21
	+	7	19
	+	10	2
	+	7	20
	+	8	13
	+	4	13
	+	14	0
	+	14	2
	+	14	5
	+	14	2
	+	14	2
	+	63	0
	+	60	0
	+	61	0
	+	57	9
	+	49	17
	+	56	13
	+	55	23
	+	57	9
	+	60	0
	+	45	30
	+	8	12
	+	9	13
	+	45	19
	+	44	7
	+	14	14
	+	40	6
	+	14	0
	+	55	35
	+	40	0
	+	13	2
	+	12	12
	+	47	0
	+	46	34
	+	53	13
	+	46	19
	+	52	26
	+	59	12
	+	53	19
	+	58	0
	+	52	8
	+	58	8
	+	46	20
	+	46	20
	+	57	12
	+	51	14
	+	49	17
	+	48	17
	+	47	0
	+	53	12
	+	55	14
	+	56	17
	+	57	14
	+	58	11
	+	59	8
	+	50	28
	+	55	15
	+	57	15
	+	56	15
	+	55	25
	+	54	55
	+	56	16
	+	45	20
	+	40	0
	+	56	15
	+	14	3
	+	14	0
	+	16	0
	+	20	19
	+	14	0
	+	38	23
	+	22	32
	+	23	0
	+	23	0
	+	22	0
	+	38	0
	+	29	29
	+	20	0
	+	15	21
	+	28	16
	+	16	0
	+	54	16
	+	44	10
	+	22	2
	+	38	1
	+	14	4
	+	15	4
	+	18	7
	+	42	17
	+	41	10
	+	39	22

> ~/home/2_rtl/2_communication/5_UART_bidir/src/uart_tx.v
	"	45	9
	^	45	11
	.	45	10
	+	21	11
	+	62	18
	+	67	18
	+	21	11
	+	62	19
	+	67	19
	+	46	0
	+	45	47
	+	21	11
	+	45	9
	+	21	11
	+	45	10

> ~/home/2_rtl/2_communication/4_UART_RX/src/uart_tx.v
	"	23	0

> ~/home/2_rtl/2_communication/3_UART_TX/src/top.v
	"	26	3
	^	19	4
	.	22	0
	+	27	26
	+	26	25
	+	28	0
	+	55	0
	+	28	8
	+	30	8
	+	29	8
	+	30	8
	+	30	8
	+	30	8
	+	28	9
	+	29	9
	+	30	9
	+	30	9
	+	30	9
	+	30	9
	+	30	9
	+	30	9
	+	30	9
	+	29	9
	+	28	17
	+	29	17
	+	30	17
	+	30	17
	+	30	17
	+	30	20
	+	52	0
	+	49	12
	+	50	0
	+	44	11
	+	29	25
	+	25	24
	+	36	0
	+	37	13
	+	22	0
	+	22	15
	+	22	28
	+	22	3
	+	22	0

> ~/home/2_rtl/2_communication/4_UART_RX/build.tcl
	"	4	0
	.	3	13
	+	3	13

> ~/home/2_rtl/2_communication/4_UART_RX/Basys3_Master.xdc
	"	112	47
	^	112	48
	.	112	47
	+	7	0
	+	8	1
	+	9	1
	+	12	0
	+	13	1
	+	15	1
	+	17	1
	+	19	1
	+	21	1
	+	23	1
	+	25	1
	+	27	1
	+	30	0
	+	29	1
	+	31	1
	+	33	1
	+	35	1
	+	37	1
	+	29	0
	+	26	0
	+	24	0
	+	22	0
	+	20	0
	+	18	0
	+	16	0
	+	14	0
	+	47	0
	+	49	0
	+	51	0
	+	53	0
	+	55	0
	+	57	0
	+	59	0
	+	61	0
	+	63	0
	+	62	1
	+	60	1
	+	58	1
	+	56	1
	+	54	1
	+	52	1
	+	50	1
	+	48	1
	+	111	0
	+	113	0
	+	114	1
	+	120	1
	+	119	0
	+	113	44
	+	114	49
	+	119	42
	+	120	47
	+	111	0
	+	112	1
	+	111	42
	+	112	47

> ~/home/2_rtl/2_communication/4_UART_RX/v
	"	1	0

> ~/home/2_rtl/2_communication/2_SPI_WRITE/src/top.v
	"	23	6
	^	33	9
	.	33	9
	+	22	50
	+	22	109
	+	29	0
	+	22	21
	+	22	164
	+	22	78
	+	23	0
	+	25	0
	+	23	78
	+	25	76
	+	27	81
	+	29	78
	+	27	15
	+	29	84
	+	33	0
	+	32	0
	+	31	2
	+	10	1
	+	1	16
	+	23	23
	+	33	9

> ~/home/2_rtl/2_communication/2_SPI_WRITE/src/debouncer.v
	"	49	1

> ~/home/2_rtl/2_communication/4_UART_RX/src/debouncer.v
	"	19	0

> ~/home/2_rtl/2_communication/3_UART_TX/uart_tx.xdc
	"	107	1
	^	270	46
	.	9	1
	+	111	43
	+	112	48
	+	113	44
	+	114	1
	+	113	0
	+	112	1
	+	111	44
	+	112	48
	+	111	43
	+	269	0
	+	270	1
	+	269	41
	+	270	45
	+	7	0
	+	8	1
	+	9	1

> ~/home/2_rtl/2_communication/2_SPI_WRITE/src/simpleSPI.v
	"	167	17
	^	167	18
	.	104	28
	+	13	0
	+	16	17
	+	15	11
	+	18	24
	+	15	17
	+	22	0
	+	29	8
	+	24	12
	+	38	18
	+	24	13
	+	25	15
	+	39	18
	+	10	0
	+	18	0
	+	8	11
	+	44	0
	+	96	0
	+	94	28
	+	93	28
	+	104	43
	+	104	0
	+	104	34
	+	104	41
	+	114	0
	+	104	0
	+	117	31
	+	120	27
	+	119	46
	+	120	0
	+	121	0
	+	122	36
	+	126	0
	+	135	32
	+	138	0
	+	139	47
	+	125	31
	+	142	0
	+	140	21
	+	141	0
	+	140	43
	+	167	0
	+	165	30
	+	131	0
	+	130	31
	+	141	30
	+	155	15
	+	153	21
	+	123	31
	+	113	0
	+	104	0
	+	114	0
	+	18	0
	+	17	17
	+	167	17
	+	154	0
	+	12	15
	+	42	9
	+	120	24
	+	158	24
	+	163	24
	+	25	12
	+	159	0
	+	162	24
	+	159	24
	+	12	17
	+	43	0
	+	95	28
	+	123	25
	+	128	25
	+	123	0
	+	148	0
	+	170	27
	+	148	0
	+	137	31
	+	148	31
	+	104	30
	+	109	30
	+	106	31
	+	111	31
	+	104	21
	+	105	0
	+	104	27
	+	105	20
	+	104	28

> ~/home/2_rtl/2_communication/2_SPI_WRITE/src/testbench.v
	"	240	21
	^	194	6
	.	194	5
	+	194	5

> ~/home/2_rtl/2_communication/v
	"	1	0

> ~/home/2_rtl/2_communication/1_SPI_READ/src/testbench.v
	"	85	48
	^	85	49
	.	85	48
	+	25	6
	+	26	6
	+	25	5
	+	26	5
	+	35	15
	+	77	5
	+	76	5
	+	109	23
	+	85	48

> ~/home/2_rtl/2_communication/1_SPI_READ/src/top.v
	"	66	0
	^	60	15
	.	58	23
	+	78	2
	+	76	11
	+	3	36
	+	69	8
	+	17	23
	+	19	61
	+	20	46
	+	3	36
	+	16	15
	+	20	43
	+	58	12
	+	12	16
	+	23	15
	+	58	19
	+	22	15
	+	27	0
	+	65	0
	+	65	26
	+	65	15
	+	58	44
	+	65	7
	+	1	16
	+	3	42
	+	13	5
	+	17	18
	+	9	9
	+	59	12
	+	65	15
	+	6	7
	+	9	8
	+	9	8
	+	11	5
	+	9	0
	+	11	0
	+	9	0
	+	11	9
	+	11	6
	+	11	6
	+	8	11
	+	11	0
	+	6	8
	+	7	8
	+	8	8
	+	6	7
	+	59	38
	+	7	7
	+	22	15
	+	7	8
	+	8	12
	+	7	12
	+	69	9
	+	8	7
	+	9	0
	+	8	8
	+	7	9
	+	28	0
	+	28	2
	+	29	0
	+	28	0
	+	38	39
	+	46	42
	+	23	7
	+	14	8
	+	24	11
	+	63	0
	+	61	11
	+	58	21
	+	39	9
	+	58	26
	+	59	17
	+	60	0
	+	65	0
	+	61	10
	+	59	15
	+	62	12
	+	15	6
	+	12	12
	+	15	11
	+	39	9
	+	15	12
	+	58	12
	+	59	14
	+	60	11
	+	61	11
	+	62	14
	+	63	15
	+	64	0
	+	65	5
	+	54	12
	+	28	2
	+	51	1
	+	28	1
	+	51	0
	+	46	27
	+	54	12
	+	26	15
	+	58	23

> ~/home/2_rtl/2_communication/1_SPI_READ/src/simpleSPI.v
	"	120	33
	^	94	17
	.	120	27
	+	12	24
	+	138	0
	+	139	0
	+	37	45
	+	46	21
	+	74	0
	+	74	30
	+	61	59
	+	133	0
	+	51	0
	+	46	0
	+	47	8
	+	49	8
	+	48	39
	+	50	0
	+	62	17
	+	63	22
	+	65	0
	+	64	26
	+	72	15
	+	73	0
	+	74	0
	+	87	25
	+	91	29
	+	93	0
	+	96	29
	+	102	31
	+	96	27
	+	97	32
	+	99	36
	+	114	42
	+	112	27
	+	114	20
	+	116	0
	+	115	0
	+	116	15
	+	125	31
	+	122	31
	+	110	31
	+	85	0
	+	98	0
	+	109	0
	+	62	37
	+	68	21
	+	70	0
	+	69	0
	+	70	12
	+	1	16
	+	96	34
	+	100	0
	+	120	27

> ~/home/2_rtl/2_communication/1_SPI_READ/v
	"	1	0

> ~/home/2_rtl/2_communication/1_SPI_READ/spi.xdc
	"	22	28

> ~/home/2_rtl/2_communication/3_UART_TX/v
	"	1	0

> ~/home/2_rtl/2_communication/4_UART_RX/src/solution_testbench.v
	"	129	0

> ~/home/2_rtl/2_communication/4_UART_RX/src/solution_test.v
	"	1	0

> ~/home/2_rtl/2_communication/4_UART_RX/src/solution_test
	"	1	0

> ~/home/2_rtl/2_communication/3_UART_TX/src/testbench.v
	"	49	2
	^	49	3
	.	68	5
	+	77	9
	+	78	0
	+	78	0
	+	77	0
	+	68	5

> ~/home/2_rtl/2_communication/3_UART_TX/src/testbench.vo
	"	1	0

> ~/home/2_rtl/2_communication/3_UART_TX/src/t
	"	1	0

> ~/home/2_rtl/2_communication/2_SPI_WRITE/spi_read_write.xdc
	"	49	0

> ~/home/2_rtl/2_communication/2_SPI_WRITE/v
	"	1	0

> ~/home/2_rtl/2_communication/2_SPI_WRITE/src/spi_register.v
	"	16	0
	^	16	0

> ~/home/2_rtl/2_communication/1_SPI_READ/src/.simpleSPI.v.swp
	"	1	0

> ~/home/2_rtl/1_state_machines/4_serial_interface/src/S2P.v
	"	42	18
	^	42	15
	.	41	0
	+	27	0
	+	27	8
	+	27	8
	+	27	8
	+	27	9
	+	63	0
	+	21	26
	+	16	11
	+	33	27
	+	34	32
	+	36	0
	+	33	0
	+	37	16
	+	40	41
	+	42	44
	+	42	28
	+	43	30
	+	36	0
	+	54	15
	+	51	28
	+	54	15
	+	58	29
	+	40	41
	+	15	4
	+	15	4
	+	13	10
	+	15	0
	+	15	19
	+	14	14
	+	13	11
	+	12	12
	+	15	19
	+	12	0
	+	16	0
	+	15	0
	+	43	31
	+	52	31
	+	50	33
	+	53	0
	+	27	0
	+	15	19
	+	15	27
	+	59	0
	+	27	0
	+	11	14
	+	13	12
	+	14	12
	+	15	0
	+	13	7
	+	11	12
	+	12	8
	+	13	8
	+	27	19
	+	14	18
	+	13	7
	+	12	7
	+	14	7
	+	10	12
	+	27	0
	+	27	0
	+	32	14
	+	34	0
	+	40	0
	+	46	0
	+	40	0
	+	45	18
	+	46	17
	+	38	17
	+	42	0
	+	39	15
	+	38	16
	+	39	16
	+	38	16
	+	41	0

> ~/home/2_rtl/1_state_machines/4_serial_interface/v
	"	1	0

> ~/home/2_rtl/1_state_machines/4_serial_interface/src/top.v
	"	23	59
	^	9	16
	.	9	15
	+	28	0
	+	23	104
	+	25	0
	+	24	0
	+	25	6
	+	23	15
	+	26	13
	+	20	2
	+	21	0
	+	20	73
	+	21	0
	+	21	0
	+	21	2
	+	21	2
	+	21	14
	+	21	14
	+	21	65
	+	21	67
	+	23	0
	+	21	14
	+	5	13
	+	8	13
	+	9	15

> ~/home/2_rtl/1_state_machines/4_serial_interface/serial_interface.xdc
	"	25	36
	^	91	2
	.	63	3
	+	7	0
	+	8	1
	+	9	1
	+	28	0
	+	29	2
	+	63	0
	+	64	2
	+	63	3

> ~/home/2_rtl/1_state_machines/1_keypad/src/top.v
	"	23	3
	^	23	12
	.	23	0
	+	23	0

> ~/home/2_rtl/1_state_machines/4_serial_interface/src/testbench.v
	"	38	16
	^	45	27
	.	45	27
	+	45	27

> ~/home/2_rtl/1_state_machines/4_serial_interface/serial_interface.
	"	1	0

> ~/home/2_rtl/1_state_machines/4_serial_interface/test_result.txt
	"	1	0

> ~/home/2_rtl/1_state_machines/4_serial_interface/Basys3_Master.xdc
	"	30	41
	^	11	11
	.	29	0
	+	12	0
	+	13	2
	+	15	2
	+	17	2
	+	19	2
	+	21	2
	+	23	2
	+	25	2
	+	27	2
	+	29	2
	+	47	0
	+	48	2
	+	50	2
	+	52	2
	+	54	2
	+	56	2
	+	58	2
	+	60	2
	+	63	2
	+	62	2
	+	64	2
	+	75	0
	+	76	1
	+	77	0
	+	78	1
	+	111	0
	+	112	1
	+	113	0
	+	114	1
	+	115	0
	+	116	51
	+	115	46
	+	114	52
	+	113	48
	+	112	47
	+	111	44
	+	112	49
	+	78	49
	+	77	43
	+	76	50
	+	75	43
	+	64	58
	+	46	0
	+	47	0
	+	48	0
	+	49	0
	+	50	0
	+	51	0
	+	52	0
	+	53	0
	+	54	0
	+	55	0
	+	56	0
	+	57	0
	+	58	0
	+	59	0
	+	60	0
	+	61	0
	+	62	0
	+	63	0
	+	46	5
	+	11	11
	+	12	0
	+	13	0
	+	14	0
	+	15	0
	+	16	0
	+	17	0
	+	18	0
	+	19	0
	+	20	0
	+	21	0
	+	22	0
	+	23	0
	+	24	0
	+	25	0
	+	26	0
	+	27	0
	+	28	0
	+	29	0

> ~/home/2_rtl/1_state_machines/4_serial_interface/src/debouncer.v
	"	1	0

> ~/home/2_rtl/1_state_machines/4_serial_interface/src/P2S.v
	"	17	35
	^	19	4
	.	19	3
	+	19	3

> ~/home/2_rtl/1_state_machines/3_handshaking/src/race_observer.v
	"	33	18
	^	39	28
	.	38	26
	+	49	17
	+	13	0
	+	11	2
	+	49	11
	+	49	25
	+	49	18
	+	49	22
	+	49	0
	+	10	7
	+	24	10
	+	49	11
	+	49	0
	+	22	19
	+	20	21
	+	24	0
	+	45	31
	+	49	0
	+	35	30
	+	37	28
	+	42	31
	+	40	33
	+	43	0
	+	38	0
	+	24	15
	+	7	12
	+	13	0
	+	13	14
	+	33	0
	+	34	12
	+	39	12
	+	37	27
	+	28	20
	+	13	0
	+	19	15
	+	46	16
	+	47	0
	+	22	23
	+	31	18
	+	33	27
	+	32	26
	+	37	21
	+	38	0
	+	40	0
	+	38	15
	+	39	15
	+	14	37
	+	24	27
	+	27	27
	+	31	21
	+	37	18
	+	32	26
	+	37	31
	+	38	26

> ~/home/2_rtl/1_state_machines/3_handshaking/src/race_official.v
	"	29	12
	^	13	38
	.	13	37
	+	47	0
	+	46	0
	+	47	0
	+	42	22
	+	13	37

> ~/home/2_rtl/1_state_machines/3_handshaking/src/random_timer.v
	"	15	11
	^	2	12
	.	1	13
	+	13	16
	+	15	0
	+	2	12
	+	1	13
	o	1	0
