#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Oct 23 10:47:52 2018
# Process ID: 19612
# Current directory: C:/Users/yang/Desktop/eees335/EES_335
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19716 C:\Users\yang\Desktop\eees335\EES_335\EES_335.xpr
# Log file: C:/Users/yang/Desktop/eees335/EES_335/vivado.log
# Journal file: C:/Users/yang/Desktop/eees335/EES_335\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/yang/Desktop/eees335/EES_335/EES_335.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/yang/Desktop/EES335_SD0/EES335/EES_335' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/yang/Desktop/eees335/IPs', nor could it be found using path 'C:/Users/yang/Desktop/EES335_SD0/EES335/IPs'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/yang/Desktop/eees335/IPs'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/2017.4/Vivado/2017.4/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'EES_335.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
EES_335_ab_coder_0_1
EES_335_ccd_top_0_2
EES_335_ab_coder_0_0
EES_335_servo_motor_pwm_drv_0_0
EES_335_servo_motor_pwm_drv_0_1

open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 829.055 ; gain = 162.750
open_bd_design {C:/Users/yang/Desktop/eees335/EES_335/EES_335.srcs/sources_1/bd/EES_335/EES_335.bd}
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_3
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_4
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - LED_SW
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - Warning_Led
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - ZigBee
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - RFID
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - BlueTooth
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:xadc_wiz:3.3 - xadc_wiz_0
Adding cell -- xilinx.com:user:ab_coder:1.0 - ab_coder_l
Adding cell -- xilinx.com:user:ab_coder:1.0 - ab_coder_r
Adding cell -- xilinx.com:user:servo_motor_pwm_drv:1.0 - servo_motor_pwm_R
Adding cell -- xilinx.com:user:servo_motor_pwm_drv:1.0 - servo_motor_pwm_L
Adding cell -- xilinx.com:user:ccd_top:1.0 - ccd_top_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_ps7_0_100M/peripheral_aresetn(rst) and /ccd_top_0/rst_n(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /pclk(clk) and /ccd_top_0/pclk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /xclk(clk) and /ccd_top_0/xclk(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <EES_335> from BD file <C:/Users/yang/Desktop/eees335/EES_335/EES_335.srcs/sources_1/bd/EES_335/EES_335.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 935.453 ; gain = 68.191
open_bd_design {C:/Users/yang/Desktop/eees335/EES_335/EES_335.srcs/sources_1/bd/EES_335/EES_335.bd}
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 23 11:13:50 2018...
