Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Fri Sep 24 19:06:16 2021
| Host         : usera-computer running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -file out/post_place_timing_summary.rpt
| Design       : red_pitaya_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: i_asg/e3/FSM_sequential_current_state_reg[0]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_asg/e3/FSM_sequential_current_state_reg[1]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_asg/e3/FSM_sequential_current_state_reg[2]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_asg/e3/FSM_sequential_current_state_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[10]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[11]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[12]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[13]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[14]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[15]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[16]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[17]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[18]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[19]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[20]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[21]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[22]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[23]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[24]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[25]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[26]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[27]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[28]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[29]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[30]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[31]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[9]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_hk/dna_clk_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.842    -5119.695                   4491                33930       -2.537     -144.370                    172                33930        0.000        0.000                       0                 13368  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
adc_clk           {0.000 4.000}        8.000           125.000         
  clk_fb          {0.000 4.000}        8.000           125.000         
  pll_adc_clk     {0.000 4.000}        8.000           125.000         
  pll_dac_clk_1x  {0.000 4.000}        8.000           125.000         
  pll_dac_clk_2p  {-0.500 1.500}       4.000           250.000         
  pll_dac_clk_2x  {0.000 2.000}        4.000           250.000         
  pll_pwm_clk     {0.000 2.000}        4.000           250.000         
clk_fpga_0        {0.000 4.000}        8.000           125.000         
clk_fpga_1        {0.000 2.000}        4.000           250.000         
clk_fpga_2        {0.000 10.000}       20.000          50.000          
clk_fpga_3        {0.000 2.500}        5.000           200.000         
rx_clk            {0.000 50.000}       100.000         10.000          
  pll_ext__0      {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                                                                                                                                             2.000        0.000                       0                     1  
  clk_fb                                                                                                                                                            6.751        0.000                       0                     2  
  pll_adc_clk          -4.842    -4809.544                   4157                31240       -0.042       -0.085                      3                31240        2.750        0.000                       0                 12159  
  pll_dac_clk_1x        1.175        0.000                      0                   45       -0.199       -0.727                      7                   45        3.500        0.000                       0                    47  
  pll_dac_clk_2p                                                                                                                                                    1.845        0.000                       0                     3  
  pll_dac_clk_2x       -0.933      -44.088                     80                  121        0.283        0.000                      0                  121        1.500        0.000                       0                    44  
  pll_pwm_clk          -0.210       -0.395                      4                  412        0.196        0.000                      0                  412        1.500        0.000                       0                   217  
clk_fpga_3             -1.916      -84.328                    177                 1839        0.137        0.000                      0                 1839        1.000        0.000                       0                   851  
rx_clk                                                                                                                                                              0.000        0.000                       0                     1  
  pll_ext__0           44.593        0.000                      0                  121        0.266        0.000                      0                  121       24.500        0.000                       0                    43  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
adc_clk         pll_adc_clk           6.426        0.000                      0                   28       -2.537      -69.334                     28                   28  
pll_adc_clk     pll_dac_clk_1x        3.614        0.000                      0                   28        0.368        0.000                      0                   28  
pll_adc_clk     pll_dac_clk_2x       -1.218      -59.967                     80                   81        0.294        0.000                      0                   81  
pll_adc_clk     pll_pwm_clk           0.473        0.000                      0                   94       -0.298      -11.183                     61                   94  
pll_adc_clk     pll_ext__0           -2.687     -165.460                     73                   73       -1.128      -63.042                     73                   73  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  pll_adc_clk        pll_adc_clk              3.408        0.000                      0                   64        0.565        0.000                      0                   64  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  pll/pll/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_adc_clk

Setup :         4157  Failing Endpoints,  Worst Slack       -4.842ns,  Total Violation    -4809.544ns
Hold  :            3  Failing Endpoints,  Worst Slack       -0.042ns,  Total Violation       -0.085ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.842ns  (required time - arrival time)
  Source:                 i_dsp/genblk4[4].iir/y2a_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_dsp/genblk4[4].iir/overflow_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        12.742ns  (logic 9.374ns (73.568%)  route 3.368ns (26.432%))
  Logic Levels:           18  (CARRY4=13 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.524ns = ( 13.524 - 8.000 ) 
    Source Clock Delay      (SCD):    5.912ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, estimated)        1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=12168, estimated)    1.679     5.912    i_dsp/genblk4[4].iir/clk_i
    SLICE_X9Y13          FDRE                                         r  i_dsp/genblk4[4].iir/y2a_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.456     6.368 r  i_dsp/genblk4[4].iir/y2a_reg[16]/Q
                         net (fo=1, estimated)        0.519     6.887    i_dsp/genblk4[4].iir/p_ay2_module/factor1_i[16]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.923 r  i_dsp/genblk4[4].iir/p_ay2_module/product0__1/PCOUT[47]
                         net (fo=1, estimated)        0.000    10.923    i_dsp/genblk4[4].iir/p_ay2_module/product0__1_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    12.441 r  i_dsp/genblk4[4].iir/p_ay2_module/product0__2/P[1]
                         net (fo=2, estimated)        1.021    13.462    i_dsp/genblk4[4].iir/p_ay2_module/product0__2_n_104
    SLICE_X10Y5          LUT2 (Prop_lut2_I0_O)        0.124    13.586 r  i_dsp/genblk4[4].iir/p_ay2_module/product_o[1]_INST_0_i_23/O
                         net (fo=1, routed)           0.000    13.586    i_dsp/genblk4[4].iir/p_ay2_module/product_o[1]_INST_0_i_23_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.966 r  i_dsp/genblk4[4].iir/p_ay2_module/product_o[1]_INST_0_i_17/CO[3]
                         net (fo=1, estimated)        0.000    13.966    i_dsp/genblk4[4].iir/p_ay2_module/product_o[1]_INST_0_i_17_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.083 r  i_dsp/genblk4[4].iir/p_ay2_module/product_o[1]_INST_0_i_12/CO[3]
                         net (fo=1, estimated)        0.000    14.083    i_dsp/genblk4[4].iir/p_ay2_module/product_o[1]_INST_0_i_12_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.200 r  i_dsp/genblk4[4].iir/p_ay2_module/product_o[1]_INST_0_i_7/CO[3]
                         net (fo=1, estimated)        0.000    14.200    i_dsp/genblk4[4].iir/p_ay2_module/product_o[1]_INST_0_i_7_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.317 r  i_dsp/genblk4[4].iir/p_ay2_module/product_o[1]_INST_0_i_2/CO[3]
                         net (fo=1, estimated)        0.000    14.317    i_dsp/genblk4[4].iir/p_ay2_module/product_o[1]_INST_0_i_2_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.434 r  i_dsp/genblk4[4].iir/p_ay2_module/product_o[9]_INST_0_i_6/CO[3]
                         net (fo=1, estimated)        0.000    14.434    i_dsp/genblk4[4].iir/p_ay2_module/product_o[9]_INST_0_i_6_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.551 r  i_dsp/genblk4[4].iir/p_ay2_module/product_o[13]_INST_0_i_6/CO[3]
                         net (fo=1, estimated)        0.000    14.551    i_dsp/genblk4[4].iir/p_ay2_module/product_o[13]_INST_0_i_6_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.668 r  i_dsp/genblk4[4].iir/p_ay2_module/product_o[17]_INST_0_i_6/CO[3]
                         net (fo=1, estimated)        0.000    14.668    i_dsp/genblk4[4].iir/p_ay2_module/product_o[17]_INST_0_i_6_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.785 r  i_dsp/genblk4[4].iir/p_ay2_module/product_o[21]_INST_0_i_6/CO[3]
                         net (fo=1, estimated)        0.000    14.785    i_dsp/genblk4[4].iir/p_ay2_module/product_o[21]_INST_0_i_6_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.902 r  i_dsp/genblk4[4].iir/p_ay2_module/product_o[25]_INST_0_i_6/CO[3]
                         net (fo=1, estimated)        0.000    14.902    i_dsp/genblk4[4].iir/p_ay2_module/product_o[25]_INST_0_i_6_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.019 r  i_dsp/genblk4[4].iir/p_ay2_module/product_o[29]_INST_0_i_6/CO[3]
                         net (fo=1, estimated)        0.000    15.019    i_dsp/genblk4[4].iir/p_ay2_module/product_o[29]_INST_0_i_6_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.238 r  i_dsp/genblk4[4].iir/p_ay2_module/product_o[30]_INST_0_i_6/O[0]
                         net (fo=1, estimated)        0.702    15.940    i_dsp/genblk4[4].iir/p_ay2_module/product_o[30]_INST_0_i_6_n_7
    SLICE_X7Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845    16.785 r  i_dsp/genblk4[4].iir/p_ay2_module/product_o[29]_INST_0_i_1/CO[3]
                         net (fo=1, estimated)        0.000    16.785    i_dsp/genblk4[4].iir/p_ay2_module/product_o[29]_INST_0_i_1_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.098 r  i_dsp/genblk4[4].iir/p_ay2_module/product_o[30]_INST_0_i_1/O[3]
                         net (fo=32, estimated)       0.841    17.939    i_dsp/genblk4[4].iir/p_ay2_module/p_0_in[2]
    SLICE_X13Y17         LUT4 (Prop_lut4_I1_O)        0.306    18.245 r  i_dsp/genblk4[4].iir/p_ay2_module/overflow_INST_0/O
                         net (fo=1, estimated)        0.285    18.530    i_dsp/genblk4[4].iir/overflow_i[1]
    SLICE_X11Y17         LUT2 (Prop_lut2_I0_O)        0.124    18.654 r  i_dsp/genblk4[4].iir/overflow[1]_i_1/O
                         net (fo=1, routed)           0.000    18.654    i_dsp/genblk4[4].iir/overflow[1]_i_1_n_0
    SLICE_X11Y17         FDRE                                         r  i_dsp/genblk4[4].iir/overflow_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, estimated)        1.241    10.181    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.265 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        1.666    11.931    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.022 r  bufg_adc_clk/O
                         net (fo=12168, estimated)    1.502    13.524    i_dsp/genblk4[4].iir/clk_i
    SLICE_X11Y17         FDRE                                         r  i_dsp/genblk4[4].iir/overflow_reg[1]/C
                         clock pessimism              0.326    13.850    
                         clock uncertainty           -0.069    13.781    
    SLICE_X11Y17         FDRE (Setup_fdre_C_D)        0.031    13.812    i_dsp/genblk4[4].iir/overflow_reg[1]
  -------------------------------------------------------------------
                         required time                         13.812    
                         arrival time                         -18.654    
  -------------------------------------------------------------------
                         slack                                 -4.842    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.042ns  (arrival time - required time)
  Source:                 i_dsp/genblk4[4].iir/stage5_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_dsp/genblk4[4].iir/stage6_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.304%)  route 0.151ns (51.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.692ns
    Source Clock Delay      (SCD):    2.319ns
    Clock Pessimism Removal (CPR):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, estimated)        0.551     0.952    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     1.003 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        0.739     1.742    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.768 r  bufg_adc_clk/O
                         net (fo=12168, estimated)    0.551     2.319    i_dsp/genblk4[4].iir/clk_i
    SLICE_X21Y28         FDRE                                         r  i_dsp/genblk4[4].iir/stage5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y28         FDRE (Prop_fdre_C_Q)         0.141     2.460 r  i_dsp/genblk4[4].iir/stage5_reg[2]/Q
                         net (fo=3, estimated)        0.151     2.611    i_dsp/genblk4[4].iir/stage5[2]
    SLICE_X22Y28         FDRE                                         r  i_dsp/genblk4[4].iir/stage6_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, estimated)        0.579     1.012    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.066 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        0.778     1.845    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.874 r  bufg_adc_clk/O
                         net (fo=12168, estimated)    0.818     2.692    i_dsp/genblk4[4].iir/clk_i
    SLICE_X22Y28         FDRE                                         r  i_dsp/genblk4[4].iir/stage6_reg[2]/C
                         clock pessimism             -0.110     2.581    
    SLICE_X22Y28         FDRE (Hold_fdre_C_D)         0.072     2.653    i_dsp/genblk4[4].iir/stage6_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.653    
                         arrival time                           2.611    
  -------------------------------------------------------------------
                         slack                                 -0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK        n/a            3.884         8.000       4.116      DSP48_X1Y35     i_dsp/genblk2[0].i_pid/kp_mult0/CLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         4.000       2.750      SLICE_X4Y1      i_ps/axi_master[0]/axi_wfifo_reg_0_15_60_65/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         4.000       2.750      SLICE_X0Y3      i_ps/axi_master[0]/axi_awfifo_reg_0_15_36_36/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_1x
  To Clock:  pll_dac_clk_1x

Setup :            0  Failing Endpoints,  Worst Slack        1.175ns,  Total Violation        0.000ns
Hold  :            7  Failing Endpoints,  Worst Slack       -0.199ns,  Total Violation       -0.727ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.175ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[12]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.282ns  (logic 0.456ns (19.982%)  route 1.826ns (80.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.970ns = ( 9.970 - 4.000 ) 
    Source Clock Delay      (SCD):    5.972ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, estimated)        1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, estimated)        1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, estimated)       1.739     5.972    dac_clk_1x
    SLICE_X43Y58         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.456     6.428 r  dac_rst_reg/Q
                         net (fo=17, estimated)       1.826     8.254    dac_rst
    OLOGIC_X0Y91         ODDR                                         r  oddr_dac_dat[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, estimated)        1.241     6.181    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.265 f  pll/pll/CLKOUT1
                         net (fo=1, estimated)        1.666     7.931    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     8.022 f  bufg_dac_clk_1x/O
                         net (fo=45, estimated)       1.948     9.970    dac_clk_1x
    OLOGIC_X0Y91         ODDR                                         f  oddr_dac_dat[12]/C
                         clock pessimism              0.326    10.296    
                         clock uncertainty           -0.069    10.227    
    OLOGIC_X0Y91         ODDR (Setup_oddr_C_R)       -0.798     9.429    oddr_dac_dat[12]
  -------------------------------------------------------------------
                         required time                          9.429    
                         arrival time                          -8.254    
  -------------------------------------------------------------------
                         slack                                  1.175    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.199ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_sel/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.929%)  route 0.315ns (69.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.874ns
    Source Clock Delay      (SCD):    2.354ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, estimated)        0.551     0.952    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     1.003 r  pll/pll/CLKOUT1
                         net (fo=1, estimated)        0.739     1.742    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.768 r  bufg_dac_clk_1x/O
                         net (fo=45, estimated)       0.586     2.354    dac_clk_1x
    SLICE_X43Y58         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141     2.495 r  dac_rst_reg/Q
                         net (fo=17, estimated)       0.315     2.810    dac_rst
    OLOGIC_X0Y57         ODDR                                         r  oddr_dac_sel/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, estimated)        0.579     1.012    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     1.066 r  pll/pll/CLKOUT1
                         net (fo=1, estimated)        0.778     1.845    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.874 r  bufg_dac_clk_1x/O
                         net (fo=45, estimated)       1.000     2.874    dac_clk_1x
    OLOGIC_X0Y57         ODDR                                         r  oddr_dac_sel/C
                         clock pessimism             -0.340     2.533    
    OLOGIC_X0Y57         ODDR (Hold_oddr_C_R)         0.476     3.009    oddr_dac_sel
  -------------------------------------------------------------------
                         required time                         -3.009    
                         arrival time                           2.810    
  -------------------------------------------------------------------
                         slack                                 -0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_1x
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3   bufg_dac_clk_1x/I
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y82    dac_dat_a_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y78    dac_dat_a_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_2p
  To Clock:  pll_dac_clk_2p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_2p
Waveform(ns):       { -0.500 1.500 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y5   bufg_dac_clk_2p/I
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_2x
  To Clock:  pll_dac_clk_2x

Setup :           80  Failing Endpoints,  Worst Slack       -0.933ns,  Total Violation      -44.088ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.283ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.933ns  (required time - arrival time)
  Source:                 i_asg/TTL/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_asg/TTL/divide_count_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_dac_clk_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_dac_clk_2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_2x rise@4.000ns - pll_dac_clk_2x rise@0.000ns)
  Data Path Delay:        4.650ns  (logic 1.805ns (38.817%)  route 2.845ns (61.183%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.557ns = ( 9.557 - 4.000 ) 
    Source Clock Delay      (SCD):    5.898ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, estimated)        1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.089     2.378 r  pll/pll/CLKOUT2
                         net (fo=1, estimated)        1.754     4.132    pll_dac_clk_2x
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_2x/O
                         net (fo=42, estimated)       1.665     5.898    i_asg/TTL/clk
    SLICE_X6Y91          FDRE                                         r  i_asg/TTL/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDRE (Prop_fdre_C_Q)         0.478     6.376 r  i_asg/TTL/count_reg[10]/Q
                         net (fo=5, estimated)        1.194     7.570    i_asg/TTL/count_reg[10]
    SLICE_X5Y90          LUT4 (Prop_lut4_I0_O)        0.301     7.871 r  i_asg/TTL/out_i_58/O
                         net (fo=1, routed)           0.000     7.871    i_asg/TTL/out_i_58_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.421 r  i_asg/TTL/out_reg_i_33/CO[3]
                         net (fo=1, estimated)        0.000     8.421    i_asg/TTL/out_reg_i_33_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.535 r  i_asg/TTL/out_reg_i_15/CO[3]
                         net (fo=1, estimated)        0.000     8.535    i_asg/TTL/out_reg_i_15_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.649 f  i_asg/TTL/out_reg_i_5/CO[3]
                         net (fo=5, estimated)        0.790     9.439    i_asg/TTL/out_reg_i_5_n_0
    SLICE_X4Y90          LUT2 (Prop_lut2_I0_O)        0.124     9.563 f  i_asg/TTL/xlnx_opt_LUT_divide_count[7]_i_2_1/O
                         net (fo=1, estimated)        0.497    10.060    i_asg/TTL/xlnx_opt_divide_count
    SLICE_X4Y90          LUT6 (Prop_lut6_I5_O)        0.124    10.184 r  i_asg/TTL/xlnx_opt_LUT_divide_count[7]_i_2_2/O
                         net (fo=8, estimated)        0.364    10.548    i_asg/TTL/divide_count
    SLICE_X3Y90          FDSE                                         r  i_asg/TTL/divide_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_2x rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, estimated)        1.241     6.181    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.084     6.265 r  pll/pll/CLKOUT2
                         net (fo=1, estimated)        1.666     7.931    pll_dac_clk_2x
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     8.022 r  bufg_dac_clk_2x/O
                         net (fo=42, estimated)       1.535     9.557    i_asg/TTL/clk
    SLICE_X3Y90          FDSE                                         r  i_asg/TTL/divide_count_reg[0]/C
                         clock pessimism              0.326     9.883    
                         clock uncertainty           -0.063     9.820    
    SLICE_X3Y90          FDSE (Setup_fdse_C_CE)      -0.205     9.615    i_asg/TTL/divide_count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.615    
                         arrival time                         -10.548    
  -------------------------------------------------------------------
                         slack                                 -0.933    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 i_asg/TTL/divide_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_asg/TTL/divide_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_dac_clk_2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_2x rise@0.000ns - pll_dac_clk_2x rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.183ns (45.122%)  route 0.223ns (54.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.723ns
    Source Clock Delay      (SCD):    2.347ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, estimated)        0.551     0.952    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.051     1.003 r  pll/pll/CLKOUT2
                         net (fo=1, estimated)        0.739     1.742    pll_dac_clk_2x
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.768 r  bufg_dac_clk_2x/O
                         net (fo=42, estimated)       0.579     2.347    i_asg/TTL/clk
    SLICE_X3Y90          FDRE                                         r  i_asg/TTL/divide_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     2.488 r  i_asg/TTL/divide_count_reg[2]/Q
                         net (fo=6, estimated)        0.223     2.711    i_asg/TTL/divide_count_reg__0[2]
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.042     2.753 r  i_asg/TTL/divide_count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.753    i_asg/TTL/divide_count[3]_i_1_n_0
    SLICE_X3Y90          FDRE                                         r  i_asg/TTL/divide_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, estimated)        0.579     1.012    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.054     1.066 r  pll/pll/CLKOUT2
                         net (fo=1, estimated)        0.778     1.845    pll_dac_clk_2x
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.874 r  bufg_dac_clk_2x/O
                         net (fo=42, estimated)       0.849     2.723    i_asg/TTL/clk
    SLICE_X3Y90          FDRE                                         r  i_asg/TTL/divide_count_reg[3]/C
                         clock pessimism             -0.359     2.363    
    SLICE_X3Y90          FDRE (Hold_fdre_C_D)         0.107     2.470    i_asg/TTL/divide_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.470    
                         arrival time                           2.753    
  -------------------------------------------------------------------
                         slack                                  0.283    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_2x
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y4   bufg_dac_clk_2x/I
Max Period        n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT2
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X6Y94     i_asg/TTL/count_reg[12]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.000       1.500      SLICE_X6Y88     i_asg/TTL/count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_pwm_clk
  To Clock:  pll_pwm_clk

Setup :            4  Failing Endpoints,  Worst Slack       -0.210ns,  Total Violation       -0.395ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.210ns  (required time - arrival time)
  Source:                 pwm[3]/v_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[3]/pwm_o_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 1.347ns (40.855%)  route 1.950ns (59.145%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 9.988 - 4.000 ) 
    Source Clock Delay      (SCD):    5.972ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, estimated)        1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.089     2.378 r  pll/pll/CLKOUT5
                         net (fo=1, estimated)        1.754     4.132    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_pwm_clk/O
                         net (fo=215, estimated)      1.739     5.972    pwm[3]/clk
    SLICE_X41Y57         FDRE                                         r  pwm[3]/v_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_fdre_C_Q)         0.456     6.428 r  pwm[3]/v_r_reg[0]/Q
                         net (fo=2, estimated)        0.819     7.247    pwm[3]/v_r[0]
    SLICE_X38Y57         LUT4 (Prop_lut4_I0_O)        0.124     7.371 r  pwm[3]/pwm_o_i_12/O
                         net (fo=1, routed)           0.000     7.371    pwm[3]/pwm_o_i_12_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.884 r  pwm[3]/pwm_o_reg_i_3/CO[3]
                         net (fo=1, estimated)        0.000     7.884    pwm[3]/pwm_o_reg_i_3_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.138 r  pwm[3]/pwm_o_reg_i_2/CO[0]
                         net (fo=1, estimated)        1.131     9.269    pwm[3]/p_1_in
    OLOGIC_X0Y44         FDRE                                         r  pwm[3]/pwm_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, estimated)        1.241     6.181    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.265 r  pll/pll/CLKOUT5
                         net (fo=1, estimated)        1.666     7.931    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.022 r  bufg_pwm_clk/O
                         net (fo=215, estimated)      1.966     9.988    pwm[3]/clk
    OLOGIC_X0Y44         FDRE                                         r  pwm[3]/pwm_o_reg/C
                         clock pessimism              0.211    10.199    
                         clock uncertainty           -0.063    10.136    
    OLOGIC_X0Y44         FDRE (Setup_fdre_C_D)       -1.077     9.059    pwm[3]/pwm_o_reg
  -------------------------------------------------------------------
                         required time                          9.059    
                         arrival time                          -9.269    
  -------------------------------------------------------------------
                         slack                                 -0.210    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 pwm[1]/vcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[1]/vcnt_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.797%)  route 0.148ns (51.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, estimated)        0.551     0.952    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.051     1.003 r  pll/pll/CLKOUT5
                         net (fo=1, estimated)        0.739     1.742    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.768 r  bufg_pwm_clk/O
                         net (fo=215, estimated)      0.585     2.353    pwm[1]/clk
    SLICE_X41Y60         FDRE                                         r  pwm[1]/vcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.141     2.494 r  pwm[1]/vcnt_reg[5]/Q
                         net (fo=3, estimated)        0.148     2.642    pwm[1]/vcnt_reg__0[5]
    SLICE_X41Y59         FDRE                                         r  pwm[1]/vcnt_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, estimated)        0.579     1.012    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     1.066 r  pll/pll/CLKOUT5
                         net (fo=1, estimated)        0.778     1.845    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.874 r  bufg_pwm_clk/O
                         net (fo=215, estimated)      0.856     2.730    pwm[1]/clk
    SLICE_X41Y59         FDRE                                         r  pwm[1]/vcnt_r_reg[5]/C
                         clock pessimism             -0.359     2.370    
    SLICE_X41Y59         FDRE (Hold_fdre_C_D)         0.076     2.446    pwm[1]/vcnt_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.446    
                         arrival time                           2.642    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_pwm_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT5 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2   bufg_pwm_clk/I
Max Period        n/a     PLLE2_ADV/CLKOUT5  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT5
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X42Y61    pwm[0]/v_r_reg[7]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X41Y65    pwm[0]/b_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_3
  To Clock:  clk_fpga_3

Setup :          177  Failing Endpoints,  Worst Slack       -1.916ns,  Total Violation      -84.328ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.916ns  (required time - arrival time)
  Source:                 i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.ip2bus_wrack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        6.581ns  (logic 3.154ns (47.926%)  route 3.427ns (52.074%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 7.763 - 5.000 ) 
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, estimated)        1.207     1.207    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=851, estimated)      1.703     3.011    i_ps/system_i/system_i/xadc/inst/bus2ip_clk
    SLICE_X5Y68          FDRE                                         r  i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.ip2bus_wrack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.456     3.467 r  i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.ip2bus_wrack_reg/Q
                         net (fo=4, estimated)        0.684     4.151    i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_WrAck
    SLICE_X4Y67          LUT2 (Prop_lut2_I0_O)        0.153     4.304 r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wready_INST_0/O
                         net (fo=5, estimated)        0.965     5.269    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_awready
    SLICE_X2Y68          LUT5 (Prop_lut5_I2_O)        0.359     5.628 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_INST_0/O
                         net (fo=26, estimated)       0.667     6.295    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X3Y68          LUT4 (Prop_lut4_I3_O)        0.326     6.621 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_17/O
                         net (fo=1, routed)           0.000     6.621    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_17_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.171 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_11/CO[3]
                         net (fo=1, estimated)        0.000     7.171    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_11_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.484 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_6/O[3]
                         net (fo=1, estimated)        0.640     8.124    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/C[7]
    SLICE_X4Y69          LUT3 (Prop_lut3_I0_O)        0.306     8.430 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2/O
                         net (fo=1, routed)           0.000     8.430    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.806 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/CO[3]
                         net (fo=1, estimated)        0.000     8.806    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.121 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1/O[3]
                         net (fo=1, estimated)        0.471     9.592    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_4
    SLICE_X3Y71          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, estimated)        1.147     6.147    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.238 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=851, estimated)      1.525     7.763    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/clk
    SLICE_X3Y71          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.222     7.985    
                         clock uncertainty           -0.083     7.902    
    SLICE_X3Y71          FDRE (Setup_fdre_C_D)       -0.226     7.676    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                          7.676    
                         arrival time                          -9.592    
  -------------------------------------------------------------------
                         slack                                 -1.916    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 i_ps/system_i/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.141ns (62.349%)  route 0.085ns (37.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.403ns
    Source Clock Delay      (SCD):    1.105ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, estimated)        0.509     0.509    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.535 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=851, estimated)      0.570     1.105    i_ps/system_i/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/scndry_aclk
    SLICE_X2Y71          FDRE                                         r  i_ps/system_i/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.141     1.246 r  i_ps/system_i/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, estimated)        0.085     1.331    i_ps/system_i/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/D
    SLICE_X2Y71          FDRE                                         r  i_ps/system_i/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, estimated)        0.536     0.536    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.565 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=851, estimated)      0.838     1.403    i_ps/system_i/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/scndry_aclk
    SLICE_X2Y71          FDRE                                         r  i_ps/system_i/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.284     1.119    
    SLICE_X2Y71          FDRE (Hold_fdre_C_D)         0.075     1.194    i_ps/system_i/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         5.000       1.000      XADC_X0Y0    i_ps/system_i/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X6Y61  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X0Y59  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  rx_clk
  To Clock:  rx_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_clk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { daisy_p_i[1] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  pll_ext/pll_ext/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       100.000     0.000      MMCME2_ADV_X0Y0  pll_ext/pll_ext/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        50.000      40.000     MMCME2_ADV_X0Y0  pll_ext/pll_ext/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        50.000      40.000     MMCME2_ADV_X0Y0  pll_ext/pll_ext/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  pll_ext__0
  To Clock:  pll_ext__0

Setup :            0  Failing Endpoints,  Worst Slack       44.593ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.593ns  (required time - arrival time)
  Source:                 derivation/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_ext__0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            derivation/divide_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by pll_ext__0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             pll_ext__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (pll_ext__0 rise@50.000ns - pll_ext__0 rise@0.000ns)
  Data Path Delay:        4.764ns  (logic 2.268ns (47.607%)  route 2.496ns (52.393%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.375ns = ( 55.375 - 50.000 ) 
    Source Clock Delay      (SCD):    5.843ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.758ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_ext__0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  daisy_p_i_IBUF[1]_inst/O
                         net (fo=1, estimated)        1.285     2.262    pll_ext/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     2.262 r  pll_ext/pll_ext/CLKOUT0
                         net (fo=1, estimated)        1.760     4.022    pll_ext__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     4.123 r  bufg_ext_clk/O
                         net (fo=41, estimated)       1.720     5.843    derivation/clk
    SLICE_X42Y74         FDRE                                         r  derivation/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.518     6.361 r  derivation/count_reg[2]/Q
                         net (fo=4, estimated)        0.899     7.260    derivation/count_reg[2]
    SLICE_X36Y76         LUT2 (Prop_lut2_I0_O)        0.124     7.384 r  derivation/out_i_59/O
                         net (fo=1, routed)           0.000     7.384    derivation/out_i_59_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.916 r  derivation/out_reg_i_42/CO[3]
                         net (fo=1, estimated)        0.000     7.916    derivation/out_reg_i_42_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.030 r  derivation/out_reg_i_28/CO[3]
                         net (fo=1, estimated)        0.000     8.030    derivation/out_reg_i_28_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.144 r  derivation/out_reg_i_15/CO[3]
                         net (fo=1, estimated)        0.000     8.144    derivation/out_reg_i_15_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.372 f  derivation/out_reg_i_5/CO[2]
                         net (fo=5, estimated)        0.587     8.959    derivation/out_reg_i_5_n_1
    SLICE_X40Y78         LUT2 (Prop_lut2_I0_O)        0.306     9.265 f  derivation/xlnx_opt_LUT_divide_count[7]_i_2_1/O
                         net (fo=1, estimated)        0.496     9.761    derivation/xlnx_opt_divide_count
    SLICE_X40Y77         LUT6 (Prop_lut6_I5_O)        0.332    10.093 r  derivation/xlnx_opt_LUT_divide_count[7]_i_2_2/O
                         net (fo=8, estimated)        0.514    10.607    derivation/divide_count
    SLICE_X43Y77         FDRE                                         r  derivation/divide_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_ext__0 rise edge)
                                                     50.000    50.000 r  
    N18                                               0.000    50.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000    50.000    daisy_p_i[1]
    N18                  IBUF (Prop_ibuf_I_O)         0.843    50.843 r  daisy_p_i_IBUF[1]_inst/O
                         net (fo=1, estimated)        1.221    52.064    pll_ext/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000    52.064 r  pll_ext/pll_ext/CLKOUT0
                         net (fo=1, estimated)        1.672    53.736    pll_ext__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    53.827 r  bufg_ext_clk/O
                         net (fo=41, estimated)       1.548    55.375    derivation/clk
    SLICE_X43Y77         FDRE                                         r  derivation/divide_count_reg[4]/C
                         clock pessimism              0.411    55.786    
                         clock uncertainty           -0.381    55.405    
    SLICE_X43Y77         FDRE (Setup_fdre_C_CE)      -0.205    55.200    derivation/divide_count_reg[4]
  -------------------------------------------------------------------
                         required time                         55.200    
                         arrival time                         -10.607    
  -------------------------------------------------------------------
                         slack                                 44.593    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 derivation/divide_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_ext__0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            derivation/divide_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pll_ext__0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             pll_ext__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_ext__0 rise@0.000ns - pll_ext__0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.015%)  route 0.186ns (49.985%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    2.090ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_ext__0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  daisy_p_i_IBUF[1]_inst/O
                         net (fo=1, estimated)        0.542     0.747    pll_ext/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.747 r  pll_ext/pll_ext/CLKOUT0
                         net (fo=1, estimated)        0.742     1.489    pll_ext__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.515 r  bufg_ext_clk/O
                         net (fo=41, estimated)       0.575     2.090    derivation/clk
    SLICE_X41Y76         FDRE                                         r  derivation/divide_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.141     2.231 r  derivation/divide_count_reg[1]/Q
                         net (fo=7, estimated)        0.186     2.417    derivation/divide_count_reg__0[1]
    SLICE_X41Y76         LUT6 (Prop_lut6_I4_O)        0.045     2.462 r  derivation/divide_count[5]_i_1/O
                         net (fo=1, routed)           0.000     2.462    derivation/p_0_in[5]
    SLICE_X41Y76         FDRE                                         r  derivation/divide_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_ext__0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUF (Prop_ibuf_I_O)         0.395     0.395 r  daisy_p_i_IBUF[1]_inst/O
                         net (fo=1, estimated)        0.570     0.965    pll_ext/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.965 r  pll_ext/pll_ext/CLKOUT0
                         net (fo=1, estimated)        0.781     1.746    pll_ext__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.775 r  bufg_ext_clk/O
                         net (fo=41, estimated)       0.843     2.618    derivation/clk
    SLICE_X41Y76         FDRE                                         r  derivation/divide_count_reg[5]/C
                         clock pessimism             -0.514     2.104    
    SLICE_X41Y76         FDRE (Hold_fdre_C_D)         0.092     2.196    derivation/divide_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.196    
                         arrival time                           2.462    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_ext__0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { pll_ext/pll_ext/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y6    bufg_ext_clk/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  pll_ext/pll_ext/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X42Y76     derivation/count_reg[10]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         25.000      24.500     SLICE_X42Y74     derivation/count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  pll_adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.426ns,  Total Violation        0.000ns
Hold  :           28  Failing Endpoints,  Worst Slack       -2.537ns,  Total Violation      -69.334ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.426ns  (required time - arrival time)
  Source:                 adc_dat_a_i[7]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_a_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        2.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.481ns = ( 10.481 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y14                                               0.000     3.400 r  adc_dat_a_i[7] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[7]
    Y14                  IBUF (Prop_ibuf_I_O)         0.488     3.888 r  adc_dat_a_i_IBUF[7]_inst/O
                         net (fo=1, estimated)        0.000     3.888    adc_dat_a_i_IBUF[7]
    ILOGIC_X0Y33         FDRE                                         r  adc_dat_a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, estimated)        0.551     8.952    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     9.003 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        0.739     9.742    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.768 r  bufg_adc_clk/O
                         net (fo=12168, estimated)    0.713    10.481    daisy_p_o_OBUF[1]
    ILOGIC_X0Y33         FDRE                                         r  adc_dat_a_reg[5]/C
                         clock pessimism              0.000    10.481    
                         clock uncertainty           -0.166    10.315    
    ILOGIC_X0Y33         FDRE (Setup_fdre_C_D)       -0.001    10.314    adc_dat_a_reg[5]
  -------------------------------------------------------------------
                         required time                         10.314    
                         arrival time                          -3.888    
  -------------------------------------------------------------------
                         slack                                  6.426    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.537ns  (arrival time - required time)
  Source:                 adc_dat_b_i[3]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.805ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.384ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    P16                                               0.000     3.400 r  adc_dat_b_i[3] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_b_i[3]
    P16                  IBUF (Prop_ibuf_I_O)         0.805     4.205 r  adc_dat_b_i_IBUF[3]_inst/O
                         net (fo=1, estimated)        0.000     4.205    adc_dat_b_i_IBUF[3]
    ILOGIC_X0Y1          FDRE                                         r  adc_dat_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, estimated)        1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=12168, estimated)    2.151     6.384    daisy_p_o_OBUF[1]
    ILOGIC_X0Y1          FDRE                                         r  adc_dat_b_reg[1]/C
                         clock pessimism              0.000     6.384    
                         clock uncertainty            0.166     6.550    
    ILOGIC_X0Y1          FDRE (Hold_fdre_C_D)         0.192     6.742    adc_dat_b_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.742    
                         arrival time                           4.205    
  -------------------------------------------------------------------
                         slack                                 -2.537    





---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_dac_clk_1x

Setup :            0  Failing Endpoints,  Worst Slack        3.614ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.368ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.614ns  (required time - arrival time)
  Source:                 i_dsp/sum1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        3.876ns  (logic 0.642ns (16.563%)  route 3.234ns (83.437%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.569ns = ( 13.569 - 8.000 ) 
    Source Clock Delay      (SCD):    5.898ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, estimated)        1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=12168, estimated)    1.665     5.898    i_dsp/clk_i
    SLICE_X10Y57         FDRE                                         r  i_dsp/sum1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y57         FDRE (Prop_fdre_C_Q)         0.518     6.416 f  i_dsp/sum1_reg[14]/Q
                         net (fo=14, estimated)       1.174     7.590    i_dsp/dac_saturate[0]/input_i[14]
    SLICE_X18Y58         LUT6 (Prop_lut6_I1_O)        0.124     7.714 r  i_dsp/dac_saturate[0]/output_o[5]_INST_0/O
                         net (fo=12, estimated)       2.060     9.774    dac_dat_a[5]_i_1_n_0
    SLICE_X43Y76         FDRE                                         r  dac_dat_a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, estimated)        1.241    10.181    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.265 r  pll/pll/CLKOUT1
                         net (fo=1, estimated)        1.666    11.931    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.022 r  bufg_dac_clk_1x/O
                         net (fo=45, estimated)       1.547    13.569    dac_clk_1x
    SLICE_X43Y76         FDRE                                         r  dac_dat_a_reg[5]/C
                         clock pessimism              0.113    13.682    
                         clock uncertainty           -0.189    13.494    
    SLICE_X43Y76         FDRE (Setup_fdre_C_D)       -0.105    13.389    dac_dat_a_reg[5]
  -------------------------------------------------------------------
                         required time                         13.389    
                         arrival time                          -9.774    
  -------------------------------------------------------------------
                         slack                                  3.614    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 i_dsp/sum1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.186ns (19.497%)  route 0.768ns (80.503%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.727ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, estimated)        0.551     0.952    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     1.003 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        0.739     1.742    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.768 r  bufg_adc_clk/O
                         net (fo=12168, estimated)    0.561     2.329    i_dsp/clk_i
    SLICE_X11Y56         FDRE                                         r  i_dsp/sum1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y56         FDRE (Prop_fdre_C_Q)         0.141     2.470 r  i_dsp/sum1_reg[17]/Q
                         net (fo=26, estimated)       0.290     2.761    i_dsp/dac_saturate[0]/input_i[17]
    SLICE_X18Y58         LUT6 (Prop_lut6_I5_O)        0.045     2.806 r  i_dsp/dac_saturate[0]/output_o[9]_INST_0/O
                         net (fo=12, estimated)       0.478     3.283    dac_dat_a[9]_i_1_n_0
    SLICE_X42Y63         FDRE                                         r  dac_dat_a_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, estimated)        0.579     1.012    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     1.066 r  pll/pll/CLKOUT1
                         net (fo=1, estimated)        0.778     1.845    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.874 r  bufg_dac_clk_1x/O
                         net (fo=45, estimated)       0.853     2.727    dac_clk_1x
    SLICE_X42Y63         FDRE                                         r  dac_dat_a_reg[9]/C
                         clock pessimism             -0.063     2.663    
                         clock uncertainty            0.189     2.852    
    SLICE_X42Y63         FDRE (Hold_fdre_C_D)         0.063     2.915    dac_dat_a_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.915    
                         arrival time                           3.283    
  -------------------------------------------------------------------
                         slack                                  0.368    





---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_dac_clk_2x

Setup :           80  Failing Endpoints,  Worst Slack       -1.218ns,  Total Violation      -59.967ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.294ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.218ns  (required time - arrival time)
  Source:                 i_asg/frequency_divide_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_asg/TTL/divide_count_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_dac_clk_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_dac_clk_2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_2x rise@4.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        4.552ns  (logic 1.782ns (39.148%)  route 2.770ns (60.852%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.557ns = ( 9.557 - 4.000 ) 
    Source Clock Delay      (SCD):    5.942ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, estimated)        1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=12168, estimated)    1.709     5.942    i_asg/dac_clk_i
    SLICE_X4Y86          FDSE                                         r  i_asg/frequency_divide_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDSE (Prop_fdse_C_Q)         0.518     6.460 r  i_asg/frequency_divide_reg[2]/Q
                         net (fo=5, estimated)        1.089     7.549    i_asg/TTL/N[2]
    SLICE_X7Y89          LUT4 (Prop_lut4_I1_O)        0.124     7.673 r  i_asg/TTL/out_i_66/O
                         net (fo=1, routed)           0.000     7.673    i_asg/TTL/out_i_66_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.223 r  i_asg/TTL/out_reg_i_42/CO[3]
                         net (fo=1, estimated)        0.000     8.223    i_asg/TTL/out_reg_i_42_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.337 r  i_asg/TTL/out_reg_i_24/CO[3]
                         net (fo=1, estimated)        0.000     8.337    i_asg/TTL/out_reg_i_24_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.451 r  i_asg/TTL/out_reg_i_6/CO[3]
                         net (fo=1, estimated)        0.000     8.451    i_asg/TTL/out_reg_i_6_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.565 r  i_asg/TTL/out_reg_i_4/CO[3]
                         net (fo=4, estimated)        0.820     9.385    i_asg/TTL/out2
    SLICE_X4Y90          LUT2 (Prop_lut2_I1_O)        0.124     9.509 f  i_asg/TTL/xlnx_opt_LUT_divide_count[7]_i_2_1/O
                         net (fo=1, estimated)        0.497    10.006    i_asg/TTL/xlnx_opt_divide_count
    SLICE_X4Y90          LUT6 (Prop_lut6_I5_O)        0.124    10.130 r  i_asg/TTL/xlnx_opt_LUT_divide_count[7]_i_2_2/O
                         net (fo=8, estimated)        0.364    10.494    i_asg/TTL/divide_count
    SLICE_X3Y90          FDSE                                         r  i_asg/TTL/divide_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_2x rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, estimated)        1.241     6.181    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.084     6.265 r  pll/pll/CLKOUT2
                         net (fo=1, estimated)        1.666     7.931    pll_dac_clk_2x
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     8.022 r  bufg_dac_clk_2x/O
                         net (fo=42, estimated)       1.535     9.557    i_asg/TTL/clk
    SLICE_X3Y90          FDSE                                         r  i_asg/TTL/divide_count_reg[0]/C
                         clock pessimism              0.113     9.670    
                         clock uncertainty           -0.189     9.482    
    SLICE_X3Y90          FDSE (Setup_fdse_C_CE)      -0.205     9.277    i_asg/TTL/divide_count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.277    
                         arrival time                         -10.494    
  -------------------------------------------------------------------
                         slack                                 -1.218    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 i_asg/frequency_divide_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_asg/TTL/out_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_dac_clk_2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_2x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.362ns (38.758%)  route 0.572ns (61.242%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, estimated)        0.551     0.952    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     1.003 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        0.739     1.742    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.768 r  bufg_adc_clk/O
                         net (fo=12168, estimated)    0.561     2.329    i_asg/dac_clk_i
    SLICE_X7Y94          FDRE                                         r  i_asg/frequency_divide_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.128     2.457 f  i_asg/frequency_divide_reg[28]/Q
                         net (fo=5, estimated)        0.285     2.742    i_asg/TTL/N[28]
    SLICE_X7Y92          LUT4 (Prop_lut4_I1_O)        0.095     2.837 r  i_asg/TTL/out_i_8/O
                         net (fo=1, routed)           0.000     2.837    i_asg/TTL/out_i_8_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     2.931 r  i_asg/TTL/out_reg_i_4/CO[3]
                         net (fo=4, estimated)        0.287     3.218    i_asg/TTL/out2
    SLICE_X4Y93          LUT6 (Prop_lut6_I3_O)        0.045     3.263 r  i_asg/TTL/out_i_1/O
                         net (fo=1, routed)           0.000     3.263    i_asg/TTL/out_i_1_n_0
    SLICE_X4Y93          FDRE                                         r  i_asg/TTL/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, estimated)        0.579     1.012    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.054     1.066 r  pll/pll/CLKOUT2
                         net (fo=1, estimated)        0.778     1.845    pll_dac_clk_2x
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.874 r  bufg_dac_clk_2x/O
                         net (fo=42, estimated)       0.850     2.724    i_asg/TTL/clk
    SLICE_X4Y93          FDRE                                         r  i_asg/TTL/out_reg/C
                         clock pessimism             -0.063     2.660    
                         clock uncertainty            0.189     2.849    
    SLICE_X4Y93          FDRE (Hold_fdre_C_D)         0.120     2.969    i_asg/TTL/out_reg
  -------------------------------------------------------------------
                         required time                         -2.969    
                         arrival time                           3.263    
  -------------------------------------------------------------------
                         slack                                  0.294    





---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_pwm_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.473ns,  Total Violation        0.000ns
Hold  :           61  Failing Endpoints,  Worst Slack       -0.298ns,  Total Violation      -11.183ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.473ns  (required time - arrival time)
  Source:                 i_ams/dac_c_o_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[2]/b_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        3.084ns  (logic 0.580ns (18.807%)  route 2.504ns (81.193%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.591ns = ( 9.591 - 4.000 ) 
    Source Clock Delay      (SCD):    5.891ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, estimated)        1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=12168, estimated)    1.658     5.891    i_ams/clk_i
    SLICE_X35Y59         FDRE                                         r  i_ams/dac_c_o_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDRE (Prop_fdre_C_Q)         0.456     6.347 r  i_ams/dac_c_o_reg[15]/Q
                         net (fo=2, estimated)        2.028     8.375    pwm[2]/cfg[15]
    SLICE_X42Y28         LUT5 (Prop_lut5_I0_O)        0.124     8.499 r  pwm[2]/b[15]_i_2/O
                         net (fo=1, estimated)        0.476     8.975    pwm[2]/b[15]_i_2_n_0
    SLICE_X43Y31         FDRE                                         r  pwm[2]/b_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, estimated)        1.241     6.181    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.265 r  pll/pll/CLKOUT5
                         net (fo=1, estimated)        1.666     7.931    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.022 r  bufg_pwm_clk/O
                         net (fo=215, estimated)      1.569     9.591    pwm[2]/clk
    SLICE_X43Y31         FDRE                                         r  pwm[2]/b_reg[15]/C
                         clock pessimism              0.113     9.704    
                         clock uncertainty           -0.189     9.516    
    SLICE_X43Y31         FDRE (Setup_fdre_C_D)       -0.067     9.449    pwm[2]/b_reg[15]
  -------------------------------------------------------------------
                         required time                          9.449    
                         arrival time                          -8.975    
  -------------------------------------------------------------------
                         slack                                  0.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.298ns  (arrival time - required time)
  Source:                 i_ams/dac_d_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[3]/b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.511%)  route 0.137ns (42.489%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.725ns
    Source Clock Delay      (SCD):    2.349ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, estimated)        0.551     0.952    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     1.003 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        0.739     1.742    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.768 r  bufg_adc_clk/O
                         net (fo=12168, estimated)    0.581     2.349    i_ams/clk_i
    SLICE_X39Y65         FDRE                                         r  i_ams/dac_d_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.141     2.490 r  i_ams/dac_d_o_reg[0]/Q
                         net (fo=2, estimated)        0.137     2.628    pwm[3]/cfg[0]
    SLICE_X38Y64         LUT6 (Prop_lut6_I5_O)        0.045     2.673 r  pwm[3]/b[0]_i_1/O
                         net (fo=1, routed)           0.000     2.673    pwm[3]/b[0]_i_1_n_0
    SLICE_X38Y64         FDRE                                         r  pwm[3]/b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, estimated)        0.579     1.012    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     1.066 r  pll/pll/CLKOUT5
                         net (fo=1, estimated)        0.778     1.845    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.874 r  bufg_pwm_clk/O
                         net (fo=215, estimated)      0.851     2.725    pwm[3]/clk
    SLICE_X38Y64         FDRE                                         r  pwm[3]/b_reg[0]/C
                         clock pessimism             -0.063     2.661    
                         clock uncertainty            0.189     2.850    
    SLICE_X38Y64         FDRE (Hold_fdre_C_D)         0.121     2.971    pwm[3]/b_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.971    
                         arrival time                           2.673    
  -------------------------------------------------------------------
                         slack                                 -0.298    





---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_ext__0

Setup :           73  Failing Endpoints,  Worst Slack       -2.687ns,  Total Violation     -165.460ns
Hold  :           73  Failing Endpoints,  Worst Slack       -1.128ns,  Total Violation      -63.042ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.687ns  (required time - arrival time)
  Source:                 adc_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            derivation/count_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_ext__0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             pll_ext__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (pll_ext__0 rise@50.000ns - pll_adc_clk rise@48.000ns)
  Data Path Delay:        2.212ns  (logic 0.580ns (26.221%)  route 1.632ns (73.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.372ns = ( 55.372 - 50.000 ) 
    Source Clock Delay      (SCD):    5.959ns = ( 53.959 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.364ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.876ns
    Phase Error              (PE):    0.925ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                     48.000    48.000 r  
    U18                                               0.000    48.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    48.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983    48.983 r  i_clk/O
                         net (fo=1, estimated)        1.306    50.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089    50.378 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        1.754    52.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    52.233 r  bufg_adc_clk/O
                         net (fo=12168, estimated)    1.726    53.959    daisy_p_o_OBUF[1]
    SLICE_X41Y78         FDRE                                         r  adc_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDRE (Prop_fdre_C_Q)         0.456    54.415 r  adc_rstn_reg/Q
                         net (fo=859, estimated)      0.716    55.131    derivation/rst_n
    SLICE_X41Y78         LUT3 (Prop_lut3_I0_O)        0.124    55.255 r  derivation/count[0]_i_1/O
                         net (fo=32, estimated)       0.916    56.171    derivation/count[0]_i_1_n_0
    SLICE_X42Y74         FDSE                                         r  derivation/count_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_ext__0 rise edge)
                                                     50.000    50.000 r  
    N18                                               0.000    50.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000    50.000    daisy_p_i[1]
    N18                  IBUF (Prop_ibuf_I_O)         0.843    50.843 r  daisy_p_i_IBUF[1]_inst/O
                         net (fo=1, estimated)        1.221    52.064    pll_ext/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000    52.064 r  pll_ext/pll_ext/CLKOUT0
                         net (fo=1, estimated)        1.672    53.736    pll_ext__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    53.827 r  bufg_ext_clk/O
                         net (fo=41, estimated)       1.545    55.372    derivation/clk
    SLICE_X42Y74         FDSE                                         r  derivation/count_reg[0]/C
                         clock pessimism              0.000    55.372    
                         clock uncertainty           -1.364    54.008    
    SLICE_X42Y74         FDSE (Setup_fdse_C_S)       -0.524    53.484    derivation/count_reg[0]
  -------------------------------------------------------------------
                         required time                         53.484    
                         arrival time                         -56.171    
  -------------------------------------------------------------------
                         slack                                 -2.687    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.128ns  (arrival time - required time)
  Source:                 adc_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            derivation/out_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_ext__0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             pll_ext__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_ext__0 rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.186ns (30.873%)  route 0.416ns (69.127%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.364ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.876ns
    Phase Error              (PE):    0.925ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, estimated)        0.551     0.952    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     1.003 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        0.739     1.742    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.768 r  bufg_adc_clk/O
                         net (fo=12168, estimated)    0.577     2.345    daisy_p_o_OBUF[1]
    SLICE_X41Y78         FDRE                                         r  adc_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDRE (Prop_fdre_C_Q)         0.141     2.486 f  adc_rstn_reg/Q
                         net (fo=859, estimated)      0.416     2.903    derivation/rst_n
    SLICE_X40Y78         LUT6 (Prop_lut6_I5_O)        0.045     2.948 r  derivation/out_i_1/O
                         net (fo=1, routed)           0.000     2.948    derivation/out_i_1_n_0
    SLICE_X40Y78         FDRE                                         r  derivation/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_ext__0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUF (Prop_ibuf_I_O)         0.395     0.395 r  daisy_p_i_IBUF[1]_inst/O
                         net (fo=1, estimated)        0.570     0.965    pll_ext/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.965 r  pll_ext/pll_ext/CLKOUT0
                         net (fo=1, estimated)        0.781     1.746    pll_ext__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.775 r  bufg_ext_clk/O
                         net (fo=41, estimated)       0.846     2.621    derivation/clk
    SLICE_X40Y78         FDRE                                         r  derivation/out_reg/C
                         clock pessimism              0.000     2.621    
                         clock uncertainty            1.364     3.985    
    SLICE_X40Y78         FDRE (Hold_fdre_C_D)         0.091     4.076    derivation/out_reg
  -------------------------------------------------------------------
                         required time                         -4.076    
                         arrival time                           2.948    
  -------------------------------------------------------------------
                         slack                                 -1.128    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pll_adc_clk
  To Clock:  pll_adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.408ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.565ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.408ns  (required time - arrival time)
  Source:                 i_asg/e3/FSM_sequential_current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_asg/c1/count_reg[25]_C/CLR
                            (recovery check against rising-edge clock pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        3.901ns  (logic 0.794ns (20.354%)  route 3.107ns (79.646%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.560ns = ( 13.560 - 8.000 ) 
    Source Clock Delay      (SCD):    5.879ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, estimated)        1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=12168, estimated)    1.646     5.879    i_asg/e3/clock
    SLICE_X16Y78         FDRE                                         r  i_asg/e3/FSM_sequential_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y78         FDRE (Prop_fdre_C_Q)         0.518     6.397 f  i_asg/e3/FSM_sequential_current_state_reg[3]/Q
                         net (fo=5, estimated)        0.686     7.083    i_asg/e3/current_state[3]
    SLICE_X15Y78         LUT4 (Prop_lut4_I0_O)        0.124     7.207 f  i_asg/e3/detector_out_INST_0/O
                         net (fo=64, estimated)       1.788     8.995    i_asg/c1/start
    SLICE_X4Y96          LUT2 (Prop_lut2_I0_O)        0.152     9.147 f  i_asg/c1/count_reg[25]_LDC_i_2/O
                         net (fo=2, estimated)        0.633     9.780    i_asg/c1/count_reg[25]_LDC_i_2_n_0
    SLICE_X2Y98          FDCE                                         f  i_asg/c1/count_reg[25]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, estimated)        1.241    10.181    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.265 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        1.666    11.931    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.022 r  bufg_adc_clk/O
                         net (fo=12168, estimated)    1.538    13.560    i_asg/c1/clk
    SLICE_X2Y98          FDCE                                         r  i_asg/c1/count_reg[25]_C/C
                         clock pessimism              0.326    13.886    
                         clock uncertainty           -0.069    13.817    
    SLICE_X2Y98          FDCE (Recov_fdce_C_CLR)     -0.629    13.188    i_asg/c1/count_reg[25]_C
  -------------------------------------------------------------------
                         required time                         13.188    
                         arrival time                          -9.780    
  -------------------------------------------------------------------
                         slack                                  3.408    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 i_asg/trigger_delay_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_asg/c1/count_reg[14]_C/CLR
                            (removal check against rising-edge clock pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.958%)  route 0.346ns (65.042%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, estimated)        0.551     0.952    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     1.003 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        0.739     1.742    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.768 r  bufg_adc_clk/O
                         net (fo=12168, estimated)    0.561     2.329    i_asg/dac_clk_i
    SLICE_X7Y95          FDRE                                         r  i_asg/trigger_delay_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.141     2.470 r  i_asg/trigger_delay_reg[14]/Q
                         net (fo=3, estimated)        0.194     2.665    i_asg/c1/N[14]
    SLICE_X8Y96          LUT2 (Prop_lut2_I1_O)        0.045     2.710 f  i_asg/c1/count_reg[14]_LDC_i_2/O
                         net (fo=2, estimated)        0.152     2.861    i_asg/c1/count_reg[14]_LDC_i_2_n_0
    SLICE_X8Y95          FDCE                                         f  i_asg/c1/count_reg[14]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, estimated)        0.579     1.012    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.066 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        0.778     1.845    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.874 r  bufg_adc_clk/O
                         net (fo=12168, estimated)    0.830     2.704    i_asg/c1/clk
    SLICE_X8Y95          FDCE                                         r  i_asg/c1/count_reg[14]_C/C
                         clock pessimism             -0.340     2.363    
    SLICE_X8Y95          FDCE (Remov_fdce_C_CLR)     -0.067     2.296    i_asg/c1/count_reg[14]_C
  -------------------------------------------------------------------
                         required time                         -2.296    
                         arrival time                           2.861    
  -------------------------------------------------------------------
                         slack                                  0.565    





