# SPring_2025_core


## Tool flow 
Make
gtkwave
iverilog


#### How to run rtl simulation
Make sure you have installed tools from above


"cd into rtl/riscv32i_module"
"make sim" --> generates vcd file
"make clean" --> to delete all files generated by sim (vcd, log etc)
####

###