; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_poi_fused_add_convolution_div_sqrt_31(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, i32 %4, i32 %5) local_unnamed_addr !dbg !7 {
  %7 = tail call i32 asm "mov.u32 $0, %ctaid.y;", "=r"() #4, !dbg !10
  %8 = shl i32 %7, 4, !dbg !11
  %9 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %10 = lshr i32 %9, 4, !dbg !12
  %11 = and i32 %10, 7, !dbg !12
  %12 = or disjoint i32 %8, %11, !dbg !13
  %13 = or disjoint i32 %12, 8, !dbg !13
  %14 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #4, !dbg !14
  %15 = shl i32 %14, 4, !dbg !15
  %16 = and i32 %9, 15, !dbg !16
  %17 = or disjoint i32 %15, %16, !dbg !17
  %18 = icmp slt i32 %17, 9, !dbg !18
  %19 = sdiv i32 %12, 512, !dbg !19
  %20 = sdiv i32 %13, 512, !dbg !19
  %21 = mul i32 %12, 9, !dbg !20
  %22 = mul i32 %13, 9, !dbg !20
  %23 = add i32 %17, %21, !dbg !21
  %24 = add i32 %17, %22, !dbg !21
  %25 = sext i32 %23 to i64, !dbg !22
  %26 = getelementptr float, ptr addrspace(1) %0, i64 %25, !dbg !22
  %27 = sext i32 %24 to i64, !dbg !22
  %28 = getelementptr float, ptr addrspace(1) %0, i64 %27, !dbg !22
  %29 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %26, i1 %18) #4, !dbg !23
  %30 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %28, i1 %18) #4, !dbg !23
  %31 = mul nsw i32 %19, 9, !dbg !24
  %32 = mul nsw i32 %20, 9, !dbg !24
  %33 = add i32 %31, %17, !dbg !25
  %34 = add i32 %17, %32, !dbg !25
  %35 = sext i32 %33 to i64, !dbg !26
  %36 = getelementptr float, ptr addrspace(1) %1, i64 %35, !dbg !26
  %37 = sext i32 %34 to i64, !dbg !26
  %38 = getelementptr float, ptr addrspace(1) %1, i64 %37, !dbg !26
  %39 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %36, i1 %18) #4, !dbg !27
  %40 = bitcast i32 %39 to float, !dbg !27
  %41 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %38, i1 %18) #4, !dbg !27
  %42 = bitcast i32 %41 to float, !dbg !27
  %43 = fadd float %40, 0x3E112E0BE0000000, !dbg !28
  %44 = fadd float %42, 0x3E112E0BE0000000, !dbg !28
  %45 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !29
  %.not.i = icmp eq i32 %45, 0, !dbg !29
  %46 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !29
  %.not1.i = icmp eq i32 %46, 0, !dbg !29
  br i1 %.not.i, label %52, label %47, !dbg !29

47:                                               ; preds = %6
  br i1 %.not1.i, label %50, label %48, !dbg !29

48:                                               ; preds = %47
  %49 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %43) #4, !dbg !29
  br label %__nv_sqrtf.exit, !dbg !29

50:                                               ; preds = %47
  %51 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %43) #4, !dbg !29
  br label %__nv_sqrtf.exit, !dbg !29

52:                                               ; preds = %6
  br i1 %.not1.i, label %55, label %53, !dbg !29

53:                                               ; preds = %52
  %54 = tail call float @llvm.nvvm.sqrt.rn.f(float %43) #4, !dbg !29
  br label %__nv_sqrtf.exit, !dbg !29

55:                                               ; preds = %52
  %56 = tail call float @llvm.nvvm.sqrt.approx.f(float %43) #4, !dbg !29
  br label %__nv_sqrtf.exit, !dbg !29

__nv_sqrtf.exit:                                  ; preds = %48, %50, %53, %55
  %.0.i = phi float [ %49, %48 ], [ %51, %50 ], [ %54, %53 ], [ %56, %55 ], !dbg !29
  %57 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !29
  %.not.i7 = icmp eq i32 %57, 0, !dbg !29
  %58 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !29
  %.not1.i10 = icmp eq i32 %58, 0, !dbg !29
  br i1 %.not.i7, label %64, label %59, !dbg !29

59:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i10, label %62, label %60, !dbg !29

60:                                               ; preds = %59
  %61 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %44) #4, !dbg !29
  br label %__nv_sqrtf.exit11, !dbg !29

62:                                               ; preds = %59
  %63 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %44) #4, !dbg !29
  br label %__nv_sqrtf.exit11, !dbg !29

64:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i10, label %67, label %65, !dbg !29

65:                                               ; preds = %64
  %66 = tail call float @llvm.nvvm.sqrt.rn.f(float %44) #4, !dbg !29
  br label %__nv_sqrtf.exit11, !dbg !29

67:                                               ; preds = %64
  %68 = tail call float @llvm.nvvm.sqrt.approx.f(float %44) #4, !dbg !29
  br label %__nv_sqrtf.exit11, !dbg !29

__nv_sqrtf.exit11:                                ; preds = %60, %62, %65, %67
  %.0.i9 = phi float [ %61, %60 ], [ %63, %62 ], [ %66, %65 ], [ %68, %67 ], !dbg !29
  %69 = bitcast i32 %30 to float, !dbg !23
  %70 = bitcast i32 %29 to float, !dbg !23
  %71 = shl i32 %9, 1, !dbg !12
  %72 = and i32 %71, 14, !dbg !12
  %73 = or disjoint i32 %8, %72, !dbg !13
  %.frozen = freeze i32 %73, !dbg !19
  %74 = sdiv i32 %.frozen, 512, !dbg !19
  %75 = mul i32 %74, 512, !dbg !30
  %.decomposed = sub i32 %.frozen, %75, !dbg !30
  %76 = lshr i32 %9, 3, !dbg !16
  %77 = and i32 %76, 15, !dbg !16
  %78 = or disjoint i32 %15, %77, !dbg !17
  %79 = icmp slt i32 %78, 9, !dbg !18
  %80 = fadd float %.0.i, 0x3DDB7CDFE0000000, !dbg !31
  %81 = fadd float %.0.i9, 0x3DDB7CDFE0000000, !dbg !31
  %82 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %70, float %80) #4, !dbg !32
  %83 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %69, float %81) #4, !dbg !32
  %84 = getelementptr float, ptr addrspace(1) %2, i64 %25, !dbg !33
  %85 = getelementptr float, ptr addrspace(1) %2, i64 %27, !dbg !33
  %86 = bitcast float %82 to i32, !dbg !34
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %86, ptr addrspace(1) %84, i1 %18) #4, !dbg !34
  %87 = bitcast float %83 to i32, !dbg !34
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %87, ptr addrspace(1) %85, i1 %18) #4, !dbg !34
  %88 = shl i32 %78, 9, !dbg !35
  %89 = add i32 %88, %.decomposed, !dbg !36
  %90 = mul i32 %74, 4608, !dbg !37
  %91 = add i32 %89, %90, !dbg !38
  %92 = sext i32 %91 to i64, !dbg !39
  %93 = getelementptr float, ptr addrspace(1) %3, i64 %92, !dbg !39
  %94 = shl i32 %9, 4, !dbg !40
  %95 = and i32 %94, 240, !dbg !40
  %96 = or disjoint i32 %95, %11, !dbg !40
  %97 = and i32 %71, 254, !dbg !40
  %98 = lshr exact i32 %95, 1, !dbg !40
  %99 = getelementptr i8, ptr addrspace(3) @global_smem, i32 %98, !dbg !40
  %100 = getelementptr float, ptr addrspace(3) %99, i32 %96, !dbg !40
  %101 = insertelement <1 x i32> poison, i32 %29, i64 0, !dbg !40
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %100, <1 x i32> %101, i1 true) #4, !dbg !40
  %102 = or disjoint i32 %96, 8, !dbg !40
  %103 = getelementptr float, ptr addrspace(3) %99, i32 %102, !dbg !40
  %104 = insertelement <1 x i32> poison, i32 %30, i64 0, !dbg !40
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %103, <1 x i32> %104, i1 true) #4, !dbg !40
  tail call void @llvm.nvvm.barrier0(), !dbg !40
  %105 = lshr i32 %71, 3, !dbg !40
  %106 = and i32 %105, 30, !dbg !40
  %107 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %106, !dbg !40
  %108 = getelementptr inbounds float, ptr addrspace(3) %107, i32 %97, !dbg !40
  %.extract = load i32, ptr addrspace(3) %108, align 8, !dbg !40
  %109 = getelementptr inbounds i8, ptr addrspace(3) %108, i32 4, !dbg !40
  %.extract6 = load i32, ptr addrspace(3) %109, align 4, !dbg !40
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %.extract, i32 %.extract6, ptr addrspace(1) %93, i1 %79) #4, !dbg !40
  ret void, !dbg !41
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #3

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #3 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #4 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cqewzitkzusedknvb6dqzcuohql4wpffmbdfbmyw3n7cozhmgrlp.py", directory: "inductor_cache/qe")
!4 = !{ptr @triton_poi_fused_add_convolution_div_sqrt_31, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_add_convolution_div_sqrt_31, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_add_convolution_div_sqrt_31", linkageName: "triton_poi_fused_add_convolution_div_sqrt_31", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 22, column: 33, scope: !7)
!12 = !DILocation(line: 23, column: 44, scope: !7)
!13 = !DILocation(line: 23, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 28, scope: !7)
!15 = !DILocation(line: 25, column: 33, scope: !7)
!16 = !DILocation(line: 26, column: 44, scope: !7)
!17 = !DILocation(line: 26, column: 23, scope: !7)
!18 = !DILocation(line: 27, column: 21, scope: !7)
!19 = !DILocation(line: 30, column: 19, scope: !7)
!20 = !DILocation(line: 32, column: 37, scope: !7)
!21 = !DILocation(line: 32, column: 35, scope: !7)
!22 = !DILocation(line: 32, column: 30, scope: !7)
!23 = !DILocation(line: 32, column: 42, scope: !7)
!24 = !DILocation(line: 33, column: 37, scope: !7)
!25 = !DILocation(line: 33, column: 35, scope: !7)
!26 = !DILocation(line: 33, column: 30, scope: !7)
!27 = !DILocation(line: 33, column: 42, scope: !7)
!28 = !DILocation(line: 35, column: 18, scope: !7)
!29 = !DILocation(line: 36, column: 26, scope: !7)
!30 = !DILocation(line: 31, column: 19, scope: !7)
!31 = !DILocation(line: 38, column: 18, scope: !7)
!32 = !DILocation(line: 39, column: 18, scope: !7)
!33 = !DILocation(line: 40, column: 25, scope: !7)
!34 = !DILocation(line: 40, column: 43, scope: !7)
!35 = !DILocation(line: 41, column: 34, scope: !7)
!36 = !DILocation(line: 41, column: 30, scope: !7)
!37 = !DILocation(line: 41, column: 44, scope: !7)
!38 = !DILocation(line: 41, column: 39, scope: !7)
!39 = !DILocation(line: 41, column: 25, scope: !7)
!40 = !DILocation(line: 41, column: 55, scope: !7)
!41 = !DILocation(line: 41, column: 4, scope: !7)
