$date
	Sat Jun 28 01:48:03 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mac_tb $end
$var wire 16 ! acc_out [15:0] $end
$var reg 8 " a [7:0] $end
$var reg 8 # b [7:0] $end
$var reg 1 $ clk $end
$var reg 1 % enable $end
$var reg 1 & reset $end
$scope module uut $end
$var wire 8 ' a [7:0] $end
$var wire 16 ( acc_out [15:0] $end
$var wire 8 ) b [7:0] $end
$var wire 1 $ clk $end
$var wire 1 % enable $end
$var wire 1 & reset $end
$var reg 16 * acc_reg [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx *
bx )
bx (
bx '
1&
0%
0$
bx #
bx "
bx !
$end
#5
b0 !
b0 (
b0 *
1$
#6
0&
1%
#7
b11 #
b11 )
b10 "
b10 '
#10
0$
#15
b110 !
b110 (
b110 *
1$
#20
0$
#25
b1100 !
b1100 (
b1100 *
1$
#30
0$
#35
b10010 !
b10010 (
b10010 *
1$
#40
0$
#45
b11000 !
b11000 (
b11000 *
1$
#50
0$
#55
b11110 !
b11110 (
b11110 *
1$
#60
0$
#65
b100100 !
b100100 (
b100100 *
1$
#70
0$
#75
b101010 !
b101010 (
b101010 *
1$
#80
0$
#85
b110000 !
b110000 (
b110000 *
1$
#90
0$
#95
b110110 !
b110110 (
b110110 *
1$
#100
0$
#105
b111100 !
b111100 (
b111100 *
1$
#107
