# References

1. Intel’s Silverthorne Unveiled: Detailing Baby Centrino. [Online]. Available: <http://www.anandtech.com/showdoc.aspx?i=3230&p=4>.

2. International Technology Roadmap for Semiconductors 2007 Edition: Design.

3. Latest from DAC: ST and Media Tek manage media SoC designs (part 2). [Online]. Available: <http://www.edn.com/blog/1690000169/post/290028029.html>.

4. Trusted Computing Group. [Online]. Available: <https://www.trustedcomputinggroup.org/>. 2007.

5. Aciicmez, O. "Yet Another MicroArchitectural Attack: Exploiting I-cache." In Proceedings of the 1st Computer Security Architecture Workshop (CSAW), pp. 11-18, November 2007.

6. Aciicmez, O., Gueron, S., and Seifert, J. P. "New Branch Prediction Vulnerabilities in OpenSSL and Necessary Software Countermeasures." Cryptology ePrint Archive, Report 2007/039, February 2007.

7. Aciicmez, O., Koc, C. K., and Seifert, J. P. "On the Power of Simple Branch Prediction Analysis." In Proceedings of the ACM Symposium on Information, Computer and Communications Security (ASIACCS), pp. 312-320, March 2007.

8. Aciicmez, O., Koc, C. K., and Seifert, J. P. "Predicting Secret Keys via Branch Prediction." In Proceedings of the RSA Conference — Cryptographers Track (CT-RSA), pp. 225-242, March 2007.

9. Aciicmez, O., Schindler, W., and Koc, C. K. "Cache Based Remote Timing Attack on the AES." In Proceedings of the RSA Conference — Cryptographers Track (CT-RSA), pp. 271-286, March 2007.

10. Adee, S. "The Hunt for the Kill Switch." IEEE Spectrum Magazine, 45(5):34-39, 2008.

11. Agosta, G., Breveglieri, L., Koren, I., Pelosi, G., and Sykora, M. "Countermeasures Against Branch Target Buffer Attacks." In Proceedings of the 4th Workshop on Fault Diagnosis and Tolerance in Cryptography (FDTC), 2007.

12. Agrawal, D., Baktir, S., Karakoyunlu, D., Rohatgi, P., and Sunar, B. "Trojan Detection Using IC Fingerprinting." In Security and Privacy, 2007. SP '07. IEEE Symposium on, pp. 296-310, May 2007.

13. Altschuler, F. and Zoppis, B. "Embedded System Security." January 2008.

14. Appenzeller, D. P. "Formal Verification of a PowerPC Microprocessor." In ICCD '95: Proceedings of the 1995 International Conference on Computer Design, p. 79, Washington, DC, USA, 1995. IEEE Computer Society.

15. Asonov, D. and Agrawal, R. "Keyboard Acoustic Emanations." In Proceedings of the IEEE Symposium on Security & Privacy, pp. 3-11, May 2004.

16. Banga, M., Chandrasekar, M., Fang, L., and Hsiao, M. S. "Guided Test Generation for Isolation and Detection of Embedded Trojans in ICs." In GLSVLSI '08: Proceedings of the 18th ACM Great Lakes Symposium on VLSI, pp. 363-366, New York, NY, USA, 2008. ACM.

17. Banga, M. and Hsiao, M. "A Region-Based Approach for the Identification of Hardware Trojans." In Hardware-Oriented Security and Trust, 2008. HOST 2008. IEEE International Workshop on, pp. 40-47, June 2008.

18. Baumgartner, J., Mony, H., Paruthi, V., Kanzelman, R., and Janssen, G. "Scalable Sequential Equivalence Checking Across Arbitrary Design Transformations." In Computer Design, 2006. ICCD 2006. International Conference on, pp. 259-266, Oct. 2006.

19. Bernstein, D. J. "Cache-Timing Attacks on AES," 2005.

20. Biham, E., Carmeli, Y., and Shamir, A. "Bug Attacks." In CRYPTO, pp. 221-240, 2008.

21. Bonneau, J. and Mironov, I. "Cache-Collision Timing Attacks against AES." In Proceedings of the 8th International Workshop on Cryptographic Hardware and Embedded Systems (CHES), pp. 201-215, 2006.

22. Brickell, E., Graunke, G., Neve, M., and Seifert, J. P. "Software Mitigations to Hedge AES Against Cache-Based Software Side-Channel Vulnerabilities." IACR ePrint Archive, Report 2006/052, February 2006.

23. Carretero, J., Chaparro, P., Vera, X., Abella, J., and González, A. "End-to-End Register Data-Flow Continuous Self-Test." SIGARCH Comput. Archit. News, 37(3):105-115, 2009.

24. Chakraborty, R., Paul, S., and Bhunia, S. "On-Demand Transparency for Improving Hardware Trojan Detectability." In Hardware-Oriented Security and Trust, 2008. HOST 2008. IEEE International Workshop on, pp. 48-50, June 2008.

25. Chatterjee, S., Weaver, C., and Austin, T. "Efficient Checker Processor Design." In MICRO 33: Proceedings of the 33rd Annual ACM/IEEE International Symposium on Microarchitecture, pp. 87-97, New York, NY, USA, 2000. ACM.

26. Colwell, R. P. "The Pentium Chronicles: The People, Passion, and Politics Behind Intel's Landmark Chips (Software Engineering 'Best Practices')." Wiley-IEEE Computer Society Pr, 2005.

27. Coron, J. "Resistance Against Differential Power Analysis for Elliptic Curve Cryptosystems." In C. K. Koc and C. Paar, editors, Proceedings of the 1st Cryptographic Hardware and Embedded Systems, pp. 292-302, August 1999.

28. Dyer, J., Lindemann, M., Perez, R., Sailer, R., van Doorn, L., and Smith, S. "Building the IBM 4758 Secure Coprocessor." Computer, 34(10):57-66, Oct 2001.

29. Elbaz, R., Champagne, D., Gebotys, C., Lee, R. B., Potlapally, N., and Torres, L. "Hardware Mechanisms for Memory Authentication: A Survey of Existing Techniques and Engines." pp. 1-22, 2009.

30. Ferrandi, F., Fummi, F., Pravadelli, G., and Sciuto, D. "Identification of Design Errors Through Functional Testing." Reliability, IEEE Transactions on, 52(4):400-412, Dec. 2003.

31. Gandolfi, K., Mourtel, C., and Olivier, F. "Electromagnetic Analysis: Concrete Results." In Proceedings of the 3rd International Workshop on Cryptographic Hardware and Embedded Systems (CHES), pp. 251-261, 2001.

32. Gassend, B., Clarke, D., van Dijk, M., and Devadas, S. "Silicon Physical Random Functions." In ACM Conference on Computer and Communications Security, pp. 148-160, New York, NY, USA, 2002. ACM Press.

33. Harada, T., Sasaki, H., and Kami, Y. "Investigation on Radiated Emission Characteristics of Multilayer Printed Circuits Boards." IEICE Transactions on Communications, E80-B(11):1645-1651, 1997.

34. Huang, Y., Guo, R., Cheng, W.-T., and Li, J. C.-M. "Survey of Scan Chain Diagnosis." IEEE Design and Test of Computers, 25(3):240-248, 2008.

35. IBM. "IBM 4764 PCI-X Cryptographic Coprocessor."

36. King, S. T., Tucek, J., Cozzie, A., Grier, C., Jiang, W., and Zhou, Y. "Designing and Implementing Malicious Hardware." In Proceedings of the 1st USENIX Workshop on Large-Scale Exploits and Emergent Threats, April 2008.

37. Kocher, P., Jaffe, J., and Jun, B. "Differential Power Analysis." Springer-Verlag, 1999, pp. 388-397.

38. Kömmerling, O. and Kuhn, M. G. "Design Principles for Tamper-Resistant Smartcard Processors." In Proceedings of the USENIX Workshop on Smartcard Technology, pp. 9-20, May 1999.

39. Lampson, B. W. "A Note on the Confinement Problem." Communications of the ACM, 16(10), 1973.

40. Lee, J. W., Lim, D., Gassend, B., Suh, G. E., van Dijk, M., and Devadas, S. "A Technique to Build a Secret Key in Integrated Circuits for Identification and Authentication Applications." In Proceedings of the Symposium on VLSI Circuits, pp. 176-159, 2004.

41. Li, J. and Lach, J. "At-Speed Delay Characterization for IC Authentication and Trojan Horse Detection." In Hardware-Oriented Security and Trust, 2008. HOST 2008. IEEE International Workshop on, pp. 8-14, June 2008.

42. Mangard, S. "Exploiting Radiated Emissions - EM Attacks on Cryptographic ICs." In Proceedings of AustroChip, 2003.

43. Mangard, S., Oswald, E., and Popp, T. "Power Analysis Attacks: Revealing the Secrets of Smart Cards." Springer-Verlag, Secaucus, NJ, USA, 2007.

44. Marchetti, V. and Marks, J. "The CIA and the Cult of Intelligence." Knopf, 1974.

45. Markoff, J. "Old Trick Threatens the Newest Weapons." [Online]. Available: <http://www.nytimes.com/2009/10/27/science/27trojan.html? r=1/>.

46. McFarland, G. "Microprocessor Design." McGraw-Hill, Inc., New York, NY, USA, 2006.

47. Mulder, E. D., Buysschaert, P., Ors, S. B., Delmotte, P., Preneel, B., Vandenbosch, G., and Verbauwhede, I. "Electromagnetic Analysis Attack on an FPGA Implementation of an Elliptic Curve Cryptosystem." In Proceedings of EUROCON, November 2005.

48. Neve, M., Seifert, J. P., and Wang, Z. "A Refined Look at Bernstein's AES Side-Channel Analysis." In Proceedings of the ACM Symposium on Information, Computer and Communications Security (ASIACCS), p. 369, March 2006.

49. Neve, M. and Seifert, J. P. "Advances on Access-Driven Cache Attacks on AES." In Proceedings of Selected Areas of Cryptography (SAC), 2006.

50. Osvik, D., Shamir, A., and Tromer, E. "Cache Attacks and Countermeasures: The Case of AES." Cryptology ePrint Archive, Report 2005/271, 2005.

51. Osvik, D. A., Shamir, A., and Tromer, E. "Other People's Cache: Hyper Attacks on HyperThreaded Processors." Presentation available at <http://www.wisdom.weizmann.il/∼tromer/>.

52. Percival, C. "Cache Missing for Fun and Profit." [Online]. Available: <http://www.daemonology.net/papers/htt.pdf>.

53. Quisquater, J. J. and Samyde, D. "Electromagnetic Analysis (EMA): Measures and Counter-Measures for Smart Cards." In Proceedings of the International Conference on Smart Cards: Smart Card Programming and Security (E-smart), pp. 200-210, 2001.

54. Rad, R. M., Wang, X., Tehranipoor, M., and Plusquellic, J. "Power Supply Signal Calibration Techniques for Improving Detection Resolution to Hardware Trojans." In ICCAD '08: Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design, pp. 632-639, Piscataway, NJ, USA, 2008. IEEE Press.

55. Reinhardt, S. K. and Mukherjee, S. S. "Transient Fault Detection via Simultaneous Multithreading." In ISCA '00: Proceedings of the 27th Annual International Symposium on Computer Architecture, pp. 25-36, New York, NY, USA, 2000. ACM.

56. Rosenfeld, K. and Karri, R. "Attacks and Defenses for JTAG." Design & Test of Computers, IEEE, 27(1):36-47, Jan.-Feb. 2010.

57. Salmani, H., Tehranipoor, M., and Plusquellic, J. "New Design Strategy for Improving Hardware Trojan Detection and Reducing Trojan Activation Time." In Hardware-Oriented Security and Trust, 2009. HOST '09. IEEE International Workshop on, pp. 66-73, July 2009.

58. Saputra, H., Vijaykrishnan, N., Kandemir, M., Irwin, M., Brooks, R., Kim, S., and Zhang, W. "Masking the Energy Behavior of DES Encryption." In Proceedings of the Design Automation and Test in Europe Conference (DATE), 2003.

59. Sarangi, S. R., Tiwari, A., and Torrellas, J. "Phoenix: Detecting and Recovering from Permanent Processor Design Bugs with Programmable Hardware." In MICRO 39: Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, pp. 26-37, Washington, DC, USA, 2006. IEEE Computer Society.

60. Shamir, A. and Tromer, E. "Acoustic Cryptanalysis: On Nosy People and Noisy Machines." [Online]. Available: <http://people.csail.mit.edu/tromer/acoustic/>.

61. Smith, S. "Magic Boxes and Boots: Security in Hardware." IEEE Computer, 37(10):106-109, 2004.

62. Suh, G. E. and Devadas, S. "Physical Unclonable Functions for Device Authentication and Secret Key Generation." In Design Automation Conference, pp. 9-14, New York, NY, USA, 2007. ACM Press.

63. Tiri, K., Aciicmez, O., Neve, M., and Andersen, F. "An Analytical Model for Time-Driven Cache Attacks." In Proceedings of the Fast Software Encryption Workshop (FSE), March 2007.

64. Tiri, K. and Verbauwhede, I. "A VLSI Design Flow for Secure Side-Channel Attack Resistant ICs." In DATE '05: Proceedings of the Conference on Design, Automation and Test in Europe, pp. 58-63, March 2005.

65. Tiri, K. and Verbauwhede, I. "Design Method for Constant Power Consumption of Differential Logic Circuits." In Proceedings of the Design, Automation and Test in Europe Conference (DATE), pp. 628-633, March 2005.

66. Tiri, K. and Verbauwhede, I. "A Digital Design Flow for Secure Integrated Circuits." IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 25(7):1197-1208, July 2006.

67. United States Department of Defense. "High Performance Microchip Supply," February 2005.

68. Vasudevan, S., Viswanath, V., Abraham, J. A., and Tu, J. "Sequential Equivalence Checking Between System Level and RTL Descriptions." Design Automation for Embedded Systems, 12(4):377-396, 2008.

69. Verbauwhede, I., Tiri, K., Hwang, D., Hodjat, A., and Schaumont, P. "Circuits and Design Techniques for Secure ICs Resistant to Side-Channel Attacks." In Proceedings of the International Conference on IC Design & Technology (ICICDT), pp. 1-4, May 2006.

70. Wang, X., Tehranipoor, M., and Plusquellic, J. "Detecting Malicious Inclusions in Secure Hardware: Challenges and Solutions." In Hardware-Oriented Security and Trust, 2008. HOST 2008. IEEE International Workshop on, pp. 15-19, June 2008.

71. Yoo, J. and Franklin, M. "Hierarchical Verification for Increasing Performance in Reliable Processors." J. Electron. Test., 24(1-3):117-128, 2008.

72. Yu, M.-D. M. and Devadas, S. "Secure and Robust Error Correction for Physical Unclonable Functions." Design & Test of Computers, IEEE, 27(1):48-65, Jan.-Feb. 2010.