<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>csl_arm_r5.h File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_18ad31197725c195685fb1b0a3e1f6d4.html">r5</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">csl_arm_r5.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Header file containing various enumerations, structure definitions and function declarations for the ARM R5 IP.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;stdint.h&gt;</code><br />
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___arm_r5_c_p_u_info.html">CSL_ArmR5CPUInfo</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure containing the Exception Handlers. If application does not want register an exception handler then below handlers can be assigned to 'NULL' value. In such case, default handler will be used which have the infinite loop.  <a href="struct_c_s_l___arm_r5_c_p_u_info.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader">Pulsar/R5 Cluster Group IDs</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="CSL_ArmR5ClusterGroupID"></a></p>
</div></td></tr>
<tr class="memitem:ga0c6b4c880365e1d8f53bbd9bf87e3704"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0c6b4c880365e1d8f53bbd9bf87e3704"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___e_n_u_m.html#ga0c6b4c880365e1d8f53bbd9bf87e3704">CSL_ARM_R5_CLUSTER_GROUP_ID_0</a>&#160;&#160;&#160;((uint32_t) 0x00U)</td></tr>
<tr class="memdesc:ga0c6b4c880365e1d8f53bbd9bf87e3704"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pulsar/R5 Cluster Group ID0. <br /></td></tr>
<tr class="separator:ga0c6b4c880365e1d8f53bbd9bf87e3704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab27391c672d83d2fb1daf9a08516925"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaab27391c672d83d2fb1daf9a08516925"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___e_n_u_m.html#gaab27391c672d83d2fb1daf9a08516925">CSL_ARM_R5_CLUSTER_GROUP_ID_1</a>&#160;&#160;&#160;((uint32_t) 0x01U)</td></tr>
<tr class="memdesc:gaab27391c672d83d2fb1daf9a08516925"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pulsar/R5 Cluster Group ID1. <br /></td></tr>
<tr class="separator:gaab27391c672d83d2fb1daf9a08516925"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb7c0c0af7378c66dff604bf615998ac"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabb7c0c0af7378c66dff604bf615998ac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___e_n_u_m.html#gabb7c0c0af7378c66dff604bf615998ac">CSL_ARM_R5_CLUSTER_GROUP_ID_2</a>&#160;&#160;&#160;((uint32_t) 0x02U)</td></tr>
<tr class="memdesc:gabb7c0c0af7378c66dff604bf615998ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pulsar/R5 Cluster Group ID2. <br /></td></tr>
<tr class="separator:gabb7c0c0af7378c66dff604bf615998ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">R5 Core IDs</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="CSL_ArmR5CPUID"></a></p>
</div></td></tr>
<tr class="memitem:ga162c05886a817c800439d22527292bf2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga162c05886a817c800439d22527292bf2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___e_n_u_m.html#ga162c05886a817c800439d22527292bf2">CSL_ARM_R5_CPU_ID_0</a>&#160;&#160;&#160;((uint32_t) 0x00U)</td></tr>
<tr class="memdesc:ga162c05886a817c800439d22527292bf2"><td class="mdescLeft">&#160;</td><td class="mdescRight">R5 Core ID0. <br /></td></tr>
<tr class="separator:ga162c05886a817c800439d22527292bf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31b61244adfaf851907bc188aa280eb8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga31b61244adfaf851907bc188aa280eb8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___e_n_u_m.html#ga31b61244adfaf851907bc188aa280eb8">CSL_ARM_R5_CPU_ID_1</a>&#160;&#160;&#160;((uint32_t) 0x01U)</td></tr>
<tr class="memdesc:ga31b61244adfaf851907bc188aa280eb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">R5 Core ID1. <br /></td></tr>
<tr class="separator:ga31b61244adfaf851907bc188aa280eb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">R5 Mode</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="CSL_ArmR5Mode"></a></p>
</div></td></tr>
<tr class="memitem:ga6d00efe060f1b3c24003861be8616868"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6d00efe060f1b3c24003861be8616868"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___e_n_u_m.html#ga6d00efe060f1b3c24003861be8616868">CSL_ARM_R5_SYS_MODE</a>&#160;&#160;&#160;((uint32_t) 0x1FU)</td></tr>
<tr class="memdesc:ga6d00efe060f1b3c24003861be8616868"><td class="mdescLeft">&#160;</td><td class="mdescRight">R5 Mode. <br /></td></tr>
<tr class="separator:ga6d00efe060f1b3c24003861be8616868"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga69e271b73198477bd5efda06dea420e9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga69e271b73198477bd5efda06dea420e9"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#ga69e271b73198477bd5efda06dea420e9">CSL_armR5Dsb</a> (void)</td></tr>
<tr class="memdesc:ga69e271b73198477bd5efda06dea420e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Executes DSB instruction. <br /></td></tr>
<tr class="separator:ga69e271b73198477bd5efda06dea420e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a7e86690bc963d524279b63ba657a32"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#ga6a7e86690bc963d524279b63ba657a32">CSL_armR5FpuEnable</a> (uint32_t enable)</td></tr>
<tr class="memdesc:ga6a7e86690bc963d524279b63ba657a32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/disable the Floating Point Unit (FPU)  <a href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#ga6a7e86690bc963d524279b63ba657a32">More...</a><br /></td></tr>
<tr class="separator:ga6a7e86690bc963d524279b63ba657a32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1dc0ee471ecc616eeb9d52a2b10b258"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#gaf1dc0ee471ecc616eeb9d52a2b10b258">CSL_armR5IntrEnableFiq</a> (uint32_t enable)</td></tr>
<tr class="memdesc:gaf1dc0ee471ecc616eeb9d52a2b10b258"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/disable FIQ interrupt generation.  <a href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#gaf1dc0ee471ecc616eeb9d52a2b10b258">More...</a><br /></td></tr>
<tr class="separator:gaf1dc0ee471ecc616eeb9d52a2b10b258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0af53f7197e26a575ee0eaeac1013c05"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#ga0af53f7197e26a575ee0eaeac1013c05">CSL_armR5IntrEnableIrq</a> (uint32_t enable)</td></tr>
<tr class="memdesc:ga0af53f7197e26a575ee0eaeac1013c05"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/disable IRQ interrupt generation.  <a href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#ga0af53f7197e26a575ee0eaeac1013c05">More...</a><br /></td></tr>
<tr class="separator:ga0af53f7197e26a575ee0eaeac1013c05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27fde34680e369b25d02fa22d1538905"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#ga27fde34680e369b25d02fa22d1538905">CSL_armR5IntrEnableVic</a> (uint32_t enable)</td></tr>
<tr class="memdesc:ga27fde34680e369b25d02fa22d1538905"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/disable VIC.  <a href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#ga27fde34680e369b25d02fa22d1538905">More...</a><br /></td></tr>
<tr class="separator:ga27fde34680e369b25d02fa22d1538905"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80b11a1297f9c0309ba1251e13db5844"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#ga80b11a1297f9c0309ba1251e13db5844">CSL_armR5CacheEnableICache</a> (uint32_t enable)</td></tr>
<tr class="memdesc:ga80b11a1297f9c0309ba1251e13db5844"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/disable instruction caches.  <a href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#ga80b11a1297f9c0309ba1251e13db5844">More...</a><br /></td></tr>
<tr class="separator:ga80b11a1297f9c0309ba1251e13db5844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d921f2b44422196294ace8ed136ea38"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#ga6d921f2b44422196294ace8ed136ea38">CSL_armR5CacheEnableDCache</a> (uint32_t enable)</td></tr>
<tr class="memdesc:ga6d921f2b44422196294ace8ed136ea38"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/disable data caches.  <a href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#ga6d921f2b44422196294ace8ed136ea38">More...</a><br /></td></tr>
<tr class="separator:ga6d921f2b44422196294ace8ed136ea38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbb0ba2bb7f1d5baff8225d4ce95bc21"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#gacbb0ba2bb7f1d5baff8225d4ce95bc21">CSL_armR5CacheEnableAllCache</a> (uint32_t enable)</td></tr>
<tr class="memdesc:gacbb0ba2bb7f1d5baff8225d4ce95bc21"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/disable instruction and data caches.  <a href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#gacbb0ba2bb7f1d5baff8225d4ce95bc21">More...</a><br /></td></tr>
<tr class="separator:gacbb0ba2bb7f1d5baff8225d4ce95bc21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc33bc44845a71a2c890f5adb62dc1cd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#gadc33bc44845a71a2c890f5adb62dc1cd">CSL_armR5CacheInvalidateAllIcache</a> (void)</td></tr>
<tr class="memdesc:gadc33bc44845a71a2c890f5adb62dc1cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidate all instruction caches.  <a href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#gadc33bc44845a71a2c890f5adb62dc1cd">More...</a><br /></td></tr>
<tr class="separator:gadc33bc44845a71a2c890f5adb62dc1cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga057d75133c1e00c7aabfe9a398acd81a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#ga057d75133c1e00c7aabfe9a398acd81a">CSL_armR5CacheInvalidateAllDcache</a> (void)</td></tr>
<tr class="memdesc:ga057d75133c1e00c7aabfe9a398acd81a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidate all data caches.  <a href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#ga057d75133c1e00c7aabfe9a398acd81a">More...</a><br /></td></tr>
<tr class="separator:ga057d75133c1e00c7aabfe9a398acd81a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3c4e63428d108dc675c471980912cac"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#gae3c4e63428d108dc675c471980912cac">CSL_armR5CacheInvalidateAllCache</a> (void)</td></tr>
<tr class="memdesc:gae3c4e63428d108dc675c471980912cac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidate all instruction and data caches.  <a href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#gae3c4e63428d108dc675c471980912cac">More...</a><br /></td></tr>
<tr class="separator:gae3c4e63428d108dc675c471980912cac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga394b7aee34166870aea232017c207333"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#ga394b7aee34166870aea232017c207333">CSL_armR5CacheInvalidateIcacheMva</a> (uint32_t address)</td></tr>
<tr class="memdesc:ga394b7aee34166870aea232017c207333"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidate an instruction cache line by MVA.  <a href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#ga394b7aee34166870aea232017c207333">More...</a><br /></td></tr>
<tr class="separator:ga394b7aee34166870aea232017c207333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab8340c224035fbbef0a30f11e7667ee"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#gaab8340c224035fbbef0a30f11e7667ee">CSL_armR5CacheInvalidateDcacheMva</a> (uint32_t address)</td></tr>
<tr class="memdesc:gaab8340c224035fbbef0a30f11e7667ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidate a data cache line by MVA.  <a href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#gaab8340c224035fbbef0a30f11e7667ee">More...</a><br /></td></tr>
<tr class="separator:gaab8340c224035fbbef0a30f11e7667ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2bea3959d3031a93c2583680d38bd8b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#gaa2bea3959d3031a93c2583680d38bd8b">CSL_armR5CacheInvalidateDcacheSetWay</a> (uint32_t set, uint32_t way)</td></tr>
<tr class="memdesc:gaa2bea3959d3031a93c2583680d38bd8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidate a data cache line by set and way.  <a href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#gaa2bea3959d3031a93c2583680d38bd8b">More...</a><br /></td></tr>
<tr class="separator:gaa2bea3959d3031a93c2583680d38bd8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33e0426a3c0b6a81f47ac024b46f7eac"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#ga33e0426a3c0b6a81f47ac024b46f7eac">CSL_armR5CacheCleanDcacheMva</a> (uint32_t address)</td></tr>
<tr class="memdesc:ga33e0426a3c0b6a81f47ac024b46f7eac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clean a data cache line by MVA.  <a href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#ga33e0426a3c0b6a81f47ac024b46f7eac">More...</a><br /></td></tr>
<tr class="separator:ga33e0426a3c0b6a81f47ac024b46f7eac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2eab4e6ca516e3dd38d0341f0c8d069"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#gab2eab4e6ca516e3dd38d0341f0c8d069">CSL_armR5CacheCleanDcacheSetWay</a> (uint32_t set, uint32_t way)</td></tr>
<tr class="memdesc:gab2eab4e6ca516e3dd38d0341f0c8d069"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clean a data cache line by set and way.  <a href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#gab2eab4e6ca516e3dd38d0341f0c8d069">More...</a><br /></td></tr>
<tr class="separator:gab2eab4e6ca516e3dd38d0341f0c8d069"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga347c3851e2c9e0fc3d8d35a3628dafdc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#ga347c3851e2c9e0fc3d8d35a3628dafdc">CSL_armR5CacheCleanInvalidateDcacheMva</a> (uint32_t address)</td></tr>
<tr class="memdesc:ga347c3851e2c9e0fc3d8d35a3628dafdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clean and invalidate a data cache line by MVA.  <a href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#ga347c3851e2c9e0fc3d8d35a3628dafdc">More...</a><br /></td></tr>
<tr class="separator:ga347c3851e2c9e0fc3d8d35a3628dafdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacb4bb16beac10c268beff8c5752fa9f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#gaacb4bb16beac10c268beff8c5752fa9f">CSL_armR5CacheCleanInvalidateDcacheSetWay</a> (uint32_t set, uint32_t way)</td></tr>
<tr class="memdesc:gaacb4bb16beac10c268beff8c5752fa9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clean and invalidate a data cache line by set and way.  <a href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#gaacb4bb16beac10c268beff8c5752fa9f">More...</a><br /></td></tr>
<tr class="separator:gaacb4bb16beac10c268beff8c5752fa9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c719874233ba656b8c6156713c70f83"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#ga5c719874233ba656b8c6156713c70f83">CSL_armR5CacheEnableForceWrThru</a> (uint32_t enable)</td></tr>
<tr class="memdesc:ga5c719874233ba656b8c6156713c70f83"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/disable force write-through (WT) for write-back (WB) regions.  <a href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#ga5c719874233ba656b8c6156713c70f83">More...</a><br /></td></tr>
<tr class="separator:ga5c719874233ba656b8c6156713c70f83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7d4d8d5e576834b1f4df398acfbd0c7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#gab7d4d8d5e576834b1f4df398acfbd0c7">CSL_armR5CacheDisableEcc</a> (void)</td></tr>
<tr class="memdesc:gab7d4d8d5e576834b1f4df398acfbd0c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable ECC (parity) checking on cache rams.  <a href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#gab7d4d8d5e576834b1f4df398acfbd0c7">More...</a><br /></td></tr>
<tr class="separator:gab7d4d8d5e576834b1f4df398acfbd0c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c627da695cc94c44644fde86299decc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#ga1c627da695cc94c44644fde86299decc">CSL_armR5CacheEnableAxiAccess</a> (void)</td></tr>
<tr class="memdesc:ga1c627da695cc94c44644fde86299decc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable AXI slave access to cache RAM.  <a href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#ga1c627da695cc94c44644fde86299decc">More...</a><br /></td></tr>
<tr class="separator:ga1c627da695cc94c44644fde86299decc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaae4dfa1a0142ea099fc712225a4d8ae"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#gaaae4dfa1a0142ea099fc712225a4d8ae">CSL_armR5CacheGetIcacheLineSize</a> (void)</td></tr>
<tr class="memdesc:gaaae4dfa1a0142ea099fc712225a4d8ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the instruction cache line size.  <a href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#gaaae4dfa1a0142ea099fc712225a4d8ae">More...</a><br /></td></tr>
<tr class="separator:gaaae4dfa1a0142ea099fc712225a4d8ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb97d85650b6c79628460f4d20feb27d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#gadb97d85650b6c79628460f4d20feb27d">CSL_armR5CacheGetDcacheLineSize</a> (void)</td></tr>
<tr class="memdesc:gadb97d85650b6c79628460f4d20feb27d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the data cache line size.  <a href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#gadb97d85650b6c79628460f4d20feb27d">More...</a><br /></td></tr>
<tr class="separator:gadb97d85650b6c79628460f4d20feb27d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37f9706ca6c8fc4baef0985ad2c9e042"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#ga37f9706ca6c8fc4baef0985ad2c9e042">CSL_armR5GetCpuID</a> (<a class="el" href="struct_c_s_l___arm_r5_c_p_u_info.html">CSL_ArmR5CPUInfo</a> *cpuInfo)</td></tr>
<tr class="memdesc:ga37f9706ca6c8fc4baef0985ad2c9e042"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the cluster group and CPU ID for current R5 Core.  <a href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#ga37f9706ca6c8fc4baef0985ad2c9e042">More...</a><br /></td></tr>
<tr class="separator:ga37f9706ca6c8fc4baef0985ad2c9e042"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga497f13112291dae7db4def1ac9e3572f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#ga497f13112291dae7db4def1ac9e3572f">CSL_armR5ReadMpidrReg</a> (void)</td></tr>
<tr class="memdesc:ga497f13112291dae7db4def1ac9e3572f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the contents fo MPIDR register.  <a href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#ga497f13112291dae7db4def1ac9e3572f">More...</a><br /></td></tr>
<tr class="separator:ga497f13112291dae7db4def1ac9e3572f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab86f3ca4be5135b1e17d670ceaf323b3"><td class="memItemLeft" align="right" valign="top">uintptr_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#gab86f3ca4be5135b1e17d670ceaf323b3">CSL_armR5GetCpsrRegVal</a> (void)</td></tr>
<tr class="memdesc:gab86f3ca4be5135b1e17d670ceaf323b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the CPSR register value.  <a href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#gab86f3ca4be5135b1e17d670ceaf323b3">More...</a><br /></td></tr>
<tr class="separator:gab86f3ca4be5135b1e17d670ceaf323b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga072b4c86f16d68a476b6d461b72f6e41"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#ga072b4c86f16d68a476b6d461b72f6e41">CSL_armR5DisableIrqFiq</a> (void)</td></tr>
<tr class="memdesc:ga072b4c86f16d68a476b6d461b72f6e41"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function will disable IRQ and FIQ in single instruction.  <a href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#ga072b4c86f16d68a476b6d461b72f6e41">More...</a><br /></td></tr>
<tr class="separator:ga072b4c86f16d68a476b6d461b72f6e41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaada944f033b234fee145d230625d6d18"><td class="memItemLeft" align="right" valign="top">uintptr_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#gaada944f033b234fee145d230625d6d18">CSL_armR5EnableIrqFiq</a> (uint32_t cookie)</td></tr>
<tr class="memdesc:gaada944f033b234fee145d230625d6d18"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function will enable IRQ and FIQ in single instruction.  <a href="group___c_s_l___a_r_m___r5___f_u_n_c_t_i_o_n.html#gaada944f033b234fee145d230625d6d18">More...</a><br /></td></tr>
<tr class="separator:gaada944f033b234fee145d230625d6d18"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Header file containing various enumerations, structure definitions and function declarations for the ARM R5 IP. </p>
<h1></h1>
<p><br />
 (C) Copyright 2017, Texas Instruments, Inc.</p>
<p>Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:</p>
<p>Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</p>
<p>Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</p>
<p>Neither the name of Texas Instruments Incorporated nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</p>
<p>THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. </p>
</div></div><!-- contents -->
<hr size="1"><small>
Copyright  2020, Texas Instruments Incorporated</small>
</body>
</html>
