Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Fri Mar 16 10:01:52 2018
| Host         : drsatya-OptiPlex-990 running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -file ./report/matrixmul_timing_synth.rpt
| Design       : matrixmul
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.17 2017-05-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             7.916ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg_104_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.630ns  (logic 0.458ns (28.098%)  route 1.172ns (71.902%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35, unset)           0.704     0.704    ap_clk
                         FDRE                                         r  ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.259     0.963 f  ap_CS_fsm_reg[4]/Q
                         net (fo=10, unplaced)        0.562     1.525    ap_CS_fsm_state6
                         LUT3 (Prop_lut3_I0_O)        0.199     1.724 r  indvar_flatten_reg_93[3]_i_1/O
                         net (fo=8, unplaced)         0.610     2.334    i_reg_104
                         FDRE                                         r  i_reg_104_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=35, unset)           0.669    10.669    ap_clk
                         FDRE                                         r  i_reg_104_reg[0]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
                         FDRE (Setup_fdre_C_R)       -0.383    10.250    i_reg_104_reg[0]
  -------------------------------------------------------------------
                         required time                         10.250    
                         arrival time                          -2.334    
  -------------------------------------------------------------------
                         slack                                  7.916    




