INFO: [v++ 60-1548] Creating build summary session with primary output /home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/workspace/hls_component/rv32i_pp_ip/rv32i_pp_ip.hlscompile_summary, at Sun Sep  8 16:15:20 2024
INFO: [v++ 82-31] Launching vitis_hls: vitis_hls -nolog -run csynth -work_dir /home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/workspace/hls_component/rv32i_pp_ip -config /home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/workspace/hls_component/hls_config.cfg -cmdlineconfig /home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/workspace/hls_component/rv32i_pp_ip/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sun Sep  8 16:15:22 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source /opt/Xilinx/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'goossens' on host 'goossens-Precision-5530' (Linux_x86_64 version 6.8.0-40-generic) on Sun Sep 08 16:15:23 CEST 2024
INFO: [HLS 200-10] On os Ubuntu 22.04.4 LTS
INFO: [HLS 200-10] In directory '/home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/workspace/hls_component'
INFO: [HLS 200-2005] Using work_dir /home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/workspace/hls_component/rv32i_pp_ip 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/wb.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/workspace/hls_component/hls_config.cfg(6)
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/wb.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/type.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/workspace/hls_component/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/type.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/rv32i_pp_ip.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/workspace/hls_component/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/rv32i_pp_ip.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/print.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/workspace/hls_component/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/print.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/mem.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/workspace/hls_component/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/mem.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/immediate.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/workspace/hls_component/hls_config.cfg(11)
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/immediate.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/fetch_decode.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/workspace/hls_component/hls_config.cfg(12)
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/fetch_decode.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/fetch.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/workspace/hls_component/hls_config.cfg(13)
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/fetch.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/execute.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/workspace/hls_component/hls_config.cfg(14)
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/execute.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/emulate.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/workspace/hls_component/hls_config.cfg(15)
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/emulate.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/disassemble.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/workspace/hls_component/hls_config.cfg(16)
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/disassemble.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/decode.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/workspace/hls_component/hls_config.cfg(17)
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/decode.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/compute.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/workspace/hls_component/hls_config.cfg(18)
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/compute.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=/home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/testbench_rv32i_pp_ip.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/workspace/hls_component/hls_config.cfg(23)
INFO: [HLS 200-10] Adding test bench file '/home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/testbench_rv32i_pp_ip.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=rv32i_pp_ip' from /home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/workspace/hls_component/hls_config.cfg(19)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/workspace/hls_component/hls_config.cfg(5)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from /home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/workspace/hls_component/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from /home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/workspace/hls_component/hls_config.cfg(4)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from /home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/workspace/hls_component/hls_config.cfg(20)
INFO: [HLS 200-1465] Applying ini 'vivado.rtl=verilog' from /home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/workspace/hls_component/hls_config.cfg(21)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 3.32 seconds. CPU system time: 0.32 seconds. Elapsed time: 3.46 seconds; current allocated memory: 340.059 MB.
INFO: [HLS 200-10] Analyzing design file '../../compute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../rv32i_pp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../wb.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 30.18 seconds. CPU system time: 6.77 seconds. Elapsed time: 36.97 seconds; current allocated memory: 342.113 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 9,307 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/workspace/hls_component/rv32i_pp_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 710 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/workspace/hls_component/rv32i_pp_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 527 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/workspace/hls_component/rv32i_pp_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 516 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/workspace/hls_component/rv32i_pp_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 516 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/workspace/hls_component/rv32i_pp_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 708 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/workspace/hls_component/rv32i_pp_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 669 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/workspace/hls_component/rv32i_pp_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 669 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/workspace/hls_component/rv32i_pp_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 669 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/workspace/hls_component/rv32i_pp_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 578 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/workspace/hls_component/rv32i_pp_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 578 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/workspace/hls_component/rv32i_pp_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 575 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/workspace/hls_component/rv32i_pp_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 575 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/workspace/hls_component/rv32i_pp_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 575 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/workspace/hls_component/rv32i_pp_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 612 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/workspace/hls_component/rv32i_pp_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 593 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/workspace/hls_component/rv32i_pp_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-415] Performing recursive inline in function 'rv32i_pp_ip' (../../rv32i_pp_ip.cpp:43:9)
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>) (.143)' into 'type(ap_uint<5>) (.139)' (../../type.cpp:62:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>) (.144)' into 'type(ap_uint<5>) (.139)' (../../type.cpp:61:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>) (.145)' into 'type(ap_uint<5>) (.139)' (../../type.cpp:60:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>) (.146)' into 'type(ap_uint<5>) (.139)' (../../type.cpp:59:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>) (.139)' into 'decode_instruction(unsigned int, decoded_instruction_s*) (.136)' (../../decode.cpp:22:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s) (.96)' into 'decode_immediate(unsigned int, decoded_instruction_s*) (.92)' (../../decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s) (.108)' into 'decode_immediate(unsigned int, decoded_instruction_s*) (.92)' (../../decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s) (.111)' into 'decode_immediate(unsigned int, decoded_instruction_s*) (.92)' (../../decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s) (.123)' into 'decode_immediate(unsigned int, decoded_instruction_s*) (.92)' (../../decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s) (.124)' into 'decode_immediate(unsigned int, decoded_instruction_s*) (.92)' (../../decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*) (.136)' into 'decode(unsigned int, decoded_instruction_s*) (.91)' (../../decode.cpp:49:3)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*) (.92)' into 'decode(unsigned int, decoded_instruction_s*) (.91)' (../../decode.cpp:50:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*) (.91)' into 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*) (.90)' (../../fetch_decode.cpp:16:3)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<15>, unsigned int*, ap_uint<15>*, unsigned int*) (.161)' into 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*) (.90)' (../../fetch_decode.cpp:15:3)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, int, int) (.88)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*) (.87)' (../../execute.cpp:41:23)
INFO: [HLS 214-131] Inlining function 'bypass(ap_uint<1>, int, int) (.88)' into 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*) (.87)' (../../execute.cpp:40:23)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>) (.89)' into 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*) (.45)' (../../execute.cpp:66:8)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<15>, decoded_instruction_s, int, ap_uint<1>) (.60)' into 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*) (.45)' (../../execute.cpp:89:12)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<15>, decoded_instruction_s, int) (.70)' into 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*) (.45)' (../../execute.cpp:84:14)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int) (.74)' into 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*) (.45)' (../../execute.cpp:83:17)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>) (.84)' into 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*) (.45)' (../../execute.cpp:79:11)
INFO: [HLS 214-131] Inlining function 'get_source(int, int, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, int*) (.87)' into 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*) (.45)' (../../execute.cpp:68:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>) (.89)' into 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*) (.45)' (../../execute.cpp:67:8)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<17>, int, ap_uint<2>) (.11)' into 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*) (.10)' (../../mem.cpp:101:7)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<17>, ap_uint<3>) (.31)' into 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*) (.10)' (../../mem.cpp:98:9)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, int, ap_uint<1>*) (.2)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (../../rv32i_pp_ip.cpp:76:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, counter_s) (.7)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (../../rv32i_pp_ip.cpp:75:15)
INFO: [HLS 214-131] Inlining function 'wb(from_m_to_w_s, int*) (.8)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (../../rv32i_pp_ip.cpp:74:5)
INFO: [HLS 214-131] Inlining function 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*) (.10)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (../../rv32i_pp_ip.cpp:73:5)
INFO: [HLS 214-131] Inlining function 'execute(from_f_to_e_s, from_f_to_e_s, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, ap_uint<1>, ap_uint<1>, ap_uint<5>, int, int*, from_e_to_f_s*, from_e_to_e_s*, from_e_to_m_s*) (.45)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (../../rv32i_pp_ip.cpp:67:5)
INFO: [HLS 214-131] Inlining function 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*) (.90)' into 'rv32i_pp_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (../../rv32i_pp_ip.cpp:66:5)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (../../rv32i_pp_ip.cpp:44:6)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../compute.cpp:6:10)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../wb.cpp:19:7)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_54_1> at ../../rv32i_pp_ip.cpp:54:20 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.1 seconds. CPU system time: 0.45 seconds. Elapsed time: 7.6 seconds; current allocated memory: 343.977 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 343.977 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 345.953 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 347.238 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../rv32i_pp_ip.cpp:54:38) to (../../rv32i_pp_ip.cpp:54:20) in function 'rv32i_pp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../mem.cpp:97:6) to (../../mem.cpp:100:9) in function 'rv32i_pp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_pp_ip' (../../wb.cpp:4:29)...10 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 374.504 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 374.504 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_pp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_62_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 3, loop 'VITIS_LOOP_62_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 379.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 379.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_pp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/code_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/data_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_pp_ip/nb_cycle' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rv32i_pp_ip' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'nb_instruction', 'nb_cycle', 'code_ram', 'data_ram' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_15_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_3_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_pp_ip'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 379.863 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.48 seconds; current allocated memory: 385.434 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.44 seconds; current allocated memory: 390.371 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for rv32i_pp_ip.
INFO: [VLOG 209-307] Generating Verilog RTL for rv32i_pp_ip.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.23 MHz
INFO: [HLS 200-112] Total CPU user time: 38.63 seconds. Total CPU system time: 7.65 seconds. Total elapsed time: 50.17 seconds; peak allocated memory: 390.426 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 54s
