<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>gem5: arch/x86/utility.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.6.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <img id="MSearchSelect" src="search/search.png"
             onmouseover="return searchBox.OnSearchSelectShow()"
             onmouseout="return searchBox.OnSearchSelectHide()"
             alt=""/>
        <input type="text" id="MSearchField" value="Search" accesskey="S"
             onfocus="searchBox.OnSearchFieldFocus(true)" 
             onblur="searchBox.OnSearchFieldFocus(false)" 
             onkeyup="searchBox.OnSearchFieldChange(event)"/>
        <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
<h1>arch/x86/utility.cc</h1><a href="x86_2utility_8cc.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2007 The Hewlett-Packard Development Company</span>
<a name="l00003"></a>00003 <span class="comment"> * Copyright (c) 2011 Advanced Micro Devices, Inc.</span>
<a name="l00004"></a>00004 <span class="comment"> * All rights reserved.</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * The license below extends only to copyright in the software and shall</span>
<a name="l00007"></a>00007 <span class="comment"> * not be construed as granting a license to any other intellectual</span>
<a name="l00008"></a>00008 <span class="comment"> * property including but not limited to intellectual property relating</span>
<a name="l00009"></a>00009 <span class="comment"> * to a hardware implementation of the functionality of the software</span>
<a name="l00010"></a>00010 <span class="comment"> * licensed hereunder.  You may use the software subject to the license</span>
<a name="l00011"></a>00011 <span class="comment"> * terms below provided that you ensure that this notice is replicated</span>
<a name="l00012"></a>00012 <span class="comment"> * unmodified and in its entirety in all distributions of the software,</span>
<a name="l00013"></a>00013 <span class="comment"> * modified or unmodified, in source code or in binary form.</span>
<a name="l00014"></a>00014 <span class="comment"> *</span>
<a name="l00015"></a>00015 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00016"></a>00016 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00017"></a>00017 <span class="comment"> * met: redistributions of source code must retain the above copyright</span>
<a name="l00018"></a>00018 <span class="comment"> * notice, this list of conditions and the following disclaimer;</span>
<a name="l00019"></a>00019 <span class="comment"> * redistributions in binary form must reproduce the above copyright</span>
<a name="l00020"></a>00020 <span class="comment"> * notice, this list of conditions and the following disclaimer in the</span>
<a name="l00021"></a>00021 <span class="comment"> * documentation and/or other materials provided with the distribution;</span>
<a name="l00022"></a>00022 <span class="comment"> * neither the name of the copyright holders nor the names of its</span>
<a name="l00023"></a>00023 <span class="comment"> * contributors may be used to endorse or promote products derived from</span>
<a name="l00024"></a>00024 <span class="comment"> * this software without specific prior written permission.</span>
<a name="l00025"></a>00025 <span class="comment"> *</span>
<a name="l00026"></a>00026 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span>
<a name="l00027"></a>00027 <span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00028"></a>00028 <span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span>
<a name="l00029"></a>00029 <span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span>
<a name="l00030"></a>00030 <span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span>
<a name="l00031"></a>00031 <span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span>
<a name="l00032"></a>00032 <span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span>
<a name="l00033"></a>00033 <span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span>
<a name="l00034"></a>00034 <span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<a name="l00035"></a>00035 <span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span>
<a name="l00036"></a>00036 <span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00037"></a>00037 <span class="comment"> *</span>
<a name="l00038"></a>00038 <span class="comment"> * Authors: Gabe Black</span>
<a name="l00039"></a>00039 <span class="comment"> */</span>
<a name="l00040"></a>00040 
<a name="l00041"></a>00041 <span class="preprocessor">#include &quot;<a class="code" href="x86_2interrupts_8hh.html">arch/x86/interrupts.hh</a>&quot;</span>
<a name="l00042"></a>00042 <span class="preprocessor">#include &quot;<a class="code" href="x86_2registers_8hh.html">arch/x86/registers.hh</a>&quot;</span>
<a name="l00043"></a>00043 <span class="preprocessor">#include &quot;<a class="code" href="x86_2tlb_8hh.html">arch/x86/tlb.hh</a>&quot;</span>
<a name="l00044"></a>00044 <span class="preprocessor">#include &quot;<a class="code" href="x86_2utility_8hh.html">arch/x86/utility.hh</a>&quot;</span>
<a name="l00045"></a>00045 <span class="preprocessor">#include &quot;<a class="code" href="x86__traits_8hh.html">arch/x86/x86_traits.hh</a>&quot;</span>
<a name="l00046"></a>00046 <span class="preprocessor">#include &quot;<a class="code" href="cpu_2base_8hh.html">cpu/base.hh</a>&quot;</span>
<a name="l00047"></a>00047 <span class="preprocessor">#include &quot;fputils/fp80.h&quot;</span>
<a name="l00048"></a>00048 <span class="preprocessor">#include &quot;<a class="code" href="sim_2system_8hh.html">sim/system.hh</a>&quot;</span>
<a name="l00049"></a>00049 
<a name="l00050"></a>00050 <span class="keyword">namespace </span>X86ISA {
<a name="l00051"></a>00051 
<a name="l00052"></a>00052 uint64_t
<a name="l00053"></a>00053 <a class="code" href="namespaceX86ISA.html#adc0a585bf250bb63a6a52fbc22fab647">getArgument</a>(<a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside...">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>, <span class="keywordtype">int</span> &amp;number, uint16_t size, <span class="keywordtype">bool</span> <a class="code" href="namespaceMipsISA.html#a56d5e501a666b1f5a3c76d7a7eb9ede3">fp</a>)
<a name="l00054"></a>00054 {
<a name="l00055"></a>00055     <span class="keywordflow">if</span> (fp) {
<a name="l00056"></a>00056         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;getArgument(): Floating point arguments not implemented\n&quot;</span>);
<a name="l00057"></a>00057     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (size != 8) {
<a name="l00058"></a>00058         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;getArgument(): Can only handle 64-bit arguments.\n&quot;</span>);
<a name="l00059"></a>00059     }
<a name="l00060"></a>00060 
<a name="l00061"></a>00061     <span class="comment">// The first 6 integer arguments are passed in registers, the rest</span>
<a name="l00062"></a>00062     <span class="comment">// are passed on the stack.</span>
<a name="l00063"></a>00063     <span class="keyword">const</span> <span class="keywordtype">int</span> int_reg_map[] = {
<a name="l00064"></a>00064         INTREG_RDI, INTREG_RSI, INTREG_RDX,
<a name="l00065"></a>00065         INTREG_RCX, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad10819b6bd885a49f7137cf51757b538">INTREG_R8</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fac775e2c9b04247028c487f7a1c17dcf7">INTREG_R9</a>
<a name="l00066"></a>00066     };
<a name="l00067"></a>00067     <span class="keywordflow">if</span> (number &lt; <span class="keyword">sizeof</span>(int_reg_map) / <span class="keyword">sizeof</span>(*int_reg_map)) {
<a name="l00068"></a>00068         <span class="keywordflow">return</span> tc-&gt;<a class="code" href="classThreadContext.html#a328471149b318afecfe5b52d9696bfdc">readIntReg</a>(int_reg_map[number]);
<a name="l00069"></a>00069     } <span class="keywordflow">else</span> {
<a name="l00070"></a>00070         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;getArgument(): Don&apos;t know how to handle stack arguments.\n&quot;</span>);
<a name="l00071"></a>00071     }
<a name="l00072"></a>00072 }
<a name="l00073"></a>00073 
<a name="l00074"></a>00074 <span class="keywordtype">void</span> <a class="code" href="namespaceX86ISA.html#af7807c3907aacf1f0a769da352171f11">initCPU</a>(<a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside...">ThreadContext</a> *tc, <span class="keywordtype">int</span> cpuId)
<a name="l00075"></a>00075 {
<a name="l00076"></a>00076     <span class="comment">// This function is essentially performing a reset. The actual INIT</span>
<a name="l00077"></a>00077     <span class="comment">// interrupt does a subset of this, so we&apos;ll piggyback on some of its</span>
<a name="l00078"></a>00078     <span class="comment">// functionality.</span>
<a name="l00079"></a>00079     InitInterrupt <a class="code" href="namespaceStats.html#aae30a3d195d8a3309f663b3edd3d10a6" title="This Stat is Initialized.">init</a>(0);
<a name="l00080"></a>00080     <a class="code" href="namespaceStats.html#aae30a3d195d8a3309f663b3edd3d10a6" title="This Stat is Initialized.">init</a>.invoke(tc);
<a name="l00081"></a>00081 
<a name="l00082"></a>00082     <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">PCState</a> <a class="code" href="namespaceX86ISA.html#afa683dbe03df6ce01bcbb5e1d4ed1494">pc</a> = tc-&gt;<a class="code" href="classThreadContext.html#ab15f0db0e7c7afb40dfbbbd13d62dc2e">pcState</a>();
<a name="l00083"></a>00083     pc.upc(0);
<a name="l00084"></a>00084     pc.nupc(1);
<a name="l00085"></a>00085     tc-&gt;<a class="code" href="classThreadContext.html#ab15f0db0e7c7afb40dfbbbd13d62dc2e">pcState</a>(pc);
<a name="l00086"></a>00086 
<a name="l00087"></a>00087     <span class="comment">// These next two loops zero internal microcode and implicit registers.</span>
<a name="l00088"></a>00088     <span class="comment">// They aren&apos;t specified by the ISA but are used internally by M5&apos;s</span>
<a name="l00089"></a>00089     <span class="comment">// implementation.</span>
<a name="l00090"></a>00090     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">index</a> = 0; <a class="code" href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">index</a> &lt; <a class="code" href="namespaceX86ISA.html#a023e0e87af3d59f79675ef12a418e816">NumMicroIntRegs</a>; <a class="code" href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">index</a>++) {
<a name="l00091"></a>00091         tc-&gt;<a class="code" href="classThreadContext.html#ad008e016fd7ac09d11a85a80aa917b41">setIntReg</a>(<a class="code" href="namespaceX86ISA.html#a8bb7e419ce07ff5a21dd4fc4a9f62dad">INTREG_MICRO</a>(<a class="code" href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">index</a>), 0);
<a name="l00092"></a>00092     }
<a name="l00093"></a>00093 
<a name="l00094"></a>00094     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">index</a> = 0; <a class="code" href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">index</a> &lt; <a class="code" href="namespaceX86ISA.html#a8c26fc9a0030d9a3249977c91387e569">NumImplicitIntRegs</a>; <a class="code" href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">index</a>++) {
<a name="l00095"></a>00095         tc-&gt;<a class="code" href="classThreadContext.html#ad008e016fd7ac09d11a85a80aa917b41">setIntReg</a>(<a class="code" href="namespaceX86ISA.html#a6920fb8f756a52ab3ff6b34df60f836c">INTREG_IMPLICIT</a>(<a class="code" href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">index</a>), 0);
<a name="l00096"></a>00096     }
<a name="l00097"></a>00097 
<a name="l00098"></a>00098     <span class="comment">// Set integer register EAX to 0 to indicate that the optional BIST</span>
<a name="l00099"></a>00099     <span class="comment">// passed. No BIST actually runs, but software may still check this</span>
<a name="l00100"></a>00100     <span class="comment">// register for errors.</span>
<a name="l00101"></a>00101     tc-&gt;<a class="code" href="classThreadContext.html#ad008e016fd7ac09d11a85a80aa917b41">setIntReg</a>(INTREG_RAX, 0);
<a name="l00102"></a>00102 
<a name="l00103"></a>00103     tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa2602148c68da24e5e13446f6d165f1e">MISCREG_CR0</a>, 0x0000000060000010ULL);
<a name="l00104"></a>00104     tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa0d5ff079cddddc56236abbc41b6c68b">MISCREG_CR8</a>, 0);
<a name="l00105"></a>00105 
<a name="l00106"></a>00106     <span class="comment">// TODO initialize x87, 64 bit, and 128 bit media state</span>
<a name="l00107"></a>00107 
<a name="l00108"></a>00108     tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa1ffce699ee95242c5fd696ab7048830b">MISCREG_MTRRCAP</a>, 0x0508);
<a name="l00109"></a>00109     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; 8; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {
<a name="l00110"></a>00110         tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a4376444d0ecbbff164d82b2e8a65471c">MISCREG_MTRR_PHYS_BASE</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>), 0);
<a name="l00111"></a>00111         tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a181eaf0dd78921a606c1727c0ea17e0d">MISCREG_MTRR_PHYS_MASK</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>), 0);
<a name="l00112"></a>00112     }
<a name="l00113"></a>00113     tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa4ec3a23ac9842c39f5ec26a2d6b5d152">MISCREG_MTRR_FIX_64K_00000</a>, 0);
<a name="l00114"></a>00114     tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fabae8b6d37855646bf60dec1907adef30">MISCREG_MTRR_FIX_16K_80000</a>, 0);
<a name="l00115"></a>00115     tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa79a0ed67cfd51011d66246ee747993bc">MISCREG_MTRR_FIX_16K_A0000</a>, 0);
<a name="l00116"></a>00116     tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fabdc0b33c1579142374e1f1935a03d6de">MISCREG_MTRR_FIX_4K_C0000</a>, 0);
<a name="l00117"></a>00117     tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fab05a0b6ebdca2f0ba9b53121e19e7443">MISCREG_MTRR_FIX_4K_C8000</a>, 0);
<a name="l00118"></a>00118     tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa2f80c16fba2df5c4d1948c721b269a55">MISCREG_MTRR_FIX_4K_D0000</a>, 0);
<a name="l00119"></a>00119     tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fafaad77e48fc37498503f754f1d3d2137">MISCREG_MTRR_FIX_4K_D8000</a>, 0);
<a name="l00120"></a>00120     tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa16311c3fac2fc9f33660f8bb88a39cab">MISCREG_MTRR_FIX_4K_E0000</a>, 0);
<a name="l00121"></a>00121     tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa31f22dc4d0fd7e05607c20fe198a835b">MISCREG_MTRR_FIX_4K_E8000</a>, 0);
<a name="l00122"></a>00122     tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fac30fe9b27c809fc28c999143619ad60d">MISCREG_MTRR_FIX_4K_F0000</a>, 0);
<a name="l00123"></a>00123     tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa993d810f776d680658668313746fe858">MISCREG_MTRR_FIX_4K_F8000</a>, 0);
<a name="l00124"></a>00124 
<a name="l00125"></a>00125     tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa3b44541605c0f7fbf804beb325360ad">MISCREG_DEF_TYPE</a>, 0);
<a name="l00126"></a>00126 
<a name="l00127"></a>00127     tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa9277ac17f26c042b72106b29f67c902b">MISCREG_MCG_CAP</a>, 0x104);
<a name="l00128"></a>00128     tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa37b07e53d69896fe8eb800f367138a33">MISCREG_MCG_STATUS</a>, 0);
<a name="l00129"></a>00129     tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa0c8ecd2a3cc7148a1f39ef2bac051cda">MISCREG_MCG_CTL</a>, 0);
<a name="l00130"></a>00130 
<a name="l00131"></a>00131     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; 5; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {
<a name="l00132"></a>00132         tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#ada6bc06a550215bc7c4b09d9d1f747e5">MISCREG_MC_CTL</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>), 0);
<a name="l00133"></a>00133         tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a788a5d14812b79f5e74448195f953858">MISCREG_MC_STATUS</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>), 0);
<a name="l00134"></a>00134         tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#aec4e5e9a0054e6f569f57a147949262d">MISCREG_MC_ADDR</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>), 0);
<a name="l00135"></a>00135         tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a50504e1ffcb068568a0d815d5e2c3c48">MISCREG_MC_MISC</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>), 0);
<a name="l00136"></a>00136     }
<a name="l00137"></a>00137 
<a name="l00138"></a>00138     tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae6a575a01da9d164f20083590324d9a0">MISCREG_TSC</a>, 0);
<a name="l00139"></a>00139     tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa47968d1cfaf6b7884cbb9a47f070c8d2">MISCREG_TSC_AUX</a>, 0);
<a name="l00140"></a>00140 
<a name="l00141"></a>00141     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; 4; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {
<a name="l00142"></a>00142         tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a7808596c37e2fec948e85a3c612cd3b7">MISCREG_PERF_EVT_SEL</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>), 0);
<a name="l00143"></a>00143         tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#adf79cb6816cce0adf35b8b7808facc44">MISCREG_PERF_EVT_CTR</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>), 0);
<a name="l00144"></a>00144     }
<a name="l00145"></a>00145 
<a name="l00146"></a>00146     tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa47f9ee905ca88d7c1427ab8e3e60e9cc">MISCREG_STAR</a>, 0);
<a name="l00147"></a>00147     tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa11179aa20a263f43010065b9b06cd65b">MISCREG_LSTAR</a>, 0);
<a name="l00148"></a>00148     tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fac1bf6e991ec1953d7c2a8d709c5d8dd1">MISCREG_CSTAR</a>, 0);
<a name="l00149"></a>00149 
<a name="l00150"></a>00150     tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8c853bf9c38a1d14954c054bc9e2b790">MISCREG_SF_MASK</a>, 0);
<a name="l00151"></a>00151 
<a name="l00152"></a>00152     tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa9a2deb0f73d8d12f3145e573c7ac2fac">MISCREG_KERNEL_GS_BASE</a>, 0);
<a name="l00153"></a>00153 
<a name="l00154"></a>00154     tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fac8606e6077d31ac44860e3383bdbf116">MISCREG_SYSENTER_CS</a>, 0);
<a name="l00155"></a>00155     tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8dbaad7082c9bd98b00c0f405879a642">MISCREG_SYSENTER_ESP</a>, 0);
<a name="l00156"></a>00156     tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa4e960f79c727317d6171656dcd8739a0">MISCREG_SYSENTER_EIP</a>, 0);
<a name="l00157"></a>00157 
<a name="l00158"></a>00158     tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae6b8117503a6a93c99b0daafee64bf77">MISCREG_PAT</a>, 0x0007040600070406ULL);
<a name="l00159"></a>00159 
<a name="l00160"></a>00160     tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa88f9a3f79971117e356c08bc31136f7b">MISCREG_SYSCFG</a>, 0x20601);
<a name="l00161"></a>00161 
<a name="l00162"></a>00162     tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa550a4c60a06f8dfd207fafeed8eed9e">MISCREG_IORR_BASE0</a>, 0);
<a name="l00163"></a>00163     tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa1b99ebf916be641d618ad64f3030825e">MISCREG_IORR_BASE1</a>, 0);
<a name="l00164"></a>00164 
<a name="l00165"></a>00165     tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fafe42c13d98ef65484be06e1130beb7f2">MISCREG_IORR_MASK0</a>, 0);
<a name="l00166"></a>00166     tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa4449ac45562cfed674357b58eb758155">MISCREG_IORR_MASK1</a>, 0);
<a name="l00167"></a>00167 
<a name="l00168"></a>00168     tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa4e932b1ab3a732711daf73e02eec6298">MISCREG_TOP_MEM</a>, 0x4000000);
<a name="l00169"></a>00169     tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fad072d3a4b9b7f8db674c745301f69505">MISCREG_TOP_MEM2</a>, 0x0);
<a name="l00170"></a>00170 
<a name="l00171"></a>00171     tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa59a82a86e08fa11e282129ae8176ab63">MISCREG_DEBUG_CTL_MSR</a>, 0);
<a name="l00172"></a>00172     tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799facb962b9c73308d93f7db3b490639da61">MISCREG_LAST_BRANCH_FROM_IP</a>, 0);
<a name="l00173"></a>00173     tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae80ad4d9e2bc2d7198b0fdd54ae46aff">MISCREG_LAST_BRANCH_TO_IP</a>, 0);
<a name="l00174"></a>00174     tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa17175f82a710b614d74f745fce50926">MISCREG_LAST_EXCEPTION_FROM_IP</a>, 0);
<a name="l00175"></a>00175     tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faacef5fb25ea7c41a7c1982b3500abee8">MISCREG_LAST_EXCEPTION_TO_IP</a>, 0);
<a name="l00176"></a>00176 
<a name="l00177"></a>00177     <span class="comment">// Invalidate the caches (this should already be done for us)</span>
<a name="l00178"></a>00178 
<a name="l00179"></a>00179     LocalApicBase lApicBase = 0;
<a name="l00180"></a>00180     lApicBase.base = 0xFEE00000 &gt;&gt; 12;
<a name="l00181"></a>00181     lApicBase.enable = 1;
<a name="l00182"></a>00182     lApicBase.bsp = (cpuId == 0);
<a name="l00183"></a>00183     tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa1d040714908a7f2cb590893a4060cec6">MISCREG_APIC_BASE</a>, lApicBase);
<a name="l00184"></a>00184 
<a name="l00185"></a>00185     Interrupts * interrupts = <span class="keyword">dynamic_cast&lt;</span>Interrupts *<span class="keyword">&gt;</span>(
<a name="l00186"></a>00186             tc-&gt;<a class="code" href="classThreadContext.html#add24ea69a3c1a7862d25bec95f9bdc95">getCpuPtr</a>()-&gt;getInterruptController());
<a name="l00187"></a>00187     assert(interrupts);
<a name="l00188"></a>00188 
<a name="l00189"></a>00189     interrupts-&gt;setRegNoEffect(<a class="code" href="namespaceX86ISA.html#a957031c249f7ea6198c3d97d222bc68ea0b6c9a96f083e14e2dbbf6be448394f4">APIC_ID</a>, cpuId &lt;&lt; 24);
<a name="l00190"></a>00190 
<a name="l00191"></a>00191     interrupts-&gt;setRegNoEffect(<a class="code" href="namespaceX86ISA.html#a957031c249f7ea6198c3d97d222bc68ea14f78d7d9553b735d9359762632910a5">APIC_VERSION</a>, (5 &lt;&lt; 16) | 0x14);
<a name="l00192"></a>00192 
<a name="l00193"></a>00193     <span class="comment">// TODO Set the SMRAM base address (SMBASE) to 0x00030000</span>
<a name="l00194"></a>00194 
<a name="l00195"></a>00195     tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa211137cbf08d6489dba89bc5a1aa23b1">MISCREG_VM_CR</a>, 0);
<a name="l00196"></a>00196     tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fafa1ae6bcc1cff1adbbaa826b8e211731">MISCREG_IGNNE</a>, 0);
<a name="l00197"></a>00197     tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa262fb5c7c2d5708f2c1a898c44e4af1e">MISCREG_SMM_CTL</a>, 0);
<a name="l00198"></a>00198     tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae32619ddca454cf31e7065a0c04e1f24">MISCREG_VM_HSAVE_PA</a>, 0);
<a name="l00199"></a>00199 }
<a name="l00200"></a>00200 
<a name="l00201"></a>00201 <span class="keywordtype">void</span> <a class="code" href="namespaceX86ISA.html#aef160f7420c20954fafdeeef1ed81497">startupCPU</a>(<a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside...">ThreadContext</a> *tc, <span class="keywordtype">int</span> cpuId)
<a name="l00202"></a>00202 {
<a name="l00203"></a>00203     <span class="keywordflow">if</span> (cpuId == 0 || !<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370" title="The FullSystem variable can be used to determine the current mode of simulation.">FullSystem</a>) {
<a name="l00204"></a>00204         tc-&gt;<a class="code" href="classThreadContext.html#a6a55099a666cbd6711cf317acc0e3e80" title="Set the status to Active.">activate</a>();
<a name="l00205"></a>00205     } <span class="keywordflow">else</span> {
<a name="l00206"></a>00206         <span class="comment">// This is an application processor (AP). It should be initialized to</span>
<a name="l00207"></a>00207         <span class="comment">// look like only the BIOS POST has run on it and put then put it into</span>
<a name="l00208"></a>00208         <span class="comment">// a halted state.</span>
<a name="l00209"></a>00209         tc-&gt;<a class="code" href="classThreadContext.html#aff686d13f0b068a7fad2e5b8cf62a99d" title="Set the status to Suspended.">suspend</a>();
<a name="l00210"></a>00210     }
<a name="l00211"></a>00211 }
<a name="l00212"></a>00212 
<a name="l00213"></a>00213 <span class="keywordtype">void</span>
<a name="l00214"></a>00214 <a class="code" href="namespaceX86ISA.html#accdbd1f787cef742b0893ddc94cb1662">copyMiscRegs</a>(<a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside...">ThreadContext</a> *src, <a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside...">ThreadContext</a> *dest)
<a name="l00215"></a>00215 {
<a name="l00216"></a>00216     <span class="comment">// This function assumes no side effects other than TLB invalidation</span>
<a name="l00217"></a>00217     <span class="comment">// need to be considered while copying state. That will likely not be</span>
<a name="l00218"></a>00218     <span class="comment">// true in the future.</span>
<a name="l00219"></a>00219     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa9e1d140b599f19d58fc0cb7ea417da7e">NUM_MISCREGS</a>; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {
<a name="l00220"></a>00220         <span class="keywordflow">if</span> ( ( <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> != <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fac858df171541f893452ba317f4a22d64">MISCREG_CR1</a> &amp;&amp;
<a name="l00221"></a>00221              !(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &gt; <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8e093dd535184ca05e4635d7777354c7">MISCREG_CR4</a> &amp;&amp; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa0d5ff079cddddc56236abbc41b6c68b">MISCREG_CR8</a>) &amp;&amp;
<a name="l00222"></a>00222              !(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &gt; <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa0d5ff079cddddc56236abbc41b6c68b">MISCREG_CR8</a> &amp;&amp; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt;= <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa43c9a5c8acd0cb35e9529e74260b5d57">MISCREG_CR15</a>) ) == <span class="keyword">false</span>) {
<a name="l00223"></a>00223              <span class="keywordflow">continue</span>;
<a name="l00224"></a>00224         }
<a name="l00225"></a>00225         dest-&gt;<a class="code" href="classThreadContext.html#a50d110467c213c1caec6ff304fc44521">setMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, src-&gt;<a class="code" href="classThreadContext.html#ab3e3af9cdb680faad903612b9733d068">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));
<a name="l00226"></a>00226     }
<a name="l00227"></a>00227 
<a name="l00228"></a>00228     <span class="comment">// The TSC has to be updated with side-effects if the CPUs in a</span>
<a name="l00229"></a>00229     <span class="comment">// CPU switch have different frequencies.</span>
<a name="l00230"></a>00230     dest-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae6a575a01da9d164f20083590324d9a0">MISCREG_TSC</a>, src-&gt;<a class="code" href="classThreadContext.html#a49de25575586f1e9bb3c72c2c4178c72">readMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae6a575a01da9d164f20083590324d9a0">MISCREG_TSC</a>));
<a name="l00231"></a>00231 
<a name="l00232"></a>00232     dest-&gt;<a class="code" href="classThreadContext.html#a71910c6ab34a67cb0bc65dbc874cbb27">getITBPtr</a>()-&gt;flushAll();
<a name="l00233"></a>00233     dest-&gt;<a class="code" href="classThreadContext.html#a66f0298b284053daa1f4318c585c091f">getDTBPtr</a>()-&gt;flushAll();
<a name="l00234"></a>00234 }
<a name="l00235"></a>00235 
<a name="l00236"></a>00236 <span class="keywordtype">void</span>
<a name="l00237"></a>00237 <a class="code" href="namespaceX86ISA.html#ac00916d260dbc19c59cba5d8593c873b">copyRegs</a>(<a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside...">ThreadContext</a> *src, <a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside...">ThreadContext</a> *dest)
<a name="l00238"></a>00238 {
<a name="l00239"></a>00239     <span class="comment">//copy int regs</span>
<a name="l00240"></a>00240     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="namespaceX86ISA.html#a044cd8816a0fb22fae5132da6ef37800">NumIntRegs</a>; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>)
<a name="l00241"></a>00241          dest-&gt;<a class="code" href="classThreadContext.html#a1948450d40f3a1d50fd71880cb0a86f9">setIntRegFlat</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, src-&gt;<a class="code" href="classThreadContext.html#a7d6aa765fe56dc52aa786358d42782e9" title="Flat register interfaces.">readIntRegFlat</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));
<a name="l00242"></a>00242     <span class="comment">//copy float regs</span>
<a name="l00243"></a>00243     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="namespaceX86ISA.html#a13086a96202d92252670b697d1cf3b03">NumFloatRegs</a>; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>)
<a name="l00244"></a>00244          dest-&gt;<a class="code" href="classThreadContext.html#afc53d9f0a0edc8a855148cfb396b0aac">setFloatRegBitsFlat</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, src-&gt;<a class="code" href="classThreadContext.html#a6fd33830a6d746988def9deeb81bb8d2">readFloatRegBitsFlat</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));
<a name="l00245"></a>00245     <span class="comment">//copy condition-code regs</span>
<a name="l00246"></a>00246     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="namespaceX86ISA.html#a7f749eb400ab8f2d4100480aafad20cf">NumCCRegs</a>; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>)
<a name="l00247"></a>00247          dest-&gt;<a class="code" href="classThreadContext.html#accc5740096c308b158628fad83c6a350">setCCRegFlat</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, src-&gt;<a class="code" href="classThreadContext.html#ab7e0972b9181a069d61bb120bdbac590">readCCRegFlat</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));
<a name="l00248"></a>00248     <a class="code" href="namespaceX86ISA.html#accdbd1f787cef742b0893ddc94cb1662">copyMiscRegs</a>(src, dest);
<a name="l00249"></a>00249     dest-&gt;<a class="code" href="classThreadContext.html#ab15f0db0e7c7afb40dfbbbd13d62dc2e">pcState</a>(src-&gt;<a class="code" href="classThreadContext.html#ab15f0db0e7c7afb40dfbbbd13d62dc2e">pcState</a>());
<a name="l00250"></a>00250 }
<a name="l00251"></a>00251 
<a name="l00252"></a>00252 <span class="keywordtype">void</span>
<a name="l00253"></a>00253 <a class="code" href="namespaceX86ISA.html#a56dd20e35edbf92075ae300faa40620a">skipFunction</a>(<a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside...">ThreadContext</a> *tc)
<a name="l00254"></a>00254 {
<a name="l00255"></a>00255     <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Not implemented for x86\n&quot;</span>);
<a name="l00256"></a>00256 }
<a name="l00257"></a>00257 
<a name="l00258"></a>00258 uint64_t
<a name="l00259"></a>00259 <a class="code" href="namespaceX86ISA.html#abc3c39610e2a90f27e9248072c1dab90" title="Reconstruct the rflags register from the internal gem5 register state.">getRFlags</a>(<a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside...">ThreadContext</a> *tc)
<a name="l00260"></a>00260 {
<a name="l00261"></a>00261     <span class="keyword">const</span> uint64_t ncc_flags(tc-&gt;<a class="code" href="classThreadContext.html#ab3e3af9cdb680faad903612b9733d068">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faffc3c6b29b5d24a912800383e8e0423d">MISCREG_RFLAGS</a>));
<a name="l00262"></a>00262     <span class="keyword">const</span> uint64_t cc_flags(tc-&gt;<a class="code" href="classThreadContext.html#a0ad679d4a176414793e81b6f7b5ce575">readCCReg</a>(<a class="code" href="namespaceX86ISA.html#a675e38a69510003f02081e1c844916daa826db2e4974af2bba8c25041ea5513db">X86ISA::CCREG_ZAPS</a>));
<a name="l00263"></a>00263     <span class="keyword">const</span> uint64_t cfof_bits(tc-&gt;<a class="code" href="classThreadContext.html#a0ad679d4a176414793e81b6f7b5ce575">readCCReg</a>(<a class="code" href="namespaceX86ISA.html#a675e38a69510003f02081e1c844916daa6c61ab46d42789a7eee5ca3a1277f999">X86ISA::CCREG_CFOF</a>));
<a name="l00264"></a>00264     <span class="keyword">const</span> uint64_t df_bit(tc-&gt;<a class="code" href="classThreadContext.html#a0ad679d4a176414793e81b6f7b5ce575">readCCReg</a>(<a class="code" href="namespaceX86ISA.html#a675e38a69510003f02081e1c844916daa5a5249deb375a19b32db32e7abcbfac6">X86ISA::CCREG_DF</a>));
<a name="l00265"></a>00265     <span class="comment">// ecf (PSEUDO(3)) &amp; ezf (PSEUDO(4)) are only visible to</span>
<a name="l00266"></a>00266     <span class="comment">// microcode, so we can safely ignore them.</span>
<a name="l00267"></a>00267 
<a name="l00268"></a>00268     <span class="comment">// Reconstruct the real rflags state, mask out internal flags, and</span>
<a name="l00269"></a>00269     <span class="comment">// make sure reserved bits have the expected values.</span>
<a name="l00270"></a>00270     <span class="keywordflow">return</span> ((ncc_flags | cc_flags | cfof_bits | df_bit) &amp; 0x3F7FD5)
<a name="l00271"></a>00271         | 0x2;
<a name="l00272"></a>00272 }
<a name="l00273"></a>00273 
<a name="l00274"></a>00274 <span class="keywordtype">void</span>
<a name="l00275"></a>00275 <a class="code" href="namespaceX86ISA.html#a8e6c7caa7d14ba13d978bc181d93eca7" title="Set update the rflags register and internal gem5 state.">setRFlags</a>(<a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside...">ThreadContext</a> *tc, uint64_t <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)
<a name="l00276"></a>00276 {
<a name="l00277"></a>00277     tc-&gt;<a class="code" href="classThreadContext.html#aa9e42470b0b15e1dd4e69e6ef9d6877e">setCCReg</a>(<a class="code" href="namespaceX86ISA.html#a675e38a69510003f02081e1c844916daa826db2e4974af2bba8c25041ea5513db">X86ISA::CCREG_ZAPS</a>, val &amp; <a class="code" href="namespaceX86ISA.html#a18af1a2804d5939ac912b1fe06a14bba">ccFlagMask</a>);
<a name="l00278"></a>00278     tc-&gt;<a class="code" href="classThreadContext.html#aa9e42470b0b15e1dd4e69e6ef9d6877e">setCCReg</a>(<a class="code" href="namespaceX86ISA.html#a675e38a69510003f02081e1c844916daa6c61ab46d42789a7eee5ca3a1277f999">X86ISA::CCREG_CFOF</a>, val &amp; <a class="code" href="namespaceX86ISA.html#aaa07a85085afe7d226b1f2aab8c290fc">cfofMask</a>);
<a name="l00279"></a>00279     tc-&gt;<a class="code" href="classThreadContext.html#aa9e42470b0b15e1dd4e69e6ef9d6877e">setCCReg</a>(<a class="code" href="namespaceX86ISA.html#a675e38a69510003f02081e1c844916daa5a5249deb375a19b32db32e7abcbfac6">X86ISA::CCREG_DF</a>, val &amp; <a class="code" href="namespaceX86ISA.html#a7abe0a482d00b0ac6b2600a0f823fb92aa863c7fea93157a38992de4d0b484060">DFBit</a>);
<a name="l00280"></a>00280 
<a name="l00281"></a>00281     <span class="comment">// Internal microcode registers (ECF &amp; EZF)</span>
<a name="l00282"></a>00282     tc-&gt;<a class="code" href="classThreadContext.html#aa9e42470b0b15e1dd4e69e6ef9d6877e">setCCReg</a>(<a class="code" href="namespaceX86ISA.html#a675e38a69510003f02081e1c844916daa8702dd7110d7264900a57fed1893b913">X86ISA::CCREG_ECF</a>, 0);
<a name="l00283"></a>00283     tc-&gt;<a class="code" href="classThreadContext.html#aa9e42470b0b15e1dd4e69e6ef9d6877e">setCCReg</a>(<a class="code" href="namespaceX86ISA.html#a675e38a69510003f02081e1c844916daa761251bbc86187408a03289c1a9d747c">X86ISA::CCREG_EZF</a>, 0);
<a name="l00284"></a>00284 
<a name="l00285"></a>00285     <span class="comment">// Update the RFLAGS misc reg with whatever didn&apos;t go into the</span>
<a name="l00286"></a>00286     <span class="comment">// magic registers.</span>
<a name="l00287"></a>00287     tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faffc3c6b29b5d24a912800383e8e0423d">MISCREG_RFLAGS</a>, val &amp; ~(ccFlagMask | cfofMask | DFBit));
<a name="l00288"></a>00288 }
<a name="l00289"></a>00289 
<a name="l00290"></a>00290 uint8_t
<a name="l00291"></a>00291 <a class="code" href="namespaceX86ISA.html#aa93647de9b8d18e70a3a0aa4b28f4bb7" title="Convert an x87 tag word to abridged tag format.">convX87TagsToXTags</a>(uint16_t ftw)
<a name="l00292"></a>00292 {
<a name="l00293"></a>00293     uint8_t ftwx(0);
<a name="l00294"></a>00294     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; 8; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {
<a name="l00295"></a>00295         <span class="comment">// Extract the tag for the current element on the FP stack</span>
<a name="l00296"></a>00296         <span class="keyword">const</span> <span class="keywordtype">unsigned</span> tag((ftw &gt;&gt; (2 * <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>)) &amp; 0x3);
<a name="l00297"></a>00297 
<a name="l00298"></a>00298         <span class="comment">/*</span>
<a name="l00299"></a>00299 <span class="comment">         * Check the type of the current FP element. Valid values are:</span>
<a name="l00300"></a>00300 <span class="comment">         * 0 == Valid</span>
<a name="l00301"></a>00301 <span class="comment">         * 1 == Zero</span>
<a name="l00302"></a>00302 <span class="comment">         * 2 == Special (Nan, unsupported, infinity, denormal)</span>
<a name="l00303"></a>00303 <span class="comment">         * 3 == Empty</span>
<a name="l00304"></a>00304 <span class="comment">         */</span>
<a name="l00305"></a>00305         <span class="comment">// The xsave version of the tag word only keeps track of</span>
<a name="l00306"></a>00306         <span class="comment">// whether the element is empty or not. Set the corresponding</span>
<a name="l00307"></a>00307         <span class="comment">// bit in the ftwx if it&apos;s not empty,</span>
<a name="l00308"></a>00308         <span class="keywordflow">if</span> (tag != 0x3)
<a name="l00309"></a>00309             ftwx |= 1 &lt;&lt; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>;
<a name="l00310"></a>00310     }
<a name="l00311"></a>00311 
<a name="l00312"></a>00312     <span class="keywordflow">return</span> ftwx;
<a name="l00313"></a>00313 }
<a name="l00314"></a>00314 
<a name="l00315"></a>00315 uint16_t
<a name="l00316"></a>00316 <a class="code" href="namespaceX86ISA.html#ae6679b41ceb610a77f04670463cbe737" title="Convert an x87 xtag word to normal tags format.">convX87XTagsToTags</a>(uint8_t ftwx)
<a name="l00317"></a>00317 {
<a name="l00318"></a>00318     uint16_t ftw(0);
<a name="l00319"></a>00319     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; 8; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {
<a name="l00320"></a>00320         <span class="keyword">const</span> <span class="keywordtype">unsigned</span> xtag(((ftwx &gt;&gt; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) &amp; 0x1));
<a name="l00321"></a>00321 
<a name="l00322"></a>00322         <span class="comment">// The xtag for an x87 stack position is 0 for empty stack positions.</span>
<a name="l00323"></a>00323         <span class="keywordflow">if</span> (!xtag) {
<a name="l00324"></a>00324             <span class="comment">// Set the tag word to 3 (empty) for the current element.</span>
<a name="l00325"></a>00325             ftw |= 0x3 &lt;&lt; (2 * <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>);
<a name="l00326"></a>00326         } <span class="keywordflow">else</span> {
<a name="l00327"></a>00327             <span class="comment">// TODO: We currently assume that non-empty elements are</span>
<a name="l00328"></a>00328             <span class="comment">// valid (0x0), but we should ideally reconstruct the full</span>
<a name="l00329"></a>00329             <span class="comment">// state (valid/zero/special).</span>
<a name="l00330"></a>00330         }
<a name="l00331"></a>00331     }
<a name="l00332"></a>00332 
<a name="l00333"></a>00333     <span class="keywordflow">return</span> ftw;
<a name="l00334"></a>00334 }
<a name="l00335"></a>00335 
<a name="l00336"></a>00336 uint16_t
<a name="l00337"></a>00337 <a class="code" href="namespaceX86ISA.html#aabf67df3ff131bab0e10c458dd4fdbae" title="Generate and updated x87 tag register after a push/pop operation.">genX87Tags</a>(uint16_t ftw, uint8_t top, int8_t spm)
<a name="l00338"></a>00338 {
<a name="l00339"></a>00339     <span class="keyword">const</span> uint8_t new_top((top + spm + 8) % 8);
<a name="l00340"></a>00340 
<a name="l00341"></a>00341     <span class="keywordflow">if</span> (spm &gt; 0) {
<a name="l00342"></a>00342         <span class="comment">// Removing elements from the stack. Flag the elements as empty.</span>
<a name="l00343"></a>00343         <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = top; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> != new_top; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = (<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> + 1 + 8) % 8)
<a name="l00344"></a>00344             ftw |= 0x3 &lt;&lt; (2 * <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>);
<a name="l00345"></a>00345     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (spm &lt; 0) {
<a name="l00346"></a>00346         <span class="comment">// Adding elements to the stack. Flag the new elements as</span>
<a name="l00347"></a>00347         <span class="comment">// valid. We should ideally decode them and &quot;do the right</span>
<a name="l00348"></a>00348         <span class="comment">// thing&quot;.</span>
<a name="l00349"></a>00349         <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = new_top; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> != top; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = (<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> + 1 + 8) % 8)
<a name="l00350"></a>00350             ftw &amp;= ~(0x3 &lt;&lt; (2 * <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));
<a name="l00351"></a>00351     }
<a name="l00352"></a>00352 
<a name="l00353"></a>00353     <span class="keywordflow">return</span> ftw;
<a name="l00354"></a>00354 }
<a name="l00355"></a>00355 
<a name="l00356"></a>00356 <span class="keywordtype">double</span>
<a name="l00357"></a>00357 <a class="code" href="namespaceX86ISA.html#a173af83929fd495f7bb40037ed01ad06" title="Load an 80-bit float from memory and convert it to double.">loadFloat80</a>(<span class="keyword">const</span> <span class="keywordtype">void</span> *_mem)
<a name="l00358"></a>00358 {
<a name="l00359"></a>00359     <span class="keyword">const</span> fp80_t *fp80((<span class="keyword">const</span> fp80_t *)_mem);
<a name="l00360"></a>00360 
<a name="l00361"></a>00361     <span class="keywordflow">return</span> fp80_cvtd(*fp80);
<a name="l00362"></a>00362 }
<a name="l00363"></a>00363 
<a name="l00364"></a>00364 <span class="keywordtype">void</span>
<a name="l00365"></a>00365 <a class="code" href="namespaceX86ISA.html#a418537ad60ed701603175c2cf51f176f" title="Convert and store a double as an 80-bit float.">storeFloat80</a>(<span class="keywordtype">void</span> *_mem, <span class="keywordtype">double</span> value)
<a name="l00366"></a>00366 {
<a name="l00367"></a>00367     fp80_t *fp80((fp80_t *)_mem);
<a name="l00368"></a>00368 
<a name="l00369"></a>00369     *fp80 = fp80_cvfd(value);
<a name="l00370"></a>00370 }
<a name="l00371"></a>00371 
<a name="l00372"></a>00372 } <span class="comment">// namespace X86_ISA</span>
</pre></div></div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&nbsp;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1"><address style="align: right;"><small>
Generated on Mon Dec 7 02:33:07 2015 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.6.1</small></address>

</body>
</html>
