<stg><name>covariance_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4</name>


<trans_list>

<trans id="134" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:3 %data_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %data

]]></Node>
<StgValue><ssdm name="data_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:4 %sext_ln60_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln60

]]></Node>
<StgValue><ssdm name="sext_ln60_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="63" op_0_bw="62">
<![CDATA[
newFuncRoot:5 %sext_ln60_cast = sext i62 %sext_ln60_read

]]></Node>
<StgValue><ssdm name="sext_ln60_cast"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 256, void @empty_3, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i9 0, i9 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i5 0, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i5 0, i5 %j_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln0 = br void %for.inc25

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc25:0 %indvar_flatten_load = load i9 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc25:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc25:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc25:3 %icmp_ln60 = icmp_eq  i9 %indvar_flatten_load, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln60"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc25:4 %add_ln60 = add i9 %indvar_flatten_load, i9 1

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc25:5 %br_ln60 = br i1 %icmp_ln60, void %for.inc28, void %for.body36.lr.ph.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc28:0 %j_1_load = load i5 %j_1

]]></Node>
<StgValue><ssdm name="j_1_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc28:1 %i_load = load i5 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc28:4 %icmp_ln62 = icmp_eq  i5 %j_1_load, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln62"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc28:5 %select_ln28 = select i1 %icmp_ln62, i5 0, i5 %j_1_load

]]></Node>
<StgValue><ssdm name="select_ln28"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc28:6 %add_ln60_1 = add i5 %i_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln60_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc28:7 %select_ln28_1 = select i1 %icmp_ln62, i5 %add_ln60_1, i5 %i_load

]]></Node>
<StgValue><ssdm name="select_ln28_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="5">
<![CDATA[
for.inc28:8 %trunc_ln28 = trunc i5 %select_ln28_1

]]></Node>
<StgValue><ssdm name="trunc_ln28"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="63" op_0_bw="5">
<![CDATA[
for.inc28:10 %j_2_cast = zext i5 %select_ln28

]]></Node>
<StgValue><ssdm name="j_2_cast"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc28:12 %add_ln64 = add i63 %j_2_cast, i63 %sext_ln60_cast

]]></Node>
<StgValue><ssdm name="add_ln64"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="63">
<![CDATA[
for.inc28:13 %sext_ln64_1 = sext i63 %add_ln64

]]></Node>
<StgValue><ssdm name="sext_ln64_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc28:14 %gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln64_1

]]></Node>
<StgValue><ssdm name="gmem_addr_2"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="5">
<![CDATA[
for.inc28:18 %trunc_ln64 = trunc i5 %select_ln28

]]></Node>
<StgValue><ssdm name="trunc_ln64"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="4" op_3_bw="2">
<![CDATA[
for.inc28:19 %shl_ln1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 %trunc_ln28, i4 %trunc_ln64, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="10">
<![CDATA[
for.inc28:20 %zext_ln64 = zext i10 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln64"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc28:21 %add_ln64_1 = add i64 %zext_ln64, i64 %data_read

]]></Node>
<StgValue><ssdm name="add_ln64_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc28:22 %trunc_ln64_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_1, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="62">
<![CDATA[
for.inc28:23 %sext_ln64 = sext i62 %trunc_ln64_1

]]></Node>
<StgValue><ssdm name="sext_ln64"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc28:24 %gmem_addr_3 = getelementptr i32 %gmem, i64 %sext_ln64

]]></Node>
<StgValue><ssdm name="gmem_addr_3"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc28:34 %store_ln62 = store i9 %add_ln60, i9 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln62"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc28:35 %store_ln62 = store i5 %select_ln28_1, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln62"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="58" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc28:15 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0">
<![CDATA[
for.body36.lr.ph.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="59" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc28:15 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc28:25 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="61" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc28:15 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc28:25 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="63" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc28:15 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc28:25 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="65" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc28:15 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc28:25 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="67" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc28:15 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc28:25 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="69" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc28:15 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc28:25 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="71" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:16 %gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="gmem_addr_2_read"/></StgValue>
</operation>

<operation id="72" st_id="9" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc28:25 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="73" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc28:26 %gmem_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_3

]]></Node>
<StgValue><ssdm name="gmem_addr_3_read"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="74" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32">
<![CDATA[
for.inc28:17 %bitcast_ln64 = bitcast i32 %gmem_addr_2_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64"/></StgValue>
</operation>

<operation id="75" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32">
<![CDATA[
for.inc28:27 %bitcast_ln64_1 = bitcast i32 %gmem_addr_3_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_1"/></StgValue>
</operation>

<operation id="76" st_id="11" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:28 %sub = fsub i32 %bitcast_ln64_1, i32 %bitcast_ln64

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="77" st_id="12" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:28 %sub = fsub i32 %bitcast_ln64_1, i32 %bitcast_ln64

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="78" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc28:30 %gmem_addr_3_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_3_req"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="79" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32">
<![CDATA[
for.inc28:29 %bitcast_ln64_2 = bitcast i32 %sub

]]></Node>
<StgValue><ssdm name="bitcast_ln64_2"/></StgValue>
</operation>

<operation id="80" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc28:31 %write_ln64 = write void @_ssdm_op_Write.m_axi.i32P1A, i64 %gmem_addr_3, i32 %bitcast_ln64_2, i4 15

]]></Node>
<StgValue><ssdm name="write_ln64"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="81" st_id="14" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:32 %gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_3

]]></Node>
<StgValue><ssdm name="gmem_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="82" st_id="15" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:32 %gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_3

]]></Node>
<StgValue><ssdm name="gmem_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="83" st_id="16" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:32 %gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_3

]]></Node>
<StgValue><ssdm name="gmem_addr_3_resp"/></StgValue>
</operation>

<operation id="84" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc28:33 %add_ln62 = add i5 %select_ln28, i5 1

]]></Node>
<StgValue><ssdm name="add_ln62"/></StgValue>
</operation>

<operation id="85" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc28:36 %store_ln62 = store i5 %add_ln62, i5 %j_1

]]></Node>
<StgValue><ssdm name="store_ln62"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="86" st_id="17" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:32 %gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_3

]]></Node>
<StgValue><ssdm name="gmem_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="87" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc28:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_60_3_VITIS_LOOP_62_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="88" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc28:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="89" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc28:9 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="90" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc28:11 %specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln29"/></StgValue>
</operation>

<operation id="91" st_id="18" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:32 %gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_3

]]></Node>
<StgValue><ssdm name="gmem_addr_3_resp"/></StgValue>
</operation>

<operation id="92" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
for.inc28:37 %br_ln62 = br void %for.inc25

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="135" name="gmem" dir="2" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="136" name="sext_ln60" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln60"/></StgValue>
</port>
<port id="137" name="data" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="data"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="139" from="StgValue_138" to="j_1" fromId="138" toId="21">
</dataflow>
<dataflow id="140" from="StgValue_138" to="i" fromId="138" toId="22">
</dataflow>
<dataflow id="141" from="StgValue_138" to="indvar_flatten" fromId="138" toId="23">
</dataflow>
<dataflow id="143" from="_ssdm_op_Read.ap_auto.i64" to="data_read" fromId="142" toId="24">
</dataflow>
<dataflow id="144" from="data" to="data_read" fromId="137" toId="24">
</dataflow>
<dataflow id="146" from="_ssdm_op_Read.ap_auto.i62" to="sext_ln60_read" fromId="145" toId="25">
</dataflow>
<dataflow id="147" from="sext_ln60" to="sext_ln60_read" fromId="136" toId="25">
</dataflow>
<dataflow id="148" from="sext_ln60_read" to="sext_ln60_cast" fromId="25" toId="26">
</dataflow>
<dataflow id="150" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="149" toId="27">
</dataflow>
<dataflow id="151" from="gmem" to="specinterface_ln0" fromId="135" toId="27">
</dataflow>
<dataflow id="153" from="empty_1" to="specinterface_ln0" fromId="152" toId="27">
</dataflow>
<dataflow id="155" from="StgValue_154" to="specinterface_ln0" fromId="154" toId="27">
</dataflow>
<dataflow id="156" from="StgValue_154" to="specinterface_ln0" fromId="154" toId="27">
</dataflow>
<dataflow id="158" from="empty_2" to="specinterface_ln0" fromId="157" toId="27">
</dataflow>
<dataflow id="159" from="StgValue_154" to="specinterface_ln0" fromId="154" toId="27">
</dataflow>
<dataflow id="161" from="StgValue_160" to="specinterface_ln0" fromId="160" toId="27">
</dataflow>
<dataflow id="163" from="empty_3" to="specinterface_ln0" fromId="162" toId="27">
</dataflow>
<dataflow id="165" from="empty_4" to="specinterface_ln0" fromId="164" toId="27">
</dataflow>
<dataflow id="166" from="empty_2" to="specinterface_ln0" fromId="157" toId="27">
</dataflow>
<dataflow id="168" from="StgValue_167" to="specinterface_ln0" fromId="167" toId="27">
</dataflow>
<dataflow id="169" from="StgValue_167" to="specinterface_ln0" fromId="167" toId="27">
</dataflow>
<dataflow id="170" from="StgValue_167" to="specinterface_ln0" fromId="167" toId="27">
</dataflow>
<dataflow id="171" from="StgValue_167" to="specinterface_ln0" fromId="167" toId="27">
</dataflow>
<dataflow id="172" from="empty_2" to="specinterface_ln0" fromId="157" toId="27">
</dataflow>
<dataflow id="173" from="empty_2" to="specinterface_ln0" fromId="157" toId="27">
</dataflow>
<dataflow id="175" from="StgValue_174" to="specinterface_ln0" fromId="174" toId="27">
</dataflow>
<dataflow id="176" from="StgValue_154" to="specinterface_ln0" fromId="154" toId="27">
</dataflow>
<dataflow id="178" from="StgValue_177" to="store_ln0" fromId="177" toId="28">
</dataflow>
<dataflow id="179" from="indvar_flatten" to="store_ln0" fromId="23" toId="28">
</dataflow>
<dataflow id="181" from="StgValue_180" to="store_ln0" fromId="180" toId="29">
</dataflow>
<dataflow id="182" from="i" to="store_ln0" fromId="22" toId="29">
</dataflow>
<dataflow id="183" from="StgValue_180" to="store_ln0" fromId="180" toId="30">
</dataflow>
<dataflow id="184" from="j_1" to="store_ln0" fromId="21" toId="30">
</dataflow>
<dataflow id="185" from="indvar_flatten" to="indvar_flatten_load" fromId="23" toId="32">
</dataflow>
<dataflow id="187" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="186" toId="33">
</dataflow>
<dataflow id="188" from="gmem" to="specbitsmap_ln0" fromId="135" toId="33">
</dataflow>
<dataflow id="190" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="189" toId="34">
</dataflow>
<dataflow id="191" from="StgValue_174" to="specpipeline_ln0" fromId="174" toId="34">
</dataflow>
<dataflow id="192" from="StgValue_154" to="specpipeline_ln0" fromId="154" toId="34">
</dataflow>
<dataflow id="193" from="StgValue_138" to="specpipeline_ln0" fromId="138" toId="34">
</dataflow>
<dataflow id="194" from="StgValue_154" to="specpipeline_ln0" fromId="154" toId="34">
</dataflow>
<dataflow id="196" from="p_str" to="specpipeline_ln0" fromId="195" toId="34">
</dataflow>
<dataflow id="197" from="indvar_flatten_load" to="icmp_ln60" fromId="32" toId="35">
</dataflow>
<dataflow id="199" from="StgValue_198" to="icmp_ln60" fromId="198" toId="35">
</dataflow>
<dataflow id="200" from="indvar_flatten_load" to="add_ln60" fromId="32" toId="36">
</dataflow>
<dataflow id="202" from="StgValue_201" to="add_ln60" fromId="201" toId="36">
</dataflow>
<dataflow id="203" from="icmp_ln60" to="br_ln60" fromId="35" toId="37">
</dataflow>
<dataflow id="204" from="j_1" to="j_1_load" fromId="21" toId="38">
</dataflow>
<dataflow id="205" from="i" to="i_load" fromId="22" toId="39">
</dataflow>
<dataflow id="206" from="j_1_load" to="icmp_ln62" fromId="38" toId="40">
</dataflow>
<dataflow id="208" from="StgValue_207" to="icmp_ln62" fromId="207" toId="40">
</dataflow>
<dataflow id="209" from="icmp_ln62" to="select_ln28" fromId="40" toId="41">
</dataflow>
<dataflow id="210" from="StgValue_180" to="select_ln28" fromId="180" toId="41">
</dataflow>
<dataflow id="211" from="j_1_load" to="select_ln28" fromId="38" toId="41">
</dataflow>
<dataflow id="212" from="i_load" to="add_ln60_1" fromId="39" toId="42">
</dataflow>
<dataflow id="214" from="StgValue_213" to="add_ln60_1" fromId="213" toId="42">
</dataflow>
<dataflow id="215" from="icmp_ln62" to="select_ln28_1" fromId="40" toId="43">
</dataflow>
<dataflow id="216" from="add_ln60_1" to="select_ln28_1" fromId="42" toId="43">
</dataflow>
<dataflow id="217" from="i_load" to="select_ln28_1" fromId="39" toId="43">
</dataflow>
<dataflow id="218" from="select_ln28_1" to="trunc_ln28" fromId="43" toId="44">
</dataflow>
<dataflow id="219" from="select_ln28" to="j_2_cast" fromId="41" toId="45">
</dataflow>
<dataflow id="220" from="j_2_cast" to="add_ln64" fromId="45" toId="46">
</dataflow>
<dataflow id="221" from="sext_ln60_cast" to="add_ln64" fromId="26" toId="46">
</dataflow>
<dataflow id="222" from="add_ln64" to="sext_ln64_1" fromId="46" toId="47">
</dataflow>
<dataflow id="223" from="gmem" to="gmem_addr_2" fromId="135" toId="48">
</dataflow>
<dataflow id="224" from="sext_ln64_1" to="gmem_addr_2" fromId="47" toId="48">
</dataflow>
<dataflow id="225" from="select_ln28" to="trunc_ln64" fromId="41" toId="49">
</dataflow>
<dataflow id="227" from="_ssdm_op_BitConcatenate.i10.i4.i4.i2" to="shl_ln1" fromId="226" toId="50">
</dataflow>
<dataflow id="228" from="trunc_ln28" to="shl_ln1" fromId="44" toId="50">
</dataflow>
<dataflow id="229" from="trunc_ln64" to="shl_ln1" fromId="49" toId="50">
</dataflow>
<dataflow id="231" from="StgValue_230" to="shl_ln1" fromId="230" toId="50">
</dataflow>
<dataflow id="232" from="shl_ln1" to="zext_ln64" fromId="50" toId="51">
</dataflow>
<dataflow id="233" from="zext_ln64" to="add_ln64_1" fromId="51" toId="52">
</dataflow>
<dataflow id="234" from="data_read" to="add_ln64_1" fromId="24" toId="52">
</dataflow>
<dataflow id="236" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln64_1" fromId="235" toId="53">
</dataflow>
<dataflow id="237" from="add_ln64_1" to="trunc_ln64_1" fromId="52" toId="53">
</dataflow>
<dataflow id="239" from="StgValue_238" to="trunc_ln64_1" fromId="238" toId="53">
</dataflow>
<dataflow id="241" from="StgValue_240" to="trunc_ln64_1" fromId="240" toId="53">
</dataflow>
<dataflow id="242" from="trunc_ln64_1" to="sext_ln64" fromId="53" toId="54">
</dataflow>
<dataflow id="243" from="gmem" to="gmem_addr_3" fromId="135" toId="55">
</dataflow>
<dataflow id="244" from="sext_ln64" to="gmem_addr_3" fromId="54" toId="55">
</dataflow>
<dataflow id="245" from="add_ln60" to="store_ln62" fromId="36" toId="56">
</dataflow>
<dataflow id="246" from="indvar_flatten" to="store_ln62" fromId="23" toId="56">
</dataflow>
<dataflow id="247" from="select_ln28_1" to="store_ln62" fromId="43" toId="57">
</dataflow>
<dataflow id="248" from="i" to="store_ln62" fromId="22" toId="57">
</dataflow>
<dataflow id="250" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_2_req" fromId="249" toId="58">
</dataflow>
<dataflow id="251" from="gmem_addr_2" to="gmem_load_2_req" fromId="48" toId="58">
</dataflow>
<dataflow id="252" from="StgValue_138" to="gmem_load_2_req" fromId="138" toId="58">
</dataflow>
<dataflow id="253" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_2_req" fromId="249" toId="59">
</dataflow>
<dataflow id="254" from="gmem_addr_2" to="gmem_load_2_req" fromId="48" toId="59">
</dataflow>
<dataflow id="255" from="StgValue_138" to="gmem_load_2_req" fromId="138" toId="59">
</dataflow>
<dataflow id="256" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_3_req" fromId="249" toId="60">
</dataflow>
<dataflow id="257" from="gmem_addr_3" to="gmem_load_3_req" fromId="55" toId="60">
</dataflow>
<dataflow id="258" from="StgValue_138" to="gmem_load_3_req" fromId="138" toId="60">
</dataflow>
<dataflow id="259" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_2_req" fromId="249" toId="61">
</dataflow>
<dataflow id="260" from="gmem_addr_2" to="gmem_load_2_req" fromId="48" toId="61">
</dataflow>
<dataflow id="261" from="StgValue_138" to="gmem_load_2_req" fromId="138" toId="61">
</dataflow>
<dataflow id="262" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_3_req" fromId="249" toId="62">
</dataflow>
<dataflow id="263" from="gmem_addr_3" to="gmem_load_3_req" fromId="55" toId="62">
</dataflow>
<dataflow id="264" from="StgValue_138" to="gmem_load_3_req" fromId="138" toId="62">
</dataflow>
<dataflow id="265" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_2_req" fromId="249" toId="63">
</dataflow>
<dataflow id="266" from="gmem_addr_2" to="gmem_load_2_req" fromId="48" toId="63">
</dataflow>
<dataflow id="267" from="StgValue_138" to="gmem_load_2_req" fromId="138" toId="63">
</dataflow>
<dataflow id="268" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_3_req" fromId="249" toId="64">
</dataflow>
<dataflow id="269" from="gmem_addr_3" to="gmem_load_3_req" fromId="55" toId="64">
</dataflow>
<dataflow id="270" from="StgValue_138" to="gmem_load_3_req" fromId="138" toId="64">
</dataflow>
<dataflow id="271" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_2_req" fromId="249" toId="65">
</dataflow>
<dataflow id="272" from="gmem_addr_2" to="gmem_load_2_req" fromId="48" toId="65">
</dataflow>
<dataflow id="273" from="StgValue_138" to="gmem_load_2_req" fromId="138" toId="65">
</dataflow>
<dataflow id="274" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_3_req" fromId="249" toId="66">
</dataflow>
<dataflow id="275" from="gmem_addr_3" to="gmem_load_3_req" fromId="55" toId="66">
</dataflow>
<dataflow id="276" from="StgValue_138" to="gmem_load_3_req" fromId="138" toId="66">
</dataflow>
<dataflow id="277" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_2_req" fromId="249" toId="67">
</dataflow>
<dataflow id="278" from="gmem_addr_2" to="gmem_load_2_req" fromId="48" toId="67">
</dataflow>
<dataflow id="279" from="StgValue_138" to="gmem_load_2_req" fromId="138" toId="67">
</dataflow>
<dataflow id="280" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_3_req" fromId="249" toId="68">
</dataflow>
<dataflow id="281" from="gmem_addr_3" to="gmem_load_3_req" fromId="55" toId="68">
</dataflow>
<dataflow id="282" from="StgValue_138" to="gmem_load_3_req" fromId="138" toId="68">
</dataflow>
<dataflow id="283" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_2_req" fromId="249" toId="69">
</dataflow>
<dataflow id="284" from="gmem_addr_2" to="gmem_load_2_req" fromId="48" toId="69">
</dataflow>
<dataflow id="285" from="StgValue_138" to="gmem_load_2_req" fromId="138" toId="69">
</dataflow>
<dataflow id="286" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_3_req" fromId="249" toId="70">
</dataflow>
<dataflow id="287" from="gmem_addr_3" to="gmem_load_3_req" fromId="55" toId="70">
</dataflow>
<dataflow id="288" from="StgValue_138" to="gmem_load_3_req" fromId="138" toId="70">
</dataflow>
<dataflow id="290" from="_ssdm_op_Read.m_axi.i32P1A" to="gmem_addr_2_read" fromId="289" toId="71">
</dataflow>
<dataflow id="291" from="gmem_addr_2" to="gmem_addr_2_read" fromId="48" toId="71">
</dataflow>
<dataflow id="292" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_3_req" fromId="249" toId="72">
</dataflow>
<dataflow id="293" from="gmem_addr_3" to="gmem_load_3_req" fromId="55" toId="72">
</dataflow>
<dataflow id="294" from="StgValue_138" to="gmem_load_3_req" fromId="138" toId="72">
</dataflow>
<dataflow id="295" from="_ssdm_op_Read.m_axi.i32P1A" to="gmem_addr_3_read" fromId="289" toId="73">
</dataflow>
<dataflow id="296" from="gmem_addr_3" to="gmem_addr_3_read" fromId="55" toId="73">
</dataflow>
<dataflow id="297" from="gmem_addr_2_read" to="bitcast_ln64" fromId="71" toId="74">
</dataflow>
<dataflow id="298" from="gmem_addr_3_read" to="bitcast_ln64_1" fromId="73" toId="75">
</dataflow>
<dataflow id="299" from="bitcast_ln64_1" to="sub" fromId="75" toId="76">
</dataflow>
<dataflow id="300" from="bitcast_ln64" to="sub" fromId="74" toId="76">
</dataflow>
<dataflow id="301" from="bitcast_ln64_1" to="sub" fromId="75" toId="77">
</dataflow>
<dataflow id="302" from="bitcast_ln64" to="sub" fromId="74" toId="77">
</dataflow>
<dataflow id="304" from="_ssdm_op_WriteReq.m_axi.i32P1A" to="gmem_addr_3_req" fromId="303" toId="78">
</dataflow>
<dataflow id="305" from="gmem_addr_3" to="gmem_addr_3_req" fromId="55" toId="78">
</dataflow>
<dataflow id="306" from="StgValue_138" to="gmem_addr_3_req" fromId="138" toId="78">
</dataflow>
<dataflow id="307" from="sub" to="bitcast_ln64_2" fromId="77" toId="79">
</dataflow>
<dataflow id="309" from="_ssdm_op_Write.m_axi.i32P1A" to="write_ln64" fromId="308" toId="80">
</dataflow>
<dataflow id="310" from="gmem_addr_3" to="write_ln64" fromId="55" toId="80">
</dataflow>
<dataflow id="311" from="bitcast_ln64_2" to="write_ln64" fromId="79" toId="80">
</dataflow>
<dataflow id="313" from="StgValue_312" to="write_ln64" fromId="312" toId="80">
</dataflow>
<dataflow id="315" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_3_resp" fromId="314" toId="81">
</dataflow>
<dataflow id="316" from="gmem_addr_3" to="gmem_addr_3_resp" fromId="55" toId="81">
</dataflow>
<dataflow id="317" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_3_resp" fromId="314" toId="82">
</dataflow>
<dataflow id="318" from="gmem_addr_3" to="gmem_addr_3_resp" fromId="55" toId="82">
</dataflow>
<dataflow id="319" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_3_resp" fromId="314" toId="83">
</dataflow>
<dataflow id="320" from="gmem_addr_3" to="gmem_addr_3_resp" fromId="55" toId="83">
</dataflow>
<dataflow id="321" from="select_ln28" to="add_ln62" fromId="41" toId="84">
</dataflow>
<dataflow id="322" from="StgValue_213" to="add_ln62" fromId="213" toId="84">
</dataflow>
<dataflow id="323" from="add_ln62" to="store_ln62" fromId="84" toId="85">
</dataflow>
<dataflow id="324" from="j_1" to="store_ln62" fromId="21" toId="85">
</dataflow>
<dataflow id="325" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_3_resp" fromId="314" toId="86">
</dataflow>
<dataflow id="326" from="gmem_addr_3" to="gmem_addr_3_resp" fromId="55" toId="86">
</dataflow>
<dataflow id="328" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="327" toId="87">
</dataflow>
<dataflow id="330" from="VITIS_LOOP_60_3_VITIS_LOOP_62_4_str" to="specloopname_ln0" fromId="329" toId="87">
</dataflow>
<dataflow id="332" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="331" toId="88">
</dataflow>
<dataflow id="334" from="StgValue_333" to="empty" fromId="333" toId="88">
</dataflow>
<dataflow id="335" from="StgValue_333" to="empty" fromId="333" toId="88">
</dataflow>
<dataflow id="336" from="StgValue_333" to="empty" fromId="333" toId="88">
</dataflow>
<dataflow id="337" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="189" toId="89">
</dataflow>
<dataflow id="338" from="StgValue_174" to="specpipeline_ln0" fromId="174" toId="89">
</dataflow>
<dataflow id="339" from="StgValue_154" to="specpipeline_ln0" fromId="154" toId="89">
</dataflow>
<dataflow id="340" from="StgValue_138" to="specpipeline_ln0" fromId="138" toId="89">
</dataflow>
<dataflow id="341" from="StgValue_154" to="specpipeline_ln0" fromId="154" toId="89">
</dataflow>
<dataflow id="342" from="p_str" to="specpipeline_ln0" fromId="195" toId="89">
</dataflow>
<dataflow id="343" from="_ssdm_op_SpecLoopName" to="specloopname_ln29" fromId="327" toId="90">
</dataflow>
<dataflow id="345" from="empty_5" to="specloopname_ln29" fromId="344" toId="90">
</dataflow>
<dataflow id="346" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_3_resp" fromId="314" toId="91">
</dataflow>
<dataflow id="347" from="gmem_addr_3" to="gmem_addr_3_resp" fromId="55" toId="91">
</dataflow>
<dataflow id="348" from="icmp_ln60" to="StgValue_2" fromId="35" toId="2">
</dataflow>
<dataflow id="349" from="icmp_ln60" to="StgValue_3" fromId="35" toId="3">
</dataflow>
<dataflow id="350" from="icmp_ln60" to="StgValue_4" fromId="35" toId="4">
</dataflow>
<dataflow id="351" from="icmp_ln60" to="StgValue_5" fromId="35" toId="5">
</dataflow>
<dataflow id="352" from="icmp_ln60" to="StgValue_6" fromId="35" toId="6">
</dataflow>
<dataflow id="353" from="icmp_ln60" to="StgValue_7" fromId="35" toId="7">
</dataflow>
<dataflow id="354" from="icmp_ln60" to="StgValue_8" fromId="35" toId="8">
</dataflow>
<dataflow id="355" from="icmp_ln60" to="StgValue_9" fromId="35" toId="9">
</dataflow>
<dataflow id="356" from="icmp_ln60" to="StgValue_10" fromId="35" toId="10">
</dataflow>
<dataflow id="357" from="icmp_ln60" to="StgValue_11" fromId="35" toId="11">
</dataflow>
<dataflow id="358" from="icmp_ln60" to="StgValue_12" fromId="35" toId="12">
</dataflow>
<dataflow id="359" from="icmp_ln60" to="StgValue_13" fromId="35" toId="13">
</dataflow>
<dataflow id="360" from="icmp_ln60" to="StgValue_14" fromId="35" toId="14">
</dataflow>
<dataflow id="361" from="icmp_ln60" to="StgValue_15" fromId="35" toId="15">
</dataflow>
<dataflow id="362" from="icmp_ln60" to="StgValue_16" fromId="35" toId="16">
</dataflow>
<dataflow id="363" from="icmp_ln60" to="StgValue_17" fromId="35" toId="17">
</dataflow>
</dataflows>


</stg>
