{author: Julian Hammer, comment: 'On Skylake, L2 and L3 caches can not be measured
    and modeled correctly due to missing documentation.', commithash: b47a987c1297d867e277c62bdb5add37df8b93ff,
  review: red}
