irq_linear_revmap	,	F_2
parent	,	V_22
ENOMEM	,	V_32
nvic_handle_irq	,	F_1
nvic_irq_domain_ops	,	V_34
virq	,	V_15
IRQ_NOREQUEST	,	V_24
__iomem	,	T_5
hwirq	,	V_1
nvic_irq_domain_translate	,	F_4
writel_relaxed	,	F_16
IRQ_NOPROBE	,	V_25
"Failed to allocate irq domain\n"	,	L_2
asmlinkage	,	T_1
enable	,	V_41
pr_warn	,	F_11
V7M_SCS_ICTR_INTLINESNUM_MASK	,	V_31
irq_domain	,	V_6
"Failed to allocate irq chips\n"	,	L_4
ret	,	V_19
param_count	,	V_10
irq_domain_add_linear	,	F_12
pt_regs	,	V_2
nvic_of_init	,	F_8
clr	,	V_23
"nvic_irq"	,	L_3
handle_fasteoi_irq	,	V_35
"unable to map nvic registers\n"	,	L_1
irq_get_domain_generic_chip	,	F_15
irq_gc_mask_disable_reg	,	V_47
node	,	V_21
readl_relaxed	,	F_9
domain	,	V_14
irqs	,	V_27
irq_mask	,	V_46
__exception_irq_entry	,	T_2
IRQ_NOAUTOEN	,	V_26
NVIC_ISER	,	V_42
nr_irqs	,	V_16
chip_types	,	V_40
irq_alloc_domain_generic_chips	,	F_13
IRQ_TYPE_NONE	,	V_13
irq_gc_noop	,	V_51
nvic_irq_domain_alloc	,	F_6
nvic_irq_domain	,	V_5
handle_IRQ	,	F_3
irq_map_generic_chip	,	F_7
device_node	,	V_20
IRQ_GC_INIT_MASK_CACHE	,	V_36
NVIC_IPR	,	V_52
irq_hw_number_t	,	T_3
NVIC_ICER	,	V_44
param	,	V_12
arg	,	V_17
irq_chip_generic	,	V_37
reg_base	,	V_39
gc	,	V_38
fwspec	,	V_9
chip	,	V_45
irq_gc_unmask_enable_reg	,	V_49
d	,	V_7
irq	,	V_4
WARN_ON	,	F_5
i	,	V_18
V7M_SCS_ICTR	,	V_30
irq_unmask	,	V_48
regs	,	V_3
EINVAL	,	V_11
irq_eoi	,	V_50
disable	,	V_43
nvic_base	,	V_29
irq_domain_remove	,	F_14
__init	,	T_4
of_iomap	,	F_10
numbanks	,	V_28
irq_fwspec	,	V_8
NVIC_MAX_IRQ	,	V_33
