<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>gem5: cpu/minor/exec_context.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.6.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <img id="MSearchSelect" src="search/search.png"
             onmouseover="return searchBox.OnSearchSelectShow()"
             onmouseout="return searchBox.OnSearchSelectHide()"
             alt=""/>
        <input type="text" id="MSearchField" value="Search" accesskey="S"
             onfocus="searchBox.OnSearchFieldFocus(true)" 
             onblur="searchBox.OnSearchFieldFocus(false)" 
             onkeyup="searchBox.OnSearchFieldChange(event)"/>
        <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
<h1>cpu/minor/exec_context.hh</h1><a href="minor_2exec__context_8hh.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2011-2014 ARM Limited</span>
<a name="l00003"></a>00003 <span class="comment"> * Copyright (c) 2013 Advanced Micro Devices, Inc.</span>
<a name="l00004"></a>00004 <span class="comment"> * All rights reserved</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * The license below extends only to copyright in the software and shall</span>
<a name="l00007"></a>00007 <span class="comment"> * not be construed as granting a license to any other intellectual</span>
<a name="l00008"></a>00008 <span class="comment"> * property including but not limited to intellectual property relating</span>
<a name="l00009"></a>00009 <span class="comment"> * to a hardware implementation of the functionality of the software</span>
<a name="l00010"></a>00010 <span class="comment"> * licensed hereunder.  You may use the software subject to the license</span>
<a name="l00011"></a>00011 <span class="comment"> * terms below provided that you ensure that this notice is replicated</span>
<a name="l00012"></a>00012 <span class="comment"> * unmodified and in its entirety in all distributions of the software,</span>
<a name="l00013"></a>00013 <span class="comment"> * modified or unmodified, in source code or in binary form.</span>
<a name="l00014"></a>00014 <span class="comment"> *</span>
<a name="l00015"></a>00015 <span class="comment"> * Copyright (c) 2002-2005 The Regents of The University of Michigan</span>
<a name="l00016"></a>00016 <span class="comment"> * All rights reserved.</span>
<a name="l00017"></a>00017 <span class="comment"> *</span>
<a name="l00018"></a>00018 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00019"></a>00019 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00020"></a>00020 <span class="comment"> * met: redistributions of source code must retain the above copyright</span>
<a name="l00021"></a>00021 <span class="comment"> * notice, this list of conditions and the following disclaimer;</span>
<a name="l00022"></a>00022 <span class="comment"> * redistributions in binary form must reproduce the above copyright</span>
<a name="l00023"></a>00023 <span class="comment"> * notice, this list of conditions and the following disclaimer in the</span>
<a name="l00024"></a>00024 <span class="comment"> * documentation and/or other materials provided with the distribution;</span>
<a name="l00025"></a>00025 <span class="comment"> * neither the name of the copyright holders nor the names of its</span>
<a name="l00026"></a>00026 <span class="comment"> * contributors may be used to endorse or promote products derived from</span>
<a name="l00027"></a>00027 <span class="comment"> * this software without specific prior written permission.</span>
<a name="l00028"></a>00028 <span class="comment"> *</span>
<a name="l00029"></a>00029 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span>
<a name="l00030"></a>00030 <span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00031"></a>00031 <span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span>
<a name="l00032"></a>00032 <span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span>
<a name="l00033"></a>00033 <span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span>
<a name="l00034"></a>00034 <span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span>
<a name="l00035"></a>00035 <span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span>
<a name="l00036"></a>00036 <span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span>
<a name="l00037"></a>00037 <span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<a name="l00038"></a>00038 <span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span>
<a name="l00039"></a>00039 <span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00040"></a>00040 <span class="comment"> *</span>
<a name="l00041"></a>00041 <span class="comment"> * Authors: Steve Reinhardt</span>
<a name="l00042"></a>00042 <span class="comment"> *          Dave Greene</span>
<a name="l00043"></a>00043 <span class="comment"> *          Nathan Binkert</span>
<a name="l00044"></a>00044 <span class="comment"> *          Andrew Bardsley</span>
<a name="l00045"></a>00045 <span class="comment"> */</span>
<a name="l00046"></a>00046 
<a name="l00053"></a>00053 <span class="preprocessor">#ifndef __CPU_MINOR_EXEC_CONTEXT_HH__</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span><span class="preprocessor">#define __CPU_MINOR_EXEC_CONTEXT_HH__</span>
<a name="l00055"></a>00055 <span class="preprocessor"></span>
<a name="l00056"></a>00056 <span class="preprocessor">#include &quot;<a class="code" href="exec__context_8hh.html">cpu/exec_context.hh</a>&quot;</span>
<a name="l00057"></a>00057 <span class="preprocessor">#include &quot;<a class="code" href="execute_8hh.html" title="All the fun of executing instructions from Decode and sending branch/new instruction...">cpu/minor/execute.hh</a>&quot;</span>
<a name="l00058"></a>00058 <span class="preprocessor">#include &quot;<a class="code" href="pipeline_8hh.html" title="The constructed pipeline.">cpu/minor/pipeline.hh</a>&quot;</span>
<a name="l00059"></a>00059 <span class="preprocessor">#include &quot;<a class="code" href="cpu_2base_8hh.html">cpu/base.hh</a>&quot;</span>
<a name="l00060"></a>00060 <span class="preprocessor">#include &quot;<a class="code" href="simple__thread_8hh.html">cpu/simple_thread.hh</a>&quot;</span>
<a name="l00061"></a>00061 <span class="preprocessor">#include &quot;debug/MinorExecute.hh&quot;</span>
<a name="l00062"></a>00062 
<a name="l00063"></a>00063 <span class="keyword">namespace </span>Minor
<a name="l00064"></a>00064 {
<a name="l00065"></a>00065 
<a name="l00066"></a>00066 <span class="comment">/* Forward declaration of Execute */</span>
<a name="l00067"></a>00067 <span class="keyword">class </span>Execute;
<a name="l00068"></a>00068 
<a name="l00073"></a><a class="code" href="classMinor_1_1ExecContext.html">00073</a> <span class="keyword">class </span><a class="code" href="classMinor_1_1ExecContext.html" title="ExecContext bears the exec_context interface for Minor.">ExecContext</a> : <span class="keyword">public</span> ::<a class="code" href="classMinor_1_1ExecContext.html" title="ExecContext bears the exec_context interface for Minor.">ExecContext</a>
<a name="l00074"></a>00074 {
<a name="l00075"></a>00075   <span class="keyword">public</span>:
<a name="l00076"></a><a class="code" href="classMinor_1_1ExecContext.html#a4a15c3801f67669bee14a74c6cfa1b5a">00076</a>     <a class="code" href="classMinorCPU.html" title="MinorCPU is an in-order CPU model with four fixed pipeline stages:.">MinorCPU</a> &amp;<a class="code" href="classMinor_1_1ExecContext.html#a4a15c3801f67669bee14a74c6cfa1b5a">cpu</a>;
<a name="l00077"></a>00077 
<a name="l00079"></a><a class="code" href="classMinor_1_1ExecContext.html#ac9197086d9a68b55d344f4280e7ff6f4">00079</a>     <a class="code" href="classSimpleThread.html" title="The SimpleThread object provides a combination of the ThreadState object and the...">SimpleThread</a> &amp;<a class="code" href="classMinor_1_1ExecContext.html#ac9197086d9a68b55d344f4280e7ff6f4" title="ThreadState object, provides all the architectural state.">thread</a>;
<a name="l00080"></a>00080 
<a name="l00082"></a><a class="code" href="classMinor_1_1ExecContext.html#ae88ade5c5eab4f71d71302104f877ab9">00082</a>     <a class="code" href="classMinor_1_1Execute.html" title="Execute stage.">Execute</a> &amp;<a class="code" href="classMinor_1_1ExecContext.html#ae88ade5c5eab4f71d71302104f877ab9" title="The execute stage so we can peek at its contents.">execute</a>;
<a name="l00083"></a>00083 
<a name="l00085"></a><a class="code" href="classMinor_1_1ExecContext.html#ae7f437829c1e3db59f163dc45aca9196">00085</a>     <a class="code" href="classRefCountingPtr.html">MinorDynInstPtr</a> <a class="code" href="classMinor_1_1ExecContext.html#ae7f437829c1e3db59f163dc45aca9196" title="Instruction for the benefit of memory operations and for PC.">inst</a>;
<a name="l00086"></a>00086 
<a name="l00087"></a><a class="code" href="classMinor_1_1ExecContext.html#a8cf556bd475dd69eec5f293d3073a4b2">00087</a>     <a class="code" href="classMinor_1_1ExecContext.html#a8cf556bd475dd69eec5f293d3073a4b2">ExecContext</a> (
<a name="l00088"></a>00088         <a class="code" href="classMinorCPU.html" title="MinorCPU is an in-order CPU model with four fixed pipeline stages:.">MinorCPU</a> &amp;cpu_,
<a name="l00089"></a>00089         <a class="code" href="classSimpleThread.html" title="The SimpleThread object provides a combination of the ThreadState object and the...">SimpleThread</a> &amp;thread_, <a class="code" href="classMinor_1_1Execute.html" title="Execute stage.">Execute</a> &amp;execute_,
<a name="l00090"></a>00090         <a class="code" href="classRefCountingPtr.html">MinorDynInstPtr</a> inst_) :
<a name="l00091"></a>00091         <a class="code" href="classMinor_1_1ExecContext.html#a4a15c3801f67669bee14a74c6cfa1b5a">cpu</a>(cpu_),
<a name="l00092"></a>00092         <a class="code" href="classMinor_1_1ExecContext.html#ac9197086d9a68b55d344f4280e7ff6f4" title="ThreadState object, provides all the architectural state.">thread</a>(thread_),
<a name="l00093"></a>00093         <a class="code" href="classMinor_1_1ExecContext.html#ae88ade5c5eab4f71d71302104f877ab9" title="The execute stage so we can peek at its contents.">execute</a>(execute_),
<a name="l00094"></a>00094         <a class="code" href="classMinor_1_1ExecContext.html#ae7f437829c1e3db59f163dc45aca9196" title="Instruction for the benefit of memory operations and for PC.">inst</a>(inst_)
<a name="l00095"></a>00095     {
<a name="l00096"></a>00096         <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(MinorExecute, <span class="stringliteral">&quot;ExecContext setting PC: %s\n&quot;</span>, <a class="code" href="classMinor_1_1ExecContext.html#ae7f437829c1e3db59f163dc45aca9196" title="Instruction for the benefit of memory operations and for PC.">inst</a>-&gt;pc);
<a name="l00097"></a>00097         <a class="code" href="classMinor_1_1ExecContext.html#a38a4154eb3634433aca959b1678aea71">pcState</a>(<a class="code" href="classMinor_1_1ExecContext.html#ae7f437829c1e3db59f163dc45aca9196" title="Instruction for the benefit of memory operations and for PC.">inst</a>-&gt;pc);
<a name="l00098"></a>00098         <a class="code" href="classMinor_1_1ExecContext.html#a12d18295bed0c4ed242c12d2d39dabcb">setPredicate</a>(<span class="keyword">true</span>);
<a name="l00099"></a>00099         <a class="code" href="classMinor_1_1ExecContext.html#ac9197086d9a68b55d344f4280e7ff6f4" title="ThreadState object, provides all the architectural state.">thread</a>.<a class="code" href="classSimpleThread.html#a7bd7bf4d67e786dcb101c4f1071366fe">setIntReg</a>(<a class="code" href="namespaceAlphaISA.html#a7f37f910d53f6a7535037c4d47366260">TheISA::ZeroReg</a>, 0);
<a name="l00100"></a>00100 <span class="preprocessor">#if THE_ISA == ALPHA_ISA</span>
<a name="l00101"></a>00101 <span class="preprocessor"></span>        <a class="code" href="classMinor_1_1ExecContext.html#ac9197086d9a68b55d344f4280e7ff6f4" title="ThreadState object, provides all the architectural state.">thread</a>.<a class="code" href="classSimpleThread.html#a4b227198d63b7a42c9f80dd111abf519">setFloatReg</a>(<a class="code" href="namespaceAlphaISA.html#a7f37f910d53f6a7535037c4d47366260">TheISA::ZeroReg</a>, 0.0);
<a name="l00102"></a>00102 <span class="preprocessor">#endif</span>
<a name="l00103"></a>00103 <span class="preprocessor"></span>    }
<a name="l00104"></a>00104 
<a name="l00105"></a>00105     <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>
<a name="l00106"></a><a class="code" href="classMinor_1_1ExecContext.html#a899423da9ac8355f0b342c06e9066759">00106</a>     <a class="code" href="classMinor_1_1ExecContext.html#a899423da9ac8355f0b342c06e9066759">readMem</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> <a class="code" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>, uint8_t *data, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> size,
<a name="l00107"></a>00107         <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> flags)
<a name="l00108"></a>00108     {
<a name="l00109"></a>00109         <a class="code" href="classMinor_1_1ExecContext.html#ae88ade5c5eab4f71d71302104f877ab9" title="The execute stage so we can peek at its contents.">execute</a>.<a class="code" href="classMinor_1_1Execute.html#a00f2265289b092bac675ee593e9b8de5" title="To allow ExecContext to find the LSQ.">getLSQ</a>().<a class="code" href="classMinor_1_1LSQ.html#a44c53b80475589d1128435890dc947d0" title="Single interface for readMem/writeMem to issue requests into the LSQ.">pushRequest</a>(<a class="code" href="classMinor_1_1ExecContext.html#ae7f437829c1e3db59f163dc45aca9196" title="Instruction for the benefit of memory operations and for PC.">inst</a>, <span class="keyword">true</span> <span class="comment">/* load */</span>, data,
<a name="l00110"></a>00110             size, addr, flags, NULL);
<a name="l00111"></a>00111         <span class="keywordflow">return</span> NoFault;
<a name="l00112"></a>00112     }
<a name="l00113"></a>00113 
<a name="l00114"></a>00114     <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>
<a name="l00115"></a><a class="code" href="classMinor_1_1ExecContext.html#a82a8d5ac6c2928a8f960a2783767f13c">00115</a>     <a class="code" href="classMinor_1_1ExecContext.html#a82a8d5ac6c2928a8f960a2783767f13c">writeMem</a>(uint8_t *data, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> size, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> <a class="code" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>,
<a name="l00116"></a>00116         <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> flags, uint64_t *res)
<a name="l00117"></a>00117     {
<a name="l00118"></a>00118         <a class="code" href="classMinor_1_1ExecContext.html#ae88ade5c5eab4f71d71302104f877ab9" title="The execute stage so we can peek at its contents.">execute</a>.<a class="code" href="classMinor_1_1Execute.html#a00f2265289b092bac675ee593e9b8de5" title="To allow ExecContext to find the LSQ.">getLSQ</a>().<a class="code" href="classMinor_1_1LSQ.html#a44c53b80475589d1128435890dc947d0" title="Single interface for readMem/writeMem to issue requests into the LSQ.">pushRequest</a>(<a class="code" href="classMinor_1_1ExecContext.html#ae7f437829c1e3db59f163dc45aca9196" title="Instruction for the benefit of memory operations and for PC.">inst</a>, <span class="keyword">false</span> <span class="comment">/* store */</span>, data,
<a name="l00119"></a>00119             size, addr, flags, res);
<a name="l00120"></a>00120         <span class="keywordflow">return</span> NoFault;
<a name="l00121"></a>00121     }
<a name="l00122"></a>00122 
<a name="l00123"></a>00123     <a class="code" href="classExecContext.html#a1f0aa3b95dbc46b5c7db06180eba5c82">IntReg</a>
<a name="l00124"></a><a class="code" href="classMinor_1_1ExecContext.html#a4b0f2af8da4938b2c4fc4d71ed929500">00124</a>     <a class="code" href="classMinor_1_1ExecContext.html#a4b0f2af8da4938b2c4fc4d71ed929500" title="Reads an integer register.">readIntRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html" title="Base, ISA-independent static instruction class.">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx)
<a name="l00125"></a>00125     {
<a name="l00126"></a>00126         <span class="keywordflow">return</span> <a class="code" href="classMinor_1_1ExecContext.html#ac9197086d9a68b55d344f4280e7ff6f4" title="ThreadState object, provides all the architectural state.">thread</a>.<a class="code" href="classSimpleThread.html#a158a908e3bf09d626cf259d7bf3be0e6">readIntReg</a>(si-&gt;<a class="code" href="classStaticInst.html#ae151ec23f46a8c2dba01f533d24abbf5" title="Return logical index (architectural reg num) of i&amp;#39;th source reg.">srcRegIdx</a>(idx));
<a name="l00127"></a>00127     }
<a name="l00128"></a>00128 
<a name="l00129"></a>00129     <a class="code" href="namespaceAlphaISA.html#a9dc38d5e1803de53d6bf5d15e22bad7f">TheISA::FloatReg</a>
<a name="l00130"></a><a class="code" href="classMinor_1_1ExecContext.html#a5750dfbf1faca551d5b5bd2ac640d219">00130</a>     <a class="code" href="classMinor_1_1ExecContext.html#a5750dfbf1faca551d5b5bd2ac640d219" title="Reads a floating point register of single register width.">readFloatRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html" title="Base, ISA-independent static instruction class.">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx)
<a name="l00131"></a>00131     {
<a name="l00132"></a>00132         <span class="keywordtype">int</span> reg_idx = si-&gt;<a class="code" href="classStaticInst.html#ae151ec23f46a8c2dba01f533d24abbf5" title="Return logical index (architectural reg num) of i&amp;#39;th source reg.">srcRegIdx</a>(idx) - <a class="code" href="namespaceAlphaISA.html#a942a03a0f7360391b1b6cf838c74b01caf4b98e555714814c2a550ff990572424">TheISA::FP_Reg_Base</a>;
<a name="l00133"></a>00133         <span class="keywordflow">return</span> <a class="code" href="classMinor_1_1ExecContext.html#ac9197086d9a68b55d344f4280e7ff6f4" title="ThreadState object, provides all the architectural state.">thread</a>.<a class="code" href="classSimpleThread.html#a962682446cebe5c0dfa6fe1c71a63a07">readFloatReg</a>(reg_idx);
<a name="l00134"></a>00134     }
<a name="l00135"></a>00135 
<a name="l00136"></a>00136     <a class="code" href="namespaceAlphaISA.html#a320a4070bf0f71a598dac381b6afe14e">TheISA::FloatRegBits</a>
<a name="l00137"></a><a class="code" href="classMinor_1_1ExecContext.html#af1b228dd9219a03a7fe3666a2fb1b58a">00137</a>     <a class="code" href="classMinor_1_1ExecContext.html#af1b228dd9219a03a7fe3666a2fb1b58a" title="Reads a floating point register in its binary format, instead of by value.">readFloatRegOperandBits</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html" title="Base, ISA-independent static instruction class.">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx)
<a name="l00138"></a>00138     {
<a name="l00139"></a>00139         <span class="keywordtype">int</span> reg_idx = si-&gt;<a class="code" href="classStaticInst.html#ae151ec23f46a8c2dba01f533d24abbf5" title="Return logical index (architectural reg num) of i&amp;#39;th source reg.">srcRegIdx</a>(idx) - <a class="code" href="namespaceAlphaISA.html#a942a03a0f7360391b1b6cf838c74b01caf4b98e555714814c2a550ff990572424">TheISA::FP_Reg_Base</a>;
<a name="l00140"></a>00140         <span class="keywordflow">return</span> <a class="code" href="classMinor_1_1ExecContext.html#ac9197086d9a68b55d344f4280e7ff6f4" title="ThreadState object, provides all the architectural state.">thread</a>.<a class="code" href="classSimpleThread.html#ae5cc41dcc3e52c056c9a95f525c018dc">readFloatRegBits</a>(reg_idx);
<a name="l00141"></a>00141     }
<a name="l00142"></a>00142 
<a name="l00143"></a>00143     <span class="keywordtype">void</span>
<a name="l00144"></a><a class="code" href="classMinor_1_1ExecContext.html#a9b0cd44de82e9b47407b4955d601eab6">00144</a>     <a class="code" href="classMinor_1_1ExecContext.html#a9b0cd44de82e9b47407b4955d601eab6" title="Sets an integer register to a value.">setIntRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html" title="Base, ISA-independent static instruction class.">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx, <a class="code" href="classExecContext.html#a1f0aa3b95dbc46b5c7db06180eba5c82">IntReg</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)
<a name="l00145"></a>00145     {
<a name="l00146"></a>00146         <a class="code" href="classMinor_1_1ExecContext.html#ac9197086d9a68b55d344f4280e7ff6f4" title="ThreadState object, provides all the architectural state.">thread</a>.<a class="code" href="classSimpleThread.html#a7bd7bf4d67e786dcb101c4f1071366fe">setIntReg</a>(si-&gt;<a class="code" href="classStaticInst.html#ad5a7482935794f7140ab566d4bc36903" title="Return logical index (architectural reg num) of i&amp;#39;th destination reg.">destRegIdx</a>(idx), val);
<a name="l00147"></a>00147     }
<a name="l00148"></a>00148 
<a name="l00149"></a>00149     <span class="keywordtype">void</span>
<a name="l00150"></a><a class="code" href="classMinor_1_1ExecContext.html#a395414f76b0b278add076b5ac722a005">00150</a>     <a class="code" href="classMinor_1_1ExecContext.html#a395414f76b0b278add076b5ac722a005" title="Sets a floating point register of single width to a value.">setFloatRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html" title="Base, ISA-independent static instruction class.">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx,
<a name="l00151"></a>00151         <a class="code" href="namespaceAlphaISA.html#a9dc38d5e1803de53d6bf5d15e22bad7f">TheISA::FloatReg</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)
<a name="l00152"></a>00152     {
<a name="l00153"></a>00153         <span class="keywordtype">int</span> reg_idx = si-&gt;<a class="code" href="classStaticInst.html#ad5a7482935794f7140ab566d4bc36903" title="Return logical index (architectural reg num) of i&amp;#39;th destination reg.">destRegIdx</a>(idx) - <a class="code" href="namespaceAlphaISA.html#a942a03a0f7360391b1b6cf838c74b01caf4b98e555714814c2a550ff990572424">TheISA::FP_Reg_Base</a>;
<a name="l00154"></a>00154         <a class="code" href="classMinor_1_1ExecContext.html#ac9197086d9a68b55d344f4280e7ff6f4" title="ThreadState object, provides all the architectural state.">thread</a>.<a class="code" href="classSimpleThread.html#a4b227198d63b7a42c9f80dd111abf519">setFloatReg</a>(reg_idx, val);
<a name="l00155"></a>00155     }
<a name="l00156"></a>00156 
<a name="l00157"></a>00157     <span class="keywordtype">void</span>
<a name="l00158"></a><a class="code" href="classMinor_1_1ExecContext.html#ad1095520c64f5dea598b9172988c321e">00158</a>     <a class="code" href="classMinor_1_1ExecContext.html#ad1095520c64f5dea598b9172988c321e" title="Sets the bits of a floating point register of single width to a binary value.">setFloatRegOperandBits</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html" title="Base, ISA-independent static instruction class.">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx,
<a name="l00159"></a>00159         <a class="code" href="namespaceAlphaISA.html#a320a4070bf0f71a598dac381b6afe14e">TheISA::FloatRegBits</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)
<a name="l00160"></a>00160     {
<a name="l00161"></a>00161         <span class="keywordtype">int</span> reg_idx = si-&gt;<a class="code" href="classStaticInst.html#ad5a7482935794f7140ab566d4bc36903" title="Return logical index (architectural reg num) of i&amp;#39;th destination reg.">destRegIdx</a>(idx) - <a class="code" href="namespaceAlphaISA.html#a942a03a0f7360391b1b6cf838c74b01caf4b98e555714814c2a550ff990572424">TheISA::FP_Reg_Base</a>;
<a name="l00162"></a>00162         <a class="code" href="classMinor_1_1ExecContext.html#ac9197086d9a68b55d344f4280e7ff6f4" title="ThreadState object, provides all the architectural state.">thread</a>.<a class="code" href="classSimpleThread.html#a1a868950369e63b12107b954ef3494ee">setFloatRegBits</a>(reg_idx, val);
<a name="l00163"></a>00163     }
<a name="l00164"></a>00164 
<a name="l00165"></a>00165     <span class="keywordtype">bool</span>
<a name="l00166"></a><a class="code" href="classMinor_1_1ExecContext.html#aad6e94a3c1fcbee7df8f6f391a034c6c">00166</a>     <a class="code" href="classMinor_1_1ExecContext.html#aad6e94a3c1fcbee7df8f6f391a034c6c">readPredicate</a>()
<a name="l00167"></a>00167     {
<a name="l00168"></a>00168         <span class="keywordflow">return</span> <a class="code" href="classMinor_1_1ExecContext.html#ac9197086d9a68b55d344f4280e7ff6f4" title="ThreadState object, provides all the architectural state.">thread</a>.<a class="code" href="classSimpleThread.html#a93f9230a1b805bf2e55c4ac3f284de88">readPredicate</a>();
<a name="l00169"></a>00169     }
<a name="l00170"></a>00170 
<a name="l00171"></a>00171     <span class="keywordtype">void</span>
<a name="l00172"></a><a class="code" href="classMinor_1_1ExecContext.html#a12d18295bed0c4ed242c12d2d39dabcb">00172</a>     <a class="code" href="classMinor_1_1ExecContext.html#a12d18295bed0c4ed242c12d2d39dabcb">setPredicate</a>(<span class="keywordtype">bool</span> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)
<a name="l00173"></a>00173     {
<a name="l00174"></a>00174         <a class="code" href="classMinor_1_1ExecContext.html#ac9197086d9a68b55d344f4280e7ff6f4" title="ThreadState object, provides all the architectural state.">thread</a>.<a class="code" href="classSimpleThread.html#a0cf00998a894e5ff9c18f1810673f6e9">setPredicate</a>(val);
<a name="l00175"></a>00175     }
<a name="l00176"></a>00176 
<a name="l00177"></a>00177     <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">TheISA::PCState</a>
<a name="l00178"></a><a class="code" href="classMinor_1_1ExecContext.html#a38a4154eb3634433aca959b1678aea71">00178</a>     <a class="code" href="classMinor_1_1ExecContext.html#a38a4154eb3634433aca959b1678aea71">pcState</a>()<span class="keyword"> const</span>
<a name="l00179"></a>00179 <span class="keyword">    </span>{
<a name="l00180"></a>00180         <span class="keywordflow">return</span> <a class="code" href="classMinor_1_1ExecContext.html#ac9197086d9a68b55d344f4280e7ff6f4" title="ThreadState object, provides all the architectural state.">thread</a>.<a class="code" href="classSimpleThread.html#aac01d6afdb95c2a68442b54255549c79">pcState</a>();
<a name="l00181"></a>00181     }
<a name="l00182"></a>00182 
<a name="l00183"></a>00183     <span class="keywordtype">void</span>
<a name="l00184"></a><a class="code" href="classMinor_1_1ExecContext.html#aaa059a1a8629523a11fc60b200e6b68e">00184</a>     <a class="code" href="classMinor_1_1ExecContext.html#a38a4154eb3634433aca959b1678aea71">pcState</a>(<span class="keyword">const</span> <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">TheISA::PCState</a> &amp;<a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)
<a name="l00185"></a>00185     {
<a name="l00186"></a>00186         <a class="code" href="classMinor_1_1ExecContext.html#ac9197086d9a68b55d344f4280e7ff6f4" title="ThreadState object, provides all the architectural state.">thread</a>.<a class="code" href="classSimpleThread.html#aac01d6afdb95c2a68442b54255549c79">pcState</a>(val);
<a name="l00187"></a>00187     }
<a name="l00188"></a>00188 
<a name="l00189"></a>00189     <a class="code" href="namespaceAlphaISA.html#a77bad56584821a5741ae1512cc6f524b">TheISA::MiscReg</a>
<a name="l00190"></a><a class="code" href="classMinor_1_1ExecContext.html#aa7260bb9899c2437f1c02a07b169a638">00190</a>     <a class="code" href="classMinor_1_1ExecContext.html#aa7260bb9899c2437f1c02a07b169a638">readMiscRegNoEffect</a>(<span class="keywordtype">int</span> misc_reg)<span class="keyword"> const</span>
<a name="l00191"></a>00191 <span class="keyword">    </span>{
<a name="l00192"></a>00192         <span class="keywordflow">return</span> <a class="code" href="classMinor_1_1ExecContext.html#ac9197086d9a68b55d344f4280e7ff6f4" title="ThreadState object, provides all the architectural state.">thread</a>.<a class="code" href="classSimpleThread.html#a2b8d46173768d362c83c70f303bae937">readMiscRegNoEffect</a>(misc_reg);
<a name="l00193"></a>00193     }
<a name="l00194"></a>00194 
<a name="l00195"></a>00195     <a class="code" href="namespaceAlphaISA.html#a77bad56584821a5741ae1512cc6f524b">TheISA::MiscReg</a>
<a name="l00196"></a><a class="code" href="classMinor_1_1ExecContext.html#a9cfd5e737cb1f327d75eae6b9f69ecfd">00196</a>     <a class="code" href="classMinor_1_1ExecContext.html#a9cfd5e737cb1f327d75eae6b9f69ecfd" title="Reads a miscellaneous register, handling any architectural side effects due to reading...">readMiscReg</a>(<span class="keywordtype">int</span> misc_reg)
<a name="l00197"></a>00197     {
<a name="l00198"></a>00198         <span class="keywordflow">return</span> <a class="code" href="classMinor_1_1ExecContext.html#ac9197086d9a68b55d344f4280e7ff6f4" title="ThreadState object, provides all the architectural state.">thread</a>.<a class="code" href="classSimpleThread.html#a0542e586bd65ac0a1fed99712b031c6c">readMiscReg</a>(misc_reg);
<a name="l00199"></a>00199     }
<a name="l00200"></a>00200 
<a name="l00201"></a>00201     <span class="keywordtype">void</span>
<a name="l00202"></a><a class="code" href="classMinor_1_1ExecContext.html#a1e3257164c43517883d935a57905ad57">00202</a>     <a class="code" href="classMinor_1_1ExecContext.html#a1e3257164c43517883d935a57905ad57" title="Sets a miscellaneous register, handling any architectural side effects due to writing...">setMiscReg</a>(<span class="keywordtype">int</span> misc_reg, <span class="keyword">const</span> <a class="code" href="namespaceAlphaISA.html#a77bad56584821a5741ae1512cc6f524b">TheISA::MiscReg</a> &amp;<a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)
<a name="l00203"></a>00203     {
<a name="l00204"></a>00204         <a class="code" href="classMinor_1_1ExecContext.html#ac9197086d9a68b55d344f4280e7ff6f4" title="ThreadState object, provides all the architectural state.">thread</a>.<a class="code" href="classSimpleThread.html#a8a30c0cb2aa94300004848fc237911b7">setMiscReg</a>(misc_reg, val);
<a name="l00205"></a>00205     }
<a name="l00206"></a>00206 
<a name="l00207"></a>00207     <a class="code" href="namespaceAlphaISA.html#a77bad56584821a5741ae1512cc6f524b">TheISA::MiscReg</a>
<a name="l00208"></a><a class="code" href="classMinor_1_1ExecContext.html#a56b2fe32922fa14b71ac44b2bed7a29e">00208</a>     <a class="code" href="classMinor_1_1ExecContext.html#a56b2fe32922fa14b71ac44b2bed7a29e">readMiscRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html" title="Base, ISA-independent static instruction class.">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx)
<a name="l00209"></a>00209     {
<a name="l00210"></a>00210         <span class="keywordtype">int</span> reg_idx = si-&gt;<a class="code" href="classStaticInst.html#ae151ec23f46a8c2dba01f533d24abbf5" title="Return logical index (architectural reg num) of i&amp;#39;th source reg.">srcRegIdx</a>(idx) - <a class="code" href="namespaceAlphaISA.html#a942a03a0f7360391b1b6cf838c74b01caf96ed0bc2dfd151c4a1385458056b7d5">TheISA::Misc_Reg_Base</a>;
<a name="l00211"></a>00211         <span class="keywordflow">return</span> <a class="code" href="classMinor_1_1ExecContext.html#ac9197086d9a68b55d344f4280e7ff6f4" title="ThreadState object, provides all the architectural state.">thread</a>.<a class="code" href="classSimpleThread.html#a0542e586bd65ac0a1fed99712b031c6c">readMiscReg</a>(reg_idx);
<a name="l00212"></a>00212     }
<a name="l00213"></a>00213 
<a name="l00214"></a>00214     <span class="keywordtype">void</span>
<a name="l00215"></a><a class="code" href="classMinor_1_1ExecContext.html#a9b04ffd7cee620f4d29eb03f660cceff">00215</a>     <a class="code" href="classMinor_1_1ExecContext.html#a9b04ffd7cee620f4d29eb03f660cceff">setMiscRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html" title="Base, ISA-independent static instruction class.">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx,
<a name="l00216"></a>00216         <span class="keyword">const</span> <a class="code" href="namespaceAlphaISA.html#a77bad56584821a5741ae1512cc6f524b">TheISA::MiscReg</a> &amp;<a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)
<a name="l00217"></a>00217     {
<a name="l00218"></a>00218         <span class="keywordtype">int</span> reg_idx = si-&gt;<a class="code" href="classStaticInst.html#ad5a7482935794f7140ab566d4bc36903" title="Return logical index (architectural reg num) of i&amp;#39;th destination reg.">destRegIdx</a>(idx) - <a class="code" href="namespaceAlphaISA.html#a942a03a0f7360391b1b6cf838c74b01caf96ed0bc2dfd151c4a1385458056b7d5">TheISA::Misc_Reg_Base</a>;
<a name="l00219"></a>00219         <span class="keywordflow">return</span> <a class="code" href="classMinor_1_1ExecContext.html#ac9197086d9a68b55d344f4280e7ff6f4" title="ThreadState object, provides all the architectural state.">thread</a>.<a class="code" href="classSimpleThread.html#a8a30c0cb2aa94300004848fc237911b7">setMiscReg</a>(reg_idx, val);
<a name="l00220"></a>00220     }
<a name="l00221"></a>00221 
<a name="l00222"></a>00222     <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>
<a name="l00223"></a><a class="code" href="classMinor_1_1ExecContext.html#abb8a5c3fc30edc580e638496c30fa89e">00223</a>     <a class="code" href="classMinor_1_1ExecContext.html#abb8a5c3fc30edc580e638496c30fa89e" title="Somewhat Alpha-specific function that handles returning from an error or interrupt...">hwrei</a>()
<a name="l00224"></a>00224     {
<a name="l00225"></a>00225 <span class="preprocessor">#if THE_ISA == ALPHA_ISA</span>
<a name="l00226"></a>00226 <span class="preprocessor"></span>        <span class="keywordflow">return</span> <a class="code" href="classMinor_1_1ExecContext.html#ac9197086d9a68b55d344f4280e7ff6f4" title="ThreadState object, provides all the architectural state.">thread</a>.<a class="code" href="classSimpleThread.html#a3ec4ccf85da553df7160361ea325f2b8">hwrei</a>();
<a name="l00227"></a>00227 <span class="preprocessor">#else</span>
<a name="l00228"></a>00228 <span class="preprocessor"></span>        <span class="keywordflow">return</span> NoFault;
<a name="l00229"></a>00229 <span class="preprocessor">#endif</span>
<a name="l00230"></a>00230 <span class="preprocessor"></span>    }
<a name="l00231"></a>00231 
<a name="l00232"></a>00232     <span class="keywordtype">bool</span>
<a name="l00233"></a><a class="code" href="classMinor_1_1ExecContext.html#adf41f3645cd9f21c54abc8a55966a86d">00233</a>     <a class="code" href="classMinor_1_1ExecContext.html#adf41f3645cd9f21c54abc8a55966a86d" title="Check for special simulator handling of specific PAL calls.">simPalCheck</a>(<span class="keywordtype">int</span> palFunc)
<a name="l00234"></a>00234     {
<a name="l00235"></a>00235 <span class="preprocessor">#if THE_ISA == ALPHA_ISA</span>
<a name="l00236"></a>00236 <span class="preprocessor"></span>        <span class="keywordflow">return</span> <a class="code" href="classMinor_1_1ExecContext.html#ac9197086d9a68b55d344f4280e7ff6f4" title="ThreadState object, provides all the architectural state.">thread</a>.<a class="code" href="classSimpleThread.html#ab29b8d730fe9832dc230e74667c9e5c4" title="Check for special simulator handling of specific PAL calls.">simPalCheck</a>(palFunc);
<a name="l00237"></a>00237 <span class="preprocessor">#else</span>
<a name="l00238"></a>00238 <span class="preprocessor"></span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;
<a name="l00239"></a>00239 <span class="preprocessor">#endif</span>
<a name="l00240"></a>00240 <span class="preprocessor"></span>    }
<a name="l00241"></a>00241 
<a name="l00242"></a>00242     <span class="keywordtype">void</span>
<a name="l00243"></a><a class="code" href="classMinor_1_1ExecContext.html#acb3c44c90b0b65747c01b73d524ffa8b">00243</a>     <a class="code" href="classMinor_1_1ExecContext.html#acb3c44c90b0b65747c01b73d524ffa8b" title="Executes a syscall specified by the callnum.">syscall</a>(int64_t callnum)
<a name="l00244"></a>00244     {
<a name="l00245"></a>00245         <span class="keywordflow">if</span> (<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370" title="The FullSystem variable can be used to determine the current mode of simulation.">FullSystem</a>)
<a name="l00246"></a>00246             <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Syscall emulation isn&apos;t available in FS mode.\n&quot;</span>);
<a name="l00247"></a>00247 
<a name="l00248"></a>00248         <a class="code" href="classMinor_1_1ExecContext.html#ac9197086d9a68b55d344f4280e7ff6f4" title="ThreadState object, provides all the architectural state.">thread</a>.<a class="code" href="classSimpleThread.html#ae9cfc9774bb72c4fc197461014974438">syscall</a>(callnum);
<a name="l00249"></a>00249     }
<a name="l00250"></a>00250 
<a name="l00251"></a><a class="code" href="classMinor_1_1ExecContext.html#a59f2f3c6a1f5261c24f47e7ace80fa87">00251</a>     <a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside...">ThreadContext</a> *<a class="code" href="classMinor_1_1ExecContext.html#a59f2f3c6a1f5261c24f47e7ace80fa87" title="Returns a pointer to the ThreadContext.">tcBase</a>() { <span class="keywordflow">return</span> <a class="code" href="classMinor_1_1ExecContext.html#ac9197086d9a68b55d344f4280e7ff6f4" title="ThreadState object, provides all the architectural state.">thread</a>.<a class="code" href="classSimpleThread.html#a7da3f5e0fcea7bb73fce014f93bf2c0c" title="Returns the pointer to this SimpleThread&amp;#39;s ThreadContext.">getTC</a>(); }
<a name="l00252"></a>00252 
<a name="l00253"></a>00253     <span class="comment">/* @todo, should make stCondFailures persistent somewhere */</span>
<a name="l00254"></a><a class="code" href="classMinor_1_1ExecContext.html#af438e130f556ccc8b6119980e8e8c1fa">00254</a>     <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="classMinor_1_1ExecContext.html#af438e130f556ccc8b6119980e8e8c1fa" title="Returns the number of consecutive store conditional failures.">readStCondFailures</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> 0; }
<a name="l00255"></a><a class="code" href="classMinor_1_1ExecContext.html#a4246a45bda1e1a63b552d211145b2e63">00255</a>     <span class="keywordtype">void</span> <a class="code" href="classMinor_1_1ExecContext.html#a4246a45bda1e1a63b552d211145b2e63" title="Sets the number of consecutive store conditional failures.">setStCondFailures</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> st_cond_failures) {}
<a name="l00256"></a>00256 
<a name="l00257"></a><a class="code" href="classMinor_1_1ExecContext.html#adbdcff9d5ac9d8128dd06b2e9b4f4460">00257</a>     <span class="keywordtype">int</span> <a class="code" href="classMinor_1_1ExecContext.html#adbdcff9d5ac9d8128dd06b2e9b4f4460">contextId</a>() { <span class="keywordflow">return</span> <a class="code" href="classMinor_1_1ExecContext.html#ac9197086d9a68b55d344f4280e7ff6f4" title="ThreadState object, provides all the architectural state.">thread</a>.<a class="code" href="structThreadState.html#aca6bc45a320462a08f077ed590aab170">contextId</a>(); }
<a name="l00258"></a>00258     <span class="comment">/* ISA-specific (or at least currently ISA singleton) functions */</span>
<a name="l00259"></a>00259 
<a name="l00260"></a>00260     <span class="comment">/* X86: TLB twiddling */</span>
<a name="l00261"></a>00261     <span class="keywordtype">void</span>
<a name="l00262"></a><a class="code" href="classMinor_1_1ExecContext.html#a271533e40f11f703247246d2288b1d8b">00262</a>     <a class="code" href="classMinor_1_1ExecContext.html#a271533e40f11f703247246d2288b1d8b" title="Invalidate a page in the DTLB and ITLB.">demapPage</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> <a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a>, uint64_t asn)
<a name="l00263"></a>00263     {
<a name="l00264"></a>00264         <a class="code" href="classMinor_1_1ExecContext.html#ac9197086d9a68b55d344f4280e7ff6f4" title="ThreadState object, provides all the architectural state.">thread</a>.<a class="code" href="classSimpleThread.html#aab7d2290ce2a9d6b9c527d98dcbe4443">getITBPtr</a>()-&gt;demapPage(vaddr, asn);
<a name="l00265"></a>00265         <a class="code" href="classMinor_1_1ExecContext.html#ac9197086d9a68b55d344f4280e7ff6f4" title="ThreadState object, provides all the architectural state.">thread</a>.<a class="code" href="classSimpleThread.html#a630146245cfd36ecd482b640fe74cffa">getDTBPtr</a>()-&gt;demapPage(vaddr, asn);
<a name="l00266"></a>00266     }
<a name="l00267"></a>00267 
<a name="l00268"></a>00268     <a class="code" href="namespaceAlphaISA.html#ae8905fed8514f6c0789c1bd3c5b89015">TheISA::CCReg</a>
<a name="l00269"></a><a class="code" href="classMinor_1_1ExecContext.html#a98deca1a49358356fc99a656e90c6cc1">00269</a>     <a class="code" href="classMinor_1_1ExecContext.html#a98deca1a49358356fc99a656e90c6cc1">readCCRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html" title="Base, ISA-independent static instruction class.">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx)
<a name="l00270"></a>00270     {
<a name="l00271"></a>00271         <span class="keywordtype">int</span> reg_idx = si-&gt;<a class="code" href="classStaticInst.html#ae151ec23f46a8c2dba01f533d24abbf5" title="Return logical index (architectural reg num) of i&amp;#39;th source reg.">srcRegIdx</a>(idx) - <a class="code" href="namespaceAlphaISA.html#a942a03a0f7360391b1b6cf838c74b01cafe08b035472ce92eb50dbbd96e9125e2">TheISA::CC_Reg_Base</a>;
<a name="l00272"></a>00272         <span class="keywordflow">return</span> <a class="code" href="classMinor_1_1ExecContext.html#ac9197086d9a68b55d344f4280e7ff6f4" title="ThreadState object, provides all the architectural state.">thread</a>.<a class="code" href="classSimpleThread.html#a34437b7583a1d0c5ce29f69a8e074e95">readCCReg</a>(reg_idx);
<a name="l00273"></a>00273     }
<a name="l00274"></a>00274 
<a name="l00275"></a>00275     <span class="keywordtype">void</span>
<a name="l00276"></a><a class="code" href="classMinor_1_1ExecContext.html#a499f0e8bed064967740aa8b7b31a0542">00276</a>     <a class="code" href="classMinor_1_1ExecContext.html#a499f0e8bed064967740aa8b7b31a0542">setCCRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html" title="Base, ISA-independent static instruction class.">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx, <a class="code" href="namespaceAlphaISA.html#ae8905fed8514f6c0789c1bd3c5b89015">TheISA::CCReg</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)
<a name="l00277"></a>00277     {
<a name="l00278"></a>00278         <span class="keywordtype">int</span> reg_idx = si-&gt;<a class="code" href="classStaticInst.html#ad5a7482935794f7140ab566d4bc36903" title="Return logical index (architectural reg num) of i&amp;#39;th destination reg.">destRegIdx</a>(idx) - <a class="code" href="namespaceAlphaISA.html#a942a03a0f7360391b1b6cf838c74b01cafe08b035472ce92eb50dbbd96e9125e2">TheISA::CC_Reg_Base</a>;
<a name="l00279"></a>00279         <a class="code" href="classMinor_1_1ExecContext.html#ac9197086d9a68b55d344f4280e7ff6f4" title="ThreadState object, provides all the architectural state.">thread</a>.<a class="code" href="classSimpleThread.html#ac8096a3110a9a6a013b2a7c275f59fd7">setCCReg</a>(reg_idx, val);
<a name="l00280"></a>00280     }
<a name="l00281"></a>00281 
<a name="l00282"></a>00282     <span class="keywordtype">void</span>
<a name="l00283"></a><a class="code" href="classMinor_1_1ExecContext.html#acaf915b4069a3d04f4f74d1d9c792475">00283</a>     <a class="code" href="classMinor_1_1ExecContext.html#acaf915b4069a3d04f4f74d1d9c792475">demapInstPage</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> <a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a>, uint64_t asn)
<a name="l00284"></a>00284     {
<a name="l00285"></a>00285         <a class="code" href="classMinor_1_1ExecContext.html#ac9197086d9a68b55d344f4280e7ff6f4" title="ThreadState object, provides all the architectural state.">thread</a>.<a class="code" href="classSimpleThread.html#aab7d2290ce2a9d6b9c527d98dcbe4443">getITBPtr</a>()-&gt;demapPage(vaddr, asn);
<a name="l00286"></a>00286     }
<a name="l00287"></a>00287 
<a name="l00288"></a>00288     <span class="keywordtype">void</span>
<a name="l00289"></a><a class="code" href="classMinor_1_1ExecContext.html#ad4ce19c9ffbfc3431307c1a5e8e1b5e2">00289</a>     <a class="code" href="classMinor_1_1ExecContext.html#ad4ce19c9ffbfc3431307c1a5e8e1b5e2">demapDataPage</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> <a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a>, uint64_t asn)
<a name="l00290"></a>00290     {
<a name="l00291"></a>00291         <a class="code" href="classMinor_1_1ExecContext.html#ac9197086d9a68b55d344f4280e7ff6f4" title="ThreadState object, provides all the architectural state.">thread</a>.<a class="code" href="classSimpleThread.html#a630146245cfd36ecd482b640fe74cffa">getDTBPtr</a>()-&gt;demapPage(vaddr, asn);
<a name="l00292"></a>00292     }
<a name="l00293"></a>00293 
<a name="l00294"></a>00294     <span class="comment">/* ALPHA/POWER: Effective address storage */</span>
<a name="l00295"></a><a class="code" href="classMinor_1_1ExecContext.html#a86a30c7ba12ae33154ccfc5eba1d08ab">00295</a>     <span class="keywordtype">void</span> <a class="code" href="classMinor_1_1ExecContext.html#a86a30c7ba12ae33154ccfc5eba1d08ab" title="Record the effective address of the instruction.">setEA</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> <a class="code" href="namespaceArmISA.html#a80a2ed8a967611c54d6dff963f53ac97">ea</a>)
<a name="l00296"></a>00296     {
<a name="l00297"></a>00297         <a class="code" href="classMinor_1_1ExecContext.html#ae7f437829c1e3db59f163dc45aca9196" title="Instruction for the benefit of memory operations and for PC.">inst</a>-&gt;ea = ea;
<a name="l00298"></a>00298     }
<a name="l00299"></a>00299 
<a name="l00300"></a><a class="code" href="classMinor_1_1ExecContext.html#a18c8e2f48302ca9209dba62fe13d59d2">00300</a>     <a class="code" href="classBaseCPU.html">BaseCPU</a> *<a class="code" href="classMinor_1_1ExecContext.html#a18c8e2f48302ca9209dba62fe13d59d2">getCpuPtr</a>() { <span class="keywordflow">return</span> &amp;<a class="code" href="classMinor_1_1ExecContext.html#a4a15c3801f67669bee14a74c6cfa1b5a">cpu</a>; }
<a name="l00301"></a>00301 
<a name="l00302"></a>00302     <span class="comment">/* POWER: Effective address storage */</span>
<a name="l00303"></a><a class="code" href="classMinor_1_1ExecContext.html#a657e900ef8120500c7ee0b2ccb3bef95">00303</a>     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> <a class="code" href="classMinor_1_1ExecContext.html#a657e900ef8120500c7ee0b2ccb3bef95" title="Get the effective address of the instruction.">getEA</a>()<span class="keyword"> const</span>
<a name="l00304"></a>00304 <span class="keyword">    </span>{
<a name="l00305"></a>00305         <span class="keywordflow">return</span> <a class="code" href="classMinor_1_1ExecContext.html#ae7f437829c1e3db59f163dc45aca9196" title="Instruction for the benefit of memory operations and for PC.">inst</a>-&gt;ea;
<a name="l00306"></a>00306     }
<a name="l00307"></a>00307 
<a name="l00308"></a>00308     <span class="comment">/* MIPS: other thread register reading/writing */</span>
<a name="l00309"></a>00309     uint64_t
<a name="l00310"></a><a class="code" href="classMinor_1_1ExecContext.html#af88cde99a5aec57fa32c62e51591ef63">00310</a>     <a class="code" href="classMinor_1_1ExecContext.html#af88cde99a5aec57fa32c62e51591ef63">readRegOtherThread</a>(<span class="keywordtype">int</span> idx, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b" title="Thread index/ID type.">ThreadID</a> tid = <a class="code" href="base_2types_8hh.html#a192b210a26f038691d0f095d85dc0953">InvalidThreadID</a>)
<a name="l00311"></a>00311     {
<a name="l00312"></a>00312         <a class="code" href="classSimpleThread.html" title="The SimpleThread object provides a combination of the ThreadState object and the...">SimpleThread</a> *other_thread = (tid == <a class="code" href="base_2types_8hh.html#a192b210a26f038691d0f095d85dc0953">InvalidThreadID</a>
<a name="l00313"></a>00313             ? &amp;<a class="code" href="classMinor_1_1ExecContext.html#ac9197086d9a68b55d344f4280e7ff6f4" title="ThreadState object, provides all the architectural state.">thread</a> : <a class="code" href="classMinor_1_1ExecContext.html#a4a15c3801f67669bee14a74c6cfa1b5a">cpu</a>.<a class="code" href="classMinorCPU.html#a3de1a66eaefeb353de0f557a5eb8d8ba" title="These are thread state-representing objects for this CPU.">threads</a>[tid]);
<a name="l00314"></a>00314 
<a name="l00315"></a>00315         <span class="keywordflow">if</span> (idx &lt; <a class="code" href="namespaceAlphaISA.html#a942a03a0f7360391b1b6cf838c74b01caf4b98e555714814c2a550ff990572424">TheISA::FP_Reg_Base</a>) { <span class="comment">/* Integer */</span>
<a name="l00316"></a>00316             <span class="keywordflow">return</span> other_thread-&gt;<a class="code" href="classSimpleThread.html#a158a908e3bf09d626cf259d7bf3be0e6">readIntReg</a>(idx);
<a name="l00317"></a>00317         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (idx &lt; <a class="code" href="namespaceAlphaISA.html#a942a03a0f7360391b1b6cf838c74b01caf96ed0bc2dfd151c4a1385458056b7d5">TheISA::Misc_Reg_Base</a>) { <span class="comment">/* Float */</span>
<a name="l00318"></a>00318             <span class="keywordflow">return</span> other_thread-&gt;<a class="code" href="classSimpleThread.html#ae5cc41dcc3e52c056c9a95f525c018dc">readFloatRegBits</a>(idx
<a name="l00319"></a>00319                 - <a class="code" href="namespaceAlphaISA.html#a942a03a0f7360391b1b6cf838c74b01caf4b98e555714814c2a550ff990572424">TheISA::FP_Reg_Base</a>);
<a name="l00320"></a>00320         } <span class="keywordflow">else</span> { <span class="comment">/* Misc */</span>
<a name="l00321"></a>00321             <span class="keywordflow">return</span> other_thread-&gt;<a class="code" href="classSimpleThread.html#a0542e586bd65ac0a1fed99712b031c6c">readMiscReg</a>(idx
<a name="l00322"></a>00322                 - <a class="code" href="namespaceAlphaISA.html#a942a03a0f7360391b1b6cf838c74b01caf96ed0bc2dfd151c4a1385458056b7d5">TheISA::Misc_Reg_Base</a>);
<a name="l00323"></a>00323         }
<a name="l00324"></a>00324     }
<a name="l00325"></a>00325 
<a name="l00326"></a>00326     <span class="keywordtype">void</span>
<a name="l00327"></a><a class="code" href="classMinor_1_1ExecContext.html#a00d7253b498abf5ea19b2d9eaf85b3c4">00327</a>     <a class="code" href="classMinor_1_1ExecContext.html#a00d7253b498abf5ea19b2d9eaf85b3c4">setRegOtherThread</a>(<span class="keywordtype">int</span> idx, <span class="keyword">const</span> <a class="code" href="namespaceAlphaISA.html#a77bad56584821a5741ae1512cc6f524b">TheISA::MiscReg</a> &amp;<a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>,
<a name="l00328"></a>00328         <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b" title="Thread index/ID type.">ThreadID</a> tid = <a class="code" href="base_2types_8hh.html#a192b210a26f038691d0f095d85dc0953">InvalidThreadID</a>)
<a name="l00329"></a>00329     {
<a name="l00330"></a>00330         <a class="code" href="classSimpleThread.html" title="The SimpleThread object provides a combination of the ThreadState object and the...">SimpleThread</a> *other_thread = (tid == <a class="code" href="base_2types_8hh.html#a192b210a26f038691d0f095d85dc0953">InvalidThreadID</a>
<a name="l00331"></a>00331             ? &amp;<a class="code" href="classMinor_1_1ExecContext.html#ac9197086d9a68b55d344f4280e7ff6f4" title="ThreadState object, provides all the architectural state.">thread</a> : <a class="code" href="classMinor_1_1ExecContext.html#a4a15c3801f67669bee14a74c6cfa1b5a">cpu</a>.<a class="code" href="classMinorCPU.html#a3de1a66eaefeb353de0f557a5eb8d8ba" title="These are thread state-representing objects for this CPU.">threads</a>[tid]);
<a name="l00332"></a>00332 
<a name="l00333"></a>00333         <span class="keywordflow">if</span> (idx &lt; <a class="code" href="namespaceAlphaISA.html#a942a03a0f7360391b1b6cf838c74b01caf4b98e555714814c2a550ff990572424">TheISA::FP_Reg_Base</a>) { <span class="comment">/* Integer */</span>
<a name="l00334"></a>00334             <span class="keywordflow">return</span> other_thread-&gt;<a class="code" href="classSimpleThread.html#a7bd7bf4d67e786dcb101c4f1071366fe">setIntReg</a>(idx, val);
<a name="l00335"></a>00335         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (idx &lt; <a class="code" href="namespaceAlphaISA.html#a942a03a0f7360391b1b6cf838c74b01caf96ed0bc2dfd151c4a1385458056b7d5">TheISA::Misc_Reg_Base</a>) { <span class="comment">/* Float */</span>
<a name="l00336"></a>00336             <span class="keywordflow">return</span> other_thread-&gt;<a class="code" href="classSimpleThread.html#a1a868950369e63b12107b954ef3494ee">setFloatRegBits</a>(idx
<a name="l00337"></a>00337                 - <a class="code" href="namespaceAlphaISA.html#a942a03a0f7360391b1b6cf838c74b01caf4b98e555714814c2a550ff990572424">TheISA::FP_Reg_Base</a>, val);
<a name="l00338"></a>00338         } <span class="keywordflow">else</span> { <span class="comment">/* Misc */</span>
<a name="l00339"></a>00339             <span class="keywordflow">return</span> other_thread-&gt;<a class="code" href="classSimpleThread.html#a8a30c0cb2aa94300004848fc237911b7">setMiscReg</a>(idx
<a name="l00340"></a>00340                 - <a class="code" href="namespaceAlphaISA.html#a942a03a0f7360391b1b6cf838c74b01caf96ed0bc2dfd151c4a1385458056b7d5">TheISA::Misc_Reg_Base</a>, val);
<a name="l00341"></a>00341         }
<a name="l00342"></a>00342     }
<a name="l00343"></a>00343 
<a name="l00344"></a>00344   <span class="keyword">public</span>:
<a name="l00345"></a>00345     <span class="comment">// monitor/mwait funtions</span>
<a name="l00346"></a><a class="code" href="classMinor_1_1ExecContext.html#a074f84ec20849654891746a3a4496dfe">00346</a>     <span class="keywordtype">void</span> <a class="code" href="classMinor_1_1ExecContext.html#a074f84ec20849654891746a3a4496dfe">armMonitor</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> address) { <a class="code" href="classMinor_1_1ExecContext.html#a18c8e2f48302ca9209dba62fe13d59d2">getCpuPtr</a>()-&gt;armMonitor(address); }
<a name="l00347"></a><a class="code" href="classMinor_1_1ExecContext.html#aead34f21da8c7293278ee68a9ab9b710">00347</a>     <span class="keywordtype">bool</span> <a class="code" href="classMinor_1_1ExecContext.html#aead34f21da8c7293278ee68a9ab9b710">mwait</a>(<a class="code" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system...">PacketPtr</a> pkt) { <span class="keywordflow">return</span> <a class="code" href="classMinor_1_1ExecContext.html#a18c8e2f48302ca9209dba62fe13d59d2">getCpuPtr</a>()-&gt;mwait(pkt); }
<a name="l00348"></a><a class="code" href="classMinor_1_1ExecContext.html#a90db6c267cbde39c8ccf9207688d1606">00348</a>     <span class="keywordtype">void</span> <a class="code" href="classMinor_1_1ExecContext.html#a90db6c267cbde39c8ccf9207688d1606">mwaitAtomic</a>(<a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside...">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>)
<a name="l00349"></a>00349     { <span class="keywordflow">return</span> <a class="code" href="classMinor_1_1ExecContext.html#a18c8e2f48302ca9209dba62fe13d59d2">getCpuPtr</a>()-&gt;mwaitAtomic(tc, <a class="code" href="classMinor_1_1ExecContext.html#ac9197086d9a68b55d344f4280e7ff6f4" title="ThreadState object, provides all the architectural state.">thread</a>.<a class="code" href="classSimpleThread.html#a62d84f3353aa11c12fa51020ff3d9a83">dtb</a>); }
<a name="l00350"></a><a class="code" href="classMinor_1_1ExecContext.html#a975cfbbf2ef852852ad8b89b819ef5d2">00350</a>     AddressMonitor *<a class="code" href="classMinor_1_1ExecContext.html#a975cfbbf2ef852852ad8b89b819ef5d2">getAddrMonitor</a>()
<a name="l00351"></a>00351     { <span class="keywordflow">return</span> <a class="code" href="classMinor_1_1ExecContext.html#a18c8e2f48302ca9209dba62fe13d59d2">getCpuPtr</a>()-&gt;getCpuAddrMonitor(); }
<a name="l00352"></a>00352 };
<a name="l00353"></a>00353 
<a name="l00354"></a>00354 }
<a name="l00355"></a>00355 
<a name="l00356"></a>00356 <span class="preprocessor">#endif </span><span class="comment">/* __CPU_MINOR_EXEC_CONTEXT_HH__ */</span>
</pre></div></div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&nbsp;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1"><address style="align: right;"><small>
Generated on Mon Dec 7 02:33:09 2015 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.6.1</small></address>

</body>
</html>
