
*** Running vivado
    with args -log Green_Mult.vds -m64 -mode batch -messageDb vivado.pb -notrace -source Green_Mult.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source Green_Mult.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programs/Vivado/Vivado/2015.4/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'Green_Mult' generated file not found 'c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/Green_Mult.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Green_Mult' generated file not found 'c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/Green_Mult_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Green_Mult' generated file not found 'c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/Green_Mult_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Green_Mult' generated file not found 'c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/Green_Mult_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Green_Mult' generated file not found 'c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/Green_Mult_sim_netlist.vhdl'. Please regenerate to continue.
Command: synth_design -top Green_Mult -part xc7a100tfgg484-2L -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 275.195 ; gain = 104.113
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Green_Mult' [c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/synth/Green_Mult.vhd:68]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/synth/Green_Mult.vhd:72]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/synth/Green_Mult.vhd:72]
INFO: [Synth 8-3491] module 'mult_gen_v12_0_10' declared at 'c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/mult_gen_v12_0_10/hdl/mult_gen_v12_0.vhd:116' bound to instance 'U0' of component 'mult_gen_v12_0_10' [c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/synth/Green_Mult.vhd:116]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10' [c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/mult_gen_v12_0_10/hdl/mult_gen_v12_0.vhd:155]
INFO: [Synth 8-3491] module 'mult_gen_v12_0_10_viv' declared at 'c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:20732' bound to instance 'i_mult' of component 'mult_gen_v12_0_10_viv' [c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/mult_gen_v12_0_10/hdl/mult_gen_v12_0.vhd:161]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_viv' [c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:20781]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:862]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:863]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:870]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:884]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:891]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:901]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:910]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:915]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:924]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:934]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:945]
INFO: [Synth 8-638] synthesizing module 'ccm' [c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:18617]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:2222]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:2205]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:2354]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:2374]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:2383]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:2285]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:2354]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:2374]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:2768]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:2788]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:2873]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:2768]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:2788]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:2873]
INFO: [Synth 8-638] synthesizing module 'ccm_operation' [c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:15422]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:2383]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:2768]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:2788]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:2873]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:17075]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:17676]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:17830]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:17858]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:17859]
INFO: [Synth 8-638] synthesizing module 'ccm_syncmem' [c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:14677]
INFO: [Synth 8-638] synthesizing module 'ccm_dist_mem' [c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:14003]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:14048]
INFO: [Synth 8-256] done synthesizing module 'ccm_dist_mem' (1#1) [c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:14003]
INFO: [Synth 8-256] done synthesizing module 'ccm_syncmem' (2#1) [c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:14677]
INFO: [Synth 8-638] synthesizing module 'ccm_scaled_adder' [c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:14912]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:14998]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:15279]
INFO: [Synth 8-256] done synthesizing module 'ccm_scaled_adder' (3#1) [c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:14912]
INFO: [Synth 8-638] synthesizing module 'delay_line' [c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'delay_line' (4#1) [c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'ccm_operation' (5#1) [c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:15422]
INFO: [Synth 8-256] done synthesizing module 'ccm' (6#1) [c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:18617]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_viv' (7#1) [c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:20781]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10' (8#1) [c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/mult_gen_v12_0_10/hdl/mult_gen_v12_0.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'Green_Mult' (9#1) [c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/synth/Green_Mult.vhd:68]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 319.531 ; gain = 148.449
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 319.531 ; gain = 148.449
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/Green_Mult_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/Green_Mult_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.runs/Green_Mult_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.runs/Green_Mult_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 593.879 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 593.879 ; gain = 422.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 593.879 ; gain = 422.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 593.879 ; gain = 422.797
---------------------------------------------------------------------------------
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ROM". This will be implemented in logic
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 593.879 ; gain = 422.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 593.879 ; gain = 422.797
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 593.879 ; gain = 422.797
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 593.879 ; gain = 422.797

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 593.879 ; gain = 422.797
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 593.879 ; gain = 422.797

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 593.879 ; gain = 422.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 593.879 ; gain = 422.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 594.055 ; gain = 422.973
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 594.055 ; gain = 422.973

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 594.055 ; gain = 422.973
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 594.055 ; gain = 422.973
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 594.055 ; gain = 422.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 594.055 ; gain = 422.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 594.055 ; gain = 422.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 594.055 ; gain = 422.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 594.055 ; gain = 422.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     3|
|2     |LUT1   |     1|
|3     |LUT2   |     3|
|4     |LUT3   |     6|
|5     |LUT4   |     1|
|6     |LUT5   |     1|
|7     |LUT6   |     8|
|8     |FDRE   |    15|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 594.055 ; gain = 422.973
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 594.055 ; gain = 120.426
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 594.055 ; gain = 422.973
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/Green_Mult_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/Arsany A. Temothaws/Desktop/FPGA Project pipeline/FPGA Project pipeline/FPGA Project pipeline.srcs/sources_1/ip/Green_Mult/Green_Mult_ooc.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 594.055 ; gain = 394.875
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 594.055 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Nov 14 23:44:17 2016...
