(set-info :Origin "This instance was generated by: BanditFuzz-- an RL fuzzer for SMT solvers" )
(set-info :Author "Joe Scott, Fed Mora, Vijay Ganesh" )
(set-info :Contact "Joe Scott, joseph.scott@uwaterloo.ca")
(set-logic QF_BV)
(declare-const bool_0 Bool)
(declare-const bool_1 Bool)
(declare-const bool_2 Bool)
(declare-const bool_3 Bool)
(declare-const bool_4 Bool)
(declare-const bv_0 (_ BitVec 32))
(declare-const bv_1 (_ BitVec 32))
(declare-const bv_2 (_ BitVec 32))
(declare-const bv_3 (_ BitVec 32))
(declare-const bv_4 (_ BitVec 32))
(assert (bvuge (bvashr (bvadd #xb997b020  bv_1) (bvxnor bv_2 bv_3)) (bvashr (bvsub #x7d2fee69  bv_2) (bvmul bv_4 bv_2))))
(assert (=> (xor (bvslt #xcfbe0f58  #xa7710977 ) (not true)) (and (bvsgt #xb468b8a1  bv_1) (bvult bv_2 #x6e997863 ))))
(assert (bvsge (bvashr (bvshl #xacb9ba4a  #xb597f6e0 ) (bvsrem #xe061b306  #x86c28d29 )) (bvsdiv (bvudiv bv_3 #x4f40ebbc ) (bvxnor bv_4 bv_3))))
(assert (bvult (bvor (bvsmod #x6852dc14  #x9911ae5d ) (bvor bv_3 #xe1bda08d )) (bvxor (bvsub bv_1 bv_2) (bvurem #x92229fc0  bv_3))))
(assert (not (bvule (bvsdiv #xb1dc9660  #x6e259d2b ) (bvmul #x84dedf1d  #x7cb72218 ))))
(check-sat)
(exit)
