{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1492779556481 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1492779556482 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 21 19:59:09 2017 " "Processing started: Fri Apr 21 19:59:09 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1492779556482 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779556482 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta soc_system -c soc_system " "Command: quartus_sta soc_system -c soc_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779556482 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779557190 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779559720 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779559766 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779559766 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1492779561962 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1492779561962 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1492779561962 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1492779561962 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1492779561962 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1492779561962 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1492779561962 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1492779561962 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1492779561962 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1492779561962 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1492779561962 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1492779561962 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1492779561962 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1492779561962 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1492779561962 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1492779561962 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1492779561962 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1492779561962 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1492779561962 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1492779561962 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1492779561962 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1492779561962 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1492779561962 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1492779561962 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1492779561962 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1492779561962 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1492779561962 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1492779561962 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1492779561962 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1492779561962 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1492779561962 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1492779561962 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1492779561962 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779561962 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779562323 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779562389 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779562426 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779562449 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779562491 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779562492 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779563261 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563465 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563465 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563465 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563478 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563478 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563478 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779563500 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563508 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563508 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563509 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563509 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563509 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563509 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563509 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563509 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563509 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563509 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563509 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563509 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563509 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563510 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563510 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563510 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563510 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563510 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563510 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563510 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563510 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563510 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563510 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563510 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563511 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563511 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563511 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563511 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563511 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563511 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563511 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563511 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563511 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563511 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563511 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563511 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563511 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563512 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563512 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563512 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563512 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563512 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563512 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563512 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563512 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 16 hps_io_hps_io_qspi_inst_IO0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563512 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to *" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563512 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563512 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563512 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563512 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 18 hps_io_hps_io_qspi_inst_IO1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563513 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to *" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563513 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563513 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563513 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563513 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 20 hps_io_hps_io_qspi_inst_IO2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563513 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to *" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563513 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563513 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563513 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563513 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 22 hps_io_hps_io_qspi_inst_IO3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563513 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to *" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563513 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563513 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(23): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563514 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563514 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 24 hps_io_hps_io_qspi_inst_SS0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563514 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563514 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563514 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 25 hps_io_hps_io_qspi_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563514 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 25 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(25): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563514 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563514 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 26 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563514 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563514 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563514 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 27 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(27): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563515 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563515 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 28 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563515 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563515 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563515 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 29 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(29): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563515 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563515 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 30 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563515 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563515 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563515 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 31 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(31): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563515 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563515 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 32 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563515 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563516 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563516 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 33 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563516 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563516 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563516 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563516 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563516 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 35 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563516 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563516 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563516 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563516 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563516 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563516 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563517 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563517 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563517 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563517 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563517 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563517 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563517 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563517 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563517 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563517 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563517 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563517 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563517 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563517 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563518 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563518 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563518 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563518 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563518 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563518 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563518 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563518 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(46): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563519 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563519 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 47 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563519 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563519 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563519 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563519 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563519 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 49 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563519 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563519 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563519 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563519 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563519 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 51 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563519 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563520 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563520 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563520 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563520 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 53 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563520 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563520 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563520 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 54 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563520 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563520 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563520 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 55 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563520 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563520 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563520 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 56 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563521 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563521 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563521 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 57 hps_io_hps_io_spim0_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(57): hps_io_hps_io_spim0_inst_CLK could not be matched with a port" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563521 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 57 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(57): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_CLK\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563521 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563521 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 58 hps_io_hps_io_spim0_inst_MOSI port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(58): hps_io_hps_io_spim0_inst_MOSI could not be matched with a port" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563521 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_MOSI\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563521 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563521 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 59 hps_io_hps_io_spim0_inst_MISO port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(59): hps_io_hps_io_spim0_inst_MISO could not be matched with a port" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563521 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim0_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim0_inst_MISO\] -to *" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563521 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563521 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 60 hps_io_hps_io_spim0_inst_SS0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(60): hps_io_hps_io_spim0_inst_SS0 could not be matched with a port" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563522 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_SS0\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563522 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563522 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 61 hps_io_hps_io_spim1_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(61): hps_io_hps_io_spim1_inst_CLK could not be matched with a port" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563522 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 61 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(61): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563522 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563522 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 62 hps_io_hps_io_spim1_inst_MOSI port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(62): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563522 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563522 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563522 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 63 hps_io_hps_io_spim1_inst_MISO port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(63): hps_io_hps_io_spim1_inst_MISO could not be matched with a port" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563522 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to *" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563523 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563523 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 64 hps_io_hps_io_spim1_inst_SS0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(64): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563523 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563523 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563523 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 65 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(65): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563523 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563523 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563523 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 66 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(66): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563523 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563523 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563523 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 67 hps_io_hps_io_i2c1_inst_SDA port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(67): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563524 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to *" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563524 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563524 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563524 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563524 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 69 hps_io_hps_io_i2c1_inst_SCL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(69): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563524 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 69 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to *" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563524 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563524 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563524 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563524 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 71 hps_io_hps_io_gpio_inst_GPIO00 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO00 could not be matched with a port" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563524 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 71 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO00\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO00\] -to *" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563524 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563524 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO00\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO00\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563524 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563524 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 73 hps_io_hps_io_gpio_inst_GPIO09 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(73): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563525 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 73 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(73): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to *" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563525 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563525 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563525 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563525 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 75 hps_io_hps_io_gpio_inst_GPIO35 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(75): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563525 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 75 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(75): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563525 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563525 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563525 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563525 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 77 hps_io_hps_io_gpio_inst_GPIO40 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(77): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563525 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 77 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(77): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to *" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563525 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563525 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563526 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563526 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 79 hps_io_hps_io_gpio_inst_GPIO48 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(79): hps_io_hps_io_gpio_inst_GPIO48 could not be matched with a port" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563526 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 79 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(79): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to *" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563526 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563526 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563526 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563526 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 81 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(81): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563526 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 81 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(81): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563526 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563526 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563526 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563526 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 83 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(83): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563526 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 83 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563527 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563527 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563527 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563527 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 85 hps_io_hps_io_gpio_inst_GPIO55 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(85): hps_io_hps_io_gpio_inst_GPIO55 could not be matched with a port" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563527 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 85 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(85): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO55\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO55\] -to *" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563527 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563527 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO55\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO55\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563527 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563527 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 87 hps_io_hps_io_gpio_inst_GPIO56 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(87): hps_io_hps_io_gpio_inst_GPIO56 could not be matched with a port" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563527 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 87 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(87): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO56\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO56\] -to *" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563527 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563527 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(88): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO56\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO56\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563527 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563527 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 89 hps_io_hps_io_gpio_inst_GPIO61 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(89): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563528 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 89 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(89): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to *" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563528 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563528 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563528 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563528 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 91 hps_io_hps_io_gpio_inst_GPIO62 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(91): hps_io_hps_io_gpio_inst_GPIO62 could not be matched with a port" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563528 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 91 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(91): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO62\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO62\] -to *" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563528 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563528 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO62\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO62\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563528 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563528 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563529 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 3 *fpga_interfaces\|f2sdram~FF_3768 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(3): *fpga_interfaces\|f2sdram~FF_3768 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563537 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 3 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(3): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3768\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3768\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563537 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563537 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 4 *fpga_interfaces\|f2sdram~FF_3769 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(4): *fpga_interfaces\|f2sdram~FF_3769 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563545 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 4 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(4): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3769\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3769\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563545 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563545 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 5 *fpga_interfaces\|f2sdram~FF_3770 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(5): *fpga_interfaces\|f2sdram~FF_3770 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563552 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 5 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(5): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563553 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563553 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 6 *fpga_interfaces\|f2sdram~FF_3771 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(6): *fpga_interfaces\|f2sdram~FF_3771 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563561 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563561 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563561 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 7 *fpga_interfaces\|f2sdram~FF_3773 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(7): *fpga_interfaces\|f2sdram~FF_3773 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563568 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3773\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3773\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563569 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 8 *fpga_interfaces\|f2sdram~FF_3774 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(8): *fpga_interfaces\|f2sdram~FF_3774 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563576 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 8 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(8): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3774\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3774\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563577 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563577 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 9 *fpga_interfaces\|f2sdram~FF_3775 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(9): *fpga_interfaces\|f2sdram~FF_3775 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563585 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 9 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(9): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563585 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563585 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 10 *fpga_interfaces\|f2sdram~FF_3776 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(10): *fpga_interfaces\|f2sdram~FF_3776 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563593 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563593 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563593 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 11 *fpga_interfaces\|f2sdram~FF_3778 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(11): *fpga_interfaces\|f2sdram~FF_3778 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563601 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 11 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(11): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3778\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3778\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563601 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563601 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 12 *fpga_interfaces\|f2sdram~FF_3779 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(12): *fpga_interfaces\|f2sdram~FF_3779 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563608 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3779\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3779\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563608 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563608 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 13 *fpga_interfaces\|f2sdram~FF_3780 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(13): *fpga_interfaces\|f2sdram~FF_3780 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563616 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3780\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3780\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563616 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563616 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 14 *fpga_interfaces\|f2sdram~FF_3781 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(14): *fpga_interfaces\|f2sdram~FF_3781 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563624 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563624 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563624 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 15 *fpga_interfaces\|f2sdram~FF_3783 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(15): *fpga_interfaces\|f2sdram~FF_3783 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563632 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3783\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3783\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563632 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563632 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 16 *fpga_interfaces\|f2sdram~FF_3784 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(16): *fpga_interfaces\|f2sdram~FF_3784 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563640 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3784\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3784\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563640 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563640 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 17 *fpga_interfaces\|f2sdram~FF_3785 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(17): *fpga_interfaces\|f2sdram~FF_3785 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563648 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 17 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(17): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3785\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3785\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563648 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563648 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 18 *fpga_interfaces\|f2sdram~FF_3786 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(18): *fpga_interfaces\|f2sdram~FF_3786 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563656 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3786\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3786\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563656 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563656 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 19 *fpga_interfaces\|f2sdram~FF_3790 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(19): *fpga_interfaces\|f2sdram~FF_3790 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563665 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 19 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(19): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3790\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3790\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563665 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563665 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 20 *fpga_interfaces\|f2sdram~FF_3792 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(20): *fpga_interfaces\|f2sdram~FF_3792 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563673 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563673 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563673 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 21 *fpga_interfaces\|f2sdram~FF_3793 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(21): *fpga_interfaces\|f2sdram~FF_3793 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563681 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 21 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(21): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563681 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563681 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 22 *fpga_interfaces\|f2sdram~FF_3795 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(22): *fpga_interfaces\|f2sdram~FF_3795 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563689 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3795\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3795\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563689 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563689 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 23 *fpga_interfaces\|f2sdram~FF_3796 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(23): *fpga_interfaces\|f2sdram~FF_3796 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563697 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563697 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563697 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 24 *fpga_interfaces\|f2sdram~FF_3797 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(24): *fpga_interfaces\|f2sdram~FF_3797 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563704 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 24 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(24): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563705 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563705 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 25 *fpga_interfaces\|f2sdram~FF_3798 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(25): *fpga_interfaces\|f2sdram~FF_3798 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563713 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 25 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(25): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3798\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3798\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563713 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563713 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 26 *fpga_interfaces\|f2sdram~FF_3799 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(26): *fpga_interfaces\|f2sdram~FF_3799 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563720 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3799\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3799\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563721 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563721 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 27 *fpga_interfaces\|f2sdram~FF_3800 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(27): *fpga_interfaces\|f2sdram~FF_3800 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563728 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563728 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563728 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 28 *fpga_interfaces\|f2sdram~FF_3802 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(28): *fpga_interfaces\|f2sdram~FF_3802 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563736 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3802\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3802\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563736 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563736 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 29 *fpga_interfaces\|f2sdram~FF_3803 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(29): *fpga_interfaces\|f2sdram~FF_3803 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 29 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3803\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3803\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563745 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563745 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 30 *fpga_interfaces\|f2sdram~FF_3805 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(30): *fpga_interfaces\|f2sdram~FF_3805 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563753 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563753 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563753 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 31 *fpga_interfaces\|f2sdram~FF_3806 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(31): *fpga_interfaces\|f2sdram~FF_3806 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 31 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(31): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3806\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3806\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563761 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563761 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 32 *fpga_interfaces\|f2sdram~FF_3808 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(32): *fpga_interfaces\|f2sdram~FF_3808 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563769 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 32 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(32): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3808\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3808\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563769 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563769 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 33 *fpga_interfaces\|f2sdram~FF_3809 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(33): *fpga_interfaces\|f2sdram~FF_3809 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563777 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563777 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563777 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 34 *fpga_interfaces\|f2sdram~FF_3811 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(34): *fpga_interfaces\|f2sdram~FF_3811 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563785 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 34 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(34): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3811\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3811\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563785 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563785 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 35 *fpga_interfaces\|f2sdram~FF_3812 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(35): *fpga_interfaces\|f2sdram~FF_3812 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563793 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3812\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3812\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563793 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563793 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 36 *fpga_interfaces\|f2sdram~FF_3813 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(36): *fpga_interfaces\|f2sdram~FF_3813 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563801 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 36 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(36): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3813\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3813\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563801 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563801 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 37 *fpga_interfaces\|f2sdram~FF_3815 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(37): *fpga_interfaces\|f2sdram~FF_3815 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563809 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3815\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3815\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563809 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563809 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 38 *fpga_interfaces\|f2sdram~FF_3816 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(38): *fpga_interfaces\|f2sdram~FF_3816 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563816 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 38 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(38): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3816\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3816\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563817 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563817 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 39 *fpga_interfaces\|f2sdram~FF_3817 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(39): *fpga_interfaces\|f2sdram~FF_3817 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563824 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563824 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563824 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 40 *fpga_interfaces\|f2sdram~FF_3818 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(40): *fpga_interfaces\|f2sdram~FF_3818 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563832 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 40 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(40): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563832 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563832 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 41 *fpga_interfaces\|f2sdram~FF_3820 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(41): *fpga_interfaces\|f2sdram~FF_3820 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563840 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3820\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3820\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563840 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563840 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 42 *fpga_interfaces\|f2sdram~FF_3821 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(42): *fpga_interfaces\|f2sdram~FF_3821 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 42 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(42): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3821\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3821\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563848 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563848 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 43 *fpga_interfaces\|f2sdram~FF_3822 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(43): *fpga_interfaces\|f2sdram~FF_3822 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563856 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563856 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563856 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 44 *fpga_interfaces\|f2sdram~FF_3823 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(44): *fpga_interfaces\|f2sdram~FF_3823 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563863 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 44 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(44): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563863 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563863 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 45 *fpga_interfaces\|f2sdram~FF_3830 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(45): *fpga_interfaces\|f2sdram~FF_3830 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563871 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3830\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3830\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563871 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563871 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 46 *fpga_interfaces\|f2sdram~FF_3831 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(46): *fpga_interfaces\|f2sdram~FF_3831 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563879 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3831\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3831\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563879 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563879 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 47 *fpga_interfaces\|f2sdram~FF_3832 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(47): *fpga_interfaces\|f2sdram~FF_3832 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563887 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563887 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563887 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 48 *fpga_interfaces\|f2sdram~FF_3834 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(48): *fpga_interfaces\|f2sdram~FF_3834 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563894 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3834\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3834\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563894 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563894 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 49 *fpga_interfaces\|f2sdram~FF_3835 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(49): *fpga_interfaces\|f2sdram~FF_3835 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563902 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3835\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3835\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563902 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563902 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 50 *fpga_interfaces\|f2sdram~FF_3837 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(50): *fpga_interfaces\|f2sdram~FF_3837 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563909 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563909 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563909 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 51 *fpga_interfaces\|f2sdram~FF_4494 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(51): *fpga_interfaces\|f2sdram~FF_4494 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563917 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4494\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4494\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563917 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563917 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 52 *fpga_interfaces\|f2sdram~FF_4495 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(52): *fpga_interfaces\|f2sdram~FF_4495 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563924 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 52 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(52): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4495\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4495\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563924 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563924 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 53 *fpga_interfaces\|f2sdram~FF_4496 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(53): *fpga_interfaces\|f2sdram~FF_4496 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563932 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4496\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4496\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563932 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563932 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 54 *fpga_interfaces\|f2sdram~FF_4497 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(54): *fpga_interfaces\|f2sdram~FF_4497 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563940 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 54 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(54): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4497\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4497\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563940 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563940 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 55 *fpga_interfaces\|f2sdram~FF_4498 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(55): *fpga_interfaces\|f2sdram~FF_4498 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563948 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4498\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4498\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563948 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563948 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 56 *fpga_interfaces\|f2sdram~FF_4499 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(56): *fpga_interfaces\|f2sdram~FF_4499 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563956 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4499\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4499\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563956 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563956 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 57 *fpga_interfaces\|f2sdram~FF_4500 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(57): *fpga_interfaces\|f2sdram~FF_4500 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563963 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 57 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(57): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4500\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4500\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563963 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563963 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 58 *fpga_interfaces\|f2sdram~FF_4501 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(58): *fpga_interfaces\|f2sdram~FF_4501 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563971 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 58 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(58): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4501\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4501\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563971 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563971 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 59 *fpga_interfaces\|f2sdram~FF_4502 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(59): *fpga_interfaces\|f2sdram~FF_4502 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563979 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4502\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4502\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563979 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563979 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 60 *fpga_interfaces\|f2sdram~FF_4503 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(60): *fpga_interfaces\|f2sdram~FF_4503 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563987 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 60 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(60): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4503\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4503\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563987 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563987 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 61 *fpga_interfaces\|f2sdram~FF_4504 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(61): *fpga_interfaces\|f2sdram~FF_4504 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563995 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4504\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4504\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779563995 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779563995 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 62 *fpga_interfaces\|f2sdram~FF_4505 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(62): *fpga_interfaces\|f2sdram~FF_4505 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564003 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 62 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(62): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4505\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4505\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779564003 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564003 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 63 *fpga_interfaces\|f2sdram~FF_4506 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(63): *fpga_interfaces\|f2sdram~FF_4506 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564011 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4506\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4506\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779564011 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564011 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 64 *fpga_interfaces\|f2sdram~FF_1054 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(64): *fpga_interfaces\|f2sdram~FF_1054 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564019 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1054\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1054\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779564019 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564019 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 65 *fpga_interfaces\|f2sdram~FF_1055 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(65): *fpga_interfaces\|f2sdram~FF_1055 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564027 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 65 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(65): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1055\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1055\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779564027 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564027 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 66 *fpga_interfaces\|f2sdram~FF_1056 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(66): *fpga_interfaces\|f2sdram~FF_1056 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564035 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779564035 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564035 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 67 *fpga_interfaces\|f2sdram~FF_1057 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(67): *fpga_interfaces\|f2sdram~FF_1057 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564043 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 67 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(67): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779564044 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564044 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 68 *fpga_interfaces\|f2sdram~FF_1118 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(68): *fpga_interfaces\|f2sdram~FF_1118 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564051 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1118\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1118\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779564051 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564051 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 69 *fpga_interfaces\|f2sdram~FF_1119 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(69): *fpga_interfaces\|f2sdram~FF_1119 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(69): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1119\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1119\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779564060 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564060 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 70 *fpga_interfaces\|f2sdram~FF_1120 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(70): *fpga_interfaces\|f2sdram~FF_1120 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564068 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779564068 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564068 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 71 *fpga_interfaces\|f2sdram~FF_1121 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(71): *fpga_interfaces\|f2sdram~FF_1121 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564076 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779564076 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564076 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 72 *fpga_interfaces\|f2sdram~FF_3405 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(72): *fpga_interfaces\|f2sdram~FF_3405 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564084 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779564084 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564084 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 73 *fpga_interfaces\|f2sdram~FF_3408 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(73): *fpga_interfaces\|f2sdram~FF_3408 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564092 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3408\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3408\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779564092 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564092 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 74 *fpga_interfaces\|f2sdram~FF_3409 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(74): *fpga_interfaces\|f2sdram~FF_3409 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779564100 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564100 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 75 *fpga_interfaces\|f2sdram~FF_3410 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(75): *fpga_interfaces\|f2sdram~FF_3410 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564108 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779564108 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564108 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 76 *fpga_interfaces\|f2sdram~FF_3414 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(76): *fpga_interfaces\|f2sdram~FF_3414 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564116 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779564117 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564117 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 77 *fpga_interfaces\|f2sdram~FF_3417 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(77): *fpga_interfaces\|f2sdram~FF_3417 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564124 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3417\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3417\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779564125 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564125 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 78 *fpga_interfaces\|f2sdram~FF_3418 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(78): *fpga_interfaces\|f2sdram~FF_3418 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564133 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779564133 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564133 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 79 *fpga_interfaces\|f2sdram~FF_3419 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(79): *fpga_interfaces\|f2sdram~FF_3419 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564142 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779564142 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564142 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 80 *fpga_interfaces\|f2sdram~FF_798 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(80): *fpga_interfaces\|f2sdram~FF_798 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564150 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_798\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_798\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779564150 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564150 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 81 *fpga_interfaces\|f2sdram~FF_799 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(81): *fpga_interfaces\|f2sdram~FF_799 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564158 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 81 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(81): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_799\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_799\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779564158 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564158 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 82 *fpga_interfaces\|f2sdram~FF_800 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(82): *fpga_interfaces\|f2sdram~FF_800 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564165 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_800\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_800\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779564166 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564166 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 83 *fpga_interfaces\|f2sdram~FF_801 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(83): *fpga_interfaces\|f2sdram~FF_801 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564173 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 83 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(83): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_801\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_801\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779564173 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564173 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 84 *fpga_interfaces\|f2sdram~FF_862 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(84): *fpga_interfaces\|f2sdram~FF_862 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564180 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_862\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_862\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779564180 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564180 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 85 *fpga_interfaces\|f2sdram~FF_863 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(85): *fpga_interfaces\|f2sdram~FF_863 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564187 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(85): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_863\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_863\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779564188 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564188 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 86 *fpga_interfaces\|f2sdram~FF_864 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(86): *fpga_interfaces\|f2sdram~FF_864 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564195 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779564196 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564196 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 87 *fpga_interfaces\|f2sdram~FF_865 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(87): *fpga_interfaces\|f2sdram~FF_865 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564203 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779564203 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564203 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 88 *fpga_interfaces\|f2sdram~FF_926 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(88): *fpga_interfaces\|f2sdram~FF_926 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564210 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(88): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_926\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_926\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779564210 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564210 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 89 *fpga_interfaces\|f2sdram~FF_927 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(89): *fpga_interfaces\|f2sdram~FF_927 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564217 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(89): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_927\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_927\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779564217 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564217 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 90 *fpga_interfaces\|f2sdram~FF_928 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(90): *fpga_interfaces\|f2sdram~FF_928 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564225 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779564225 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564225 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 91 *fpga_interfaces\|f2sdram~FF_929 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(91): *fpga_interfaces\|f2sdram~FF_929 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564232 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779564232 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564232 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 92 *fpga_interfaces\|f2sdram~FF_990 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(92): *fpga_interfaces\|f2sdram~FF_990 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564241 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_990\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_990\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779564241 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564241 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 93 *fpga_interfaces\|f2sdram~FF_991 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(93): *fpga_interfaces\|f2sdram~FF_991 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564248 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 93 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(93): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_991\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_991\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779564248 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564248 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 94 *fpga_interfaces\|f2sdram~FF_992 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(94): *fpga_interfaces\|f2sdram~FF_992 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564255 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779564256 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564256 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 95 *fpga_interfaces\|f2sdram~FF_993 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(95): *fpga_interfaces\|f2sdram~FF_993 could not be matched with a register" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564263 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779564263 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564263 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/soc_system_DDR3_FPGA_p0.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/soc_system_DDR3_FPGA_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564263 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779564266 ""}
{ "Info" "0" "" "Initializing DDR database for CORE soc_system_DDR3_FPGA_p0" {  } {  } 0 0 "Initializing DDR database for CORE soc_system_DDR3_FPGA_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779564267 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: soc_system_DDR3_FPGA_p0 INSTANCE: u0\|ddr3_fpga" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: soc_system_DDR3_FPGA_p0 INSTANCE: u0\|ddr3_fpga" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779565015 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779565406 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system_timing.sdc " "Reading SDC File: 'soc_system_timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779565407 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "OSC_50_B3B " "Overwriting existing clock: OSC_50_B3B" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779565407 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 7 OSC_50_B4A port " "Ignored filter at soc_system_timing.sdc(7): OSC_50_B4A could not be matched with a port" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system_timing.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system_timing.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779565407 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock soc_system_timing.sdc 7 Argument <targets> is an empty collection " "Ignored create_clock at soc_system_timing.sdc(7): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports OSC_50_B4A\] " "create_clock -period 20 \[get_ports OSC_50_B4A\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system_timing.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system_timing.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779565407 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system_timing.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system_timing.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779565407 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 8 OSC_50_B5B port " "Ignored filter at soc_system_timing.sdc(8): OSC_50_B5B could not be matched with a port" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system_timing.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system_timing.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779565408 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock soc_system_timing.sdc 8 Argument <targets> is an empty collection " "Ignored create_clock at soc_system_timing.sdc(8): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports OSC_50_B5B\] " "create_clock -period 20 \[get_ports OSC_50_B5B\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system_timing.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system_timing.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779565408 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system_timing.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system_timing.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779565408 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 9 OSC_50_B8A port " "Ignored filter at soc_system_timing.sdc(9): OSC_50_B8A could not be matched with a port" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system_timing.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system_timing.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779565408 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock soc_system_timing.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at soc_system_timing.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports OSC_50_B8A\] " "create_clock -period 20 \[get_ports OSC_50_B8A\]" {  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system_timing.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system_timing.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1492779565408 ""}  } { { "/home/hohaidang/sockit_ghrd_lab4/soc_system_timing.sdc" "" { Text "/home/hohaidang/sockit_ghrd_lab4/soc_system_timing.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779565408 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u0\|ddr3_fpga\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk " " You called derive_pll_clocks. User-defined clock found on pll: u0\|ddr3_fpga\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779565409 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u0\|ddr3_fpga\|pll0\|pll4~PLL_OUTPUT_COUNTER\|divclk " " You called derive_pll_clocks. User-defined clock found on pll: u0\|ddr3_fpga\|pll0\|pll4~PLL_OUTPUT_COUNTER\|divclk. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779565409 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u0\|ddr3_fpga\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk " " You called derive_pll_clocks. User-defined clock found on pll: u0\|ddr3_fpga\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779565409 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u0\|ddr3_fpga\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk " " You called derive_pll_clocks. User-defined clock found on pll: u0\|ddr3_fpga\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779565409 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u0\|ddr3_fpga\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk " " You called derive_pll_clocks. User-defined clock found on pll: u0\|ddr3_fpga\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779565409 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u0\|ddr3_fpga\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk " " You called derive_pll_clocks. User-defined clock found on pll: u0\|ddr3_fpga\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779565409 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u0\|ddr3_fpga\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER\|divclk " " You called derive_pll_clocks. User-defined clock found on pll: u0\|ddr3_fpga\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER\|divclk. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779565409 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779565409 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1492779565459 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779565459 "|ghrd_top|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C_CLK " "Node: HPS_I2C_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C_CLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1492779565459 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779565459 "|ghrd_top|HPS_I2C_CLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama0~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama0~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama0~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama10~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama10~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama10~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama11~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama11~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama11~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama12~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama12~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama12~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama13~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama13~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama13~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama14~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama14~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama14~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama15~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama15~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama15~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama16~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama16~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama16~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama17~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama17~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama17~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama18~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama18~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama18~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama19~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama19~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama19~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama1~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama1~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama1~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama20~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama20~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama20~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama21~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama21~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama21~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama22~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama22~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama22~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama23~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama23~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama23~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama24~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama24~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama24~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama25~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama25~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama25~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama26~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama26~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama26~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama27~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama27~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama27~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama28~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama28~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama28~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama2~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama2~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama2~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama32~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama32~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama32~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama33~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama33~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama33~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama34~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama34~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama34~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama35~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama35~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama35~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama36~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama36~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama36~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama37~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama37~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama37~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama38~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama38~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama38~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama38~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama39~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama39~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama39~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama39~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama3~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama3~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama3~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama40~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama40~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama40~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama40~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama41~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama41~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama41~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama41~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama42~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama42~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama42~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama42~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama43~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama43~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama43~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama43~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama44~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama44~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama44~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama44~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama45~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama45~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama45~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama45~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama46~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama46~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama46~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama46~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama47~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama47~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama47~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama47~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama48~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama48~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama48~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama48~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama49~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama49~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama49~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama49~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama4~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama4~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama4~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama50~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama50~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama50~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama50~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama51~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama51~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama51~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama51~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama52~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama52~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama52~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama52~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama53~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama53~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama53~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama53~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama54~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama54~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama54~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama54~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama55~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama55~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama55~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama55~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama56~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama56~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama56~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama56~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama57~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama57~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama57~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama57~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama58~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama58~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama58~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama58~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama59~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama59~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama59~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama59~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama5~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama5~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama5~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama60~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama60~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama60~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama60~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama6~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama6~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama6~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama7~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama7~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama7~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama8~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama8~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama8~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama9~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama9~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama9~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama0~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama0~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama0~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama10~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama10~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama10~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama11~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama11~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama11~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama12~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama12~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama12~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama13~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama13~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama13~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama14~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama14~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama14~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama15~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama15~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama15~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama16~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama16~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama16~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama17~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama17~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama17~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama18~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama18~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama18~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama19~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama19~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama19~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama1~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama1~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama1~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama20~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama20~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama20~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama21~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama21~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama21~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama22~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama22~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama22~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama23~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama23~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama23~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama24~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama24~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama24~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama25~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama25~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama25~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama26~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama26~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama26~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama27~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama27~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama27~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama28~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama28~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama28~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama29~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama29~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama29~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama2~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama2~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama2~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama30~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama30~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama30~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama31~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama31~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama31~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama3~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama3~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama3~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama4~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama4~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama4~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama5~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama5~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama5~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama6~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama6~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama6~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama7~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama7~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama7~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama8~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama8~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama8~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama9~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama9~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama9~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama0~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama0~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama0~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama1~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama1~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama1~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama2~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama2~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama2~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama3~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama3~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama3~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama4~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama4~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama4~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama5~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama5~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama5~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama6~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama6~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama6~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama7~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama7~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama7~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama8~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama8~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama8~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|ddr3_fpga\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|ddr3_fpga\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|ddr3_fpga\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|ddr3_fpga\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: u0\|ddr3_fpga\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|ddr3_fpga\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|ddr3_fpga\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|ddr3_fpga\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|ddr3_fpga\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|pll0\|pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|ddr3_fpga\|pll0\|pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|ddr3_fpga\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|ddr3_fpga\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692 " "From: u0\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779565528 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779565528 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779566677 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779566678 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_write_clk (Rise) DDR3_CK_p (Rise) 0.216 0.230 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_write_clk (Rise) to DDR3_CK_p (Rise) has uncertainty 0.216 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk (Rise) DDR3_CK_p (Rise) 0.216 0.230 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk (Rise) to DDR3_CK_p (Rise) has uncertainty 0.216 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk (Rise) DDR3_CK_p (Rise) 0.216 0.220 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk (Rise) to DDR3_CK_p (Rise) has uncertainty 0.216 that is less than the recommended uncertainty 0.220" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk (Fall) DDR3_CK_p (Rise) 0.216 0.230 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk (Fall) to DDR3_CK_p (Rise) has uncertainty 0.216 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk (Fall) DDR3_CK_p (Rise) 0.216 0.220 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk (Fall) to DDR3_CK_p (Rise) has uncertainty 0.216 that is less than the recommended uncertainty 0.220" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[0\]_IN (Rise) DDR3_DQS_p\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[0\]_IN (Rise) to DDR3_DQS_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[0\]_IN (Rise) DDR3_DQS_p\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[0\]_IN (Rise) to DDR3_DQS_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[1\]_IN (Rise) DDR3_DQS_p\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[1\]_IN (Rise) to DDR3_DQS_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[1\]_IN (Rise) DDR3_DQS_p\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[1\]_IN (Rise) to DDR3_DQS_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[2\]_IN (Rise) DDR3_DQS_p\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[2\]_IN (Rise) to DDR3_DQS_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[2\]_IN (Rise) DDR3_DQS_p\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[2\]_IN (Rise) to DDR3_DQS_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[3\]_IN (Rise) DDR3_DQS_p\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[3\]_IN (Rise) to DDR3_DQS_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[3\]_IN (Rise) DDR3_DQS_p\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[3\]_IN (Rise) to DDR3_DQS_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.240 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Fall) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Fall) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Fall) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Fall) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.240 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Fall) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Fall) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Fall) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Fall) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[2\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[2\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[2\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[2\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.240 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Rise) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Rise) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Rise) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Rise) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Fall) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Fall) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Fall) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Fall) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[3\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[3\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[3\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[3\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.240 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Rise) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Rise) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Rise) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Rise) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Fall) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Fall) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Fall) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Fall) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[2\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[2\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[2\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[2\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[3\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[3\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[3\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[3\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779566700 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779566700 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779566706 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779566747 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1492779567922 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779567922 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.683 " "Worst-case setup slack is -4.683" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779567923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779567923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.683           -2998.054 u0\|ddr3_fpga\|pll0\|pll_afi_clk  " "   -4.683           -2998.054 u0\|ddr3_fpga\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779567923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_phy_clk  " "    0.402               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779567923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.588               0.000 u0\|ddr3_fpga\|pll0\|pll_dq_write_clk  " "    0.588               0.000 u0\|ddr3_fpga\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779567923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.835               0.000 u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk  " "    0.835               0.000 u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779567923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.140               0.000 u0\|ddr3_fpga\|pll0\|pll_avl_clk  " "    1.140               0.000 u0\|ddr3_fpga\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779567923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.351               0.000 u0\|ddr3_fpga\|pll0\|pll_write_clk  " "    1.351               0.000 u0\|ddr3_fpga\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779567923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.435               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.435               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779567923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.774               0.000 OSC_50_B3B  " "    6.774               0.000 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779567923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.384               0.000 altera_reserved_tck  " "    7.384               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779567923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.699               0.000 u0\|ddr3_fpga\|pll0\|pll_config_clk  " "    7.699               0.000 u0\|ddr3_fpga\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779567923 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779567923 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.188 " "Worst-case hold slack is 0.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779568147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779568147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.188               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779568147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303               0.000 u0\|ddr3_fpga\|pll0\|pll_write_clk  " "    0.303               0.000 u0\|ddr3_fpga\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779568147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.318               0.000 OSC_50_B3B  " "    0.318               0.000 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779568147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_clk  " "    0.399               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779568147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409               0.000 u0\|ddr3_fpga\|pll0\|pll_avl_clk  " "    0.409               0.000 u0\|ddr3_fpga\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779568147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.489               0.000 u0\|ddr3_fpga\|pll0\|pll_config_clk  " "    0.489               0.000 u0\|ddr3_fpga\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779568147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.523               0.000 altera_reserved_tck  " "    0.523               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779568147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.538               0.000 u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk  " "    0.538               0.000 u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779568147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.609               0.000 u0\|ddr3_fpga\|pll0\|pll_dq_write_clk  " "    0.609               0.000 u0\|ddr3_fpga\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779568147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.561               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_phy_clk  " "    1.561               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779568147 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779568147 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.213 " "Worst-case recovery slack is -1.213" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779568198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779568198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.213           -3452.271 u0\|ddr3_fpga\|pll0\|pll_afi_clk  " "   -1.213           -3452.271 u0\|ddr3_fpga\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779568198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.182               0.000 u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk  " "    1.182               0.000 u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779568198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.648               0.000 u0\|ddr3_fpga\|pll0\|pll_write_clk  " "    1.648               0.000 u0\|ddr3_fpga\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779568198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.839               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.839               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779568198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.705               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_phy_clk  " "    7.705               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779568198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.821               0.000 altera_reserved_tck  " "   12.821               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779568198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.183               0.000 OSC_50_B3B  " "   13.183               0.000 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779568198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.065               0.000 u0\|ddr3_fpga\|pll0\|pll_avl_clk  " "   14.065               0.000 u0\|ddr3_fpga\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779568198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.156               0.000 u0\|ddr3_fpga\|pll0\|pll_config_clk  " "   17.156               0.000 u0\|ddr3_fpga\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779568198 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779568198 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.593 " "Worst-case removal slack is 0.593" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779568252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779568252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.593               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.593               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779568252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.812               0.000 OSC_50_B3B  " "    0.812               0.000 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779568252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.825               0.000 u0\|ddr3_fpga\|pll0\|pll_avl_clk  " "    0.825               0.000 u0\|ddr3_fpga\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779568252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.060               0.000 altera_reserved_tck  " "    1.060               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779568252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.175               0.000 u0\|ddr3_fpga\|pll0\|pll_config_clk  " "    1.175               0.000 u0\|ddr3_fpga\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779568252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.186               0.000 u0\|ddr3_fpga\|pll0\|pll_write_clk  " "    1.186               0.000 u0\|ddr3_fpga\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779568252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.348               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_clk  " "    1.348               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779568252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.401               0.000 u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk  " "    1.401               0.000 u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779568252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.664               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_phy_clk  " "    1.664               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779568252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779568252 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.390 " "Worst-case minimum pulse width slack is 0.390" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779568262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779568262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.390               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779568262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.406               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.406               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779568262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.832               0.000 u0\|ddr3_fpga\|pll0\|pll_dq_write_clk  " "    0.832               0.000 u0\|ddr3_fpga\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779568262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.836               0.000 u0\|ddr3_fpga\|pll0\|pll_write_clk  " "    0.836               0.000 u0\|ddr3_fpga\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779568262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.111               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_clk  " "    1.111               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779568262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.253               0.000 u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk  " "    2.253               0.000 u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779568262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.498               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_phy_clk  " "    2.498               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779568262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.144               0.000 OSC_50_B3B  " "    8.144               0.000 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779568262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.373               0.000 u0\|ddr3_fpga\|pll0\|pll_avl_clk  " "    8.373               0.000 u0\|ddr3_fpga\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779568262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.377               0.000 altera_reserved_tck  " "   15.377               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779568262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.869               0.000 u0\|ddr3_fpga\|pll0\|pll_config_clk  " "   18.869               0.000 u0\|ddr3_fpga\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779568262 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779568262 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779568263 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 106 synchronizer chains. " "Report Metastability: Found 106 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1492779568467 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779568467 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779568654 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779569300 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.435 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.435" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779570395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779570395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779570395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779570395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779570395 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779570395 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.188 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.188" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779570429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779570429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779570429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779570429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779570429 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779570429 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 2.839 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 2.839" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779570462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779570462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779570462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779570462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779570462 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779570462 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.593 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.593" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779570496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779570496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779570496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779570496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779570496 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779570496 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779570581 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779570581 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 85C Model)               \|  0.573  0.549" {  } {  } 0 0 "Address Command (Slow 1100mV 85C Model)               \|  0.573  0.549" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779570581 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.209     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.209     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779570581 ""}
{ "Info" "0" "" "Core (Slow 1100mV 85C Model)                          \|  1.435  0.188" {  } {  } 0 0 "Core (Slow 1100mV 85C Model)                          \|  1.435  0.188" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779570581 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  2.839  0.593" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  2.839  0.593" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779570581 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.556  0.203" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.556  0.203" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779570581 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 85C Model)                     \|  0.408  0.408" {  } {  } 0 0 "Postamble (Slow 1100mV 85C Model)                     \|  0.408  0.408" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779570581 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 85C Model)                  \|  0.144  0.097" {  } {  } 0 0 "Read Capture (Slow 1100mV 85C Model)                  \|  0.144  0.097" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779570581 ""}
{ "Info" "0" "" "Write (Slow 1100mV 85C Model)                         \|  0.152  0.152" {  } {  } 0 0 "Write (Slow 1100mV 85C Model)                         \|  0.152  0.152" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779570581 ""}
{ "Info" "0" "" "Initializing DDR database for CORE soc_system_DDR3_FPGA_p0" {  } {  } 0 0 "Initializing DDR database for CORE soc_system_DDR3_FPGA_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779570831 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: soc_system_DDR3_FPGA_p0 INSTANCE: u0\|ddr3_fpga" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: soc_system_DDR3_FPGA_p0 INSTANCE: u0\|ddr3_fpga" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779571505 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (10 violated).  Worst case slack is -2.520 " "Report Timing: Found 10 setup paths (10 violated).  Worst case slack is -2.520" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr3_fpga\|*\}\] \[get_registers \{\{*:u0\|*:ddr3_fpga\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:ddr3_fpga\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr3_fpga\|*\}\] \[get_registers \{\{*:u0\|*:ddr3_fpga\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:ddr3_fpga\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779572811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779572811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779572811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779572811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr3_fpga Core (setup)\} " "-panel_name \{u0\|ddr3_fpga Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779572811 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779572811 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.303 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.303" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr3_fpga\|*\}\] \[get_registers \{\{*:u0\|*:ddr3_fpga\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:ddr3_fpga\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr3_fpga\|*\}\] \[get_registers \{\{*:u0\|*:ddr3_fpga\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:ddr3_fpga\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779572969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779572969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779572969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779572969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr3_fpga Core (hold)\} " "-panel_name \{u0\|ddr3_fpga Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779572969 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779572969 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 1.178 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 1.178" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr3_fpga\|*\}\] \[get_registers \{\{*:u0\|*:ddr3_fpga\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:ddr3_fpga\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr3_fpga\|*\}\] \[get_registers \{\{*:u0\|*:ddr3_fpga\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:ddr3_fpga\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779573042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779573042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779573042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779573042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr3_fpga Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|ddr3_fpga Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779573042 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779573042 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.825 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.825" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr3_fpga\|*\}\] \[get_registers \{\{*:u0\|*:ddr3_fpga\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:ddr3_fpga\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr3_fpga\|*\}\] \[get_registers \{\{*:u0\|*:ddr3_fpga\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:ddr3_fpga\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779573117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779573117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779573117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779573117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr3_fpga Core Recovery/Removal (removal)\} " "-panel_name \{u0\|ddr3_fpga Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779573117 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779573117 ""}
{ "Info" "0" "" "Core: soc_system_DDR3_FPGA_p0 - Instance: u0\|ddr3_fpga" {  } {  } 0 0 "Core: soc_system_DDR3_FPGA_p0 - Instance: u0\|ddr3_fpga" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779573227 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779573227 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 85C Model)               \|  0.022  0.427" {  } {  } 0 0 "Address Command (Slow 1100mV 85C Model)               \|  0.022  0.427" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779573228 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  8.053     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  8.053     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779573228 ""}
{ "Warning" "0" "" "Core (Slow 1100mV 85C Model)                       \|  -2.52  0.303" {  } {  } 0 0 "Core (Slow 1100mV 85C Model)                       \|  -2.52  0.303" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779573228 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  1.178  0.825" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  1.178  0.825" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779573228 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.552  0.473" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.552  0.473" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779573228 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 85C Model)                     \|  0.742  0.742" {  } {  } 0 0 "Postamble (Slow 1100mV 85C Model)                     \|  0.742  0.742" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779573228 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 85C Model)                  \|  0.297   0.25" {  } {  } 0 0 "Read Capture (Slow 1100mV 85C Model)                  \|  0.297   0.25" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779573228 ""}
{ "Info" "0" "" "Write (Slow 1100mV 85C Model)                         \|  0.239  0.325" {  } {  } 0 0 "Write (Slow 1100mV 85C Model)                         \|  0.239  0.325" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779573228 ""}
{ "Critical Warning" "0" "" "DDR Timing requirements not met" {  } {  } 1 0 "DDR Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779573228 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779573422 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779573516 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C8ES " "Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779573516 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779604730 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1492779606039 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779606039 "|ghrd_top|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C_CLK " "Node: HPS_I2C_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C_CLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1492779606040 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779606040 "|ghrd_top|HPS_I2C_CLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama0~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama0~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama0~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama10~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama10~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama10~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama11~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama11~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama11~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama12~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama12~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama12~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama13~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama13~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama13~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama14~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama14~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama14~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama15~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama15~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama15~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama16~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama16~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama16~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama17~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama17~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama17~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama18~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama18~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama18~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama19~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama19~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama19~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama1~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama1~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama1~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama20~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama20~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama20~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama21~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama21~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama21~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama22~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama22~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama22~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama23~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama23~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama23~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama24~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama24~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama24~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama25~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama25~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama25~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama26~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama26~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama26~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama27~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama27~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama27~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama28~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama28~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama28~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama2~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama2~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama2~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama32~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama32~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama32~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama33~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama33~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama33~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama34~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama34~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama34~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama35~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama35~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama35~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama36~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama36~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama36~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama37~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama37~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama37~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama38~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama38~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama38~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama38~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama39~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama39~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama39~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama39~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama3~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama3~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama3~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama40~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama40~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama40~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama40~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama41~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama41~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama41~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama41~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama42~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama42~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama42~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama42~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama43~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama43~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama43~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama43~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama44~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama44~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama44~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama44~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama45~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama45~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama45~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama45~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama46~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama46~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama46~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama46~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama47~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama47~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama47~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama47~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama48~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama48~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama48~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama48~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama49~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama49~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama49~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama49~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama4~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama4~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama4~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama50~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama50~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama50~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama50~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama51~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama51~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama51~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama51~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama52~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama52~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama52~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama52~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama53~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama53~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama53~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama53~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama54~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama54~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama54~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama54~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama55~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama55~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama55~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama55~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama56~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama56~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama56~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama56~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama57~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama57~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama57~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama57~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama58~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama58~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama58~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama58~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama59~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama59~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama59~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama59~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama5~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama5~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama5~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama60~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama60~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama60~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama60~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama6~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama6~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama6~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama7~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama7~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama7~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama8~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama8~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama8~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama9~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama9~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama9~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama0~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama0~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama0~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama10~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama10~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama10~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama11~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama11~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama11~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama12~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama12~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama12~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama13~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama13~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama13~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama14~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama14~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama14~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama15~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama15~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama15~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama16~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama16~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama16~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama17~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama17~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama17~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama18~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama18~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama18~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama19~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama19~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama19~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama1~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama1~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama1~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama20~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama20~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama20~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama21~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama21~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama21~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama22~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama22~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama22~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama23~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama23~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama23~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama24~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama24~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama24~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama25~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama25~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama25~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama26~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama26~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama26~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama27~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama27~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama27~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama28~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama28~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama28~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama29~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama29~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama29~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama2~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama2~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama2~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama30~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama30~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama30~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama31~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama31~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama31~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama3~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama3~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama3~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama4~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama4~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama4~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama5~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama5~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama5~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama6~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama6~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama6~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama7~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama7~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama7~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama8~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama8~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama8~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama9~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama9~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama9~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama0~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama0~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama0~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama1~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama1~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama1~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama2~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama2~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama2~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama3~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama3~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama3~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama4~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama4~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama4~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama5~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama5~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama5~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama6~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama6~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama6~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama7~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama7~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama7~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama8~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama8~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama8~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|ddr3_fpga\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|ddr3_fpga\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|ddr3_fpga\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|ddr3_fpga\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: u0\|ddr3_fpga\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|ddr3_fpga\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|ddr3_fpga\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|ddr3_fpga\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|ddr3_fpga\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|pll0\|pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|ddr3_fpga\|pll0\|pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|ddr3_fpga\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|ddr3_fpga\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692 " "From: u0\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779606112 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779606112 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779606850 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779606850 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_write_clk (Rise) DDR3_CK_p (Rise) 0.216 0.230 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_write_clk (Rise) to DDR3_CK_p (Rise) has uncertainty 0.216 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk (Rise) DDR3_CK_p (Rise) 0.216 0.230 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk (Rise) to DDR3_CK_p (Rise) has uncertainty 0.216 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk (Rise) DDR3_CK_p (Rise) 0.216 0.220 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk (Rise) to DDR3_CK_p (Rise) has uncertainty 0.216 that is less than the recommended uncertainty 0.220" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk (Fall) DDR3_CK_p (Rise) 0.216 0.230 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk (Fall) to DDR3_CK_p (Rise) has uncertainty 0.216 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk (Fall) DDR3_CK_p (Rise) 0.216 0.220 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk (Fall) to DDR3_CK_p (Rise) has uncertainty 0.216 that is less than the recommended uncertainty 0.220" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[0\]_IN (Rise) DDR3_DQS_p\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[0\]_IN (Rise) to DDR3_DQS_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[0\]_IN (Rise) DDR3_DQS_p\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[0\]_IN (Rise) to DDR3_DQS_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[1\]_IN (Rise) DDR3_DQS_p\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[1\]_IN (Rise) to DDR3_DQS_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[1\]_IN (Rise) DDR3_DQS_p\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[1\]_IN (Rise) to DDR3_DQS_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[2\]_IN (Rise) DDR3_DQS_p\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[2\]_IN (Rise) to DDR3_DQS_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[2\]_IN (Rise) DDR3_DQS_p\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[2\]_IN (Rise) to DDR3_DQS_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[3\]_IN (Rise) DDR3_DQS_p\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[3\]_IN (Rise) to DDR3_DQS_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[3\]_IN (Rise) DDR3_DQS_p\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[3\]_IN (Rise) to DDR3_DQS_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.240 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Fall) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Fall) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Fall) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Fall) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.240 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Fall) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Fall) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Fall) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Fall) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[2\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[2\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[2\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[2\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.240 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Rise) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Rise) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Rise) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Rise) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Fall) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Fall) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Fall) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Fall) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[3\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[3\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[3\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[3\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.240 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Rise) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Rise) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Rise) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Rise) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Fall) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Fall) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Fall) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Fall) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[2\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[2\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[2\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[2\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[3\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[3\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[3\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[3\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779606870 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779606870 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1492779607641 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779607641 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.812 " "Worst-case setup slack is -4.812" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779607696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779607696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.812           -2411.994 u0\|ddr3_fpga\|pll0\|pll_afi_clk  " "   -4.812           -2411.994 u0\|ddr3_fpga\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779607696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.613               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_phy_clk  " "    0.613               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779607696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.626               0.000 u0\|ddr3_fpga\|pll0\|pll_dq_write_clk  " "    0.626               0.000 u0\|ddr3_fpga\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779607696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.874               0.000 u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk  " "    0.874               0.000 u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779607696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.292               0.000 u0\|ddr3_fpga\|pll0\|pll_avl_clk  " "    1.292               0.000 u0\|ddr3_fpga\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779607696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.408               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.408               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779607696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.557               0.000 u0\|ddr3_fpga\|pll0\|pll_write_clk  " "    1.557               0.000 u0\|ddr3_fpga\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779607696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.854               0.000 OSC_50_B3B  " "    6.854               0.000 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779607696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.553               0.000 u0\|ddr3_fpga\|pll0\|pll_config_clk  " "    7.553               0.000 u0\|ddr3_fpga\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779607696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.650               0.000 altera_reserved_tck  " "    7.650               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779607696 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779607696 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.228 " "Worst-case hold slack is 0.228" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779607970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779607970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.228               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.228               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779607970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 OSC_50_B3B  " "    0.306               0.000 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779607970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 u0\|ddr3_fpga\|pll0\|pll_write_clk  " "    0.347               0.000 u0\|ddr3_fpga\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779607970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368               0.000 u0\|ddr3_fpga\|pll0\|pll_avl_clk  " "    0.368               0.000 u0\|ddr3_fpga\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779607970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.410               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_clk  " "    0.410               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779607970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499               0.000 u0\|ddr3_fpga\|pll0\|pll_config_clk  " "    0.499               0.000 u0\|ddr3_fpga\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779607970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.506               0.000 altera_reserved_tck  " "    0.506               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779607970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.542               0.000 u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk  " "    0.542               0.000 u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779607970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.739               0.000 u0\|ddr3_fpga\|pll0\|pll_dq_write_clk  " "    0.739               0.000 u0\|ddr3_fpga\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779607970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.453               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_phy_clk  " "    1.453               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779607970 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779607970 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.308 " "Worst-case recovery slack is -1.308" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779608074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779608074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.308           -3725.123 u0\|ddr3_fpga\|pll0\|pll_afi_clk  " "   -1.308           -3725.123 u0\|ddr3_fpga\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779608074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.314               0.000 u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk  " "    1.314               0.000 u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779608074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.892               0.000 u0\|ddr3_fpga\|pll0\|pll_write_clk  " "    1.892               0.000 u0\|ddr3_fpga\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779608074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.037               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.037               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779608074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.978               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_phy_clk  " "    7.978               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779608074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.152               0.000 altera_reserved_tck  " "   13.152               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779608074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.526               0.000 OSC_50_B3B  " "   13.526               0.000 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779608074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.333               0.000 u0\|ddr3_fpga\|pll0\|pll_avl_clk  " "   14.333               0.000 u0\|ddr3_fpga\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779608074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.310               0.000 u0\|ddr3_fpga\|pll0\|pll_config_clk  " "   17.310               0.000 u0\|ddr3_fpga\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779608074 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779608074 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.564 " "Worst-case removal slack is 0.564" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779608180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779608180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.564               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.564               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779608180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.755               0.000 OSC_50_B3B  " "    0.755               0.000 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779608180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.772               0.000 u0\|ddr3_fpga\|pll0\|pll_avl_clk  " "    0.772               0.000 u0\|ddr3_fpga\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779608180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.970               0.000 altera_reserved_tck  " "    0.970               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779608180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.090               0.000 u0\|ddr3_fpga\|pll0\|pll_config_clk  " "    1.090               0.000 u0\|ddr3_fpga\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779608180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.102               0.000 u0\|ddr3_fpga\|pll0\|pll_write_clk  " "    1.102               0.000 u0\|ddr3_fpga\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779608180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.242               0.000 u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk  " "    1.242               0.000 u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779608180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.264               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_clk  " "    1.264               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779608180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.577               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_phy_clk  " "    1.577               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779608180 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779608180 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.399 " "Worst-case minimum pulse width slack is 0.399" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779608241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779608241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.399               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779608241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.420               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779608241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.839               0.000 u0\|ddr3_fpga\|pll0\|pll_dq_write_clk  " "    0.839               0.000 u0\|ddr3_fpga\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779608241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.845               0.000 u0\|ddr3_fpga\|pll0\|pll_write_clk  " "    0.845               0.000 u0\|ddr3_fpga\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779608241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.111               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_clk  " "    1.111               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779608241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.214               0.000 u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk  " "    2.214               0.000 u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779608241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.507               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_phy_clk  " "    2.507               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779608241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.103               0.000 OSC_50_B3B  " "    8.103               0.000 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779608241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.329               0.000 u0\|ddr3_fpga\|pll0\|pll_avl_clk  " "    8.329               0.000 u0\|ddr3_fpga\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779608241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.330               0.000 altera_reserved_tck  " "   15.330               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779608241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.876               0.000 u0\|ddr3_fpga\|pll0\|pll_config_clk  " "   18.876               0.000 u0\|ddr3_fpga\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779608241 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779608241 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779608242 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 106 synchronizer chains. " "Report Metastability: Found 106 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1492779608425 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779608425 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779608690 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779609326 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.408 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.408" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779610434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779610434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779610434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779610434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779610434 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779610434 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.228 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.228" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779610517 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779610517 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779610517 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779610517 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779610517 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779610517 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.037 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.037" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779610600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779610600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779610600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779610600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779610600 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779610600 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.564 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.564" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779610682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779610682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779610682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779610682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779610682 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779610682 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779610787 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779610787 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 0C Model)                \|  0.559   0.54" {  } {  } 0 0 "Address Command (Slow 1100mV 0C Model)                \|  0.559   0.54" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779610788 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  3.245     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  3.245     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779610788 ""}
{ "Info" "0" "" "Core (Slow 1100mV 0C Model)                           \|  1.408  0.228" {  } {  } 0 0 "Core (Slow 1100mV 0C Model)                           \|  1.408  0.228" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779610788 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  3.037  0.564" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  3.037  0.564" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779610788 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.612  0.208" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.612  0.208" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779610788 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 0C Model)                      \|  0.388  0.388" {  } {  } 0 0 "Postamble (Slow 1100mV 0C Model)                      \|  0.388  0.388" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779610788 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 0C Model)                   \|  0.152  0.105" {  } {  } 0 0 "Read Capture (Slow 1100mV 0C Model)                   \|  0.152  0.105" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779610788 ""}
{ "Info" "0" "" "Write (Slow 1100mV 0C Model)                          \|   0.18   0.18" {  } {  } 0 0 "Write (Slow 1100mV 0C Model)                          \|   0.18   0.18" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779610788 ""}
{ "Info" "0" "" "Initializing DDR database for CORE soc_system_DDR3_FPGA_p0" {  } {  } 0 0 "Initializing DDR database for CORE soc_system_DDR3_FPGA_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779611130 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: soc_system_DDR3_FPGA_p0 INSTANCE: u0\|ddr3_fpga" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: soc_system_DDR3_FPGA_p0 INSTANCE: u0\|ddr3_fpga" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779611840 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (10 violated).  Worst case slack is -2.740 " "Report Timing: Found 10 setup paths (10 violated).  Worst case slack is -2.740" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr3_fpga\|*\}\] \[get_registers \{\{*:u0\|*:ddr3_fpga\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:ddr3_fpga\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr3_fpga\|*\}\] \[get_registers \{\{*:u0\|*:ddr3_fpga\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:ddr3_fpga\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779613408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779613408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779613408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779613408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr3_fpga Core (setup)\} " "-panel_name \{u0\|ddr3_fpga Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779613408 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779613408 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.347 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.347" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr3_fpga\|*\}\] \[get_registers \{\{*:u0\|*:ddr3_fpga\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:ddr3_fpga\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr3_fpga\|*\}\] \[get_registers \{\{*:u0\|*:ddr3_fpga\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:ddr3_fpga\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779613608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779613608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779613608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779613608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr3_fpga Core (hold)\} " "-panel_name \{u0\|ddr3_fpga Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779613608 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779613608 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 1.310 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 1.310" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr3_fpga\|*\}\] \[get_registers \{\{*:u0\|*:ddr3_fpga\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:ddr3_fpga\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr3_fpga\|*\}\] \[get_registers \{\{*:u0\|*:ddr3_fpga\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:ddr3_fpga\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779613728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779613728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779613728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779613728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr3_fpga Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|ddr3_fpga Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779613728 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779613728 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.772 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.772" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr3_fpga\|*\}\] \[get_registers \{\{*:u0\|*:ddr3_fpga\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:ddr3_fpga\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr3_fpga\|*\}\] \[get_registers \{\{*:u0\|*:ddr3_fpga\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:ddr3_fpga\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779613850 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779613850 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779613850 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779613850 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr3_fpga Core Recovery/Removal (removal)\} " "-panel_name \{u0\|ddr3_fpga Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779613850 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779613850 ""}
{ "Info" "0" "" "Core: soc_system_DDR3_FPGA_p0 - Instance: u0\|ddr3_fpga" {  } {  } 0 0 "Core: soc_system_DDR3_FPGA_p0 - Instance: u0\|ddr3_fpga" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779613990 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779613990 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 0C Model)                \|  0.077  0.378" {  } {  } 0 0 "Address Command (Slow 1100mV 0C Model)                \|  0.077  0.378" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779613990 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  8.194     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  8.194     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779613990 ""}
{ "Warning" "0" "" "Core (Slow 1100mV 0C Model)                        \|  -2.74  0.347" {  } {  } 0 0 "Core (Slow 1100mV 0C Model)                        \|  -2.74  0.347" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779613990 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 0C Model)          \|   1.31  0.772" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 0C Model)          \|   1.31  0.772" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779613991 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.617  0.467" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.617  0.467" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779613991 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 0C Model)                      \|  0.727  0.727" {  } {  } 0 0 "Postamble (Slow 1100mV 0C Model)                      \|  0.727  0.727" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779613991 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 0C Model)                   \|  0.309  0.262" {  } {  } 0 0 "Read Capture (Slow 1100mV 0C Model)                   \|  0.309  0.262" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779613991 ""}
{ "Info" "0" "" "Write (Slow 1100mV 0C Model)                          \|  0.274  0.352" {  } {  } 0 0 "Write (Slow 1100mV 0C Model)                          \|  0.274  0.352" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779613991 ""}
{ "Critical Warning" "0" "" "DDR Timing requirements not met" {  } {  } 1 0 "DDR Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779613991 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779614286 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779614787 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C8ES " "Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779614787 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779640055 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1492779641155 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779641155 "|ghrd_top|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C_CLK " "Node: HPS_I2C_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C_CLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1492779641155 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779641155 "|ghrd_top|HPS_I2C_CLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama0~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama0~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama0~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama10~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama10~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama10~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama11~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama11~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama11~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama12~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama12~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama12~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama13~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama13~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama13~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama14~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama14~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama14~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama15~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama15~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama15~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama16~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama16~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama16~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama17~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama17~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama17~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama18~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama18~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama18~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama19~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama19~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama19~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama1~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama1~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama1~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama20~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama20~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama20~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama21~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama21~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama21~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama22~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama22~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama22~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama23~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama23~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama23~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama24~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama24~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama24~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama25~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama25~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama25~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama26~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama26~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama26~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama27~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama27~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama27~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama28~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama28~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama28~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama2~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama2~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama2~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama32~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama32~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama32~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama33~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama33~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama33~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama34~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama34~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama34~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama35~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama35~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama35~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama36~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama36~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama36~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama37~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama37~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama37~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama38~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama38~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama38~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama38~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama39~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama39~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama39~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama39~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama3~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama3~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama3~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama40~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama40~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama40~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama40~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama41~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama41~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama41~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama41~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama42~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama42~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama42~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama42~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama43~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama43~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama43~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama43~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama44~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama44~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama44~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama44~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama45~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama45~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama45~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama45~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama46~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama46~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama46~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama46~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama47~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama47~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama47~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama47~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama48~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama48~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama48~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama48~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama49~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama49~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama49~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama49~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama4~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama4~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama4~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama50~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama50~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama50~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama50~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama51~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama51~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama51~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama51~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama52~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama52~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama52~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama52~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama53~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama53~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama53~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama53~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama54~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama54~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama54~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama54~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama55~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama55~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama55~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama55~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama56~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama56~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama56~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama56~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama57~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama57~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama57~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama57~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama58~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama58~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama58~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama58~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama59~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama59~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama59~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama59~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama5~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama5~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama5~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama60~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama60~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama60~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama60~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama6~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama6~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama6~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama7~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama7~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama7~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama8~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama8~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama8~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama9~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama9~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama9~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama0~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama0~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama0~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama10~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama10~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama10~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama11~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama11~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama11~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama12~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama12~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama12~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama13~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama13~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama13~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama14~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama14~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama14~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama15~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama15~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama15~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama16~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama16~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama16~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama17~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama17~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama17~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama18~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama18~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama18~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama19~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama19~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama19~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama1~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama1~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama1~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama20~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama20~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama20~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama21~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama21~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama21~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama22~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama22~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama22~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama23~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama23~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama23~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama24~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama24~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama24~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama25~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama25~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama25~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama26~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama26~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama26~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama27~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama27~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama27~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama28~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama28~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama28~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama29~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama29~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama29~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama2~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama2~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama2~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama30~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama30~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama30~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama31~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama31~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama31~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama3~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama3~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama3~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama4~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama4~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama4~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama5~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama5~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama5~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama6~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama6~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama6~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama7~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama7~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama7~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama8~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama8~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama8~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama9~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama9~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama9~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama0~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama0~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama0~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama1~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama1~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama1~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama2~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama2~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama2~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama3~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama3~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama3~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama4~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama4~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama4~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama5~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama5~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama5~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama6~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama6~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama6~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama7~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama7~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama7~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama8~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama8~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama8~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|ddr3_fpga\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|ddr3_fpga\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|ddr3_fpga\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|ddr3_fpga\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: u0\|ddr3_fpga\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|ddr3_fpga\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|ddr3_fpga\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|ddr3_fpga\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|ddr3_fpga\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|pll0\|pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|ddr3_fpga\|pll0\|pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|ddr3_fpga\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|ddr3_fpga\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692 " "From: u0\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779641222 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779641222 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779641937 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779641937 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_write_clk (Rise) DDR3_CK_p (Rise) 0.216 0.230 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_write_clk (Rise) to DDR3_CK_p (Rise) has uncertainty 0.216 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk (Rise) DDR3_CK_p (Rise) 0.216 0.230 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk (Rise) to DDR3_CK_p (Rise) has uncertainty 0.216 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk (Rise) DDR3_CK_p (Rise) 0.216 0.220 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk (Rise) to DDR3_CK_p (Rise) has uncertainty 0.216 that is less than the recommended uncertainty 0.220" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk (Fall) DDR3_CK_p (Rise) 0.216 0.230 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk (Fall) to DDR3_CK_p (Rise) has uncertainty 0.216 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk (Fall) DDR3_CK_p (Rise) 0.216 0.220 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk (Fall) to DDR3_CK_p (Rise) has uncertainty 0.216 that is less than the recommended uncertainty 0.220" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[0\]_IN (Rise) DDR3_DQS_p\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[0\]_IN (Rise) to DDR3_DQS_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[0\]_IN (Rise) DDR3_DQS_p\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[0\]_IN (Rise) to DDR3_DQS_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[1\]_IN (Rise) DDR3_DQS_p\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[1\]_IN (Rise) to DDR3_DQS_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[1\]_IN (Rise) DDR3_DQS_p\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[1\]_IN (Rise) to DDR3_DQS_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[2\]_IN (Rise) DDR3_DQS_p\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[2\]_IN (Rise) to DDR3_DQS_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[2\]_IN (Rise) DDR3_DQS_p\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[2\]_IN (Rise) to DDR3_DQS_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[3\]_IN (Rise) DDR3_DQS_p\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[3\]_IN (Rise) to DDR3_DQS_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[3\]_IN (Rise) DDR3_DQS_p\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[3\]_IN (Rise) to DDR3_DQS_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.240 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Fall) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Fall) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Fall) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Fall) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.240 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Fall) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Fall) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Fall) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Fall) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[2\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[2\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[2\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[2\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.240 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Rise) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Rise) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Rise) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Rise) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Fall) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Fall) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Fall) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Fall) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[3\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[3\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[3\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[3\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.240 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Rise) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Rise) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Rise) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Rise) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Fall) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Fall) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Fall) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Fall) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[2\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[2\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[2\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[2\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[3\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[3\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[3\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[3\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779641957 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779641957 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.704 " "Worst-case setup slack is 1.704" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779642264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779642264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.704               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_clk  " "    1.704               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779642264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.773               0.000 u0\|ddr3_fpga\|pll0\|pll_dq_write_clk  " "    1.773               0.000 u0\|ddr3_fpga\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779642264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.110               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.110               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779642264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.688               0.000 u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk  " "    2.688               0.000 u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779642264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.879               0.000 u0\|ddr3_fpga\|pll0\|pll_write_clk  " "    2.879               0.000 u0\|ddr3_fpga\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779642264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.786               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_phy_clk  " "    3.786               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779642264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.079               0.000 u0\|ddr3_fpga\|pll0\|pll_avl_clk  " "    4.079               0.000 u0\|ddr3_fpga\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779642264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.809               0.000 altera_reserved_tck  " "   12.809               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779642264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.040               0.000 OSC_50_B3B  " "   13.040               0.000 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779642264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.418               0.000 u0\|ddr3_fpga\|pll0\|pll_config_clk  " "   14.418               0.000 u0\|ddr3_fpga\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779642264 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779642264 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.084 " "Worst-case hold slack is 0.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779642558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779642558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.084               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779642558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 OSC_50_B3B  " "    0.141               0.000 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779642558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 altera_reserved_tck  " "    0.148               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779642558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 u0\|ddr3_fpga\|pll0\|pll_write_clk  " "    0.156               0.000 u0\|ddr3_fpga\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779642558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_clk  " "    0.177               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779642558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 u0\|ddr3_fpga\|pll0\|pll_avl_clk  " "    0.178               0.000 u0\|ddr3_fpga\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779642558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.227               0.000 u0\|ddr3_fpga\|pll0\|pll_config_clk  " "    0.227               0.000 u0\|ddr3_fpga\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779642558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.239               0.000 u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk  " "    0.239               0.000 u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779642558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.552               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_phy_clk  " "    0.552               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779642558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.684               0.000 u0\|ddr3_fpga\|pll0\|pll_dq_write_clk  " "    0.684               0.000 u0\|ddr3_fpga\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779642558 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779642558 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.486 " "Worst-case recovery slack is 3.486" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779642712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779642712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.486               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_clk  " "    3.486               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779642712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.727               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.727               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779642712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.109               0.000 u0\|ddr3_fpga\|pll0\|pll_write_clk  " "    4.109               0.000 u0\|ddr3_fpga\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779642712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.158               0.000 u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk  " "    4.158               0.000 u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779642712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.434               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_phy_clk  " "   10.434               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779642712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.260               0.000 altera_reserved_tck  " "   15.260               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779642712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.269               0.000 OSC_50_B3B  " "   16.269               0.000 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779642712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.862               0.000 u0\|ddr3_fpga\|pll0\|pll_avl_clk  " "   16.862               0.000 u0\|ddr3_fpga\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779642712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.725               0.000 u0\|ddr3_fpga\|pll0\|pll_config_clk  " "   18.725               0.000 u0\|ddr3_fpga\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779642712 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779642712 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.293 " "Worst-case removal slack is 0.293" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779642867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779642867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293               0.000 u0\|ddr3_fpga\|pll0\|pll_avl_clk  " "    0.293               0.000 u0\|ddr3_fpga\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779642867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 OSC_50_B3B  " "    0.294               0.000 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779642867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.304               0.000 altera_reserved_tck  " "    0.304               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779642867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.456               0.000 u0\|ddr3_fpga\|pll0\|pll_write_clk  " "    0.456               0.000 u0\|ddr3_fpga\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779642867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.479               0.000 u0\|ddr3_fpga\|pll0\|pll_config_clk  " "    0.479               0.000 u0\|ddr3_fpga\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779642867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.497               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779642867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.573               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_clk  " "    0.573               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779642867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.588               0.000 u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk  " "    0.588               0.000 u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779642867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.727               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_phy_clk  " "    0.727               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779642867 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779642867 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.883 " "Worst-case minimum pulse width slack is 0.883" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779642979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779642979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.883               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.883               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779642979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.891               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.891               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779642979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.307               0.000 u0\|ddr3_fpga\|pll0\|pll_write_clk  " "    1.307               0.000 u0\|ddr3_fpga\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779642979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.309               0.000 u0\|ddr3_fpga\|pll0\|pll_dq_write_clk  " "    1.309               0.000 u0\|ddr3_fpga\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779642979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.224               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_clk  " "    2.224               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779642979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.865               0.000 u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk  " "    2.865               0.000 u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779642979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.966               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_phy_clk  " "    2.966               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779642979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.769               0.000 OSC_50_B3B  " "    8.769               0.000 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779642979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.889               0.000 u0\|ddr3_fpga\|pll0\|pll_avl_clk  " "    8.889               0.000 u0\|ddr3_fpga\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779642979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.358               0.000 altera_reserved_tck  " "   15.358               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779642979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.523               0.000 u0\|ddr3_fpga\|pll0\|pll_config_clk  " "   19.523               0.000 u0\|ddr3_fpga\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779642979 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779642979 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779642980 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 106 synchronizer chains. " "Report Metastability: Found 106 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1492779643161 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1492779643161 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 106 " "Number of Synchronizer Chains Found: 106" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1492779643161 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1492779643161 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.679 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.679" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1492779643161 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 7.410 ns " "Worst Case Available Settling Time: 7.410 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1492779643161 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1492779643161 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1492779643161 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1492779643161 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1492779643161 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1492779643161 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779643161 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779643570 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779644209 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779645765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779645765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779645765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779645765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779645765 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779645765 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779645904 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779645904 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779645904 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779645904 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779645904 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779645904 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.727 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.727" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779646040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779646040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779646040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779646040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779646040 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779646040 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779646178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779646178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779646178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779646178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779646178 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779646178 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779646336 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779646336 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 85C Model)               \|  0.659   0.63" {  } {  } 0 0 "Address Command (Fast 1100mV 85C Model)               \|  0.659   0.63" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779646336 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  3.439     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  3.439     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779646336 ""}
{ "Info" "0" "" "Core (Fast 1100mV 85C Model)                          \|   2.11  0.084" {  } {  } 0 0 "Core (Fast 1100mV 85C Model)                          \|   2.11  0.084" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779646336 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  3.727  0.497" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  3.727  0.497" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779646336 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 85C Model)                     \|   0.73   0.42" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 85C Model)                     \|   0.73   0.42" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779646336 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 85C Model)                     \|  0.586  0.586" {  } {  } 0 0 "Postamble (Fast 1100mV 85C Model)                     \|  0.586  0.586" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779646336 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 85C Model)                  \|  0.367  0.319" {  } {  } 0 0 "Read Capture (Fast 1100mV 85C Model)                  \|  0.367  0.319" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779646337 ""}
{ "Info" "0" "" "Write (Fast 1100mV 85C Model)                         \|  0.317  0.317" {  } {  } 0 0 "Write (Fast 1100mV 85C Model)                         \|  0.317  0.317" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779646337 ""}
{ "Info" "0" "" "Initializing DDR database for CORE soc_system_DDR3_FPGA_p0" {  } {  } 0 0 "Initializing DDR database for CORE soc_system_DDR3_FPGA_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779646783 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: soc_system_DDR3_FPGA_p0 INSTANCE: u0\|ddr3_fpga" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: soc_system_DDR3_FPGA_p0 INSTANCE: u0\|ddr3_fpga" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779647486 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.773 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.773" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr3_fpga\|*\}\] \[get_registers \{\{*:u0\|*:ddr3_fpga\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:ddr3_fpga\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr3_fpga\|*\}\] \[get_registers \{\{*:u0\|*:ddr3_fpga\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:ddr3_fpga\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779649579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779649579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779649579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779649579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr3_fpga Core (setup)\} " "-panel_name \{u0\|ddr3_fpga Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779649579 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779649579 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.149 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.149" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr3_fpga\|*\}\] \[get_registers \{\{*:u0\|*:ddr3_fpga\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:ddr3_fpga\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr3_fpga\|*\}\] \[get_registers \{\{*:u0\|*:ddr3_fpga\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:ddr3_fpga\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779649844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779649844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779649844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779649844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr3_fpga Core (hold)\} " "-panel_name \{u0\|ddr3_fpga Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779649844 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779649844 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.737 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.737" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr3_fpga\|*\}\] \[get_registers \{\{*:u0\|*:ddr3_fpga\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:ddr3_fpga\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr3_fpga\|*\}\] \[get_registers \{\{*:u0\|*:ddr3_fpga\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:ddr3_fpga\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779650024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779650024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779650024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779650024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr3_fpga Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|ddr3_fpga Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779650024 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779650024 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.293 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.293" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr3_fpga\|*\}\] \[get_registers \{\{*:u0\|*:ddr3_fpga\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:ddr3_fpga\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr3_fpga\|*\}\] \[get_registers \{\{*:u0\|*:ddr3_fpga\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:ddr3_fpga\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779650203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779650203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779650203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779650203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr3_fpga Core Recovery/Removal (removal)\} " "-panel_name \{u0\|ddr3_fpga Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779650203 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779650203 ""}
{ "Info" "0" "" "Core: soc_system_DDR3_FPGA_p0 - Instance: u0\|ddr3_fpga" {  } {  } 0 0 "Core: soc_system_DDR3_FPGA_p0 - Instance: u0\|ddr3_fpga" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779650395 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779650395 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 85C Model)               \|   0.78  0.565" {  } {  } 0 0 "Address Command (Fast 1100mV 85C Model)               \|   0.78  0.565" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779650395 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 85C Model)           \|   8.79     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 85C Model)           \|   8.79     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779650395 ""}
{ "Info" "0" "" "Core (Fast 1100mV 85C Model)                          \|  1.773  0.149" {  } {  } 0 0 "Core (Fast 1100mV 85C Model)                          \|  1.773  0.149" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779650395 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  3.737  0.293" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  3.737  0.293" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779650395 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 85C Model)                     \|  0.744  0.733" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 85C Model)                     \|  0.744  0.733" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779650395 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 85C Model)                     \|  0.926  0.926" {  } {  } 0 0 "Postamble (Fast 1100mV 85C Model)                     \|  0.926  0.926" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779650395 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 85C Model)                  \|  0.512  0.465" {  } {  } 0 0 "Read Capture (Fast 1100mV 85C Model)                  \|  0.512  0.465" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779650396 ""}
{ "Info" "0" "" "Write (Fast 1100mV 85C Model)                         \|  0.487  0.487" {  } {  } 0 0 "Write (Fast 1100mV 85C Model)                         \|  0.487  0.487" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779650396 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779650809 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1492779651830 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779651830 "|ghrd_top|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C_CLK " "Node: HPS_I2C_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C_CLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1492779651830 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779651830 "|ghrd_top|HPS_I2C_CLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama0~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama0~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama0~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama10~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama10~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama10~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama11~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama11~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama11~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama12~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama12~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama12~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama13~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama13~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama13~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama14~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama14~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama14~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama15~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama15~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama15~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama16~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama16~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama16~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama17~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama17~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama17~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama18~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama18~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama18~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama19~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama19~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama19~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama1~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama1~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama1~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama20~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama20~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama20~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama21~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama21~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama21~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama22~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama22~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama22~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama23~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama23~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama23~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama24~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama24~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama24~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama25~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama25~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama25~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama26~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama26~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama26~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama27~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama27~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama27~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama28~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama28~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama28~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama2~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama2~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama2~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama32~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama32~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama32~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama33~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama33~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama33~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama34~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama34~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama34~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama35~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama35~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama35~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama36~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama36~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama36~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama37~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama37~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama37~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama38~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama38~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama38~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama38~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama39~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama39~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama39~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama39~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama3~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama3~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama3~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama40~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama40~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama40~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama40~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama41~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama41~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama41~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama41~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama42~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama42~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama42~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama42~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama43~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama43~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama43~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama43~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama44~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama44~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama44~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama44~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama45~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama45~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama45~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama45~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama46~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama46~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama46~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama46~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama47~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama47~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama47~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama47~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama48~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama48~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama48~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama48~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama49~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama49~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama49~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama49~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama4~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama4~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama4~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama50~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama50~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama50~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama50~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama51~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama51~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama51~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama51~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama52~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama52~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama52~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama52~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama53~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama53~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama53~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama53~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama54~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama54~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama54~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama54~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama55~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama55~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama55~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama55~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama56~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama56~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama56~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama56~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama57~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama57~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama57~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama57~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama58~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama58~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama58~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama58~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama59~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama59~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama59~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama59~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama5~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama5~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama5~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama60~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama60~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama60~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama60~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama6~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama6~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama6~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama7~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama7~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama7~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama8~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama8~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama8~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama9~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama9~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama9~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_mev1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama0~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama0~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama0~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama10~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama10~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama10~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama11~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama11~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama11~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama12~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama12~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama12~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama13~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama13~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama13~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama14~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama14~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama14~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama15~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama15~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama15~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama16~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama16~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama16~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama17~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama17~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama17~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama18~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama18~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama18~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama19~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama19~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama19~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama1~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama1~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama1~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama20~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama20~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama20~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama21~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama21~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama21~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama22~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama22~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama22~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama23~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama23~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama23~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama24~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama24~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama24~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama25~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama25~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama25~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama26~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama26~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama26~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama27~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama27~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama27~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama28~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama28~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama28~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama29~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama29~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama29~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama2~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama2~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama2~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama30~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama30~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama30~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama31~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama31~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama31~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama3~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama3~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama3~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama4~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama4~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama4~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama5~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama5~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama5~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama6~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama6~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama6~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama7~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama7~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama7~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama8~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama8~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama8~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama9~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama9~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama9~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama0~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama0~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama0~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama1~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama1~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama1~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama2~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama2~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama2~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama3~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama3~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama3~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama4~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama4~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama4~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama5~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama5~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama5~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama6~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama6~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama6~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama7~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama7~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama7~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama8~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama8~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama8~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: soc_system:u0\|soc_system_DDR3_FPGA:ddr3_fpga\|soc_system_DDR3_FPGA_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|ddr3_fpga\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|ddr3_fpga\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|ddr3_fpga\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|ddr3_fpga\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|ddr3_fpga\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: u0\|ddr3_fpga\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|ddr3_fpga\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|ddr3_fpga\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|ddr3_fpga\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|ddr3_fpga\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|pll0\|pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|ddr3_fpga\|pll0\|pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|ddr3_fpga\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_fpga\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|ddr3_fpga\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692 " "From: u0\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1492779651900 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779651900 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779652620 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779652620 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_write_clk (Rise) DDR3_CK_p (Rise) 0.216 0.230 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_write_clk (Rise) to DDR3_CK_p (Rise) has uncertainty 0.216 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk (Rise) DDR3_CK_p (Rise) 0.216 0.230 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk (Rise) to DDR3_CK_p (Rise) has uncertainty 0.216 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk (Rise) DDR3_CK_p (Rise) 0.216 0.220 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk (Rise) to DDR3_CK_p (Rise) has uncertainty 0.216 that is less than the recommended uncertainty 0.220" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk (Fall) DDR3_CK_p (Rise) 0.216 0.230 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk (Fall) to DDR3_CK_p (Rise) has uncertainty 0.216 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk (Fall) DDR3_CK_p (Rise) 0.216 0.220 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk (Fall) to DDR3_CK_p (Rise) has uncertainty 0.216 that is less than the recommended uncertainty 0.220" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[0\]_IN (Rise) DDR3_DQS_p\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[0\]_IN (Rise) to DDR3_DQS_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[0\]_IN (Rise) DDR3_DQS_p\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[0\]_IN (Rise) to DDR3_DQS_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[1\]_IN (Rise) DDR3_DQS_p\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[1\]_IN (Rise) to DDR3_DQS_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[1\]_IN (Rise) DDR3_DQS_p\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[1\]_IN (Rise) to DDR3_DQS_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[2\]_IN (Rise) DDR3_DQS_p\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[2\]_IN (Rise) to DDR3_DQS_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[2\]_IN (Rise) DDR3_DQS_p\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[2\]_IN (Rise) to DDR3_DQS_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[3\]_IN (Rise) DDR3_DQS_p\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[3\]_IN (Rise) to DDR3_DQS_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[3\]_IN (Rise) DDR3_DQS_p\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[3\]_IN (Rise) to DDR3_DQS_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.240 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Fall) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Fall) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Fall) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Fall) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.240 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Fall) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Fall) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Fall) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Fall) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[2\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[2\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[2\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[2\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.240 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Rise) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Rise) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Rise) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Rise) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Fall) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Fall) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Fall) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Fall) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[3\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[3\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[3\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[3\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.240 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Rise) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Rise) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Rise) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Rise) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Fall) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Fall) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Fall) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from u0\|ddr3_fpga\|soc_system_DDR3_FPGA_p0_sampling_clock (Fall) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[2\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[2\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[2\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[2\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[3\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[3\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[3\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[3\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from u0\|ddr3_fpga\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1492779652641 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779652641 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.797 " "Worst-case setup slack is 1.797" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779653001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779653001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.797               0.000 u0\|ddr3_fpga\|pll0\|pll_dq_write_clk  " "    1.797               0.000 u0\|ddr3_fpga\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779653001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.110               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.110               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779653001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.135               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_clk  " "    2.135               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779653001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.872               0.000 u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk  " "    2.872               0.000 u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779653001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.897               0.000 u0\|ddr3_fpga\|pll0\|pll_write_clk  " "    2.897               0.000 u0\|ddr3_fpga\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779653001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.987               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_phy_clk  " "    3.987               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779653001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.338               0.000 u0\|ddr3_fpga\|pll0\|pll_avl_clk  " "    4.338               0.000 u0\|ddr3_fpga\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779653001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.288               0.000 altera_reserved_tck  " "   13.288               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779653001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.894               0.000 OSC_50_B3B  " "   13.894               0.000 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779653001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.925               0.000 u0\|ddr3_fpga\|pll0\|pll_config_clk  " "   14.925               0.000 u0\|ddr3_fpga\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779653001 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779653001 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.077 " "Worst-case hold slack is 0.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779653353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779653353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.077               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779653353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.123               0.000 altera_reserved_tck  " "    0.123               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779653353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.128               0.000 OSC_50_B3B  " "    0.128               0.000 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779653353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 u0\|ddr3_fpga\|pll0\|pll_write_clk  " "    0.142               0.000 u0\|ddr3_fpga\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779653353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163               0.000 u0\|ddr3_fpga\|pll0\|pll_avl_clk  " "    0.163               0.000 u0\|ddr3_fpga\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779653353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_clk  " "    0.167               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779653353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 u0\|ddr3_fpga\|pll0\|pll_config_clk  " "    0.208               0.000 u0\|ddr3_fpga\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779653353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.211               0.000 u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk  " "    0.211               0.000 u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779653353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.574               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_phy_clk  " "    0.574               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779653353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.695               0.000 u0\|ddr3_fpga\|pll0\|pll_dq_write_clk  " "    0.695               0.000 u0\|ddr3_fpga\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779653353 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779653353 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.535 " "Worst-case recovery slack is 3.535" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779653552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779653552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.535               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_clk  " "    3.535               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779653552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.825               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.825               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779653552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.334               0.000 u0\|ddr3_fpga\|pll0\|pll_write_clk  " "    4.334               0.000 u0\|ddr3_fpga\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779653552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.364               0.000 u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk  " "    4.364               0.000 u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779653552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.721               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_phy_clk  " "   10.721               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779653552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.533               0.000 altera_reserved_tck  " "   15.533               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779653552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.728               0.000 OSC_50_B3B  " "   16.728               0.000 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779653552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.236               0.000 u0\|ddr3_fpga\|pll0\|pll_avl_clk  " "   17.236               0.000 u0\|ddr3_fpga\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779653552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.855               0.000 u0\|ddr3_fpga\|pll0\|pll_config_clk  " "   18.855               0.000 u0\|ddr3_fpga\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779653552 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779653552 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.261 " "Worst-case removal slack is 0.261" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779653753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779653753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.261               0.000 u0\|ddr3_fpga\|pll0\|pll_avl_clk  " "    0.261               0.000 u0\|ddr3_fpga\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779653753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.264               0.000 OSC_50_B3B  " "    0.264               0.000 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779653753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.292               0.000 altera_reserved_tck  " "    0.292               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779653753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 u0\|ddr3_fpga\|pll0\|pll_config_clk  " "    0.431               0.000 u0\|ddr3_fpga\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779653753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 u0\|ddr3_fpga\|pll0\|pll_write_clk  " "    0.454               0.000 u0\|ddr3_fpga\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779653753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.473               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779653753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.495               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_clk  " "    0.495               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779653753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.510               0.000 u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk  " "    0.510               0.000 u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779653753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.663               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_phy_clk  " "    0.663               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779653753 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779653753 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.887 " "Worst-case minimum pulse width slack is 0.887" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779653914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779653914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.887               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.887               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779653914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.894               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.894               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779653914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.301               0.000 u0\|ddr3_fpga\|pll0\|pll_write_clk  " "    1.301               0.000 u0\|ddr3_fpga\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779653914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.306               0.000 u0\|ddr3_fpga\|pll0\|pll_dq_write_clk  " "    1.306               0.000 u0\|ddr3_fpga\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779653914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.221               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_clk  " "    2.221               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779653914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.859               0.000 u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk  " "    2.859               0.000 u0\|ddr3_fpga\|pll0\|pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779653914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.962               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_phy_clk  " "    2.962               0.000 u0\|ddr3_fpga\|pll0\|pll_afi_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779653914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.777               0.000 OSC_50_B3B  " "    8.777               0.000 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779653914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.888               0.000 u0\|ddr3_fpga\|pll0\|pll_avl_clk  " "    8.888               0.000 u0\|ddr3_fpga\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779653914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.358               0.000 altera_reserved_tck  " "   15.358               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779653914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.526               0.000 u0\|ddr3_fpga\|pll0\|pll_config_clk  " "   19.526               0.000 u0\|ddr3_fpga\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492779653914 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779653914 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779653915 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 106 synchronizer chains. " "Report Metastability: Found 106 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1492779654104 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1492779654104 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 106 " "Number of Synchronizer Chains Found: 106" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1492779654104 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1492779654104 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.679 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.679" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1492779654104 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8.035 ns " "Worst Case Available Settling Time: 8.035 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1492779654104 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1492779654104 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1492779654104 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1492779654104 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1492779654104 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1492779654104 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779654104 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779654722 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779655361 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779657529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779657529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779657529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779657529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779657529 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779657529 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779657713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779657713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779657713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779657713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779657713 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779657713 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.825 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.825" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779657903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779657903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779657903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779657903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779657903 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779657903 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.473 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.473" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779658094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779658094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779658094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779658094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779658094 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779658094 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779658303 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779658303 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 0C Model)                \|  0.622  0.655" {  } {  } 0 0 "Address Command (Fast 1100mV 0C Model)                \|  0.622  0.655" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779658304 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.452     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.452     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779658304 ""}
{ "Info" "0" "" "Core (Fast 1100mV 0C Model)                           \|   2.11  0.077" {  } {  } 0 0 "Core (Fast 1100mV 0C Model)                           \|   2.11  0.077" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779658304 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  3.825  0.473" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  3.825  0.473" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779658304 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.727  0.448" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.727  0.448" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779658304 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 0C Model)                      \|  0.596  0.596" {  } {  } 0 0 "Postamble (Fast 1100mV 0C Model)                      \|  0.596  0.596" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779658304 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 0C Model)                   \|  0.366  0.319" {  } {  } 0 0 "Read Capture (Fast 1100mV 0C Model)                   \|  0.366  0.319" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779658304 ""}
{ "Info" "0" "" "Write (Fast 1100mV 0C Model)                          \|  0.331  0.331" {  } {  } 0 0 "Write (Fast 1100mV 0C Model)                          \|  0.331  0.331" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779658304 ""}
{ "Info" "0" "" "Initializing DDR database for CORE soc_system_DDR3_FPGA_p0" {  } {  } 0 0 "Initializing DDR database for CORE soc_system_DDR3_FPGA_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779658871 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: soc_system_DDR3_FPGA_p0 INSTANCE: u0\|ddr3_fpga" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: soc_system_DDR3_FPGA_p0 INSTANCE: u0\|ddr3_fpga" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779659572 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.797 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.797" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr3_fpga\|*\}\] \[get_registers \{\{*:u0\|*:ddr3_fpga\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:ddr3_fpga\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr3_fpga\|*\}\] \[get_registers \{\{*:u0\|*:ddr3_fpga\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:ddr3_fpga\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779662051 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779662051 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779662051 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779662051 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr3_fpga Core (setup)\} " "-panel_name \{u0\|ddr3_fpga Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779662051 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779662051 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.123 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.123" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr3_fpga\|*\}\] \[get_registers \{\{*:u0\|*:ddr3_fpga\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:ddr3_fpga\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr3_fpga\|*\}\] \[get_registers \{\{*:u0\|*:ddr3_fpga\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:ddr3_fpga\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779662360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779662360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779662360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779662360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr3_fpga Core (hold)\} " "-panel_name \{u0\|ddr3_fpga Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779662360 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779662360 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 4.083 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 4.083" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr3_fpga\|*\}\] \[get_registers \{\{*:u0\|*:ddr3_fpga\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:ddr3_fpga\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr3_fpga\|*\}\] \[get_registers \{\{*:u0\|*:ddr3_fpga\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:ddr3_fpga\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779662590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779662590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779662590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779662590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr3_fpga Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|ddr3_fpga Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779662590 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779662590 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.261 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.261" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr3_fpga\|*\}\] \[get_registers \{\{*:u0\|*:ddr3_fpga\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:ddr3_fpga\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr3_fpga\|*\}\] \[get_registers \{\{*:u0\|*:ddr3_fpga\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:ddr3_fpga\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779662817 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779662817 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779662817 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779662817 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr3_fpga Core Recovery/Removal (removal)\} " "-panel_name \{u0\|ddr3_fpga Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1492779662817 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779662817 ""}
{ "Info" "0" "" "Core: soc_system_DDR3_FPGA_p0 - Instance: u0\|ddr3_fpga" {  } {  } 0 0 "Core: soc_system_DDR3_FPGA_p0 - Instance: u0\|ddr3_fpga" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779663053 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779663053 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 0C Model)                \|  0.768  0.584" {  } {  } 0 0 "Address Command (Fast 1100mV 0C Model)                \|  0.768  0.584" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779663053 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  8.822     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  8.822     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779663053 ""}
{ "Info" "0" "" "Core (Fast 1100mV 0C Model)                           \|  1.797  0.123" {  } {  } 0 0 "Core (Fast 1100mV 0C Model)                           \|  1.797  0.123" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779663053 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  4.083  0.261" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  4.083  0.261" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779663053 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.729  0.754" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.729  0.754" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779663053 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 0C Model)                      \|  0.943  0.943" {  } {  } 0 0 "Postamble (Fast 1100mV 0C Model)                      \|  0.943  0.943" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779663053 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 0C Model)                   \|  0.515  0.468" {  } {  } 0 0 "Read Capture (Fast 1100mV 0C Model)                   \|  0.515  0.468" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779663053 ""}
{ "Info" "0" "" "Write (Fast 1100mV 0C Model)                          \|  0.497  0.497" {  } {  } 0 0 "Write (Fast 1100mV 0C Model)                          \|  0.497  0.497" 0 0 "TimeQuest Timing Analyzer" 0 0 1492779663053 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779667053 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779667055 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 371 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 371 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3224 " "Peak virtual memory: 3224 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1492779668629 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 21 20:01:08 2017 " "Processing ended: Fri Apr 21 20:01:08 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1492779668629 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:59 " "Elapsed time: 00:01:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1492779668629 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:56 " "Total CPU time (on all processors): 00:01:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1492779668629 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492779668629 ""}
