{"ast":null,"code":"export const computerArchitectureQuiz = {\n  topicId: 'computer-architecture-comprehensive',\n  title: 'Computer Architecture Mastery Quiz',\n  description: 'Comprehensive 100-question assessment covering all aspects of Computer Architecture',\n  timeLimit: 7200,\n  // 120 minutes\n  questions: [\n  // Number Systems (25 questions)\n  {\n    id: 1,\n    question: \"What is the base of the binary number system?\",\n    options: [\"2\", \"8\", \"10\", \"16\"],\n    correctAnswer: 0,\n    explanation: \"Binary system uses base 2, containing only digits 0 and 1.\",\n    difficulty: \"Easy\",\n    category: \"Number Systems\"\n  }, {\n    id: 2,\n    question: \"Convert binary 1011 to decimal:\",\n    options: [\"10\", \"11\", \"12\", \"13\"],\n    correctAnswer: 1,\n    explanation: \"1×2³ + 0×2² + 1×2¹ + 1×2⁰ = 8 + 0 + 2 + 1 = 11\",\n    difficulty: \"Easy\",\n    category: \"Number Systems\"\n  }, {\n    id: 3,\n    question: \"What is the hexadecimal equivalent of decimal 255?\",\n    options: [\"FF\", \"FE\", \"100\", \"AF\"],\n    correctAnswer: 0,\n    explanation: \"255 = 15×16¹ + 15×16⁰ = F×16¹ + F×16⁰ = FF\",\n    difficulty: \"Medium\",\n    category: \"Number Systems\"\n  }, {\n    id: 4,\n    question: \"In octal system, what decimal value does 742 represent?\",\n    options: [\"482\", \"492\", \"502\", \"512\"],\n    correctAnswer: 0,\n    explanation: \"7×8² + 4×8¹ + 2×8⁰ = 7×64 + 4×8 + 2×1 = 448 + 32 + 2 = 482\",\n    difficulty: \"Medium\",\n    category: \"Number Systems\"\n  }, {\n    id: 5,\n    question: \"What is the 2's complement of binary 10110?\",\n    options: [\"01001\", \"01010\", \"10110\", \"01110\"],\n    correctAnswer: 1,\n    explanation: \"First find 1's complement: 01001, then add 1: 01001 + 1 = 01010\",\n    difficulty: \"Hard\",\n    category: \"Number Systems\"\n  }, {\n    id: 6,\n    question: \"Which number system is most commonly used in digital computers?\",\n    options: [\"Decimal\", \"Binary\", \"Octal\", \"Hexadecimal\"],\n    correctAnswer: 1,\n    explanation: \"Binary is used because digital circuits operate with two states: ON/OFF or 1/0.\",\n    difficulty: \"Easy\",\n    category: \"Number Systems\"\n  }, {\n    id: 7,\n    question: \"What is the range of signed 8-bit binary numbers in 2's complement?\",\n    options: [\"-127 to +127\", \"-128 to +127\", \"-255 to +255\", \"-256 to +255\"],\n    correctAnswer: 1,\n    explanation: \"8-bit 2's complement ranges from -2⁷ to +(2⁷-1) = -128 to +127\",\n    difficulty: \"Hard\",\n    category: \"Number Systems\"\n  }, {\n    id: 8,\n    question: \"Convert hexadecimal 1A3 to binary:\",\n    options: [\"000110100011\", \"00110100011\", \"110100011\", \"11010011\"],\n    correctAnswer: 0,\n    explanation: \"1=0001, A=1010, 3=0011, so 1A3 = 000110100011\",\n    difficulty: \"Medium\",\n    category: \"Number Systems\"\n  }, {\n    id: 9,\n    question: \"What is the BCD representation of decimal 47?\",\n    options: [\"01000111\", \"100111\", \"0100111\", \"1000111\"],\n    correctAnswer: 0,\n    explanation: \"BCD represents each decimal digit with 4 bits: 4=0100, 7=0111, so 47 = 01000111\",\n    difficulty: \"Medium\",\n    category: \"Number Systems\"\n  }, {\n    id: 10,\n    question: \"In floating-point representation, what does the mantissa represent?\",\n    options: [\"Sign of the number\", \"Magnitude of the number\", \"Position of decimal point\", \"Exponent value\"],\n    correctAnswer: 1,\n    explanation: \"The mantissa (significand) represents the significant digits of the number.\",\n    difficulty: \"Hard\",\n    category: \"Number Systems\"\n  }, {\n    id: 11,\n    question: \"Convert decimal 13 to binary:\",\n    options: [\"1011\", \"1101\", \"1110\", \"1100\"],\n    correctAnswer: 1,\n    explanation: \"13 = 8 + 4 + 1 = 2³ + 2² + 2⁰ = 1101₂\",\n    difficulty: \"Easy\",\n    category: \"Number Systems\"\n  }, {\n    id: 12,\n    question: \"What is the octal equivalent of binary 110101?\",\n    options: [\"65\", \"53\", \"64\", \"54\"],\n    correctAnswer: 0,\n    explanation: \"Group binary digits in sets of 3: 110 101 = 6 5 in octal\",\n    difficulty: \"Medium\",\n    category: \"Number Systems\"\n  }, {\n    id: 13,\n    question: \"What is the 1's complement of binary 10110?\",\n    options: [\"01001\", \"01010\", \"10110\", \"01110\"],\n    correctAnswer: 0,\n    explanation: \"1's complement flips all bits: 10110 becomes 01001\",\n    difficulty: \"Medium\",\n    category: \"Number Systems\"\n  }, {\n    id: 14,\n    question: \"In which number system does the digit 'F' have a value of 15?\",\n    options: [\"Binary\", \"Octal\", \"Decimal\", \"Hexadecimal\"],\n    correctAnswer: 3,\n    explanation: \"In hexadecimal system, A=10, B=11, C=12, D=13, E=14, F=15\",\n    difficulty: \"Easy\",\n    category: \"Number Systems\"\n  }, {\n    id: 15,\n    question: \"What is the decimal value of binary 11111111?\",\n    options: [\"127\", \"255\", \"256\", \"511\"],\n    correctAnswer: 1,\n    explanation: \"11111111 = 2⁸ - 1 = 256 - 1 = 255\",\n    difficulty: \"Medium\",\n    category: \"Number Systems\"\n  }, {\n    id: 16,\n    question: \"Which representation can handle both positive and negative numbers?\",\n    options: [\"Unsigned binary\", \"Signed magnitude\", \"BCD\", \"Gray code\"],\n    correctAnswer: 1,\n    explanation: \"Signed magnitude uses the most significant bit to represent the sign of the number\",\n    difficulty: \"Medium\",\n    category: \"Number Systems\"\n  }, {\n    id: 17,\n    question: \"Convert octal 753 to decimal:\",\n    options: [\"491\", \"483\", \"501\", \"475\"],\n    correctAnswer: 0,\n    explanation: \"7×8² + 5×8¹ + 3×8⁰ = 7×64 + 5×8 + 3×1 = 448 + 40 + 3 = 491\",\n    difficulty: \"Medium\",\n    category: \"Number Systems\"\n  }, {\n    id: 18,\n    question: \"What is the range of unsigned 8-bit binary numbers?\",\n    options: [\"0 to 127\", \"0 to 255\", \"0 to 256\", \"-128 to +127\"],\n    correctAnswer: 1,\n    explanation: \"8-bit unsigned binary can represent 2⁸ = 256 values from 0 to 255\",\n    difficulty: \"Easy\",\n    category: \"Number Systems\"\n  }, {\n    id: 19,\n    question: \"In IEEE 754 single precision format, how many bits are allocated for the exponent?\",\n    options: [\"8\", \"11\", \"23\", \"32\"],\n    correctAnswer: 0,\n    explanation: \"IEEE 754 single precision uses 1 bit for sign, 8 bits for exponent, and 23 bits for mantissa\",\n    difficulty: \"Hard\",\n    category: \"Number Systems\"\n  }, {\n    id: 20,\n    question: \"What is the Gray code equivalent of binary 1011?\",\n    options: [\"1110\", \"1010\", \"1101\", \"1001\"],\n    correctAnswer: 0,\n    explanation: \"Gray code changes only one bit at a time: 1011 → 1110\",\n    difficulty: \"Hard\",\n    category: \"Number Systems\"\n  }, {\n    id: 21,\n    question: \"Which number system is base 16?\",\n    options: [\"Binary\", \"Octal\", \"Decimal\", \"Hexadecimal\"],\n    correctAnswer: 3,\n    explanation: \"Hexadecimal system uses base 16 with digits 0-9 and A-F\",\n    difficulty: \"Easy\",\n    category: \"Number Systems\"\n  }, {\n    id: 22,\n    question: \"What is the result of binary addition 1011 + 1101?\",\n    options: [\"11000\", \"10100\", \"11100\", \"10000\"],\n    correctAnswer: 0,\n    explanation: \"1011 + 1101 = 11000 (with carry)\",\n    difficulty: \"Medium\",\n    category: \"Number Systems\"\n  }, {\n    id: 23,\n    question: \"In two's complement, what decimal value does 10000000 represent?\",\n    options: [\"-128\", \"-127\", \"128\", \"0\"],\n    correctAnswer: 0,\n    explanation: \"In 8-bit two's complement, 10000000 represents -128 (the minimum value)\",\n    difficulty: \"Hard\",\n    category: \"Number Systems\"\n  }, {\n    id: 24,\n    question: \"Convert decimal 200 to hexadecimal:\",\n    options: [\"C8\", \"C0\", \"D8\", \"A8\"],\n    correctAnswer: 0,\n    explanation: \"200 = 12×16¹ + 8×16⁰ = C×16 + 8 = C8\",\n    difficulty: \"Medium\",\n    category: \"Number Systems\"\n  }, {\n    id: 25,\n    question: \"What is the purpose of parity bit?\",\n    options: [\"Error detection\", \"Data compression\", \"Encryption\", \"Addressing\"],\n    correctAnswer: 0,\n    explanation: \"Parity bit is used for simple error detection in data transmission\",\n    difficulty: \"Medium\",\n    category: \"Number Systems\"\n  },\n  // Computer Types (20 questions)\n  {\n    id: 26,\n    question: \"Which computer type is designed for single-user applications?\",\n    options: [\"Supercomputer\", \"Mainframe\", \"Minicomputer\", \"Microcomputer\"],\n    correctAnswer: 3,\n    explanation: \"Microcomputers (personal computers) are designed for individual users.\",\n    difficulty: \"Easy\",\n    category: \"Computer Types\"\n  }, {\n    id: 27,\n    question: \"What is the primary characteristic of a supercomputer?\",\n    options: [\"Low cost\", \"High processing speed\", \"Small size\", \"Single user\"],\n    correctAnswer: 1,\n    explanation: \"Supercomputers are characterized by extremely high processing speeds and computational power.\",\n    difficulty: \"Easy\",\n    category: \"Computer Types\"\n  }, {\n    id: 28,\n    question: \"Which computer type is typically used for weather forecasting?\",\n    options: [\"Microcomputer\", \"Minicomputer\", \"Mainframe\", \"Supercomputer\"],\n    correctAnswer: 3,\n    explanation: \"Weather forecasting requires massive computational power, making supercomputers ideal.\",\n    difficulty: \"Medium\",\n    category: \"Computer Types\"\n  }, {\n    id: 29,\n    question: \"What distinguishes a mainframe from a minicomputer?\",\n    options: [\"Processing power\", \"Cost\", \"Size\", \"All of the above\"],\n    correctAnswer: 3,\n    explanation: \"Mainframes have higher processing power, cost more, and are physically larger than minicomputers.\",\n    difficulty: \"Medium\",\n    category: \"Computer Types\"\n  }, {\n    id: 30,\n    question: \"Embedded systems are typically which type of computer?\",\n    options: [\"Supercomputer\", \"Mainframe\", \"Minicomputer\", \"Microcomputer\"],\n    correctAnswer: 3,\n    explanation: \"Embedded systems use microcontrollers/microcomputers integrated into other devices.\",\n    difficulty: \"Medium\",\n    category: \"Computer Types\"\n  }, {\n    id: 31,\n    question: \"Which computer type can support thousands of users simultaneously?\",\n    options: [\"Microcomputer\", \"Minicomputer\", \"Mainframe\", \"Workstation\"],\n    correctAnswer: 2,\n    explanation: \"Mainframes are designed to handle multiple users and large-scale processing simultaneously.\",\n    difficulty: \"Medium\",\n    category: \"Computer Types\"\n  }, {\n    id: 32,\n    question: \"What is the typical use of a workstation?\",\n    options: [\"Gaming\", \"Scientific computing\", \"Word processing\", \"Web browsing\"],\n    correctAnswer: 1,\n    explanation: \"Workstations are high-performance computers designed for technical or scientific applications.\",\n    difficulty: \"Easy\",\n    category: \"Computer Types\"\n  }, {\n    id: 33,\n    question: \"Server computers are primarily used for:\",\n    options: [\"Personal use\", \"Providing services to other computers\", \"Gaming\", \"Educational purposes\"],\n    correctAnswer: 1,\n    explanation: \"Servers provide services, data, and resources to other computers (clients) on a network.\",\n    difficulty: \"Easy\",\n    category: \"Computer Types\"\n  }, {\n    id: 34,\n    question: \"Which computer type is most commonly found in homes?\",\n    options: [\"Mainframe\", \"Minicomputer\", \"Microcomputer\", \"Supercomputer\"],\n    correctAnswer: 2,\n    explanation: \"Microcomputers (personal computers, laptops, tablets) are most common in households.\",\n    difficulty: \"Easy\",\n    category: \"Computer Types\"\n  }, {\n    id: 35,\n    question: \"Cluster computing involves:\",\n    options: [\"Single powerful computer\", \"Network of connected computers\", \"Mobile devices\", \"Specialized hardware\"],\n    correctAnswer: 1,\n    explanation: \"Cluster computing uses multiple interconnected computers working together as a single system.\",\n    difficulty: \"Medium\",\n    category: \"Computer Types\"\n  }, {\n    id: 36,\n    question: \"What is the primary advantage of grid computing?\",\n    options: [\"Lower cost\", \"Resource sharing\", \"Better graphics\", \"Faster internet\"],\n    correctAnswer: 1,\n    explanation: \"Grid computing allows sharing of computational resources and data across multiple locations.\",\n    difficulty: \"Medium\",\n    category: \"Computer Types\"\n  }, {\n    id: 37,\n    question: \"Handheld computers belong to which category?\",\n    options: [\"Supercomputers\", \"Mainframes\", \"Minicomputers\", \"Microcomputers\"],\n    correctAnswer: 3,\n    explanation: \"Handheld devices like smartphones and tablets are types of microcomputers.\",\n    difficulty: \"Easy\",\n    category: \"Computer Types\"\n  }, {\n    id: 38,\n    question: \"Which computer type is designed for real-time processing?\",\n    options: [\"Batch processing system\", \"Time-sharing system\", \"Real-time system\", \"Personal computer\"],\n    correctAnswer: 2,\n    explanation: \"Real-time systems process data immediately and respond within strict time constraints.\",\n    difficulty: \"Medium\",\n    category: \"Computer Types\"\n  }, {\n    id: 39,\n    question: \"What does multiprocessing refer to?\",\n    options: [\"Multiple programs\", \"Multiple processors\", \"Multiple users\", \"Multiple networks\"],\n    correctAnswer: 1,\n    explanation: \"Multiprocessing involves using multiple processors to execute programs simultaneously.\",\n    difficulty: \"Medium\",\n    category: \"Computer Types\"\n  }, {\n    id: 40,\n    question: \"Distributed computing systems are characterized by:\",\n    options: [\"Centralized control\", \"Geographically dispersed components\", \"Single processor\", \"Local storage only\"],\n    correctAnswer: 1,\n    explanation: \"Distributed systems have components located on different networked computers.\",\n    difficulty: \"Medium\",\n    category: \"Computer Types\"\n  }, {\n    id: 41,\n    question: \"Which computer type is optimized for graphics processing?\",\n    options: [\"Mainframe\", \"Workstation\", \"Graphics workstation\", \"Minicomputer\"],\n    correctAnswer: 2,\n    explanation: \"Graphics workstations are specialized for handling graphics-intensive applications.\",\n    difficulty: \"Medium\",\n    category: \"Computer Types\"\n  }, {\n    id: 42,\n    question: \"Thin clients are typically used in:\",\n    options: [\"Home computing\", \"Cloud computing environments\", \"Gaming\", \"Scientific research\"],\n    correctAnswer: 1,\n    explanation: \"Thin clients depend on servers for processing and are common in cloud computing setups.\",\n    difficulty: \"Medium\",\n    category: \"Computer Types\"\n  }, {\n    id: 43,\n    question: \"Mobile computing devices include:\",\n    options: [\"Desktop computers\", \"Laptops and smartphones\", \"Mainframes\", \"Servers\"],\n    correctAnswer: 1,\n    explanation: \"Mobile devices include laptops, tablets, smartphones, and other portable computing devices.\",\n    difficulty: \"Easy\",\n    category: \"Computer Types\"\n  }, {\n    id: 44,\n    question: \"Edge computing refers to processing:\",\n    options: [\"In the cloud\", \"Close to the data source\", \"In central servers\", \"In mainframes\"],\n    correctAnswer: 1,\n    explanation: \"Edge computing processes data near its source to reduce latency and bandwidth usage.\",\n    difficulty: \"Medium\",\n    category: \"Computer Types\"\n  }, {\n    id: 45,\n    question: \"Quantum computers are still primarily in:\",\n    options: [\"Commercial use\", \"Research and development\", \"Home use\", \"Industrial applications\"],\n    correctAnswer: 1,\n    explanation: \"Quantum computers are mainly in experimental and research phases, not yet widely commercialized.\",\n    difficulty: \"Medium\",\n    category: \"Computer Types\"\n  },\n  // Architecture Types (20 questions)\n  {\n    id: 46,\n    question: \"What is the main difference between Von Neumann and Harvard architecture?\",\n    options: [\"Instruction set\", \"Memory organization\", \"Processing speed\", \"Cost\"],\n    correctAnswer: 1,\n    explanation: \"Von Neumann uses shared memory for instructions and data, while Harvard uses separate memories.\",\n    difficulty: \"Medium\",\n    category: \"Architecture Types\"\n  }, {\n    id: 47,\n    question: \"Which architecture suffers from the Von Neumann bottleneck?\",\n    options: [\"Harvard only\", \"Von Neumann only\", \"Both architectures\", \"Neither architecture\"],\n    correctAnswer: 1,\n    explanation: \"Von Neumann architecture has the bottleneck due to shared memory bus for instructions and data.\",\n    difficulty: \"Medium\",\n    category: \"Architecture Types\"\n  }, {\n    id: 48,\n    question: \"In Harvard architecture, how many memory buses are typically present?\",\n    options: [\"One\", \"Two\", \"Three\", \"Four\"],\n    correctAnswer: 1,\n    explanation: \"Harvard architecture has separate buses for instruction memory and data memory.\",\n    difficulty: \"Easy\",\n    category: \"Architecture Types\"\n  }, {\n    id: 49,\n    question: \"Which component stores both instructions and data in Von Neumann architecture?\",\n    options: [\"CPU\", \"RAM\", \"ROM\", \"Cache\"],\n    correctAnswer: 1,\n    explanation: \"In Von Neumann architecture, RAM stores both program instructions and data.\",\n    difficulty: \"Easy\",\n    category: \"Architecture Types\"\n  }, {\n    id: 50,\n    question: \"Modified Harvard architecture is commonly used in:\",\n    options: [\"Mainframes\", \"Microcontrollers\", \"Supercomputers\", \"Minicomputers\"],\n    correctAnswer: 1,\n    explanation: \"Many microcontrollers use modified Harvard architecture for better performance.\",\n    difficulty: \"Hard\",\n    category: \"Architecture Types\"\n  }, {\n    id: 51,\n    question: \"In Von Neumann architecture, what can cause the bottleneck?\",\n    options: [\"Slow CPU\", \"Shared memory bus\", \"Large programs\", \"Multiple processors\"],\n    correctAnswer: 1,\n    explanation: \"The shared memory bus for both instructions and data creates contention, causing delays.\",\n    difficulty: \"Medium\",\n    category: \"Architecture Types\"\n  }, {\n    id: 52,\n    question: \"Which architecture allows simultaneous access to instructions and data?\",\n    options: [\"Von Neumann\", \"Harvard\", \"Both\", \"Neither\"],\n    correctAnswer: 1,\n    explanation: \"Harvard architecture's separate memory systems allow parallel access to instructions and data.\",\n    difficulty: \"Medium\",\n    category: \"Architecture Types\"\n  }, {\n    id: 53,\n    question: \"RISC processors typically use which architecture?\",\n    options: [\"Pure Von Neumann\", \"Pure Harvard\", \"Modified Harvard\", \"None of the above\"],\n    correctAnswer: 2,\n    explanation: \"Most RISC processors use modified Harvard architecture with separate instruction and data caches.\",\n    difficulty: \"Hard\",\n    category: \"Architecture Types\"\n  }, {\n    id: 54,\n    question: \"In traditional Von Neumann architecture, where are programs stored?\",\n    options: [\"CPU registers\", \"Separate memory\", \"Same memory as data\", \"Cache only\"],\n    correctAnswer: 2,\n    explanation: \"Von Neumann architecture stores programs and data in the same memory space.\",\n    difficulty: \"Easy\",\n    category: \"Architecture Types\"\n  }, {\n    id: 55,\n    question: \"Which architecture provides better security through memory separation?\",\n    options: [\"Von Neumann\", \"Harvard\", \"Both equally\", \"Depends on implementation\"],\n    correctAnswer: 1,\n    explanation: \"Harvard architecture's memory separation makes it harder for malicious code to modify instructions.\",\n    difficulty: \"Medium\",\n    category: \"Architecture Types\"\n  }, {\n    id: 56,\n    question: \"The fetch-decode-execute cycle is characteristic of:\",\n    options: [\"Harvard architecture\", \"Von Neumann architecture\", \"Both architectures\", \"Neither architecture\"],\n    correctAnswer: 2,\n    explanation: \"Both architectures follow the fetch-decode-execute cycle, but differ in memory organization.\",\n    difficulty: \"Medium\",\n    category: \"Architecture Types\"\n  }, {\n    id: 57,\n    question: \"In modified Harvard architecture, what is typically separate?\",\n    options: [\"CPU and memory\", \"Cache and main memory\", \"Instruction and data cache\", \"ALU and control unit\"],\n    correctAnswer: 2,\n    explanation: \"Modified Harvard architecture separates instruction and data caches while sharing main memory.\",\n    difficulty: \"Hard\",\n    category: \"Architecture Types\"\n  }, {\n    id: 58,\n    question: \"Which architecture is more suitable for embedded systems?\",\n    options: [\"Von Neumann\", \"Harvard\", \"Both equally\", \"Depends on application\"],\n    correctAnswer: 1,\n    explanation: \"Harvard architecture is often preferred for embedded systems due to better performance and security.\",\n    difficulty: \"Medium\",\n    category: \"Architecture Types\"\n  }, {\n    id: 59,\n    question: \"What is a key advantage of Harvard architecture?\",\n    options: [\"Simpler design\", \"Higher performance potential\", \"Lower cost\", \"Easier programming\"],\n    correctAnswer: 1,\n    explanation: \"Harvard architecture can achieve higher performance through parallel memory access.\",\n    difficulty: \"Medium\",\n    category: \"Architecture Types\"\n  }, {\n    id: 60,\n    question: \"In Von Neumann architecture, what component fetches instructions?\",\n    options: [\"ALU\", \"Control Unit\", \"Memory\", \"I/O Processor\"],\n    correctAnswer: 1,\n    explanation: \"The Control Unit is responsible for fetching and decoding instructions from memory.\",\n    difficulty: \"Easy\",\n    category: \"Architecture Types\"\n  }, {\n    id: 61,\n    question: \"Which architecture allows for instruction pipelining more effectively?\",\n    options: [\"Von Neumann\", \"Harvard\", \"Both equally\", \"Neither supports pipelining\"],\n    correctAnswer: 1,\n    explanation: \"Harvard architecture's separate memory systems facilitate better instruction pipelining.\",\n    difficulty: \"Hard\",\n    category: \"Architecture Types\"\n  }, {\n    id: 62,\n    question: \"In a typical computer system today, which architecture is more common?\",\n    options: [\"Pure Von Neumann\", \"Pure Harvard\", \"Modified Harvard\", \"Completely separate systems\"],\n    correctAnswer: 2,\n    explanation: \"Modern processors typically use modified Harvard architecture with separate caches.\",\n    difficulty: \"Medium\",\n    category: \"Architecture Types\"\n  }, {\n    id: 63,\n    question: \"What does the term 'Princeton architecture' refer to?\",\n    options: [\"Harvard architecture\", \"Von Neumann architecture\", \"RISC architecture\", \"CISC architecture\"],\n    correctAnswer: 1,\n    explanation: \"Princeton architecture is another name for Von Neumann architecture, named after Princeton University.\",\n    difficulty: \"Medium\",\n    category: \"Architecture Types\"\n  }, {\n    id: 64,\n    question: \"Which architecture makes debugging more challenging?\",\n    options: [\"Von Neumann\", \"Harvard\", \"Both equally\", \"Neither, debugging is easy in both\"],\n    correctAnswer: 1,\n    explanation: \"Harvard architecture can make debugging more complex due to separate memory spaces.\",\n    difficulty: \"Medium\",\n    category: \"Architecture Types\"\n  }, {\n    id: 65,\n    question: \"The concept of stored-program computer is associated with:\",\n    options: [\"Harvard architecture\", \"Von Neumann architecture\", \"Both\", \"Neither\"],\n    correctAnswer: 1,\n    explanation: \"The stored-program concept, where instructions are stored in memory, is fundamental to Von Neumann architecture.\",\n    difficulty: \"Medium\",\n    category: \"Architecture Types\"\n  },\n  // Digital Logic (20 questions)\n  {\n    id: 66,\n    question: \"What is the output of an AND gate with inputs 1 and 0?\",\n    options: [\"0\", \"1\", \"Undefined\", \"Either 0 or 1\"],\n    correctAnswer: 0,\n    explanation: \"AND gate outputs 1 only when ALL inputs are 1. With inputs 1 and 0, output is 0.\",\n    difficulty: \"Easy\",\n    category: \"Digital Logic\"\n  }, {\n    id: 67,\n    question: \"Which Boolean operation is represented by the OR gate?\",\n    options: [\"Logical addition\", \"Logical multiplication\", \"Logical negation\", \"Logical equivalence\"],\n    correctAnswer: 0,\n    explanation: \"OR gate performs logical addition - output is 1 if ANY input is 1.\",\n    difficulty: \"Easy\",\n    category: \"Digital Logic\"\n  }, {\n    id: 68,\n    question: \"What is the truth table output for XOR gate with inputs A=1, B=1?\",\n    options: [\"0\", \"1\", \"Undefined\", \"Either 0 or 1\"],\n    correctAnswer: 0,\n    explanation: \"XOR outputs 1 only when inputs are different. With A=1, B=1 (same), output is 0.\",\n    difficulty: \"Medium\",\n    category: \"Digital Logic\"\n  }, {\n    id: 69,\n    question: \"How many NAND gates are needed to implement a NOT gate?\",\n    options: [\"1\", \"2\", \"3\", \"4\"],\n    correctAnswer: 0,\n    explanation: \"A single NAND gate with both inputs connected together acts as a NOT gate.\",\n    difficulty: \"Medium\",\n    category: \"Digital Logic\"\n  }, {\n    id: 70,\n    question: \"What is the canonical form of the Boolean expression AB + AC?\",\n    options: [\"Sum of Products\", \"Product of Sums\", \"Both SOP and POS\", \"Neither SOP nor POS\"],\n    correctAnswer: 0,\n    explanation: \"AB + AC is in Sum of Products (SOP) form - sum (OR) of product (AND) terms.\",\n    difficulty: \"Hard\",\n    category: \"Digital Logic\"\n  }, {\n    id: 71,\n    question: \"In a Karnaugh map, what is the maximum number of adjacent cells that can be grouped?\",\n    options: [\"2\", \"4\", \"8\", \"Depends on number of variables\"],\n    correctAnswer: 3,\n    explanation: \"The grouping size in K-maps depends on the number of variables and can vary (1, 2, 4, 8, etc.).\",\n    difficulty: \"Medium\",\n    category: \"Digital Logic\"\n  }, {\n    id: 72,\n    question: \"What is the dual of the Boolean expression (A + B)(C + D)?\",\n    options: [\"AB + CD\", \"AC + AD + BC + BD\", \"A(B + C) + D\", \"None of the above\"],\n    correctAnswer: 0,\n    explanation: \"The dual is obtained by interchanging AND and OR operations: AB + CD.\",\n    difficulty: \"Hard\",\n    category: \"Digital Logic\"\n  }, {\n    id: 73,\n    question: \"Which logic gate is considered universal?\",\n    options: [\"AND\", \"OR\", \"NOT\", \"NAND\"],\n    correctAnswer: 3,\n    explanation: \"NAND gate is universal because any Boolean function can be implemented using only NAND gates.\",\n    difficulty: \"Medium\",\n    category: \"Digital Logic\"\n  }, {\n    id: 74,\n    question: \"What is the output of a NOR gate when both inputs are 0?\",\n    options: [\"0\", \"1\", \"Undefined\", \"High impedance\"],\n    correctAnswer: 1,\n    explanation: \"NOR gate outputs 1 only when ALL inputs are 0. With both inputs 0, output is 1.\",\n    difficulty: \"Easy\",\n    category: \"Digital Logic\"\n  }, {\n    id: 75,\n    question: \"In Boolean algebra, what does the absorption law state?\",\n    options: [\"A + AB = A\", \"A + A' = 1\", \"AA' = 0\", \"A + 0 = A\"],\n    correctAnswer: 0,\n    explanation: \"Absorption law: A + AB = A(B + 1) = A(1) = A.\",\n    difficulty: \"Medium\",\n    category: \"Digital Logic\"\n  }, {\n    id: 76,\n    question: \"What is the minimum number of two-input multiplexers needed to implement a four-input multiplexer?\",\n    options: [\"2\", \"3\", \"4\", \"5\"],\n    correctAnswer: 1,\n    explanation: \"Three two-input multiplexers can be cascaded to create a four-input multiplexer.\",\n    difficulty: \"Hard\",\n    category: \"Digital Logic\"\n  }, {\n    id: 77,\n    question: \"Which flip-flop is also known as a transparent latch?\",\n    options: [\"D flip-flop\", \"JK flip-flop\", \"SR latch\", \"T flip-flop\"],\n    correctAnswer: 2,\n    explanation: \"SR latch is transparent when enabled, meaning output follows input immediately.\",\n    difficulty: \"Medium\",\n    category: \"Digital Logic\"\n  }, {\n    id: 78,\n    question: \"In a half adder, how many inputs and outputs are there?\",\n    options: [\"2 inputs, 1 output\", \"2 inputs, 2 outputs\", \"3 inputs, 2 outputs\", \"1 input, 2 outputs\"],\n    correctAnswer: 1,\n    explanation: \"Half adder has 2 inputs (A, B) and 2 outputs (Sum, Carry).\",\n    difficulty: \"Easy\",\n    category: \"Digital Logic\"\n  }, {\n    id: 79,\n    question: \"What is the primary difference between combinational and sequential circuits?\",\n    options: [\"Speed\", \"Memory elements\", \"Power consumption\", \"Complexity\"],\n    correctAnswer: 1,\n    explanation: \"Sequential circuits contain memory elements (flip-flops), while combinational circuits do not.\",\n    difficulty: \"Medium\",\n    category: \"Digital Logic\"\n  }, {\n    id: 80,\n    question: \"Which code is used to detect single-bit errors?\",\n    options: [\"BCD\", \"Gray code\", \"Parity code\", \"ASCII\"],\n    correctAnswer: 2,\n    explanation: \"Parity code adds a parity bit to detect single-bit errors in data transmission.\",\n    difficulty: \"Easy\",\n    category: \"Digital Logic\"\n  }, {\n    id: 81,\n    question: \"In a full adder, how many inputs are there?\",\n    options: [\"2\", \"3\", \"4\", \"5\"],\n    correctAnswer: 1,\n    explanation: \"Full adder has 3 inputs: two bits to add and a carry-in bit.\",\n    difficulty: \"Easy\",\n    category: \"Digital Logic\"\n  }, {\n    id: 82,\n    question: \"What is the purpose of a demultiplexer?\",\n    options: [\"Combine multiple inputs\", \"Distribute one input to multiple outputs\", \"Convert analog to digital\", \"Store data\"],\n    correctAnswer: 1,\n    explanation: \"Demultiplexer takes one input and directs it to one of several output lines based on select lines.\",\n    difficulty: \"Medium\",\n    category: \"Digital Logic\"\n  }, {\n    id: 83,\n    question: \"Which Boolean expression represents the consensus theorem?\",\n    options: [\"AB + A'C + BC = AB + A'C\", \"A + A' = 1\", \"AA' = 0\", \"A + AB = A\"],\n    correctAnswer: 0,\n    explanation: \"Consensus theorem: AB + A'C + BC = AB + A'C (BC is the consensus term).\",\n    difficulty: \"Hard\",\n    category: \"Digital Logic\"\n  }, {\n    id: 84,\n    question: \"In a priority encoder, what happens when multiple inputs are active?\",\n    options: [\"Error condition\", \"Highest priority input is encoded\", \"Lowest priority input is encoded\", \"All inputs are ignored\"],\n    correctAnswer: 1,\n    explanation: \"Priority encoder gives priority to higher-order inputs when multiple inputs are active simultaneously.\",\n    difficulty: \"Medium\",\n    category: \"Digital Logic\"\n  }, {\n    id: 85,\n    question: \"What is the characteristic equation of a JK flip-flop?\",\n    options: [\"Q(next) = JQ' + K'Q\", \"Q(next) = JQ + KQ'\", \"Q(next) = J + KQ\", \"Q(next) = J'Q + KQ'\"],\n    correctAnswer: 0,\n    explanation: \"JK flip-flop characteristic equation: Q(next) = JQ' + K'Q.\",\n    difficulty: \"Hard\",\n    category: \"Digital Logic\"\n  },\n  // CPU Architecture (15 questions)\n  {\n    id: 86,\n    question: \"Which component fetches instructions from memory?\",\n    options: [\"ALU\", \"Control Unit\", \"Registers\", \"Cache\"],\n    correctAnswer: 1,\n    explanation: \"The Control Unit fetches and decodes instructions from memory.\",\n    difficulty: \"Easy\",\n    category: \"CPU Architecture\"\n  }, {\n    id: 87,\n    question: \"What does the Program Counter (PC) register hold?\",\n    options: [\"Current instruction\", \"Address of next instruction\", \"Previous instruction\", \"Accumulator value\"],\n    correctAnswer: 1,\n    explanation: \"Program Counter holds the memory address of the next instruction to be executed.\",\n    difficulty: \"Medium\",\n    category: \"CPU Architecture\"\n  }, {\n    id: 88,\n    question: \"Which CPU component performs arithmetic and logical operations?\",\n    options: [\"Control Unit\", \"Registers\", \"ALU\", \"Memory Management Unit\"],\n    correctAnswer: 2,\n    explanation: \"ALU (Arithmetic Logic Unit) performs mathematical calculations and logical operations.\",\n    difficulty: \"Easy\",\n    category: \"CPU Architecture\"\n  }, {\n    id: 89,\n    question: \"What is pipelining in CPU architecture?\",\n    options: [\"Executing multiple programs simultaneously\", \"Breaking instruction execution into stages\", \"Increasing clock speed\", \"Adding more cores\"],\n    correctAnswer: 1,\n    explanation: \"Pipelining divides instruction execution into multiple stages for parallel processing.\",\n    difficulty: \"Hard\",\n    category: \"CPU Architecture\"\n  }, {\n    id: 90,\n    question: \"RISC processors typically have:\",\n    options: [\"Complex instruction set\", \"Variable instruction length\", \"Fixed instruction length\", \"Microcode control\"],\n    correctAnswer: 2,\n    explanation: \"RISC (Reduced Instruction Set Computer) uses fixed-length, simple instructions.\",\n    difficulty: \"Medium\",\n    category: \"CPU Architecture\"\n  }, {\n    id: 91,\n    question: \"Which register temporarily holds data being processed by the ALU?\",\n    options: [\"Program Counter\", \"Stack Pointer\", \"Accumulator\", \"Instruction Register\"],\n    correctAnswer: 2,\n    explanation: \"The Accumulator register holds data during arithmetic and logical operations.\",\n    difficulty: \"Medium\",\n    category: \"CPU Architecture\"\n  }, {\n    id: 92,\n    question: \"What is the purpose of cache memory in CPU architecture?\",\n    options: [\"Store permanent data\", \"Increase processing speed\", \"Handle input/output\", \"Execute programs\"],\n    correctAnswer: 1,\n    explanation: \"Cache memory provides faster access to frequently used data and instructions.\",\n    difficulty: \"Medium\",\n    category: \"CPU Architecture\"\n  }, {\n    id: 93,\n    question: \"In CPU architecture, what does 'fetch' phase involve?\",\n    options: [\"Executing the instruction\", \"Decoding the instruction\", \"Retrieving the instruction from memory\", \"Storing results\"],\n    correctAnswer: 2,\n    explanation: \"The fetch phase retrieves the instruction from memory using the address in the Program Counter.\",\n    difficulty: \"Medium\",\n    category: \"CPU Architecture\"\n  }, {\n    id: 94,\n    question: \"What is the role of the Instruction Register (IR)?\",\n    options: [\"Store the next instruction address\", \"Hold the current instruction being executed\", \"Manage program flow\", \"Perform arithmetic operations\"],\n    correctAnswer: 1,\n    explanation: \"Instruction Register holds the current instruction that is being decoded and executed.\",\n    difficulty: \"Medium\",\n    category: \"CPU Architecture\"\n  }, {\n    id: 95,\n    question: \"Superscalar processors can execute:\",\n    options: [\"Multiple programs simultaneously\", \"Multiple instructions simultaneously\", \"Instructions faster\", \"Complex instructions\"],\n    correctAnswer: 1,\n    explanation: \"Superscalar processors can execute multiple instructions in parallel during the same clock cycle.\",\n    difficulty: \"Hard\",\n    category: \"CPU Architecture\"\n  }, {\n    id: 96,\n    question: \"Which architecture component handles interrupt requests?\",\n    options: [\"ALU\", \"Control Unit\", \"Memory Management Unit\", \"Input/Output Controller\"],\n    correctAnswer: 1,\n    explanation: \"The Control Unit manages interrupt handling and control flow of the processor.\",\n    difficulty: \"Medium\",\n    category: \"CPU Architecture\"\n  }, {\n    id: 97,\n    question: \"In modern CPUs, what does 'out-of-order execution' refer to?\",\n    options: [\"Random instruction execution\", \"Executing instructions before previous ones\", \"Reordering program sequence\", \"Executing ready instructions ahead of scheduled ones\"],\n    correctAnswer: 3,\n    explanation: \"Out-of-order execution executes instructions as soon as their operands are available, not in program order.\",\n    difficulty: \"Hard\",\n    category: \"CPU Architecture\"\n  }, {\n    id: 98,\n    question: \"What is the function of the Status Register (Flags Register)?\",\n    options: [\"Store memory addresses\", \"Hold arithmetic results\", \"Contain processor status flags\", \"Manage instruction flow\"],\n    correctAnswer: 2,\n    explanation: \"Status Register contains flags that indicate the result of operations (zero, carry, overflow, etc.).\",\n    difficulty: \"Medium\",\n    category: \"CPU Architecture\"\n  }, {\n    id: 99,\n    question: \"Multi-core processors contain:\",\n    options: [\"Multiple CPUs\", \"Multiple processing units on single chip\", \"Multiple instruction sets\", \"Multiple memory modules\"],\n    correctAnswer: 1,\n    explanation: \"Multi-core processors integrate multiple processing cores on a single chip.\",\n    difficulty: \"Easy\",\n    category: \"CPU Architecture\"\n  }, {\n    id: 100,\n    question: \"Which component translates virtual addresses to physical addresses?\",\n    options: [\"Cache controller\", \"Memory Management Unit\", \"Address bus\", \"Page table\"],\n    correctAnswer: 1,\n    explanation: \"Memory Management Unit (MMU) handles address translation between virtual and physical memory.\",\n    difficulty: \"Hard\",\n    category: \"CPU Architecture\"\n  }]\n};\n\n// Export the comprehensive quiz data\nexport const fullComputerArchitectureQuiz = computerArchitectureQuiz;","map":{"version":3,"names":["computerArchitectureQuiz","topicId","title","description","timeLimit","questions","id","question","options","correctAnswer","explanation","difficulty","category","fullComputerArchitectureQuiz"],"sources":["d:/KRISHNA/VS code/python/MySql Website/react-sql-website/frontend/src/data/computerArchitectureQuiz.js"],"sourcesContent":["export const computerArchitectureQuiz = {\r\n  topicId: 'computer-architecture-comprehensive',\r\n  title: 'Computer Architecture Mastery Quiz',\r\n  description: 'Comprehensive 100-question assessment covering all aspects of Computer Architecture',\r\n  timeLimit: 7200, // 120 minutes\r\n  questions: [\r\n    // Number Systems (25 questions)\r\n    {\r\n      id: 1,\r\n      question: \"What is the base of the binary number system?\",\r\n      options: [\"2\", \"8\", \"10\", \"16\"],\r\n      correctAnswer: 0,\r\n      explanation: \"Binary system uses base 2, containing only digits 0 and 1.\",\r\n      difficulty: \"Easy\",\r\n      category: \"Number Systems\"\r\n    },\r\n    {\r\n      id: 2,\r\n      question: \"Convert binary 1011 to decimal:\",\r\n      options: [\"10\", \"11\", \"12\", \"13\"],\r\n      correctAnswer: 1,\r\n      explanation: \"1×2³ + 0×2² + 1×2¹ + 1×2⁰ = 8 + 0 + 2 + 1 = 11\",\r\n      difficulty: \"Easy\",\r\n      category: \"Number Systems\"\r\n    },\r\n    {\r\n      id: 3,\r\n      question: \"What is the hexadecimal equivalent of decimal 255?\",\r\n      options: [\"FF\", \"FE\", \"100\", \"AF\"],\r\n      correctAnswer: 0,\r\n      explanation: \"255 = 15×16¹ + 15×16⁰ = F×16¹ + F×16⁰ = FF\",\r\n      difficulty: \"Medium\",\r\n      category: \"Number Systems\"\r\n    },\r\n    {\r\n      id: 4,\r\n      question: \"In octal system, what decimal value does 742 represent?\",\r\n      options: [\"482\", \"492\", \"502\", \"512\"],\r\n      correctAnswer: 0,\r\n      explanation: \"7×8² + 4×8¹ + 2×8⁰ = 7×64 + 4×8 + 2×1 = 448 + 32 + 2 = 482\",\r\n      difficulty: \"Medium\",\r\n      category: \"Number Systems\"\r\n    },\r\n    {\r\n      id: 5,\r\n      question: \"What is the 2's complement of binary 10110?\",\r\n      options: [\"01001\", \"01010\", \"10110\", \"01110\"],\r\n      correctAnswer: 1,\r\n      explanation: \"First find 1's complement: 01001, then add 1: 01001 + 1 = 01010\",\r\n      difficulty: \"Hard\",\r\n      category: \"Number Systems\"\r\n    },\r\n    {\r\n      id: 6,\r\n      question: \"Which number system is most commonly used in digital computers?\",\r\n      options: [\"Decimal\", \"Binary\", \"Octal\", \"Hexadecimal\"],\r\n      correctAnswer: 1,\r\n      explanation: \"Binary is used because digital circuits operate with two states: ON/OFF or 1/0.\",\r\n      difficulty: \"Easy\",\r\n      category: \"Number Systems\"\r\n    },\r\n    {\r\n      id: 7,\r\n      question: \"What is the range of signed 8-bit binary numbers in 2's complement?\",\r\n      options: [\"-127 to +127\", \"-128 to +127\", \"-255 to +255\", \"-256 to +255\"],\r\n      correctAnswer: 1,\r\n      explanation: \"8-bit 2's complement ranges from -2⁷ to +(2⁷-1) = -128 to +127\",\r\n      difficulty: \"Hard\",\r\n      category: \"Number Systems\"\r\n    },\r\n    {\r\n      id: 8,\r\n      question: \"Convert hexadecimal 1A3 to binary:\",\r\n      options: [\"000110100011\", \"00110100011\", \"110100011\", \"11010011\"],\r\n      correctAnswer: 0,\r\n      explanation: \"1=0001, A=1010, 3=0011, so 1A3 = 000110100011\",\r\n      difficulty: \"Medium\",\r\n      category: \"Number Systems\"\r\n    },\r\n    {\r\n      id: 9,\r\n      question: \"What is the BCD representation of decimal 47?\",\r\n      options: [\"01000111\", \"100111\", \"0100111\", \"1000111\"],\r\n      correctAnswer: 0,\r\n      explanation: \"BCD represents each decimal digit with 4 bits: 4=0100, 7=0111, so 47 = 01000111\",\r\n      difficulty: \"Medium\",\r\n      category: \"Number Systems\"\r\n    },\r\n    {\r\n      id: 10,\r\n      question: \"In floating-point representation, what does the mantissa represent?\",\r\n      options: [\"Sign of the number\", \"Magnitude of the number\", \"Position of decimal point\", \"Exponent value\"],\r\n      correctAnswer: 1,\r\n      explanation: \"The mantissa (significand) represents the significant digits of the number.\",\r\n      difficulty: \"Hard\",\r\n      category: \"Number Systems\"\r\n    },\r\n    {\r\n      id: 11,\r\n      question: \"Convert decimal 13 to binary:\",\r\n      options: [\"1011\", \"1101\", \"1110\", \"1100\"],\r\n      correctAnswer: 1,\r\n      explanation: \"13 = 8 + 4 + 1 = 2³ + 2² + 2⁰ = 1101₂\",\r\n      difficulty: \"Easy\",\r\n      category: \"Number Systems\"\r\n    },\r\n    {\r\n      id: 12,\r\n      question: \"What is the octal equivalent of binary 110101?\",\r\n      options: [\"65\", \"53\", \"64\", \"54\"],\r\n      correctAnswer: 0,\r\n      explanation: \"Group binary digits in sets of 3: 110 101 = 6 5 in octal\",\r\n      difficulty: \"Medium\",\r\n      category: \"Number Systems\"\r\n    },\r\n    {\r\n      id: 13,\r\n      question: \"What is the 1's complement of binary 10110?\",\r\n      options: [\"01001\", \"01010\", \"10110\", \"01110\"],\r\n      correctAnswer: 0,\r\n      explanation: \"1's complement flips all bits: 10110 becomes 01001\",\r\n      difficulty: \"Medium\",\r\n      category: \"Number Systems\"\r\n    },\r\n    {\r\n      id: 14,\r\n      question: \"In which number system does the digit 'F' have a value of 15?\",\r\n      options: [\"Binary\", \"Octal\", \"Decimal\", \"Hexadecimal\"],\r\n      correctAnswer: 3,\r\n      explanation: \"In hexadecimal system, A=10, B=11, C=12, D=13, E=14, F=15\",\r\n      difficulty: \"Easy\",\r\n      category: \"Number Systems\"\r\n    },\r\n    {\r\n      id: 15,\r\n      question: \"What is the decimal value of binary 11111111?\",\r\n      options: [\"127\", \"255\", \"256\", \"511\"],\r\n      correctAnswer: 1,\r\n      explanation: \"11111111 = 2⁸ - 1 = 256 - 1 = 255\",\r\n      difficulty: \"Medium\",\r\n      category: \"Number Systems\"\r\n    },\r\n    {\r\n      id: 16,\r\n      question: \"Which representation can handle both positive and negative numbers?\",\r\n      options: [\"Unsigned binary\", \"Signed magnitude\", \"BCD\", \"Gray code\"],\r\n      correctAnswer: 1,\r\n      explanation: \"Signed magnitude uses the most significant bit to represent the sign of the number\",\r\n      difficulty: \"Medium\",\r\n      category: \"Number Systems\"\r\n    },\r\n    {\r\n      id: 17,\r\n      question: \"Convert octal 753 to decimal:\",\r\n      options: [\"491\", \"483\", \"501\", \"475\"],\r\n      correctAnswer: 0,\r\n      explanation: \"7×8² + 5×8¹ + 3×8⁰ = 7×64 + 5×8 + 3×1 = 448 + 40 + 3 = 491\",\r\n      difficulty: \"Medium\",\r\n      category: \"Number Systems\"\r\n    },\r\n    {\r\n      id: 18,\r\n      question: \"What is the range of unsigned 8-bit binary numbers?\",\r\n      options: [\"0 to 127\", \"0 to 255\", \"0 to 256\", \"-128 to +127\"],\r\n      correctAnswer: 1,\r\n      explanation: \"8-bit unsigned binary can represent 2⁸ = 256 values from 0 to 255\",\r\n      difficulty: \"Easy\",\r\n      category: \"Number Systems\"\r\n    },\r\n    {\r\n      id: 19,\r\n      question: \"In IEEE 754 single precision format, how many bits are allocated for the exponent?\",\r\n      options: [\"8\", \"11\", \"23\", \"32\"],\r\n      correctAnswer: 0,\r\n      explanation: \"IEEE 754 single precision uses 1 bit for sign, 8 bits for exponent, and 23 bits for mantissa\",\r\n      difficulty: \"Hard\",\r\n      category: \"Number Systems\"\r\n    },\r\n    {\r\n      id: 20,\r\n      question: \"What is the Gray code equivalent of binary 1011?\",\r\n      options: [\"1110\", \"1010\", \"1101\", \"1001\"],\r\n      correctAnswer: 0,\r\n      explanation: \"Gray code changes only one bit at a time: 1011 → 1110\",\r\n      difficulty: \"Hard\",\r\n      category: \"Number Systems\"\r\n    },\r\n    {\r\n      id: 21,\r\n      question: \"Which number system is base 16?\",\r\n      options: [\"Binary\", \"Octal\", \"Decimal\", \"Hexadecimal\"],\r\n      correctAnswer: 3,\r\n      explanation: \"Hexadecimal system uses base 16 with digits 0-9 and A-F\",\r\n      difficulty: \"Easy\",\r\n      category: \"Number Systems\"\r\n    },\r\n    {\r\n      id: 22,\r\n      question: \"What is the result of binary addition 1011 + 1101?\",\r\n      options: [\"11000\", \"10100\", \"11100\", \"10000\"],\r\n      correctAnswer: 0,\r\n      explanation: \"1011 + 1101 = 11000 (with carry)\",\r\n      difficulty: \"Medium\",\r\n      category: \"Number Systems\"\r\n    },\r\n    {\r\n      id: 23,\r\n      question: \"In two's complement, what decimal value does 10000000 represent?\",\r\n      options: [\"-128\", \"-127\", \"128\", \"0\"],\r\n      correctAnswer: 0,\r\n      explanation: \"In 8-bit two's complement, 10000000 represents -128 (the minimum value)\",\r\n      difficulty: \"Hard\",\r\n      category: \"Number Systems\"\r\n    },\r\n    {\r\n      id: 24,\r\n      question: \"Convert decimal 200 to hexadecimal:\",\r\n      options: [\"C8\", \"C0\", \"D8\", \"A8\"],\r\n      correctAnswer: 0,\r\n      explanation: \"200 = 12×16¹ + 8×16⁰ = C×16 + 8 = C8\",\r\n      difficulty: \"Medium\",\r\n      category: \"Number Systems\"\r\n    },\r\n    {\r\n      id: 25,\r\n      question: \"What is the purpose of parity bit?\",\r\n      options: [\"Error detection\", \"Data compression\", \"Encryption\", \"Addressing\"],\r\n      correctAnswer: 0,\r\n      explanation: \"Parity bit is used for simple error detection in data transmission\",\r\n      difficulty: \"Medium\",\r\n      category: \"Number Systems\"\r\n    },\r\n\r\n    // Computer Types (20 questions)\r\n    {\r\n      id: 26,\r\n      question: \"Which computer type is designed for single-user applications?\",\r\n      options: [\"Supercomputer\", \"Mainframe\", \"Minicomputer\", \"Microcomputer\"],\r\n      correctAnswer: 3,\r\n      explanation: \"Microcomputers (personal computers) are designed for individual users.\",\r\n      difficulty: \"Easy\",\r\n      category: \"Computer Types\"\r\n    },\r\n    {\r\n      id: 27,\r\n      question: \"What is the primary characteristic of a supercomputer?\",\r\n      options: [\"Low cost\", \"High processing speed\", \"Small size\", \"Single user\"],\r\n      correctAnswer: 1,\r\n      explanation: \"Supercomputers are characterized by extremely high processing speeds and computational power.\",\r\n      difficulty: \"Easy\",\r\n      category: \"Computer Types\"\r\n    },\r\n    {\r\n      id: 28,\r\n      question: \"Which computer type is typically used for weather forecasting?\",\r\n      options: [\"Microcomputer\", \"Minicomputer\", \"Mainframe\", \"Supercomputer\"],\r\n      correctAnswer: 3,\r\n      explanation: \"Weather forecasting requires massive computational power, making supercomputers ideal.\",\r\n      difficulty: \"Medium\",\r\n      category: \"Computer Types\"\r\n    },\r\n    {\r\n      id: 29,\r\n      question: \"What distinguishes a mainframe from a minicomputer?\",\r\n      options: [\"Processing power\", \"Cost\", \"Size\", \"All of the above\"],\r\n      correctAnswer: 3,\r\n      explanation: \"Mainframes have higher processing power, cost more, and are physically larger than minicomputers.\",\r\n      difficulty: \"Medium\",\r\n      category: \"Computer Types\"\r\n    },\r\n    {\r\n      id: 30,\r\n      question: \"Embedded systems are typically which type of computer?\",\r\n      options: [\"Supercomputer\", \"Mainframe\", \"Minicomputer\", \"Microcomputer\"],\r\n      correctAnswer: 3,\r\n      explanation: \"Embedded systems use microcontrollers/microcomputers integrated into other devices.\",\r\n      difficulty: \"Medium\",\r\n      category: \"Computer Types\"\r\n    },\r\n    {\r\n      id: 31,\r\n      question: \"Which computer type can support thousands of users simultaneously?\",\r\n      options: [\"Microcomputer\", \"Minicomputer\", \"Mainframe\", \"Workstation\"],\r\n      correctAnswer: 2,\r\n      explanation: \"Mainframes are designed to handle multiple users and large-scale processing simultaneously.\",\r\n      difficulty: \"Medium\",\r\n      category: \"Computer Types\"\r\n    },\r\n    {\r\n      id: 32,\r\n      question: \"What is the typical use of a workstation?\",\r\n      options: [\"Gaming\", \"Scientific computing\", \"Word processing\", \"Web browsing\"],\r\n      correctAnswer: 1,\r\n      explanation: \"Workstations are high-performance computers designed for technical or scientific applications.\",\r\n      difficulty: \"Easy\",\r\n      category: \"Computer Types\"\r\n    },\r\n    {\r\n      id: 33,\r\n      question: \"Server computers are primarily used for:\",\r\n      options: [\"Personal use\", \"Providing services to other computers\", \"Gaming\", \"Educational purposes\"],\r\n      correctAnswer: 1,\r\n      explanation: \"Servers provide services, data, and resources to other computers (clients) on a network.\",\r\n      difficulty: \"Easy\",\r\n      category: \"Computer Types\"\r\n    },\r\n    {\r\n      id: 34,\r\n      question: \"Which computer type is most commonly found in homes?\",\r\n      options: [\"Mainframe\", \"Minicomputer\", \"Microcomputer\", \"Supercomputer\"],\r\n      correctAnswer: 2,\r\n      explanation: \"Microcomputers (personal computers, laptops, tablets) are most common in households.\",\r\n      difficulty: \"Easy\",\r\n      category: \"Computer Types\"\r\n    },\r\n    {\r\n      id: 35,\r\n      question: \"Cluster computing involves:\",\r\n      options: [\"Single powerful computer\", \"Network of connected computers\", \"Mobile devices\", \"Specialized hardware\"],\r\n      correctAnswer: 1,\r\n      explanation: \"Cluster computing uses multiple interconnected computers working together as a single system.\",\r\n      difficulty: \"Medium\",\r\n      category: \"Computer Types\"\r\n    },\r\n    {\r\n      id: 36,\r\n      question: \"What is the primary advantage of grid computing?\",\r\n      options: [\"Lower cost\", \"Resource sharing\", \"Better graphics\", \"Faster internet\"],\r\n      correctAnswer: 1,\r\n      explanation: \"Grid computing allows sharing of computational resources and data across multiple locations.\",\r\n      difficulty: \"Medium\",\r\n      category: \"Computer Types\"\r\n    },\r\n    {\r\n      id: 37,\r\n      question: \"Handheld computers belong to which category?\",\r\n      options: [\"Supercomputers\", \"Mainframes\", \"Minicomputers\", \"Microcomputers\"],\r\n      correctAnswer: 3,\r\n      explanation: \"Handheld devices like smartphones and tablets are types of microcomputers.\",\r\n      difficulty: \"Easy\",\r\n      category: \"Computer Types\"\r\n    },\r\n    {\r\n      id: 38,\r\n      question: \"Which computer type is designed for real-time processing?\",\r\n      options: [\"Batch processing system\", \"Time-sharing system\", \"Real-time system\", \"Personal computer\"],\r\n      correctAnswer: 2,\r\n      explanation: \"Real-time systems process data immediately and respond within strict time constraints.\",\r\n      difficulty: \"Medium\",\r\n      category: \"Computer Types\"\r\n    },\r\n    {\r\n      id: 39,\r\n      question: \"What does multiprocessing refer to?\",\r\n      options: [\"Multiple programs\", \"Multiple processors\", \"Multiple users\", \"Multiple networks\"],\r\n      correctAnswer: 1,\r\n      explanation: \"Multiprocessing involves using multiple processors to execute programs simultaneously.\",\r\n      difficulty: \"Medium\",\r\n      category: \"Computer Types\"\r\n    },\r\n    {\r\n      id: 40,\r\n      question: \"Distributed computing systems are characterized by:\",\r\n      options: [\"Centralized control\", \"Geographically dispersed components\", \"Single processor\", \"Local storage only\"],\r\n      correctAnswer: 1,\r\n      explanation: \"Distributed systems have components located on different networked computers.\",\r\n      difficulty: \"Medium\",\r\n      category: \"Computer Types\"\r\n    },\r\n    {\r\n      id: 41,\r\n      question: \"Which computer type is optimized for graphics processing?\",\r\n      options: [\"Mainframe\", \"Workstation\", \"Graphics workstation\", \"Minicomputer\"],\r\n      correctAnswer: 2,\r\n      explanation: \"Graphics workstations are specialized for handling graphics-intensive applications.\",\r\n      difficulty: \"Medium\",\r\n      category: \"Computer Types\"\r\n    },\r\n    {\r\n      id: 42,\r\n      question: \"Thin clients are typically used in:\",\r\n      options: [\"Home computing\", \"Cloud computing environments\", \"Gaming\", \"Scientific research\"],\r\n      correctAnswer: 1,\r\n      explanation: \"Thin clients depend on servers for processing and are common in cloud computing setups.\",\r\n      difficulty: \"Medium\",\r\n      category: \"Computer Types\"\r\n    },\r\n    {\r\n      id: 43,\r\n      question: \"Mobile computing devices include:\",\r\n      options: [\"Desktop computers\", \"Laptops and smartphones\", \"Mainframes\", \"Servers\"],\r\n      correctAnswer: 1,\r\n      explanation: \"Mobile devices include laptops, tablets, smartphones, and other portable computing devices.\",\r\n      difficulty: \"Easy\",\r\n      category: \"Computer Types\"\r\n    },\r\n    {\r\n      id: 44,\r\n      question: \"Edge computing refers to processing:\",\r\n      options: [\"In the cloud\", \"Close to the data source\", \"In central servers\", \"In mainframes\"],\r\n      correctAnswer: 1,\r\n      explanation: \"Edge computing processes data near its source to reduce latency and bandwidth usage.\",\r\n      difficulty: \"Medium\",\r\n      category: \"Computer Types\"\r\n    },\r\n    {\r\n      id: 45,\r\n      question: \"Quantum computers are still primarily in:\",\r\n      options: [\"Commercial use\", \"Research and development\", \"Home use\", \"Industrial applications\"],\r\n      correctAnswer: 1,\r\n      explanation: \"Quantum computers are mainly in experimental and research phases, not yet widely commercialized.\",\r\n      difficulty: \"Medium\",\r\n      category: \"Computer Types\"\r\n    },\r\n\r\n    // Architecture Types (20 questions)\r\n    {\r\n      id: 46,\r\n      question: \"What is the main difference between Von Neumann and Harvard architecture?\",\r\n      options: [\"Instruction set\", \"Memory organization\", \"Processing speed\", \"Cost\"],\r\n      correctAnswer: 1,\r\n      explanation: \"Von Neumann uses shared memory for instructions and data, while Harvard uses separate memories.\",\r\n      difficulty: \"Medium\",\r\n      category: \"Architecture Types\"\r\n    },\r\n    {\r\n      id: 47,\r\n      question: \"Which architecture suffers from the Von Neumann bottleneck?\",\r\n      options: [\"Harvard only\", \"Von Neumann only\", \"Both architectures\", \"Neither architecture\"],\r\n      correctAnswer: 1,\r\n      explanation: \"Von Neumann architecture has the bottleneck due to shared memory bus for instructions and data.\",\r\n      difficulty: \"Medium\",\r\n      category: \"Architecture Types\"\r\n    },\r\n    {\r\n      id: 48,\r\n      question: \"In Harvard architecture, how many memory buses are typically present?\",\r\n      options: [\"One\", \"Two\", \"Three\", \"Four\"],\r\n      correctAnswer: 1,\r\n      explanation: \"Harvard architecture has separate buses for instruction memory and data memory.\",\r\n      difficulty: \"Easy\",\r\n      category: \"Architecture Types\"\r\n    },\r\n    {\r\n      id: 49,\r\n      question: \"Which component stores both instructions and data in Von Neumann architecture?\",\r\n      options: [\"CPU\", \"RAM\", \"ROM\", \"Cache\"],\r\n      correctAnswer: 1,\r\n      explanation: \"In Von Neumann architecture, RAM stores both program instructions and data.\",\r\n      difficulty: \"Easy\",\r\n      category: \"Architecture Types\"\r\n    },\r\n    {\r\n      id: 50,\r\n      question: \"Modified Harvard architecture is commonly used in:\",\r\n      options: [\"Mainframes\", \"Microcontrollers\", \"Supercomputers\", \"Minicomputers\"],\r\n      correctAnswer: 1,\r\n      explanation: \"Many microcontrollers use modified Harvard architecture for better performance.\",\r\n      difficulty: \"Hard\",\r\n      category: \"Architecture Types\"\r\n    },\r\n    {\r\n      id: 51,\r\n      question: \"In Von Neumann architecture, what can cause the bottleneck?\",\r\n      options: [\"Slow CPU\", \"Shared memory bus\", \"Large programs\", \"Multiple processors\"],\r\n      correctAnswer: 1,\r\n      explanation: \"The shared memory bus for both instructions and data creates contention, causing delays.\",\r\n      difficulty: \"Medium\",\r\n      category: \"Architecture Types\"\r\n    },\r\n    {\r\n      id: 52,\r\n      question: \"Which architecture allows simultaneous access to instructions and data?\",\r\n      options: [\"Von Neumann\", \"Harvard\", \"Both\", \"Neither\"],\r\n      correctAnswer: 1,\r\n      explanation: \"Harvard architecture's separate memory systems allow parallel access to instructions and data.\",\r\n      difficulty: \"Medium\",\r\n      category: \"Architecture Types\"\r\n    },\r\n    {\r\n      id: 53,\r\n      question: \"RISC processors typically use which architecture?\",\r\n      options: [\"Pure Von Neumann\", \"Pure Harvard\", \"Modified Harvard\", \"None of the above\"],\r\n      correctAnswer: 2,\r\n      explanation: \"Most RISC processors use modified Harvard architecture with separate instruction and data caches.\",\r\n      difficulty: \"Hard\",\r\n      category: \"Architecture Types\"\r\n    },\r\n    {\r\n      id: 54,\r\n      question: \"In traditional Von Neumann architecture, where are programs stored?\",\r\n      options: [\"CPU registers\", \"Separate memory\", \"Same memory as data\", \"Cache only\"],\r\n      correctAnswer: 2,\r\n      explanation: \"Von Neumann architecture stores programs and data in the same memory space.\",\r\n      difficulty: \"Easy\",\r\n      category: \"Architecture Types\"\r\n    },\r\n    {\r\n      id: 55,\r\n      question: \"Which architecture provides better security through memory separation?\",\r\n      options: [\"Von Neumann\", \"Harvard\", \"Both equally\", \"Depends on implementation\"],\r\n      correctAnswer: 1,\r\n      explanation: \"Harvard architecture's memory separation makes it harder for malicious code to modify instructions.\",\r\n      difficulty: \"Medium\",\r\n      category: \"Architecture Types\"\r\n    },\r\n    {\r\n      id: 56,\r\n      question: \"The fetch-decode-execute cycle is characteristic of:\",\r\n      options: [\"Harvard architecture\", \"Von Neumann architecture\", \"Both architectures\", \"Neither architecture\"],\r\n      correctAnswer: 2,\r\n      explanation: \"Both architectures follow the fetch-decode-execute cycle, but differ in memory organization.\",\r\n      difficulty: \"Medium\",\r\n      category: \"Architecture Types\"\r\n    },\r\n    {\r\n      id: 57,\r\n      question: \"In modified Harvard architecture, what is typically separate?\",\r\n      options: [\"CPU and memory\", \"Cache and main memory\", \"Instruction and data cache\", \"ALU and control unit\"],\r\n      correctAnswer: 2,\r\n      explanation: \"Modified Harvard architecture separates instruction and data caches while sharing main memory.\",\r\n      difficulty: \"Hard\",\r\n      category: \"Architecture Types\"\r\n    },\r\n    {\r\n      id: 58,\r\n      question: \"Which architecture is more suitable for embedded systems?\",\r\n      options: [\"Von Neumann\", \"Harvard\", \"Both equally\", \"Depends on application\"],\r\n      correctAnswer: 1,\r\n      explanation: \"Harvard architecture is often preferred for embedded systems due to better performance and security.\",\r\n      difficulty: \"Medium\",\r\n      category: \"Architecture Types\"\r\n    },\r\n    {\r\n      id: 59,\r\n      question: \"What is a key advantage of Harvard architecture?\",\r\n      options: [\"Simpler design\", \"Higher performance potential\", \"Lower cost\", \"Easier programming\"],\r\n      correctAnswer: 1,\r\n      explanation: \"Harvard architecture can achieve higher performance through parallel memory access.\",\r\n      difficulty: \"Medium\",\r\n      category: \"Architecture Types\"\r\n    },\r\n    {\r\n      id: 60,\r\n      question: \"In Von Neumann architecture, what component fetches instructions?\",\r\n      options: [\"ALU\", \"Control Unit\", \"Memory\", \"I/O Processor\"],\r\n      correctAnswer: 1,\r\n      explanation: \"The Control Unit is responsible for fetching and decoding instructions from memory.\",\r\n      difficulty: \"Easy\",\r\n      category: \"Architecture Types\"\r\n    },\r\n    {\r\n      id: 61,\r\n      question: \"Which architecture allows for instruction pipelining more effectively?\",\r\n      options: [\"Von Neumann\", \"Harvard\", \"Both equally\", \"Neither supports pipelining\"],\r\n      correctAnswer: 1,\r\n      explanation: \"Harvard architecture's separate memory systems facilitate better instruction pipelining.\",\r\n      difficulty: \"Hard\",\r\n      category: \"Architecture Types\"\r\n    },\r\n    {\r\n      id: 62,\r\n      question: \"In a typical computer system today, which architecture is more common?\",\r\n      options: [\"Pure Von Neumann\", \"Pure Harvard\", \"Modified Harvard\", \"Completely separate systems\"],\r\n      correctAnswer: 2,\r\n      explanation: \"Modern processors typically use modified Harvard architecture with separate caches.\",\r\n      difficulty: \"Medium\",\r\n      category: \"Architecture Types\"\r\n    },\r\n    {\r\n      id: 63,\r\n      question: \"What does the term 'Princeton architecture' refer to?\",\r\n      options: [\"Harvard architecture\", \"Von Neumann architecture\", \"RISC architecture\", \"CISC architecture\"],\r\n      correctAnswer: 1,\r\n      explanation: \"Princeton architecture is another name for Von Neumann architecture, named after Princeton University.\",\r\n      difficulty: \"Medium\",\r\n      category: \"Architecture Types\"\r\n    },\r\n    {\r\n      id: 64,\r\n      question: \"Which architecture makes debugging more challenging?\",\r\n      options: [\"Von Neumann\", \"Harvard\", \"Both equally\", \"Neither, debugging is easy in both\"],\r\n      correctAnswer: 1,\r\n      explanation: \"Harvard architecture can make debugging more complex due to separate memory spaces.\",\r\n      difficulty: \"Medium\",\r\n      category: \"Architecture Types\"\r\n    },\r\n    {\r\n      id: 65,\r\n      question: \"The concept of stored-program computer is associated with:\",\r\n      options: [\"Harvard architecture\", \"Von Neumann architecture\", \"Both\", \"Neither\"],\r\n      correctAnswer: 1,\r\n      explanation: \"The stored-program concept, where instructions are stored in memory, is fundamental to Von Neumann architecture.\",\r\n      difficulty: \"Medium\",\r\n      category: \"Architecture Types\"\r\n    },\r\n\r\n    // Digital Logic (20 questions)\r\n    {\r\n      id: 66,\r\n      question: \"What is the output of an AND gate with inputs 1 and 0?\",\r\n      options: [\"0\", \"1\", \"Undefined\", \"Either 0 or 1\"],\r\n      correctAnswer: 0,\r\n      explanation: \"AND gate outputs 1 only when ALL inputs are 1. With inputs 1 and 0, output is 0.\",\r\n      difficulty: \"Easy\",\r\n      category: \"Digital Logic\"\r\n    },\r\n    {\r\n      id: 67,\r\n      question: \"Which Boolean operation is represented by the OR gate?\",\r\n      options: [\"Logical addition\", \"Logical multiplication\", \"Logical negation\", \"Logical equivalence\"],\r\n      correctAnswer: 0,\r\n      explanation: \"OR gate performs logical addition - output is 1 if ANY input is 1.\",\r\n      difficulty: \"Easy\",\r\n      category: \"Digital Logic\"\r\n    },\r\n    {\r\n      id: 68,\r\n      question: \"What is the truth table output for XOR gate with inputs A=1, B=1?\",\r\n      options: [\"0\", \"1\", \"Undefined\", \"Either 0 or 1\"],\r\n      correctAnswer: 0,\r\n      explanation: \"XOR outputs 1 only when inputs are different. With A=1, B=1 (same), output is 0.\",\r\n      difficulty: \"Medium\",\r\n      category: \"Digital Logic\"\r\n    },\r\n    {\r\n      id: 69,\r\n      question: \"How many NAND gates are needed to implement a NOT gate?\",\r\n      options: [\"1\", \"2\", \"3\", \"4\"],\r\n      correctAnswer: 0,\r\n      explanation: \"A single NAND gate with both inputs connected together acts as a NOT gate.\",\r\n      difficulty: \"Medium\",\r\n      category: \"Digital Logic\"\r\n    },\r\n    {\r\n      id: 70,\r\n      question: \"What is the canonical form of the Boolean expression AB + AC?\",\r\n      options: [\"Sum of Products\", \"Product of Sums\", \"Both SOP and POS\", \"Neither SOP nor POS\"],\r\n      correctAnswer: 0,\r\n      explanation: \"AB + AC is in Sum of Products (SOP) form - sum (OR) of product (AND) terms.\",\r\n      difficulty: \"Hard\",\r\n      category: \"Digital Logic\"\r\n    },\r\n    {\r\n      id: 71,\r\n      question: \"In a Karnaugh map, what is the maximum number of adjacent cells that can be grouped?\",\r\n      options: [\"2\", \"4\", \"8\", \"Depends on number of variables\"],\r\n      correctAnswer: 3,\r\n      explanation: \"The grouping size in K-maps depends on the number of variables and can vary (1, 2, 4, 8, etc.).\",\r\n      difficulty: \"Medium\",\r\n      category: \"Digital Logic\"\r\n    },\r\n    {\r\n      id: 72,\r\n      question: \"What is the dual of the Boolean expression (A + B)(C + D)?\",\r\n      options: [\"AB + CD\", \"AC + AD + BC + BD\", \"A(B + C) + D\", \"None of the above\"],\r\n      correctAnswer: 0,\r\n      explanation: \"The dual is obtained by interchanging AND and OR operations: AB + CD.\",\r\n      difficulty: \"Hard\",\r\n      category: \"Digital Logic\"\r\n    },\r\n    {\r\n      id: 73,\r\n      question: \"Which logic gate is considered universal?\",\r\n      options: [\"AND\", \"OR\", \"NOT\", \"NAND\"],\r\n      correctAnswer: 3,\r\n      explanation: \"NAND gate is universal because any Boolean function can be implemented using only NAND gates.\",\r\n      difficulty: \"Medium\",\r\n      category: \"Digital Logic\"\r\n    },\r\n    {\r\n      id: 74,\r\n      question: \"What is the output of a NOR gate when both inputs are 0?\",\r\n      options: [\"0\", \"1\", \"Undefined\", \"High impedance\"],\r\n      correctAnswer: 1,\r\n      explanation: \"NOR gate outputs 1 only when ALL inputs are 0. With both inputs 0, output is 1.\",\r\n      difficulty: \"Easy\",\r\n      category: \"Digital Logic\"\r\n    },\r\n    {\r\n      id: 75,\r\n      question: \"In Boolean algebra, what does the absorption law state?\",\r\n      options: [\"A + AB = A\", \"A + A' = 1\", \"AA' = 0\", \"A + 0 = A\"],\r\n      correctAnswer: 0,\r\n      explanation: \"Absorption law: A + AB = A(B + 1) = A(1) = A.\",\r\n      difficulty: \"Medium\",\r\n      category: \"Digital Logic\"\r\n    },\r\n    {\r\n      id: 76,\r\n      question: \"What is the minimum number of two-input multiplexers needed to implement a four-input multiplexer?\",\r\n      options: [\"2\", \"3\", \"4\", \"5\"],\r\n      correctAnswer: 1,\r\n      explanation: \"Three two-input multiplexers can be cascaded to create a four-input multiplexer.\",\r\n      difficulty: \"Hard\",\r\n      category: \"Digital Logic\"\r\n    },\r\n    {\r\n      id: 77,\r\n      question: \"Which flip-flop is also known as a transparent latch?\",\r\n      options: [\"D flip-flop\", \"JK flip-flop\", \"SR latch\", \"T flip-flop\"],\r\n      correctAnswer: 2,\r\n      explanation: \"SR latch is transparent when enabled, meaning output follows input immediately.\",\r\n      difficulty: \"Medium\",\r\n      category: \"Digital Logic\"\r\n    },\r\n    {\r\n      id: 78,\r\n      question: \"In a half adder, how many inputs and outputs are there?\",\r\n      options: [\"2 inputs, 1 output\", \"2 inputs, 2 outputs\", \"3 inputs, 2 outputs\", \"1 input, 2 outputs\"],\r\n      correctAnswer: 1,\r\n      explanation: \"Half adder has 2 inputs (A, B) and 2 outputs (Sum, Carry).\",\r\n      difficulty: \"Easy\",\r\n      category: \"Digital Logic\"\r\n    },\r\n    {\r\n      id: 79,\r\n      question: \"What is the primary difference between combinational and sequential circuits?\",\r\n      options: [\"Speed\", \"Memory elements\", \"Power consumption\", \"Complexity\"],\r\n      correctAnswer: 1,\r\n      explanation: \"Sequential circuits contain memory elements (flip-flops), while combinational circuits do not.\",\r\n      difficulty: \"Medium\",\r\n      category: \"Digital Logic\"\r\n    },\r\n    {\r\n      id: 80,\r\n      question: \"Which code is used to detect single-bit errors?\",\r\n      options: [\"BCD\", \"Gray code\", \"Parity code\", \"ASCII\"],\r\n      correctAnswer: 2,\r\n      explanation: \"Parity code adds a parity bit to detect single-bit errors in data transmission.\",\r\n      difficulty: \"Easy\",\r\n      category: \"Digital Logic\"\r\n    },\r\n    {\r\n      id: 81,\r\n      question: \"In a full adder, how many inputs are there?\",\r\n      options: [\"2\", \"3\", \"4\", \"5\"],\r\n      correctAnswer: 1,\r\n      explanation: \"Full adder has 3 inputs: two bits to add and a carry-in bit.\",\r\n      difficulty: \"Easy\",\r\n      category: \"Digital Logic\"\r\n    },\r\n    {\r\n      id: 82,\r\n      question: \"What is the purpose of a demultiplexer?\",\r\n      options: [\"Combine multiple inputs\", \"Distribute one input to multiple outputs\", \"Convert analog to digital\", \"Store data\"],\r\n      correctAnswer: 1,\r\n      explanation: \"Demultiplexer takes one input and directs it to one of several output lines based on select lines.\",\r\n      difficulty: \"Medium\",\r\n      category: \"Digital Logic\"\r\n    },\r\n    {\r\n      id: 83,\r\n      question: \"Which Boolean expression represents the consensus theorem?\",\r\n      options: [\"AB + A'C + BC = AB + A'C\", \"A + A' = 1\", \"AA' = 0\", \"A + AB = A\"],\r\n      correctAnswer: 0,\r\n      explanation: \"Consensus theorem: AB + A'C + BC = AB + A'C (BC is the consensus term).\",\r\n      difficulty: \"Hard\",\r\n      category: \"Digital Logic\"\r\n    },\r\n    {\r\n      id: 84,\r\n      question: \"In a priority encoder, what happens when multiple inputs are active?\",\r\n      options: [\"Error condition\", \"Highest priority input is encoded\", \"Lowest priority input is encoded\", \"All inputs are ignored\"],\r\n      correctAnswer: 1,\r\n      explanation: \"Priority encoder gives priority to higher-order inputs when multiple inputs are active simultaneously.\",\r\n      difficulty: \"Medium\",\r\n      category: \"Digital Logic\"\r\n    },\r\n    {\r\n      id: 85,\r\n      question: \"What is the characteristic equation of a JK flip-flop?\",\r\n      options: [\"Q(next) = JQ' + K'Q\", \"Q(next) = JQ + KQ'\", \"Q(next) = J + KQ\", \"Q(next) = J'Q + KQ'\"],\r\n      correctAnswer: 0,\r\n      explanation: \"JK flip-flop characteristic equation: Q(next) = JQ' + K'Q.\",\r\n      difficulty: \"Hard\",\r\n      category: \"Digital Logic\"\r\n    },\r\n\r\n    // CPU Architecture (15 questions)\r\n    {\r\n      id: 86,\r\n      question: \"Which component fetches instructions from memory?\",\r\n      options: [\"ALU\", \"Control Unit\", \"Registers\", \"Cache\"],\r\n      correctAnswer: 1,\r\n      explanation: \"The Control Unit fetches and decodes instructions from memory.\",\r\n      difficulty: \"Easy\",\r\n      category: \"CPU Architecture\"\r\n    },\r\n    {\r\n      id: 87,\r\n      question: \"What does the Program Counter (PC) register hold?\",\r\n      options: [\"Current instruction\", \"Address of next instruction\", \"Previous instruction\", \"Accumulator value\"],\r\n      correctAnswer: 1,\r\n      explanation: \"Program Counter holds the memory address of the next instruction to be executed.\",\r\n      difficulty: \"Medium\",\r\n      category: \"CPU Architecture\"\r\n    },\r\n    {\r\n      id: 88,\r\n      question: \"Which CPU component performs arithmetic and logical operations?\",\r\n      options: [\"Control Unit\", \"Registers\", \"ALU\", \"Memory Management Unit\"],\r\n      correctAnswer: 2,\r\n      explanation: \"ALU (Arithmetic Logic Unit) performs mathematical calculations and logical operations.\",\r\n      difficulty: \"Easy\",\r\n      category: \"CPU Architecture\"\r\n    },\r\n    {\r\n      id: 89,\r\n      question: \"What is pipelining in CPU architecture?\",\r\n      options: [\"Executing multiple programs simultaneously\", \"Breaking instruction execution into stages\", \"Increasing clock speed\", \"Adding more cores\"],\r\n      correctAnswer: 1,\r\n      explanation: \"Pipelining divides instruction execution into multiple stages for parallel processing.\",\r\n      difficulty: \"Hard\",\r\n      category: \"CPU Architecture\"\r\n    },\r\n    {\r\n      id: 90,\r\n      question: \"RISC processors typically have:\",\r\n      options: [\"Complex instruction set\", \"Variable instruction length\", \"Fixed instruction length\", \"Microcode control\"],\r\n      correctAnswer: 2,\r\n      explanation: \"RISC (Reduced Instruction Set Computer) uses fixed-length, simple instructions.\",\r\n      difficulty: \"Medium\",\r\n      category: \"CPU Architecture\"\r\n    },\r\n    {\r\n      id: 91,\r\n      question: \"Which register temporarily holds data being processed by the ALU?\",\r\n      options: [\"Program Counter\", \"Stack Pointer\", \"Accumulator\", \"Instruction Register\"],\r\n      correctAnswer: 2,\r\n      explanation: \"The Accumulator register holds data during arithmetic and logical operations.\",\r\n      difficulty: \"Medium\",\r\n      category: \"CPU Architecture\"\r\n    },\r\n    {\r\n      id: 92,\r\n      question: \"What is the purpose of cache memory in CPU architecture?\",\r\n      options: [\"Store permanent data\", \"Increase processing speed\", \"Handle input/output\", \"Execute programs\"],\r\n      correctAnswer: 1,\r\n      explanation: \"Cache memory provides faster access to frequently used data and instructions.\",\r\n      difficulty: \"Medium\",\r\n      category: \"CPU Architecture\"\r\n    },\r\n    {\r\n      id: 93,\r\n      question: \"In CPU architecture, what does 'fetch' phase involve?\",\r\n      options: [\"Executing the instruction\", \"Decoding the instruction\", \"Retrieving the instruction from memory\", \"Storing results\"],\r\n      correctAnswer: 2,\r\n      explanation: \"The fetch phase retrieves the instruction from memory using the address in the Program Counter.\",\r\n      difficulty: \"Medium\",\r\n      category: \"CPU Architecture\"\r\n    },\r\n    {\r\n      id: 94,\r\n      question: \"What is the role of the Instruction Register (IR)?\",\r\n      options: [\"Store the next instruction address\", \"Hold the current instruction being executed\", \"Manage program flow\", \"Perform arithmetic operations\"],\r\n      correctAnswer: 1,\r\n      explanation: \"Instruction Register holds the current instruction that is being decoded and executed.\",\r\n      difficulty: \"Medium\",\r\n      category: \"CPU Architecture\"\r\n    },\r\n    {\r\n      id: 95,\r\n      question: \"Superscalar processors can execute:\",\r\n      options: [\"Multiple programs simultaneously\", \"Multiple instructions simultaneously\", \"Instructions faster\", \"Complex instructions\"],\r\n      correctAnswer: 1,\r\n      explanation: \"Superscalar processors can execute multiple instructions in parallel during the same clock cycle.\",\r\n      difficulty: \"Hard\",\r\n      category: \"CPU Architecture\"\r\n    },\r\n    {\r\n      id: 96,\r\n      question: \"Which architecture component handles interrupt requests?\",\r\n      options: [\"ALU\", \"Control Unit\", \"Memory Management Unit\", \"Input/Output Controller\"],\r\n      correctAnswer: 1,\r\n      explanation: \"The Control Unit manages interrupt handling and control flow of the processor.\",\r\n      difficulty: \"Medium\",\r\n      category: \"CPU Architecture\"\r\n    },\r\n    {\r\n      id: 97,\r\n      question: \"In modern CPUs, what does 'out-of-order execution' refer to?\",\r\n      options: [\"Random instruction execution\", \"Executing instructions before previous ones\", \"Reordering program sequence\", \"Executing ready instructions ahead of scheduled ones\"],\r\n      correctAnswer: 3,\r\n      explanation: \"Out-of-order execution executes instructions as soon as their operands are available, not in program order.\",\r\n      difficulty: \"Hard\",\r\n      category: \"CPU Architecture\"\r\n    },\r\n    {\r\n      id: 98,\r\n      question: \"What is the function of the Status Register (Flags Register)?\",\r\n      options: [\"Store memory addresses\", \"Hold arithmetic results\", \"Contain processor status flags\", \"Manage instruction flow\"],\r\n      correctAnswer: 2,\r\n      explanation: \"Status Register contains flags that indicate the result of operations (zero, carry, overflow, etc.).\",\r\n      difficulty: \"Medium\",\r\n      category: \"CPU Architecture\"\r\n    },\r\n    {\r\n      id: 99,\r\n      question: \"Multi-core processors contain:\",\r\n      options: [\"Multiple CPUs\", \"Multiple processing units on single chip\", \"Multiple instruction sets\", \"Multiple memory modules\"],\r\n      correctAnswer: 1,\r\n      explanation: \"Multi-core processors integrate multiple processing cores on a single chip.\",\r\n      difficulty: \"Easy\",\r\n      category: \"CPU Architecture\"\r\n    },\r\n    {\r\n      id: 100,\r\n      question: \"Which component translates virtual addresses to physical addresses?\",\r\n      options: [\"Cache controller\", \"Memory Management Unit\", \"Address bus\", \"Page table\"],\r\n      correctAnswer: 1,\r\n      explanation: \"Memory Management Unit (MMU) handles address translation between virtual and physical memory.\",\r\n      difficulty: \"Hard\",\r\n      category: \"CPU Architecture\"\r\n    }\r\n  ]\r\n};\r\n\r\n// Export the comprehensive quiz data\r\nexport const fullComputerArchitectureQuiz = computerArchitectureQuiz;"],"mappings":"AAAA,OAAO,MAAMA,wBAAwB,GAAG;EACtCC,OAAO,EAAE,qCAAqC;EAC9CC,KAAK,EAAE,oCAAoC;EAC3CC,WAAW,EAAE,qFAAqF;EAClGC,SAAS,EAAE,IAAI;EAAE;EACjBC,SAAS,EAAE;EACT;EACA;IACEC,EAAE,EAAE,CAAC;IACLC,QAAQ,EAAE,+CAA+C;IACzDC,OAAO,EAAE,CAAC,GAAG,EAAE,GAAG,EAAE,IAAI,EAAE,IAAI,CAAC;IAC/BC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,4DAA4D;IACzEC,UAAU,EAAE,MAAM;IAClBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,CAAC;IACLC,QAAQ,EAAE,iCAAiC;IAC3CC,OAAO,EAAE,CAAC,IAAI,EAAE,IAAI,EAAE,IAAI,EAAE,IAAI,CAAC;IACjCC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,gDAAgD;IAC7DC,UAAU,EAAE,MAAM;IAClBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,CAAC;IACLC,QAAQ,EAAE,oDAAoD;IAC9DC,OAAO,EAAE,CAAC,IAAI,EAAE,IAAI,EAAE,KAAK,EAAE,IAAI,CAAC;IAClCC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,4CAA4C;IACzDC,UAAU,EAAE,QAAQ;IACpBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,CAAC;IACLC,QAAQ,EAAE,yDAAyD;IACnEC,OAAO,EAAE,CAAC,KAAK,EAAE,KAAK,EAAE,KAAK,EAAE,KAAK,CAAC;IACrCC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,4DAA4D;IACzEC,UAAU,EAAE,QAAQ;IACpBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,CAAC;IACLC,QAAQ,EAAE,6CAA6C;IACvDC,OAAO,EAAE,CAAC,OAAO,EAAE,OAAO,EAAE,OAAO,EAAE,OAAO,CAAC;IAC7CC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,iEAAiE;IAC9EC,UAAU,EAAE,MAAM;IAClBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,CAAC;IACLC,QAAQ,EAAE,iEAAiE;IAC3EC,OAAO,EAAE,CAAC,SAAS,EAAE,QAAQ,EAAE,OAAO,EAAE,aAAa,CAAC;IACtDC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,iFAAiF;IAC9FC,UAAU,EAAE,MAAM;IAClBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,CAAC;IACLC,QAAQ,EAAE,qEAAqE;IAC/EC,OAAO,EAAE,CAAC,cAAc,EAAE,cAAc,EAAE,cAAc,EAAE,cAAc,CAAC;IACzEC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,gEAAgE;IAC7EC,UAAU,EAAE,MAAM;IAClBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,CAAC;IACLC,QAAQ,EAAE,oCAAoC;IAC9CC,OAAO,EAAE,CAAC,cAAc,EAAE,aAAa,EAAE,WAAW,EAAE,UAAU,CAAC;IACjEC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,+CAA+C;IAC5DC,UAAU,EAAE,QAAQ;IACpBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,CAAC;IACLC,QAAQ,EAAE,+CAA+C;IACzDC,OAAO,EAAE,CAAC,UAAU,EAAE,QAAQ,EAAE,SAAS,EAAE,SAAS,CAAC;IACrDC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,iFAAiF;IAC9FC,UAAU,EAAE,QAAQ;IACpBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,qEAAqE;IAC/EC,OAAO,EAAE,CAAC,oBAAoB,EAAE,yBAAyB,EAAE,2BAA2B,EAAE,gBAAgB,CAAC;IACzGC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,6EAA6E;IAC1FC,UAAU,EAAE,MAAM;IAClBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,+BAA+B;IACzCC,OAAO,EAAE,CAAC,MAAM,EAAE,MAAM,EAAE,MAAM,EAAE,MAAM,CAAC;IACzCC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,uCAAuC;IACpDC,UAAU,EAAE,MAAM;IAClBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,gDAAgD;IAC1DC,OAAO,EAAE,CAAC,IAAI,EAAE,IAAI,EAAE,IAAI,EAAE,IAAI,CAAC;IACjCC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,0DAA0D;IACvEC,UAAU,EAAE,QAAQ;IACpBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,6CAA6C;IACvDC,OAAO,EAAE,CAAC,OAAO,EAAE,OAAO,EAAE,OAAO,EAAE,OAAO,CAAC;IAC7CC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,oDAAoD;IACjEC,UAAU,EAAE,QAAQ;IACpBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,+DAA+D;IACzEC,OAAO,EAAE,CAAC,QAAQ,EAAE,OAAO,EAAE,SAAS,EAAE,aAAa,CAAC;IACtDC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,2DAA2D;IACxEC,UAAU,EAAE,MAAM;IAClBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,+CAA+C;IACzDC,OAAO,EAAE,CAAC,KAAK,EAAE,KAAK,EAAE,KAAK,EAAE,KAAK,CAAC;IACrCC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,mCAAmC;IAChDC,UAAU,EAAE,QAAQ;IACpBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,qEAAqE;IAC/EC,OAAO,EAAE,CAAC,iBAAiB,EAAE,kBAAkB,EAAE,KAAK,EAAE,WAAW,CAAC;IACpEC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,oFAAoF;IACjGC,UAAU,EAAE,QAAQ;IACpBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,+BAA+B;IACzCC,OAAO,EAAE,CAAC,KAAK,EAAE,KAAK,EAAE,KAAK,EAAE,KAAK,CAAC;IACrCC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,4DAA4D;IACzEC,UAAU,EAAE,QAAQ;IACpBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,qDAAqD;IAC/DC,OAAO,EAAE,CAAC,UAAU,EAAE,UAAU,EAAE,UAAU,EAAE,cAAc,CAAC;IAC7DC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,mEAAmE;IAChFC,UAAU,EAAE,MAAM;IAClBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,oFAAoF;IAC9FC,OAAO,EAAE,CAAC,GAAG,EAAE,IAAI,EAAE,IAAI,EAAE,IAAI,CAAC;IAChCC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,8FAA8F;IAC3GC,UAAU,EAAE,MAAM;IAClBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,kDAAkD;IAC5DC,OAAO,EAAE,CAAC,MAAM,EAAE,MAAM,EAAE,MAAM,EAAE,MAAM,CAAC;IACzCC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,uDAAuD;IACpEC,UAAU,EAAE,MAAM;IAClBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,iCAAiC;IAC3CC,OAAO,EAAE,CAAC,QAAQ,EAAE,OAAO,EAAE,SAAS,EAAE,aAAa,CAAC;IACtDC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,yDAAyD;IACtEC,UAAU,EAAE,MAAM;IAClBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,oDAAoD;IAC9DC,OAAO,EAAE,CAAC,OAAO,EAAE,OAAO,EAAE,OAAO,EAAE,OAAO,CAAC;IAC7CC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,kCAAkC;IAC/CC,UAAU,EAAE,QAAQ;IACpBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,kEAAkE;IAC5EC,OAAO,EAAE,CAAC,MAAM,EAAE,MAAM,EAAE,KAAK,EAAE,GAAG,CAAC;IACrCC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,yEAAyE;IACtFC,UAAU,EAAE,MAAM;IAClBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,qCAAqC;IAC/CC,OAAO,EAAE,CAAC,IAAI,EAAE,IAAI,EAAE,IAAI,EAAE,IAAI,CAAC;IACjCC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,sCAAsC;IACnDC,UAAU,EAAE,QAAQ;IACpBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,oCAAoC;IAC9CC,OAAO,EAAE,CAAC,iBAAiB,EAAE,kBAAkB,EAAE,YAAY,EAAE,YAAY,CAAC;IAC5EC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,oEAAoE;IACjFC,UAAU,EAAE,QAAQ;IACpBC,QAAQ,EAAE;EACZ,CAAC;EAED;EACA;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,+DAA+D;IACzEC,OAAO,EAAE,CAAC,eAAe,EAAE,WAAW,EAAE,cAAc,EAAE,eAAe,CAAC;IACxEC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,wEAAwE;IACrFC,UAAU,EAAE,MAAM;IAClBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,wDAAwD;IAClEC,OAAO,EAAE,CAAC,UAAU,EAAE,uBAAuB,EAAE,YAAY,EAAE,aAAa,CAAC;IAC3EC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,+FAA+F;IAC5GC,UAAU,EAAE,MAAM;IAClBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,gEAAgE;IAC1EC,OAAO,EAAE,CAAC,eAAe,EAAE,cAAc,EAAE,WAAW,EAAE,eAAe,CAAC;IACxEC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,wFAAwF;IACrGC,UAAU,EAAE,QAAQ;IACpBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,qDAAqD;IAC/DC,OAAO,EAAE,CAAC,kBAAkB,EAAE,MAAM,EAAE,MAAM,EAAE,kBAAkB,CAAC;IACjEC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,mGAAmG;IAChHC,UAAU,EAAE,QAAQ;IACpBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,wDAAwD;IAClEC,OAAO,EAAE,CAAC,eAAe,EAAE,WAAW,EAAE,cAAc,EAAE,eAAe,CAAC;IACxEC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,qFAAqF;IAClGC,UAAU,EAAE,QAAQ;IACpBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,oEAAoE;IAC9EC,OAAO,EAAE,CAAC,eAAe,EAAE,cAAc,EAAE,WAAW,EAAE,aAAa,CAAC;IACtEC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,6FAA6F;IAC1GC,UAAU,EAAE,QAAQ;IACpBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,2CAA2C;IACrDC,OAAO,EAAE,CAAC,QAAQ,EAAE,sBAAsB,EAAE,iBAAiB,EAAE,cAAc,CAAC;IAC9EC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,gGAAgG;IAC7GC,UAAU,EAAE,MAAM;IAClBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,0CAA0C;IACpDC,OAAO,EAAE,CAAC,cAAc,EAAE,uCAAuC,EAAE,QAAQ,EAAE,sBAAsB,CAAC;IACpGC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,0FAA0F;IACvGC,UAAU,EAAE,MAAM;IAClBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,sDAAsD;IAChEC,OAAO,EAAE,CAAC,WAAW,EAAE,cAAc,EAAE,eAAe,EAAE,eAAe,CAAC;IACxEC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,sFAAsF;IACnGC,UAAU,EAAE,MAAM;IAClBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,6BAA6B;IACvCC,OAAO,EAAE,CAAC,0BAA0B,EAAE,gCAAgC,EAAE,gBAAgB,EAAE,sBAAsB,CAAC;IACjHC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,+FAA+F;IAC5GC,UAAU,EAAE,QAAQ;IACpBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,kDAAkD;IAC5DC,OAAO,EAAE,CAAC,YAAY,EAAE,kBAAkB,EAAE,iBAAiB,EAAE,iBAAiB,CAAC;IACjFC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,8FAA8F;IAC3GC,UAAU,EAAE,QAAQ;IACpBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,8CAA8C;IACxDC,OAAO,EAAE,CAAC,gBAAgB,EAAE,YAAY,EAAE,eAAe,EAAE,gBAAgB,CAAC;IAC5EC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,4EAA4E;IACzFC,UAAU,EAAE,MAAM;IAClBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,2DAA2D;IACrEC,OAAO,EAAE,CAAC,yBAAyB,EAAE,qBAAqB,EAAE,kBAAkB,EAAE,mBAAmB,CAAC;IACpGC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,wFAAwF;IACrGC,UAAU,EAAE,QAAQ;IACpBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,qCAAqC;IAC/CC,OAAO,EAAE,CAAC,mBAAmB,EAAE,qBAAqB,EAAE,gBAAgB,EAAE,mBAAmB,CAAC;IAC5FC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,wFAAwF;IACrGC,UAAU,EAAE,QAAQ;IACpBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,qDAAqD;IAC/DC,OAAO,EAAE,CAAC,qBAAqB,EAAE,qCAAqC,EAAE,kBAAkB,EAAE,oBAAoB,CAAC;IACjHC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,+EAA+E;IAC5FC,UAAU,EAAE,QAAQ;IACpBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,2DAA2D;IACrEC,OAAO,EAAE,CAAC,WAAW,EAAE,aAAa,EAAE,sBAAsB,EAAE,cAAc,CAAC;IAC7EC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,qFAAqF;IAClGC,UAAU,EAAE,QAAQ;IACpBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,qCAAqC;IAC/CC,OAAO,EAAE,CAAC,gBAAgB,EAAE,8BAA8B,EAAE,QAAQ,EAAE,qBAAqB,CAAC;IAC5FC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,yFAAyF;IACtGC,UAAU,EAAE,QAAQ;IACpBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,mCAAmC;IAC7CC,OAAO,EAAE,CAAC,mBAAmB,EAAE,yBAAyB,EAAE,YAAY,EAAE,SAAS,CAAC;IAClFC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,6FAA6F;IAC1GC,UAAU,EAAE,MAAM;IAClBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,sCAAsC;IAChDC,OAAO,EAAE,CAAC,cAAc,EAAE,0BAA0B,EAAE,oBAAoB,EAAE,eAAe,CAAC;IAC5FC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,sFAAsF;IACnGC,UAAU,EAAE,QAAQ;IACpBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,2CAA2C;IACrDC,OAAO,EAAE,CAAC,gBAAgB,EAAE,0BAA0B,EAAE,UAAU,EAAE,yBAAyB,CAAC;IAC9FC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,kGAAkG;IAC/GC,UAAU,EAAE,QAAQ;IACpBC,QAAQ,EAAE;EACZ,CAAC;EAED;EACA;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,2EAA2E;IACrFC,OAAO,EAAE,CAAC,iBAAiB,EAAE,qBAAqB,EAAE,kBAAkB,EAAE,MAAM,CAAC;IAC/EC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,iGAAiG;IAC9GC,UAAU,EAAE,QAAQ;IACpBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,6DAA6D;IACvEC,OAAO,EAAE,CAAC,cAAc,EAAE,kBAAkB,EAAE,oBAAoB,EAAE,sBAAsB,CAAC;IAC3FC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,iGAAiG;IAC9GC,UAAU,EAAE,QAAQ;IACpBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,uEAAuE;IACjFC,OAAO,EAAE,CAAC,KAAK,EAAE,KAAK,EAAE,OAAO,EAAE,MAAM,CAAC;IACxCC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,iFAAiF;IAC9FC,UAAU,EAAE,MAAM;IAClBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,gFAAgF;IAC1FC,OAAO,EAAE,CAAC,KAAK,EAAE,KAAK,EAAE,KAAK,EAAE,OAAO,CAAC;IACvCC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,6EAA6E;IAC1FC,UAAU,EAAE,MAAM;IAClBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,oDAAoD;IAC9DC,OAAO,EAAE,CAAC,YAAY,EAAE,kBAAkB,EAAE,gBAAgB,EAAE,eAAe,CAAC;IAC9EC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,iFAAiF;IAC9FC,UAAU,EAAE,MAAM;IAClBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,6DAA6D;IACvEC,OAAO,EAAE,CAAC,UAAU,EAAE,mBAAmB,EAAE,gBAAgB,EAAE,qBAAqB,CAAC;IACnFC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,0FAA0F;IACvGC,UAAU,EAAE,QAAQ;IACpBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,yEAAyE;IACnFC,OAAO,EAAE,CAAC,aAAa,EAAE,SAAS,EAAE,MAAM,EAAE,SAAS,CAAC;IACtDC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,gGAAgG;IAC7GC,UAAU,EAAE,QAAQ;IACpBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,mDAAmD;IAC7DC,OAAO,EAAE,CAAC,kBAAkB,EAAE,cAAc,EAAE,kBAAkB,EAAE,mBAAmB,CAAC;IACtFC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,mGAAmG;IAChHC,UAAU,EAAE,MAAM;IAClBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,qEAAqE;IAC/EC,OAAO,EAAE,CAAC,eAAe,EAAE,iBAAiB,EAAE,qBAAqB,EAAE,YAAY,CAAC;IAClFC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,6EAA6E;IAC1FC,UAAU,EAAE,MAAM;IAClBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,wEAAwE;IAClFC,OAAO,EAAE,CAAC,aAAa,EAAE,SAAS,EAAE,cAAc,EAAE,2BAA2B,CAAC;IAChFC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,qGAAqG;IAClHC,UAAU,EAAE,QAAQ;IACpBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,sDAAsD;IAChEC,OAAO,EAAE,CAAC,sBAAsB,EAAE,0BAA0B,EAAE,oBAAoB,EAAE,sBAAsB,CAAC;IAC3GC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,8FAA8F;IAC3GC,UAAU,EAAE,QAAQ;IACpBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,+DAA+D;IACzEC,OAAO,EAAE,CAAC,gBAAgB,EAAE,uBAAuB,EAAE,4BAA4B,EAAE,sBAAsB,CAAC;IAC1GC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,gGAAgG;IAC7GC,UAAU,EAAE,MAAM;IAClBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,2DAA2D;IACrEC,OAAO,EAAE,CAAC,aAAa,EAAE,SAAS,EAAE,cAAc,EAAE,wBAAwB,CAAC;IAC7EC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,sGAAsG;IACnHC,UAAU,EAAE,QAAQ;IACpBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,kDAAkD;IAC5DC,OAAO,EAAE,CAAC,gBAAgB,EAAE,8BAA8B,EAAE,YAAY,EAAE,oBAAoB,CAAC;IAC/FC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,qFAAqF;IAClGC,UAAU,EAAE,QAAQ;IACpBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,mEAAmE;IAC7EC,OAAO,EAAE,CAAC,KAAK,EAAE,cAAc,EAAE,QAAQ,EAAE,eAAe,CAAC;IAC3DC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,qFAAqF;IAClGC,UAAU,EAAE,MAAM;IAClBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,wEAAwE;IAClFC,OAAO,EAAE,CAAC,aAAa,EAAE,SAAS,EAAE,cAAc,EAAE,6BAA6B,CAAC;IAClFC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,0FAA0F;IACvGC,UAAU,EAAE,MAAM;IAClBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,wEAAwE;IAClFC,OAAO,EAAE,CAAC,kBAAkB,EAAE,cAAc,EAAE,kBAAkB,EAAE,6BAA6B,CAAC;IAChGC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,qFAAqF;IAClGC,UAAU,EAAE,QAAQ;IACpBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,uDAAuD;IACjEC,OAAO,EAAE,CAAC,sBAAsB,EAAE,0BAA0B,EAAE,mBAAmB,EAAE,mBAAmB,CAAC;IACvGC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,wGAAwG;IACrHC,UAAU,EAAE,QAAQ;IACpBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,sDAAsD;IAChEC,OAAO,EAAE,CAAC,aAAa,EAAE,SAAS,EAAE,cAAc,EAAE,oCAAoC,CAAC;IACzFC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,qFAAqF;IAClGC,UAAU,EAAE,QAAQ;IACpBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,4DAA4D;IACtEC,OAAO,EAAE,CAAC,sBAAsB,EAAE,0BAA0B,EAAE,MAAM,EAAE,SAAS,CAAC;IAChFC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,kHAAkH;IAC/HC,UAAU,EAAE,QAAQ;IACpBC,QAAQ,EAAE;EACZ,CAAC;EAED;EACA;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,wDAAwD;IAClEC,OAAO,EAAE,CAAC,GAAG,EAAE,GAAG,EAAE,WAAW,EAAE,eAAe,CAAC;IACjDC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,kFAAkF;IAC/FC,UAAU,EAAE,MAAM;IAClBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,wDAAwD;IAClEC,OAAO,EAAE,CAAC,kBAAkB,EAAE,wBAAwB,EAAE,kBAAkB,EAAE,qBAAqB,CAAC;IAClGC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,oEAAoE;IACjFC,UAAU,EAAE,MAAM;IAClBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,mEAAmE;IAC7EC,OAAO,EAAE,CAAC,GAAG,EAAE,GAAG,EAAE,WAAW,EAAE,eAAe,CAAC;IACjDC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,kFAAkF;IAC/FC,UAAU,EAAE,QAAQ;IACpBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,yDAAyD;IACnEC,OAAO,EAAE,CAAC,GAAG,EAAE,GAAG,EAAE,GAAG,EAAE,GAAG,CAAC;IAC7BC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,4EAA4E;IACzFC,UAAU,EAAE,QAAQ;IACpBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,+DAA+D;IACzEC,OAAO,EAAE,CAAC,iBAAiB,EAAE,iBAAiB,EAAE,kBAAkB,EAAE,qBAAqB,CAAC;IAC1FC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,6EAA6E;IAC1FC,UAAU,EAAE,MAAM;IAClBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,sFAAsF;IAChGC,OAAO,EAAE,CAAC,GAAG,EAAE,GAAG,EAAE,GAAG,EAAE,gCAAgC,CAAC;IAC1DC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,iGAAiG;IAC9GC,UAAU,EAAE,QAAQ;IACpBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,4DAA4D;IACtEC,OAAO,EAAE,CAAC,SAAS,EAAE,mBAAmB,EAAE,cAAc,EAAE,mBAAmB,CAAC;IAC9EC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,uEAAuE;IACpFC,UAAU,EAAE,MAAM;IAClBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,2CAA2C;IACrDC,OAAO,EAAE,CAAC,KAAK,EAAE,IAAI,EAAE,KAAK,EAAE,MAAM,CAAC;IACrCC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,+FAA+F;IAC5GC,UAAU,EAAE,QAAQ;IACpBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,0DAA0D;IACpEC,OAAO,EAAE,CAAC,GAAG,EAAE,GAAG,EAAE,WAAW,EAAE,gBAAgB,CAAC;IAClDC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,iFAAiF;IAC9FC,UAAU,EAAE,MAAM;IAClBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,yDAAyD;IACnEC,OAAO,EAAE,CAAC,YAAY,EAAE,YAAY,EAAE,SAAS,EAAE,WAAW,CAAC;IAC7DC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,+CAA+C;IAC5DC,UAAU,EAAE,QAAQ;IACpBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,oGAAoG;IAC9GC,OAAO,EAAE,CAAC,GAAG,EAAE,GAAG,EAAE,GAAG,EAAE,GAAG,CAAC;IAC7BC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,kFAAkF;IAC/FC,UAAU,EAAE,MAAM;IAClBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,uDAAuD;IACjEC,OAAO,EAAE,CAAC,aAAa,EAAE,cAAc,EAAE,UAAU,EAAE,aAAa,CAAC;IACnEC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,iFAAiF;IAC9FC,UAAU,EAAE,QAAQ;IACpBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,yDAAyD;IACnEC,OAAO,EAAE,CAAC,oBAAoB,EAAE,qBAAqB,EAAE,qBAAqB,EAAE,oBAAoB,CAAC;IACnGC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,4DAA4D;IACzEC,UAAU,EAAE,MAAM;IAClBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,+EAA+E;IACzFC,OAAO,EAAE,CAAC,OAAO,EAAE,iBAAiB,EAAE,mBAAmB,EAAE,YAAY,CAAC;IACxEC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,gGAAgG;IAC7GC,UAAU,EAAE,QAAQ;IACpBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,iDAAiD;IAC3DC,OAAO,EAAE,CAAC,KAAK,EAAE,WAAW,EAAE,aAAa,EAAE,OAAO,CAAC;IACrDC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,iFAAiF;IAC9FC,UAAU,EAAE,MAAM;IAClBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,6CAA6C;IACvDC,OAAO,EAAE,CAAC,GAAG,EAAE,GAAG,EAAE,GAAG,EAAE,GAAG,CAAC;IAC7BC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,8DAA8D;IAC3EC,UAAU,EAAE,MAAM;IAClBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,yCAAyC;IACnDC,OAAO,EAAE,CAAC,yBAAyB,EAAE,0CAA0C,EAAE,2BAA2B,EAAE,YAAY,CAAC;IAC3HC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,oGAAoG;IACjHC,UAAU,EAAE,QAAQ;IACpBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,4DAA4D;IACtEC,OAAO,EAAE,CAAC,0BAA0B,EAAE,YAAY,EAAE,SAAS,EAAE,YAAY,CAAC;IAC5EC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,yEAAyE;IACtFC,UAAU,EAAE,MAAM;IAClBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,sEAAsE;IAChFC,OAAO,EAAE,CAAC,iBAAiB,EAAE,mCAAmC,EAAE,kCAAkC,EAAE,wBAAwB,CAAC;IAC/HC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,wGAAwG;IACrHC,UAAU,EAAE,QAAQ;IACpBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,wDAAwD;IAClEC,OAAO,EAAE,CAAC,qBAAqB,EAAE,oBAAoB,EAAE,kBAAkB,EAAE,qBAAqB,CAAC;IACjGC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,4DAA4D;IACzEC,UAAU,EAAE,MAAM;IAClBC,QAAQ,EAAE;EACZ,CAAC;EAED;EACA;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,mDAAmD;IAC7DC,OAAO,EAAE,CAAC,KAAK,EAAE,cAAc,EAAE,WAAW,EAAE,OAAO,CAAC;IACtDC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,gEAAgE;IAC7EC,UAAU,EAAE,MAAM;IAClBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,mDAAmD;IAC7DC,OAAO,EAAE,CAAC,qBAAqB,EAAE,6BAA6B,EAAE,sBAAsB,EAAE,mBAAmB,CAAC;IAC5GC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,kFAAkF;IAC/FC,UAAU,EAAE,QAAQ;IACpBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,iEAAiE;IAC3EC,OAAO,EAAE,CAAC,cAAc,EAAE,WAAW,EAAE,KAAK,EAAE,wBAAwB,CAAC;IACvEC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,wFAAwF;IACrGC,UAAU,EAAE,MAAM;IAClBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,yCAAyC;IACnDC,OAAO,EAAE,CAAC,4CAA4C,EAAE,4CAA4C,EAAE,wBAAwB,EAAE,mBAAmB,CAAC;IACpJC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,wFAAwF;IACrGC,UAAU,EAAE,MAAM;IAClBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,iCAAiC;IAC3CC,OAAO,EAAE,CAAC,yBAAyB,EAAE,6BAA6B,EAAE,0BAA0B,EAAE,mBAAmB,CAAC;IACpHC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,iFAAiF;IAC9FC,UAAU,EAAE,QAAQ;IACpBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,mEAAmE;IAC7EC,OAAO,EAAE,CAAC,iBAAiB,EAAE,eAAe,EAAE,aAAa,EAAE,sBAAsB,CAAC;IACpFC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,+EAA+E;IAC5FC,UAAU,EAAE,QAAQ;IACpBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,0DAA0D;IACpEC,OAAO,EAAE,CAAC,sBAAsB,EAAE,2BAA2B,EAAE,qBAAqB,EAAE,kBAAkB,CAAC;IACzGC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,+EAA+E;IAC5FC,UAAU,EAAE,QAAQ;IACpBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,uDAAuD;IACjEC,OAAO,EAAE,CAAC,2BAA2B,EAAE,0BAA0B,EAAE,wCAAwC,EAAE,iBAAiB,CAAC;IAC/HC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,iGAAiG;IAC9GC,UAAU,EAAE,QAAQ;IACpBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,oDAAoD;IAC9DC,OAAO,EAAE,CAAC,oCAAoC,EAAE,6CAA6C,EAAE,qBAAqB,EAAE,+BAA+B,CAAC;IACtJC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,wFAAwF;IACrGC,UAAU,EAAE,QAAQ;IACpBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,qCAAqC;IAC/CC,OAAO,EAAE,CAAC,kCAAkC,EAAE,sCAAsC,EAAE,qBAAqB,EAAE,sBAAsB,CAAC;IACpIC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,mGAAmG;IAChHC,UAAU,EAAE,MAAM;IAClBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,0DAA0D;IACpEC,OAAO,EAAE,CAAC,KAAK,EAAE,cAAc,EAAE,wBAAwB,EAAE,yBAAyB,CAAC;IACrFC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,gFAAgF;IAC7FC,UAAU,EAAE,QAAQ;IACpBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,8DAA8D;IACxEC,OAAO,EAAE,CAAC,8BAA8B,EAAE,6CAA6C,EAAE,6BAA6B,EAAE,sDAAsD,CAAC;IAC/KC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,6GAA6G;IAC1HC,UAAU,EAAE,MAAM;IAClBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,+DAA+D;IACzEC,OAAO,EAAE,CAAC,wBAAwB,EAAE,yBAAyB,EAAE,gCAAgC,EAAE,yBAAyB,CAAC;IAC3HC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,sGAAsG;IACnHC,UAAU,EAAE,QAAQ;IACpBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,EAAE;IACNC,QAAQ,EAAE,gCAAgC;IAC1CC,OAAO,EAAE,CAAC,eAAe,EAAE,0CAA0C,EAAE,2BAA2B,EAAE,yBAAyB,CAAC;IAC9HC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,6EAA6E;IAC1FC,UAAU,EAAE,MAAM;IAClBC,QAAQ,EAAE;EACZ,CAAC,EACD;IACEN,EAAE,EAAE,GAAG;IACPC,QAAQ,EAAE,qEAAqE;IAC/EC,OAAO,EAAE,CAAC,kBAAkB,EAAE,wBAAwB,EAAE,aAAa,EAAE,YAAY,CAAC;IACpFC,aAAa,EAAE,CAAC;IAChBC,WAAW,EAAE,+FAA+F;IAC5GC,UAAU,EAAE,MAAM;IAClBC,QAAQ,EAAE;EACZ,CAAC;AAEL,CAAC;;AAED;AACA,OAAO,MAAMC,4BAA4B,GAAGb,wBAAwB","ignoreList":[]},"metadata":{},"sourceType":"module","externalDependencies":[]}