#
# File created on Sat Apr 02 14:33:51 CEST 2016
#

Startpoint,Endpoint,DelayType,Slack,#Levels,#LUTs
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[0].regfile_reg[0][30]/D,max,-1.562,41,21
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[10].regfile_reg[10][30]/D,max,-1.562,41,21
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[11].regfile_reg[11][30]/D,max,-1.562,41,21
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[12].regfile_reg[12][30]/D,max,-1.562,41,21
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[13].regfile_reg[13][30]/D,max,-1.562,41,21
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[14].regfile_reg[14][30]/D,max,-1.562,41,21
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[15].regfile_reg[15][30]/D,max,-1.562,41,21
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[16].regfile_reg[16][30]/D,max,-1.562,41,21
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[17].regfile_reg[17][30]/D,max,-1.562,41,21
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[18].regfile_reg[18][30]/D,max,-1.562,41,21
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[19].regfile_reg[19][30]/D,max,-1.562,41,21
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[1].regfile_reg[1][30]/D,max,-1.562,41,21
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[20].regfile_reg[20][30]/D,max,-1.562,41,21
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[21].regfile_reg[21][30]/D,max,-1.562,41,21
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[22].regfile_reg[22][30]/D,max,-1.562,41,21
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[23].regfile_reg[23][30]/D,max,-1.562,41,21
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[24].regfile_reg[24][30]/D,max,-1.562,41,21
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[25].regfile_reg[25][30]/D,max,-1.562,41,21
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[26].regfile_reg[26][30]/D,max,-1.562,41,21
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[27].regfile_reg[27][30]/D,max,-1.562,41,21
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[28].regfile_reg[28][30]/D,max,-1.562,41,21
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[29].regfile_reg[29][30]/D,max,-1.562,41,21
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[2].regfile_reg[2][30]/D,max,-1.562,41,21
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[30].regfile_reg[30][30]/D,max,-1.562,41,21
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[31].regfile_reg[31][30]/D,max,-1.562,41,21
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[3].regfile_reg[3][30]/D,max,-1.562,41,21
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[4].regfile_reg[4][30]/D,max,-1.562,41,21
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[5].regfile_reg[5][30]/D,max,-1.562,41,21
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[6].regfile_reg[6][30]/D,max,-1.562,41,21
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[7].regfile_reg[7][30]/D,max,-1.562,41,21
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[8].regfile_reg[8][30]/D,max,-1.562,41,21
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[9].regfile_reg[9][30]/D,max,-1.562,41,21
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[0].regfile_reg[0][19]/D,max,-1.465,38,21
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[10].regfile_reg[10][19]/D,max,-1.465,38,21
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[11].regfile_reg[11][19]/D,max,-1.465,38,21
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[12].regfile_reg[12][19]/D,max,-1.465,38,21
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[13].regfile_reg[13][19]/D,max,-1.465,38,21
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[14].regfile_reg[14][19]/D,max,-1.465,38,21
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[15].regfile_reg[15][19]/D,max,-1.465,38,21
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[16].regfile_reg[16][19]/D,max,-1.465,38,21
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[17].regfile_reg[17][19]/D,max,-1.465,38,21
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[18].regfile_reg[18][19]/D,max,-1.465,38,21
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[19].regfile_reg[19][19]/D,max,-1.465,38,21
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[1].regfile_reg[1][19]/D,max,-1.465,38,21
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[20].regfile_reg[20][19]/D,max,-1.465,38,21
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[21].regfile_reg[21][19]/D,max,-1.465,38,21
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[22].regfile_reg[22][19]/D,max,-1.465,38,21
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[23].regfile_reg[23][19]/D,max,-1.465,38,21
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[24].regfile_reg[24][19]/D,max,-1.465,38,21
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[25].regfile_reg[25][19]/D,max,-1.465,38,21
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[32]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[33]/D,min,0.076,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[36]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[37]/D,min,0.076,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[40]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[41]/D,min,0.076,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[44]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[45]/D,min,0.076,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[48]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[49]/D,min,0.076,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[52]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[53]/D,min,0.076,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[56]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[57]/D,min,0.076,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[60]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[61]/D,min,0.076,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[34]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[35]/D,min,0.080,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[38]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[39]/D,min,0.080,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[42]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[43]/D,min,0.080,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[46]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[47]/D,min,0.080,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[50]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[51]/D,min,0.080,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[54]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[55]/D,min,0.080,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[58]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[59]/D,min,0.080,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[62]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[63]/D,min,0.080,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[33]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[34]/D,min,0.092,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[37]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[38]/D,min,0.092,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[41]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[42]/D,min,0.092,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[45]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[46]/D,min,0.092,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[49]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[50]/D,min,0.092,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[53]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[54]/D,min,0.092,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[57]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[58]/D,min,0.092,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[61]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[62]/D,min,0.092,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[35]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[36]/D,min,0.124,2,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[39]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[40]/D,min,0.124,2,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[43]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[44]/D,min,0.124,2,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[47]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[48]/D,min,0.124,2,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[51]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[52]/D,min,0.124,2,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[55]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[56]/D,min,0.124,2,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[59]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[60]/D,min,0.124,2,0
U_ADBG_TOP/i_dbg_wb/address_counter_reg[19]/C,U_ADBG_TOP/i_dbg_wb/address_counter_reg[19]/D,min,0.129,2,1
U_ADBG_TOP/i_dbg_wb/address_counter_reg[23]/C,U_ADBG_TOP/i_dbg_wb/address_counter_reg[23]/D,min,0.129,2,1
U_ADBG_TOP/i_dbg_wb/word_count_reg[15]/C,U_ADBG_TOP/i_dbg_wb/word_count_reg[15]/D,min,0.129,2,1
U_ADBG_TOP/i_dbg_cpu_2/word_count_reg[11]/C,U_ADBG_TOP/i_dbg_cpu_2/word_count_reg[11]/D,min,0.132,2,1
U_ADBG_TOP/i_dbg_cpu_2/word_count_reg[15]/C,U_ADBG_TOP/i_dbg_cpu_2/word_count_reg[15]/D,min,0.132,2,1
U_ADBG_TOP/i_dbg_cpu_2/word_count_reg[3]/C,U_ADBG_TOP/i_dbg_cpu_2/word_count_reg[3]/D,min,0.132,2,1
U_ADBG_TOP/i_dbg_cpu_2/word_count_reg[7]/C,U_ADBG_TOP/i_dbg_cpu_2/word_count_reg[7]/D,min,0.132,2,1
U_ADBG_TOP/i_dbg_cpu_or1k/word_count_reg[11]/C,U_ADBG_TOP/i_dbg_cpu_or1k/word_count_reg[11]/D,min,0.132,2,1
U_ADBG_TOP/i_dbg_cpu_or1k/word_count_reg[15]/C,U_ADBG_TOP/i_dbg_cpu_or1k/word_count_reg[15]/D,min,0.132,2,1
U_ADBG_TOP/i_dbg_cpu_or1k/word_count_reg[3]/C,U_ADBG_TOP/i_dbg_cpu_or1k/word_count_reg[3]/D,min,0.132,2,1
U_ADBG_TOP/i_dbg_cpu_or1k/word_count_reg[7]/C,U_ADBG_TOP/i_dbg_cpu_or1k/word_count_reg[7]/D,min,0.132,2,1
U_ADBG_TOP/i_dbg_wb/address_counter_reg[11]/C,U_ADBG_TOP/i_dbg_wb/address_counter_reg[11]/D,min,0.132,2,1
U_ADBG_TOP/i_dbg_wb/address_counter_reg[15]/C,U_ADBG_TOP/i_dbg_wb/address_counter_reg[15]/D,min,0.132,2,1
U_ADBG_TOP/i_dbg_wb/address_counter_reg[27]/C,U_ADBG_TOP/i_dbg_wb/address_counter_reg[27]/D,min,0.132,2,1
U_ADBG_TOP/i_dbg_wb/address_counter_reg[31]/C,U_ADBG_TOP/i_dbg_wb/address_counter_reg[31]/D,min,0.132,2,1
U_ADBG_TOP/i_dbg_wb/address_counter_reg[3]/C,U_ADBG_TOP/i_dbg_wb/address_counter_reg[3]/D,min,0.132,2,1
U_ADBG_TOP/i_dbg_wb/address_counter_reg[7]/C,U_ADBG_TOP/i_dbg_wb/address_counter_reg[7]/D,min,0.132,2,1
U_ADBG_TOP/i_dbg_wb/word_count_reg[11]/C,U_ADBG_TOP/i_dbg_wb/word_count_reg[11]/D,min,0.132,2,1
U_ADBG_TOP/i_dbg_wb/word_count_reg[3]/C,U_ADBG_TOP/i_dbg_wb/word_count_reg[3]/D,min,0.132,2,1
