<stg><name>load</name>


<trans_list>

<trans id="93" from="1" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="flag_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="flag_read" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="2" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="11" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="flag_read" val="1"/>
<literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="21" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
:0  %B_V_offset_read = call i26 @_ssdm_op_Read.ap_auto.i26(i26 %B_V_offset)

]]></Node>
<StgValue><ssdm name="B_V_offset_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
:1  %A_V_offset_read = call i26 @_ssdm_op_Read.ap_auto.i26(i26 %A_V_offset)

]]></Node>
<StgValue><ssdm name="A_V_offset_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %k_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %k)

]]></Node>
<StgValue><ssdm name="k_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %j_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %j)

]]></Node>
<StgValue><ssdm name="j_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %i_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %i)

]]></Node>
<StgValue><ssdm name="i_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5  %flag_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %flag)

]]></Node>
<StgValue><ssdm name="flag_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecInterface(i512* %A_V, [6 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str9, [6 x i8]* @p_str10, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecInterface(i512* %A_V, [6 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str9, [6 x i8]* @p_str10, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %flag_read, label %.preheader4.preheader, label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="flag_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="3" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader4.preheader:0  %trunc_ln = call i3 @_ssdm_op_PartSelect.i3.i7.i32.i32(i7 %k_read, i32 4, i32 6)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="flag_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="9" op_0_bw="3">
<![CDATA[
.preheader4.preheader:1  %zext_ln10_1 = zext i3 %trunc_ln to i9

]]></Node>
<StgValue><ssdm name="zext_ln10_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="flag_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="27" op_0_bw="26">
<![CDATA[
.preheader4.preheader:2  %zext_ln7 = zext i26 %A_V_offset_read to i27

]]></Node>
<StgValue><ssdm name="zext_ln7"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="flag_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:3  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader4:0  %ii1_0 = phi i5 [ %ii, %1 ], [ 0, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="ii1_0"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader4:1  %icmp_ln7 = icmp eq i5 %ii1_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln7"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader4:3  %ii = add i5 %ii1_0, 1

]]></Node>
<StgValue><ssdm name="ii"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:4  br i1 %icmp_ln7, label %.preheader.preheader, label %1

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="5">
<![CDATA[
:2  %zext_ln10_2 = zext i5 %ii1_0 to i7

]]></Node>
<StgValue><ssdm name="zext_ln10_2"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %add_ln10 = add i7 %i_read, %zext_ln10_2

]]></Node>
<StgValue><ssdm name="add_ln10"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
:4  %shl_ln = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %add_ln10, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %add_ln10_1 = add i9 %zext_ln10_1, %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln10_1"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="27" op_0_bw="9">
<![CDATA[
:6  %zext_ln180 = zext i9 %add_ln10_1 to i27

]]></Node>
<StgValue><ssdm name="zext_ln180"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:7  %add_ln180 = add i27 %zext_ln180, %zext_ln7

]]></Node>
<StgValue><ssdm name="add_ln180"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="3" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:0  %trunc_ln1 = call i3 @_ssdm_op_PartSelect.i3.i7.i32.i32(i7 %j_read, i32 4, i32 6)

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="9" op_0_bw="3">
<![CDATA[
.preheader.preheader:1  %zext_ln17_1 = zext i3 %trunc_ln1 to i9

]]></Node>
<StgValue><ssdm name="zext_ln17_1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="27" op_0_bw="26">
<![CDATA[
.preheader.preheader:2  %zext_ln14 = zext i26 %B_V_offset_read to i27

]]></Node>
<StgValue><ssdm name="zext_ln14"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:3  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="27">
<![CDATA[
:8  %zext_ln180_1 = zext i27 %add_ln180 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_1"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
:9  %B_V_addr = getelementptr i512* %A_V, i64 %zext_ln180_1

]]></Node>
<StgValue><ssdm name="B_V_addr"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:10  %B_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="B_V_load_1_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="53" st_id="4" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:10  %B_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="B_V_load_1_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="54" st_id="5" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:10  %B_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="B_V_load_1_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="55" st_id="6" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:10  %B_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="B_V_load_1_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="56" st_id="7" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:10  %B_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="B_V_load_1_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="57" st_id="8" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:10  %B_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="B_V_load_1_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="58" st_id="9" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:10  %B_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="B_V_load_1_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="59" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="1">
<![CDATA[
:11  %B_V_addr_read = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %B_V_addr)

]]></Node>
<StgValue><ssdm name="B_V_addr_read"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="60" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln7"/></StgValue>
</operation>

<operation id="61" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="5">
<![CDATA[
:1  %zext_ln10 = zext i5 %ii1_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln10"/></StgValue>
</operation>

<operation id="62" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %local_A_0_V_addr = getelementptr [16 x i512]* %local_A_0_V, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="local_A_0_V_addr"/></StgValue>
</operation>

<operation id="63" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="512" op_1_bw="4">
<![CDATA[
:13  store i512 %B_V_addr_read, i512* %local_A_0_V_addr, align 64

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="64" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="65" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="flag_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader:0  %kk3_0 = phi i5 [ %kk, %2 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="kk3_0"/></StgValue>
</operation>

<operation id="66" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="flag_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:1  %icmp_ln14 = icmp eq i5 %kk3_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln14"/></StgValue>
</operation>

<operation id="67" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="flag_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="68" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="flag_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:3  %kk = add i5 %kk3_0, 1

]]></Node>
<StgValue><ssdm name="kk"/></StgValue>
</operation>

<operation id="69" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="flag_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln14, label %.loopexit.loopexit, label %2

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="70" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="flag_read" val="1"/>
<literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="7" op_0_bw="5">
<![CDATA[
:2  %zext_ln17_2 = zext i5 %kk3_0 to i7

]]></Node>
<StgValue><ssdm name="zext_ln17_2"/></StgValue>
</operation>

<operation id="71" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="flag_read" val="1"/>
<literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %add_ln17 = add i7 %k_read, %zext_ln17_2

]]></Node>
<StgValue><ssdm name="add_ln17"/></StgValue>
</operation>

<operation id="72" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="flag_read" val="1"/>
<literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
:4  %shl_ln1 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %add_ln17, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="73" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="flag_read" val="1"/>
<literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %add_ln17_1 = add i9 %zext_ln17_1, %shl_ln1

]]></Node>
<StgValue><ssdm name="add_ln17_1"/></StgValue>
</operation>

<operation id="74" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="flag_read" val="1"/>
<literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="27" op_0_bw="9">
<![CDATA[
:6  %zext_ln180_2 = zext i9 %add_ln17_1 to i27

]]></Node>
<StgValue><ssdm name="zext_ln180_2"/></StgValue>
</operation>

<operation id="75" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="flag_read" val="1"/>
<literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:7  %add_ln180_1 = add i27 %zext_ln180_2, %zext_ln14

]]></Node>
<StgValue><ssdm name="add_ln180_1"/></StgValue>
</operation>

<operation id="76" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="flag_read" val="1"/>
<literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="77" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp><and_exp><literal name="flag_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0">
<![CDATA[
.loopexit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln21"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="78" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="27">
<![CDATA[
:8  %zext_ln180_3 = zext i27 %add_ln180_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_3"/></StgValue>
</operation>

<operation id="79" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
:9  %B_V_addr_1 = getelementptr i512* %A_V, i64 %zext_ln180_3

]]></Node>
<StgValue><ssdm name="B_V_addr_1"/></StgValue>
</operation>

<operation id="80" st_id="13" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:10  %B_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="B_V_load_req"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="81" st_id="14" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:10  %B_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="B_V_load_req"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="82" st_id="15" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:10  %B_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="B_V_load_req"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="83" st_id="16" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:10  %B_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="B_V_load_req"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="84" st_id="17" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:10  %B_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="B_V_load_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="85" st_id="18" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:10  %B_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="B_V_load_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="86" st_id="19" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:10  %B_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="B_V_load_req"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="87" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="1">
<![CDATA[
:11  %B_V_addr_1_read = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %B_V_addr_1)

]]></Node>
<StgValue><ssdm name="B_V_addr_1_read"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="88" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln14"/></StgValue>
</operation>

<operation id="89" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="5">
<![CDATA[
:1  %zext_ln17 = zext i5 %kk3_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln17"/></StgValue>
</operation>

<operation id="90" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %local_B_V_addr = getelementptr [16 x i512]* %local_B_V, i64 0, i64 %zext_ln17

]]></Node>
<StgValue><ssdm name="local_B_V_addr"/></StgValue>
</operation>

<operation id="91" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="512" op_1_bw="4">
<![CDATA[
:13  store i512 %B_V_addr_1_read, i512* %local_B_V_addr, align 64

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="92" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
