INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Justin/Documents/4th School Year/Fall 2016 Semester/EE178/Vivado Projects/EE178_Lab_7_Test/EE178_Lab_7_Test.srcs/sources_1/imports/ee178_fall2016_lab7/kcpsm6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kcpsm6
WARNING: [VRFC 10-2021] parameter declaration is not allowed here in this mode of verilog [C:/Users/Justin/Documents/4th School Year/Fall 2016 Semester/EE178/Vivado Projects/EE178_Lab_7_Test/EE178_Lab_7_Test.srcs/sources_1/imports/ee178_fall2016_lab7/kcpsm6.v:1475]
WARNING: [VRFC 10-2021] parameter declaration is not allowed here in this mode of verilog [C:/Users/Justin/Documents/4th School Year/Fall 2016 Semester/EE178/Vivado Projects/EE178_Lab_7_Test/EE178_Lab_7_Test.srcs/sources_1/imports/ee178_fall2016_lab7/kcpsm6.v:1476]
WARNING: [VRFC 10-2021] parameter declaration is not allowed here in this mode of verilog [C:/Users/Justin/Documents/4th School Year/Fall 2016 Semester/EE178/Vivado Projects/EE178_Lab_7_Test/EE178_Lab_7_Test.srcs/sources_1/imports/ee178_fall2016_lab7/kcpsm6.v:1477]
WARNING: [VRFC 10-2021] parameter declaration is not allowed here in this mode of verilog [C:/Users/Justin/Documents/4th School Year/Fall 2016 Semester/EE178/Vivado Projects/EE178_Lab_7_Test/EE178_Lab_7_Test.srcs/sources_1/imports/ee178_fall2016_lab7/kcpsm6.v:1788]
WARNING: [VRFC 10-2021] parameter declaration is not allowed here in this mode of verilog [C:/Users/Justin/Documents/4th School Year/Fall 2016 Semester/EE178/Vivado Projects/EE178_Lab_7_Test/EE178_Lab_7_Test.srcs/sources_1/imports/ee178_fall2016_lab7/kcpsm6.v:1877]
WARNING: [VRFC 10-2021] parameter declaration is not allowed here in this mode of verilog [C:/Users/Justin/Documents/4th School Year/Fall 2016 Semester/EE178/Vivado Projects/EE178_Lab_7_Test/EE178_Lab_7_Test.srcs/sources_1/imports/ee178_fall2016_lab7/kcpsm6.v:1878]
WARNING: [VRFC 10-2021] parameter declaration is not allowed here in this mode of verilog [C:/Users/Justin/Documents/4th School Year/Fall 2016 Semester/EE178/Vivado Projects/EE178_Lab_7_Test/EE178_Lab_7_Test.srcs/sources_1/imports/ee178_fall2016_lab7/kcpsm6.v:1879]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Justin/Documents/4th School Year/Fall 2016 Semester/EE178/Lab #7 Files/ee178_fall2016_lab7/software/software.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module software
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Justin/Documents/4th School Year/Fall 2016 Semester/EE178/Vivado Projects/EE178_Lab_7_Test/EE178_Lab_7_Test.srcs/sources_1/imports/ee178_fall2016_lab7/tutorial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tutorial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Justin/Documents/4th School Year/Fall 2016 Semester/EE178/Vivado Projects/EE178_Lab_7_Test/EE178_Lab_7_Test.srcs/sources_1/imports/ee178_fall2016_lab7/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Justin/Documents/4th School Year/Fall 2016 Semester/EE178/Vivado Projects/EE178_Lab_7_Test/EE178_Lab_7_Test.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
