// Seed: 3255006966
module module_0 (
    output tri1 id_0,
    output tri id_1,
    input supply1 id_2,
    output supply0 id_3,
    input tri id_4,
    inout tri0 id_5,
    output supply0 id_6,
    output tri0 id_7,
    input wor id_8,
    input wor id_9
);
endmodule
module module_1 (
    output uwire id_0,
    input uwire id_1,
    input supply1 id_2,
    output wire id_3,
    input wire id_4,
    output tri0 id_5,
    input wand id_6,
    input wire id_7,
    input uwire id_8,
    input supply0 id_9,
    input tri0 id_10,
    output supply1 id_11,
    output wand id_12,
    input wire id_13,
    output tri id_14,
    input tri1 id_15,
    input tri id_16,
    input wire id_17,
    input supply0 id_18,
    input tri1 id_19,
    input supply1 id_20,
    input wor id_21,
    input wire id_22,
    input wor id_23,
    output supply1 id_24,
    inout tri id_25,
    output tri1 id_26,
    input supply1 id_27,
    output uwire id_28
);
  logic id_30;
  ;
  wire id_31, id_32;
  assign id_0 = 1 == id_6(-1, id_32) < id_19;
  module_0 modCall_1 (
      id_14,
      id_0,
      id_27,
      id_3,
      id_9,
      id_25,
      id_14,
      id_24,
      id_7,
      id_21
  );
  assign modCall_1.id_7 = 0;
endmodule
