set moduleName minkowski_net_14_layer_pipeline
set isTopModule 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set hasInterrupt 0
set DLRegFirstOffset 0
set DLRegItemOffset 0
set svuvm_can_support 1
set cdfgNum 9
set C_modelName {minkowski_net_14_layer_pipeline}
set C_modelType { void 0 }
set ap_memory_interface_dict [dict create]
dict set ap_memory_interface_dict layer_weights_0 { MEM_WIDTH 32 MEM_SIZE 113246208 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE BYTE_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict layer_weights_1 { MEM_WIDTH 32 MEM_SIZE 113246208 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE BYTE_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict layer_weights_2 { MEM_WIDTH 32 MEM_SIZE 113246208 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE BYTE_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict layer_weights_3 { MEM_WIDTH 32 MEM_SIZE 113246208 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE BYTE_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict layer_weights_4 { MEM_WIDTH 32 MEM_SIZE 113246208 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE BYTE_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict layer_weights_5 { MEM_WIDTH 32 MEM_SIZE 113246208 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE BYTE_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict layer_weights_6 { MEM_WIDTH 32 MEM_SIZE 113246208 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE BYTE_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict layer_weights_7 { MEM_WIDTH 32 MEM_SIZE 113246208 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE BYTE_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict layer_weights_8 { MEM_WIDTH 32 MEM_SIZE 113246208 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE BYTE_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict layer_weights_9 { MEM_WIDTH 32 MEM_SIZE 113246208 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE BYTE_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict layer_weights_10 { MEM_WIDTH 32 MEM_SIZE 113246208 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE BYTE_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict layer_weights_11 { MEM_WIDTH 32 MEM_SIZE 113246208 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE BYTE_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict layer_weights_12 { MEM_WIDTH 32 MEM_SIZE 113246208 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE BYTE_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict layer_weights_13 { MEM_WIDTH 32 MEM_SIZE 113246208 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE BYTE_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict layer_biases_0 { MEM_WIDTH 32 MEM_SIZE 4096 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE BYTE_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict layer_biases_1 { MEM_WIDTH 32 MEM_SIZE 4096 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE BYTE_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict layer_biases_2 { MEM_WIDTH 32 MEM_SIZE 4096 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE BYTE_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict layer_biases_3 { MEM_WIDTH 32 MEM_SIZE 4096 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE BYTE_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict layer_biases_4 { MEM_WIDTH 32 MEM_SIZE 4096 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE BYTE_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict layer_biases_5 { MEM_WIDTH 32 MEM_SIZE 4096 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE BYTE_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict layer_biases_6 { MEM_WIDTH 32 MEM_SIZE 4096 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE BYTE_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict layer_biases_7 { MEM_WIDTH 32 MEM_SIZE 4096 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE BYTE_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict layer_biases_8 { MEM_WIDTH 32 MEM_SIZE 4096 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE BYTE_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict layer_biases_9 { MEM_WIDTH 32 MEM_SIZE 4096 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE BYTE_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict layer_biases_10 { MEM_WIDTH 32 MEM_SIZE 4096 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE BYTE_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict layer_biases_11 { MEM_WIDTH 32 MEM_SIZE 4096 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE BYTE_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict layer_biases_12 { MEM_WIDTH 32 MEM_SIZE 4096 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE BYTE_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict layer_biases_13 { MEM_WIDTH 32 MEM_SIZE 4096 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE BYTE_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
set C_modelArgList {
	{ gmem_output int 32 regular {axi_master 1}  }
	{ gmem_read int 32 regular {axi_master 2}  }
	{ gmem_write int 32 regular {axi_master 2}  }
	{ input_voxel_stream int 1085 regular {fifo 0 volatile }  }
	{ final_output_full_cubic int 64 regular {axi_slave 0}  }
	{ layer_weights_0 int 32 regular {bram 28311552 { 1 3 } 1 1 }  }
	{ layer_weights_1 int 32 regular {bram 28311552 { 1 3 } 1 1 }  }
	{ layer_weights_2 int 32 regular {bram 28311552 { 1 3 } 1 1 }  }
	{ layer_weights_3 int 32 regular {bram 28311552 { 1 3 } 1 1 }  }
	{ layer_weights_4 int 32 regular {bram 28311552 { 1 3 } 1 1 }  }
	{ layer_weights_5 int 32 regular {bram 28311552 { 1 3 } 1 1 }  }
	{ layer_weights_6 int 32 regular {bram 28311552 { 1 3 } 1 1 }  }
	{ layer_weights_7 int 32 regular {bram 28311552 { 1 3 } 1 1 }  }
	{ layer_weights_8 int 32 regular {bram 28311552 { 1 3 } 1 1 }  }
	{ layer_weights_9 int 32 regular {bram 28311552 { 1 3 } 1 1 }  }
	{ layer_weights_10 int 32 regular {bram 28311552 { 1 3 } 1 1 }  }
	{ layer_weights_11 int 32 regular {bram 28311552 { 1 3 } 1 1 }  }
	{ layer_weights_12 int 32 regular {bram 28311552 { 1 3 } 1 1 }  }
	{ layer_weights_13 int 32 regular {bram 28311552 { 1 3 } 1 1 }  }
	{ layer_biases_0 int 32 regular {bram 1024 { 1 3 } 1 1 }  }
	{ layer_biases_1 int 32 regular {bram 1024 { 1 3 } 1 1 }  }
	{ layer_biases_2 int 32 regular {bram 1024 { 1 3 } 1 1 }  }
	{ layer_biases_3 int 32 regular {bram 1024 { 1 3 } 1 1 }  }
	{ layer_biases_4 int 32 regular {bram 1024 { 1 3 } 1 1 }  }
	{ layer_biases_5 int 32 regular {bram 1024 { 1 3 } 1 1 }  }
	{ layer_biases_6 int 32 regular {bram 1024 { 1 3 } 1 1 }  }
	{ layer_biases_7 int 32 regular {bram 1024 { 1 3 } 1 1 }  }
	{ layer_biases_8 int 32 regular {bram 1024 { 1 3 } 1 1 }  }
	{ layer_biases_9 int 32 regular {bram 1024 { 1 3 } 1 1 }  }
	{ layer_biases_10 int 32 regular {bram 1024 { 1 3 } 1 1 }  }
	{ layer_biases_11 int 32 regular {bram 1024 { 1 3 } 1 1 }  }
	{ layer_biases_12 int 32 regular {bram 1024 { 1 3 } 1 1 }  }
	{ layer_biases_13 int 32 regular {bram 1024 { 1 3 } 1 1 }  }
	{ pruned_feature_dram_read int 64 regular {axi_slave 0}  }
	{ pruned_feature_dram_write int 64 regular {axi_slave 0}  }
	{ L3_bitmap int 512 regular {pointer 2}  }
	{ L2_bitmap int 512 regular {pointer 2}  }
	{ L1_bitmap int 512 regular {pointer 2}  }
	{ L0_bitmap int 512 regular {pointer 2}  }
	{ bitmap_info int 160 regular {axi_slave 1}  }
	{ total_processed_voxels int 32 regular {axi_slave 1}  }
}
set hasAXIMCache 0
set l_AXIML2Cache [list]
set AXIMCacheInstDict [dict create]
set C_modelArgMapList {[ 
	{ "Name" : "gmem_output", "interface" : "axi_master", "bitwidth" : 32, "direction" : "WRITEONLY", "bitSlice":[ {"cElement": [{"cName": "final_output_full_cubic","offset": { "type": "dynamic","port_name": "final_output_full_cubic","bundle": "control"},"direction": "WRITEONLY"}]}]} , 
 	{ "Name" : "gmem_read", "interface" : "axi_master", "bitwidth" : 32, "direction" : "READWRITE", "bitSlice":[ {"cElement": [{"cName": "pruned_feature_dram_read","offset": { "type": "dynamic","port_name": "pruned_feature_dram_read","bundle": "control"},"direction": "READWRITE"}]}]} , 
 	{ "Name" : "gmem_write", "interface" : "axi_master", "bitwidth" : 32, "direction" : "READWRITE", "bitSlice":[ {"cElement": [{"cName": "pruned_feature_dram_write","offset": { "type": "dynamic","port_name": "pruned_feature_dram_write","bundle": "control"},"direction": "READWRITE"}]}]} , 
 	{ "Name" : "input_voxel_stream", "interface" : "fifo", "bitwidth" : 1085, "direction" : "READONLY"} , 
 	{ "Name" : "final_output_full_cubic", "interface" : "axi_slave", "bundle":"control","type":"ap_none","bitwidth" : 64, "direction" : "READONLY", "offset" : {"in":16}, "offset_end" : {"in":27}} , 
 	{ "Name" : "layer_weights_0", "interface" : "bram", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "layer_weights_1", "interface" : "bram", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "layer_weights_2", "interface" : "bram", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "layer_weights_3", "interface" : "bram", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "layer_weights_4", "interface" : "bram", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "layer_weights_5", "interface" : "bram", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "layer_weights_6", "interface" : "bram", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "layer_weights_7", "interface" : "bram", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "layer_weights_8", "interface" : "bram", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "layer_weights_9", "interface" : "bram", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "layer_weights_10", "interface" : "bram", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "layer_weights_11", "interface" : "bram", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "layer_weights_12", "interface" : "bram", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "layer_weights_13", "interface" : "bram", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "layer_biases_0", "interface" : "bram", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "layer_biases_1", "interface" : "bram", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "layer_biases_2", "interface" : "bram", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "layer_biases_3", "interface" : "bram", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "layer_biases_4", "interface" : "bram", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "layer_biases_5", "interface" : "bram", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "layer_biases_6", "interface" : "bram", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "layer_biases_7", "interface" : "bram", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "layer_biases_8", "interface" : "bram", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "layer_biases_9", "interface" : "bram", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "layer_biases_10", "interface" : "bram", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "layer_biases_11", "interface" : "bram", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "layer_biases_12", "interface" : "bram", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "layer_biases_13", "interface" : "bram", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "pruned_feature_dram_read", "interface" : "axi_slave", "bundle":"control","type":"ap_none","bitwidth" : 64, "direction" : "READONLY", "offset" : {"in":28}, "offset_end" : {"in":39}} , 
 	{ "Name" : "pruned_feature_dram_write", "interface" : "axi_slave", "bundle":"control","type":"ap_none","bitwidth" : 64, "direction" : "READONLY", "offset" : {"in":40}, "offset_end" : {"in":51}} , 
 	{ "Name" : "L3_bitmap", "interface" : "wire", "bitwidth" : 512, "direction" : "READWRITE"} , 
 	{ "Name" : "L2_bitmap", "interface" : "wire", "bitwidth" : 512, "direction" : "READWRITE"} , 
 	{ "Name" : "L1_bitmap", "interface" : "wire", "bitwidth" : 512, "direction" : "READWRITE"} , 
 	{ "Name" : "L0_bitmap", "interface" : "wire", "bitwidth" : 512, "direction" : "READWRITE"} , 
 	{ "Name" : "bitmap_info", "interface" : "axi_slave", "bundle":"control","type":"ap_vld","bitwidth" : 160, "direction" : "WRITEONLY", "offset" : {"out":52}, "offset_end" : {"out":75}} , 
 	{ "Name" : "total_processed_voxels", "interface" : "axi_slave", "bundle":"control","type":"ap_vld","bitwidth" : 32, "direction" : "WRITEONLY", "offset" : {"out":100}, "offset_end" : {"out":107}} ]}
# RTL Port declarations: 
set portNum 366
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst_n sc_in sc_logic 1 reset -1 active_low_sync } 
	{ m_axi_gmem_output_AWVALID sc_out sc_logic 1 signal 0 } 
	{ m_axi_gmem_output_AWREADY sc_in sc_logic 1 signal 0 } 
	{ m_axi_gmem_output_AWADDR sc_out sc_lv 64 signal 0 } 
	{ m_axi_gmem_output_AWID sc_out sc_lv 1 signal 0 } 
	{ m_axi_gmem_output_AWLEN sc_out sc_lv 8 signal 0 } 
	{ m_axi_gmem_output_AWSIZE sc_out sc_lv 3 signal 0 } 
	{ m_axi_gmem_output_AWBURST sc_out sc_lv 2 signal 0 } 
	{ m_axi_gmem_output_AWLOCK sc_out sc_lv 2 signal 0 } 
	{ m_axi_gmem_output_AWCACHE sc_out sc_lv 4 signal 0 } 
	{ m_axi_gmem_output_AWPROT sc_out sc_lv 3 signal 0 } 
	{ m_axi_gmem_output_AWQOS sc_out sc_lv 4 signal 0 } 
	{ m_axi_gmem_output_AWREGION sc_out sc_lv 4 signal 0 } 
	{ m_axi_gmem_output_AWUSER sc_out sc_lv 1 signal 0 } 
	{ m_axi_gmem_output_WVALID sc_out sc_logic 1 signal 0 } 
	{ m_axi_gmem_output_WREADY sc_in sc_logic 1 signal 0 } 
	{ m_axi_gmem_output_WDATA sc_out sc_lv 32 signal 0 } 
	{ m_axi_gmem_output_WSTRB sc_out sc_lv 4 signal 0 } 
	{ m_axi_gmem_output_WLAST sc_out sc_logic 1 signal 0 } 
	{ m_axi_gmem_output_WID sc_out sc_lv 1 signal 0 } 
	{ m_axi_gmem_output_WUSER sc_out sc_lv 1 signal 0 } 
	{ m_axi_gmem_output_ARVALID sc_out sc_logic 1 signal 0 } 
	{ m_axi_gmem_output_ARREADY sc_in sc_logic 1 signal 0 } 
	{ m_axi_gmem_output_ARADDR sc_out sc_lv 64 signal 0 } 
	{ m_axi_gmem_output_ARID sc_out sc_lv 1 signal 0 } 
	{ m_axi_gmem_output_ARLEN sc_out sc_lv 8 signal 0 } 
	{ m_axi_gmem_output_ARSIZE sc_out sc_lv 3 signal 0 } 
	{ m_axi_gmem_output_ARBURST sc_out sc_lv 2 signal 0 } 
	{ m_axi_gmem_output_ARLOCK sc_out sc_lv 2 signal 0 } 
	{ m_axi_gmem_output_ARCACHE sc_out sc_lv 4 signal 0 } 
	{ m_axi_gmem_output_ARPROT sc_out sc_lv 3 signal 0 } 
	{ m_axi_gmem_output_ARQOS sc_out sc_lv 4 signal 0 } 
	{ m_axi_gmem_output_ARREGION sc_out sc_lv 4 signal 0 } 
	{ m_axi_gmem_output_ARUSER sc_out sc_lv 1 signal 0 } 
	{ m_axi_gmem_output_RVALID sc_in sc_logic 1 signal 0 } 
	{ m_axi_gmem_output_RREADY sc_out sc_logic 1 signal 0 } 
	{ m_axi_gmem_output_RDATA sc_in sc_lv 32 signal 0 } 
	{ m_axi_gmem_output_RLAST sc_in sc_logic 1 signal 0 } 
	{ m_axi_gmem_output_RID sc_in sc_lv 1 signal 0 } 
	{ m_axi_gmem_output_RUSER sc_in sc_lv 1 signal 0 } 
	{ m_axi_gmem_output_RRESP sc_in sc_lv 2 signal 0 } 
	{ m_axi_gmem_output_BVALID sc_in sc_logic 1 signal 0 } 
	{ m_axi_gmem_output_BREADY sc_out sc_logic 1 signal 0 } 
	{ m_axi_gmem_output_BRESP sc_in sc_lv 2 signal 0 } 
	{ m_axi_gmem_output_BID sc_in sc_lv 1 signal 0 } 
	{ m_axi_gmem_output_BUSER sc_in sc_lv 1 signal 0 } 
	{ m_axi_gmem_read_AWVALID sc_out sc_logic 1 signal 1 } 
	{ m_axi_gmem_read_AWREADY sc_in sc_logic 1 signal 1 } 
	{ m_axi_gmem_read_AWADDR sc_out sc_lv 64 signal 1 } 
	{ m_axi_gmem_read_AWID sc_out sc_lv 1 signal 1 } 
	{ m_axi_gmem_read_AWLEN sc_out sc_lv 8 signal 1 } 
	{ m_axi_gmem_read_AWSIZE sc_out sc_lv 3 signal 1 } 
	{ m_axi_gmem_read_AWBURST sc_out sc_lv 2 signal 1 } 
	{ m_axi_gmem_read_AWLOCK sc_out sc_lv 2 signal 1 } 
	{ m_axi_gmem_read_AWCACHE sc_out sc_lv 4 signal 1 } 
	{ m_axi_gmem_read_AWPROT sc_out sc_lv 3 signal 1 } 
	{ m_axi_gmem_read_AWQOS sc_out sc_lv 4 signal 1 } 
	{ m_axi_gmem_read_AWREGION sc_out sc_lv 4 signal 1 } 
	{ m_axi_gmem_read_AWUSER sc_out sc_lv 1 signal 1 } 
	{ m_axi_gmem_read_WVALID sc_out sc_logic 1 signal 1 } 
	{ m_axi_gmem_read_WREADY sc_in sc_logic 1 signal 1 } 
	{ m_axi_gmem_read_WDATA sc_out sc_lv 32 signal 1 } 
	{ m_axi_gmem_read_WSTRB sc_out sc_lv 4 signal 1 } 
	{ m_axi_gmem_read_WLAST sc_out sc_logic 1 signal 1 } 
	{ m_axi_gmem_read_WID sc_out sc_lv 1 signal 1 } 
	{ m_axi_gmem_read_WUSER sc_out sc_lv 1 signal 1 } 
	{ m_axi_gmem_read_ARVALID sc_out sc_logic 1 signal 1 } 
	{ m_axi_gmem_read_ARREADY sc_in sc_logic 1 signal 1 } 
	{ m_axi_gmem_read_ARADDR sc_out sc_lv 64 signal 1 } 
	{ m_axi_gmem_read_ARID sc_out sc_lv 1 signal 1 } 
	{ m_axi_gmem_read_ARLEN sc_out sc_lv 8 signal 1 } 
	{ m_axi_gmem_read_ARSIZE sc_out sc_lv 3 signal 1 } 
	{ m_axi_gmem_read_ARBURST sc_out sc_lv 2 signal 1 } 
	{ m_axi_gmem_read_ARLOCK sc_out sc_lv 2 signal 1 } 
	{ m_axi_gmem_read_ARCACHE sc_out sc_lv 4 signal 1 } 
	{ m_axi_gmem_read_ARPROT sc_out sc_lv 3 signal 1 } 
	{ m_axi_gmem_read_ARQOS sc_out sc_lv 4 signal 1 } 
	{ m_axi_gmem_read_ARREGION sc_out sc_lv 4 signal 1 } 
	{ m_axi_gmem_read_ARUSER sc_out sc_lv 1 signal 1 } 
	{ m_axi_gmem_read_RVALID sc_in sc_logic 1 signal 1 } 
	{ m_axi_gmem_read_RREADY sc_out sc_logic 1 signal 1 } 
	{ m_axi_gmem_read_RDATA sc_in sc_lv 32 signal 1 } 
	{ m_axi_gmem_read_RLAST sc_in sc_logic 1 signal 1 } 
	{ m_axi_gmem_read_RID sc_in sc_lv 1 signal 1 } 
	{ m_axi_gmem_read_RUSER sc_in sc_lv 1 signal 1 } 
	{ m_axi_gmem_read_RRESP sc_in sc_lv 2 signal 1 } 
	{ m_axi_gmem_read_BVALID sc_in sc_logic 1 signal 1 } 
	{ m_axi_gmem_read_BREADY sc_out sc_logic 1 signal 1 } 
	{ m_axi_gmem_read_BRESP sc_in sc_lv 2 signal 1 } 
	{ m_axi_gmem_read_BID sc_in sc_lv 1 signal 1 } 
	{ m_axi_gmem_read_BUSER sc_in sc_lv 1 signal 1 } 
	{ m_axi_gmem_write_AWVALID sc_out sc_logic 1 signal 2 } 
	{ m_axi_gmem_write_AWREADY sc_in sc_logic 1 signal 2 } 
	{ m_axi_gmem_write_AWADDR sc_out sc_lv 64 signal 2 } 
	{ m_axi_gmem_write_AWID sc_out sc_lv 1 signal 2 } 
	{ m_axi_gmem_write_AWLEN sc_out sc_lv 8 signal 2 } 
	{ m_axi_gmem_write_AWSIZE sc_out sc_lv 3 signal 2 } 
	{ m_axi_gmem_write_AWBURST sc_out sc_lv 2 signal 2 } 
	{ m_axi_gmem_write_AWLOCK sc_out sc_lv 2 signal 2 } 
	{ m_axi_gmem_write_AWCACHE sc_out sc_lv 4 signal 2 } 
	{ m_axi_gmem_write_AWPROT sc_out sc_lv 3 signal 2 } 
	{ m_axi_gmem_write_AWQOS sc_out sc_lv 4 signal 2 } 
	{ m_axi_gmem_write_AWREGION sc_out sc_lv 4 signal 2 } 
	{ m_axi_gmem_write_AWUSER sc_out sc_lv 1 signal 2 } 
	{ m_axi_gmem_write_WVALID sc_out sc_logic 1 signal 2 } 
	{ m_axi_gmem_write_WREADY sc_in sc_logic 1 signal 2 } 
	{ m_axi_gmem_write_WDATA sc_out sc_lv 32 signal 2 } 
	{ m_axi_gmem_write_WSTRB sc_out sc_lv 4 signal 2 } 
	{ m_axi_gmem_write_WLAST sc_out sc_logic 1 signal 2 } 
	{ m_axi_gmem_write_WID sc_out sc_lv 1 signal 2 } 
	{ m_axi_gmem_write_WUSER sc_out sc_lv 1 signal 2 } 
	{ m_axi_gmem_write_ARVALID sc_out sc_logic 1 signal 2 } 
	{ m_axi_gmem_write_ARREADY sc_in sc_logic 1 signal 2 } 
	{ m_axi_gmem_write_ARADDR sc_out sc_lv 64 signal 2 } 
	{ m_axi_gmem_write_ARID sc_out sc_lv 1 signal 2 } 
	{ m_axi_gmem_write_ARLEN sc_out sc_lv 8 signal 2 } 
	{ m_axi_gmem_write_ARSIZE sc_out sc_lv 3 signal 2 } 
	{ m_axi_gmem_write_ARBURST sc_out sc_lv 2 signal 2 } 
	{ m_axi_gmem_write_ARLOCK sc_out sc_lv 2 signal 2 } 
	{ m_axi_gmem_write_ARCACHE sc_out sc_lv 4 signal 2 } 
	{ m_axi_gmem_write_ARPROT sc_out sc_lv 3 signal 2 } 
	{ m_axi_gmem_write_ARQOS sc_out sc_lv 4 signal 2 } 
	{ m_axi_gmem_write_ARREGION sc_out sc_lv 4 signal 2 } 
	{ m_axi_gmem_write_ARUSER sc_out sc_lv 1 signal 2 } 
	{ m_axi_gmem_write_RVALID sc_in sc_logic 1 signal 2 } 
	{ m_axi_gmem_write_RREADY sc_out sc_logic 1 signal 2 } 
	{ m_axi_gmem_write_RDATA sc_in sc_lv 32 signal 2 } 
	{ m_axi_gmem_write_RLAST sc_in sc_logic 1 signal 2 } 
	{ m_axi_gmem_write_RID sc_in sc_lv 1 signal 2 } 
	{ m_axi_gmem_write_RUSER sc_in sc_lv 1 signal 2 } 
	{ m_axi_gmem_write_RRESP sc_in sc_lv 2 signal 2 } 
	{ m_axi_gmem_write_BVALID sc_in sc_logic 1 signal 2 } 
	{ m_axi_gmem_write_BREADY sc_out sc_logic 1 signal 2 } 
	{ m_axi_gmem_write_BRESP sc_in sc_lv 2 signal 2 } 
	{ m_axi_gmem_write_BID sc_in sc_lv 1 signal 2 } 
	{ m_axi_gmem_write_BUSER sc_in sc_lv 1 signal 2 } 
	{ input_voxel_stream_dout sc_in sc_lv 1085 signal 3 } 
	{ input_voxel_stream_empty_n sc_in sc_logic 1 signal 3 } 
	{ input_voxel_stream_read sc_out sc_logic 1 signal 3 } 
	{ layer_weights_0_Addr_A sc_out sc_lv 32 signal 5 } 
	{ layer_weights_0_EN_A sc_out sc_logic 1 signal 5 } 
	{ layer_weights_0_WEN_A sc_out sc_lv 4 signal 5 } 
	{ layer_weights_0_Din_A sc_out sc_lv 32 signal 5 } 
	{ layer_weights_0_Dout_A sc_in sc_lv 32 signal 5 } 
	{ layer_weights_0_Clk_A sc_out sc_logic 1 signal 5 } 
	{ layer_weights_0_Rst_A sc_out sc_logic 1 signal 5 } 
	{ layer_weights_1_Addr_A sc_out sc_lv 32 signal 6 } 
	{ layer_weights_1_EN_A sc_out sc_logic 1 signal 6 } 
	{ layer_weights_1_WEN_A sc_out sc_lv 4 signal 6 } 
	{ layer_weights_1_Din_A sc_out sc_lv 32 signal 6 } 
	{ layer_weights_1_Dout_A sc_in sc_lv 32 signal 6 } 
	{ layer_weights_1_Clk_A sc_out sc_logic 1 signal 6 } 
	{ layer_weights_1_Rst_A sc_out sc_logic 1 signal 6 } 
	{ layer_weights_2_Addr_A sc_out sc_lv 32 signal 7 } 
	{ layer_weights_2_EN_A sc_out sc_logic 1 signal 7 } 
	{ layer_weights_2_WEN_A sc_out sc_lv 4 signal 7 } 
	{ layer_weights_2_Din_A sc_out sc_lv 32 signal 7 } 
	{ layer_weights_2_Dout_A sc_in sc_lv 32 signal 7 } 
	{ layer_weights_2_Clk_A sc_out sc_logic 1 signal 7 } 
	{ layer_weights_2_Rst_A sc_out sc_logic 1 signal 7 } 
	{ layer_weights_3_Addr_A sc_out sc_lv 32 signal 8 } 
	{ layer_weights_3_EN_A sc_out sc_logic 1 signal 8 } 
	{ layer_weights_3_WEN_A sc_out sc_lv 4 signal 8 } 
	{ layer_weights_3_Din_A sc_out sc_lv 32 signal 8 } 
	{ layer_weights_3_Dout_A sc_in sc_lv 32 signal 8 } 
	{ layer_weights_3_Clk_A sc_out sc_logic 1 signal 8 } 
	{ layer_weights_3_Rst_A sc_out sc_logic 1 signal 8 } 
	{ layer_weights_4_Addr_A sc_out sc_lv 32 signal 9 } 
	{ layer_weights_4_EN_A sc_out sc_logic 1 signal 9 } 
	{ layer_weights_4_WEN_A sc_out sc_lv 4 signal 9 } 
	{ layer_weights_4_Din_A sc_out sc_lv 32 signal 9 } 
	{ layer_weights_4_Dout_A sc_in sc_lv 32 signal 9 } 
	{ layer_weights_4_Clk_A sc_out sc_logic 1 signal 9 } 
	{ layer_weights_4_Rst_A sc_out sc_logic 1 signal 9 } 
	{ layer_weights_5_Addr_A sc_out sc_lv 32 signal 10 } 
	{ layer_weights_5_EN_A sc_out sc_logic 1 signal 10 } 
	{ layer_weights_5_WEN_A sc_out sc_lv 4 signal 10 } 
	{ layer_weights_5_Din_A sc_out sc_lv 32 signal 10 } 
	{ layer_weights_5_Dout_A sc_in sc_lv 32 signal 10 } 
	{ layer_weights_5_Clk_A sc_out sc_logic 1 signal 10 } 
	{ layer_weights_5_Rst_A sc_out sc_logic 1 signal 10 } 
	{ layer_weights_6_Addr_A sc_out sc_lv 32 signal 11 } 
	{ layer_weights_6_EN_A sc_out sc_logic 1 signal 11 } 
	{ layer_weights_6_WEN_A sc_out sc_lv 4 signal 11 } 
	{ layer_weights_6_Din_A sc_out sc_lv 32 signal 11 } 
	{ layer_weights_6_Dout_A sc_in sc_lv 32 signal 11 } 
	{ layer_weights_6_Clk_A sc_out sc_logic 1 signal 11 } 
	{ layer_weights_6_Rst_A sc_out sc_logic 1 signal 11 } 
	{ layer_weights_7_Addr_A sc_out sc_lv 32 signal 12 } 
	{ layer_weights_7_EN_A sc_out sc_logic 1 signal 12 } 
	{ layer_weights_7_WEN_A sc_out sc_lv 4 signal 12 } 
	{ layer_weights_7_Din_A sc_out sc_lv 32 signal 12 } 
	{ layer_weights_7_Dout_A sc_in sc_lv 32 signal 12 } 
	{ layer_weights_7_Clk_A sc_out sc_logic 1 signal 12 } 
	{ layer_weights_7_Rst_A sc_out sc_logic 1 signal 12 } 
	{ layer_weights_8_Addr_A sc_out sc_lv 32 signal 13 } 
	{ layer_weights_8_EN_A sc_out sc_logic 1 signal 13 } 
	{ layer_weights_8_WEN_A sc_out sc_lv 4 signal 13 } 
	{ layer_weights_8_Din_A sc_out sc_lv 32 signal 13 } 
	{ layer_weights_8_Dout_A sc_in sc_lv 32 signal 13 } 
	{ layer_weights_8_Clk_A sc_out sc_logic 1 signal 13 } 
	{ layer_weights_8_Rst_A sc_out sc_logic 1 signal 13 } 
	{ layer_weights_9_Addr_A sc_out sc_lv 32 signal 14 } 
	{ layer_weights_9_EN_A sc_out sc_logic 1 signal 14 } 
	{ layer_weights_9_WEN_A sc_out sc_lv 4 signal 14 } 
	{ layer_weights_9_Din_A sc_out sc_lv 32 signal 14 } 
	{ layer_weights_9_Dout_A sc_in sc_lv 32 signal 14 } 
	{ layer_weights_9_Clk_A sc_out sc_logic 1 signal 14 } 
	{ layer_weights_9_Rst_A sc_out sc_logic 1 signal 14 } 
	{ layer_weights_10_Addr_A sc_out sc_lv 32 signal 15 } 
	{ layer_weights_10_EN_A sc_out sc_logic 1 signal 15 } 
	{ layer_weights_10_WEN_A sc_out sc_lv 4 signal 15 } 
	{ layer_weights_10_Din_A sc_out sc_lv 32 signal 15 } 
	{ layer_weights_10_Dout_A sc_in sc_lv 32 signal 15 } 
	{ layer_weights_10_Clk_A sc_out sc_logic 1 signal 15 } 
	{ layer_weights_10_Rst_A sc_out sc_logic 1 signal 15 } 
	{ layer_weights_11_Addr_A sc_out sc_lv 32 signal 16 } 
	{ layer_weights_11_EN_A sc_out sc_logic 1 signal 16 } 
	{ layer_weights_11_WEN_A sc_out sc_lv 4 signal 16 } 
	{ layer_weights_11_Din_A sc_out sc_lv 32 signal 16 } 
	{ layer_weights_11_Dout_A sc_in sc_lv 32 signal 16 } 
	{ layer_weights_11_Clk_A sc_out sc_logic 1 signal 16 } 
	{ layer_weights_11_Rst_A sc_out sc_logic 1 signal 16 } 
	{ layer_weights_12_Addr_A sc_out sc_lv 32 signal 17 } 
	{ layer_weights_12_EN_A sc_out sc_logic 1 signal 17 } 
	{ layer_weights_12_WEN_A sc_out sc_lv 4 signal 17 } 
	{ layer_weights_12_Din_A sc_out sc_lv 32 signal 17 } 
	{ layer_weights_12_Dout_A sc_in sc_lv 32 signal 17 } 
	{ layer_weights_12_Clk_A sc_out sc_logic 1 signal 17 } 
	{ layer_weights_12_Rst_A sc_out sc_logic 1 signal 17 } 
	{ layer_weights_13_Addr_A sc_out sc_lv 32 signal 18 } 
	{ layer_weights_13_EN_A sc_out sc_logic 1 signal 18 } 
	{ layer_weights_13_WEN_A sc_out sc_lv 4 signal 18 } 
	{ layer_weights_13_Din_A sc_out sc_lv 32 signal 18 } 
	{ layer_weights_13_Dout_A sc_in sc_lv 32 signal 18 } 
	{ layer_weights_13_Clk_A sc_out sc_logic 1 signal 18 } 
	{ layer_weights_13_Rst_A sc_out sc_logic 1 signal 18 } 
	{ layer_biases_0_Addr_A sc_out sc_lv 32 signal 19 } 
	{ layer_biases_0_EN_A sc_out sc_logic 1 signal 19 } 
	{ layer_biases_0_WEN_A sc_out sc_lv 4 signal 19 } 
	{ layer_biases_0_Din_A sc_out sc_lv 32 signal 19 } 
	{ layer_biases_0_Dout_A sc_in sc_lv 32 signal 19 } 
	{ layer_biases_0_Clk_A sc_out sc_logic 1 signal 19 } 
	{ layer_biases_0_Rst_A sc_out sc_logic 1 signal 19 } 
	{ layer_biases_1_Addr_A sc_out sc_lv 32 signal 20 } 
	{ layer_biases_1_EN_A sc_out sc_logic 1 signal 20 } 
	{ layer_biases_1_WEN_A sc_out sc_lv 4 signal 20 } 
	{ layer_biases_1_Din_A sc_out sc_lv 32 signal 20 } 
	{ layer_biases_1_Dout_A sc_in sc_lv 32 signal 20 } 
	{ layer_biases_1_Clk_A sc_out sc_logic 1 signal 20 } 
	{ layer_biases_1_Rst_A sc_out sc_logic 1 signal 20 } 
	{ layer_biases_2_Addr_A sc_out sc_lv 32 signal 21 } 
	{ layer_biases_2_EN_A sc_out sc_logic 1 signal 21 } 
	{ layer_biases_2_WEN_A sc_out sc_lv 4 signal 21 } 
	{ layer_biases_2_Din_A sc_out sc_lv 32 signal 21 } 
	{ layer_biases_2_Dout_A sc_in sc_lv 32 signal 21 } 
	{ layer_biases_2_Clk_A sc_out sc_logic 1 signal 21 } 
	{ layer_biases_2_Rst_A sc_out sc_logic 1 signal 21 } 
	{ layer_biases_3_Addr_A sc_out sc_lv 32 signal 22 } 
	{ layer_biases_3_EN_A sc_out sc_logic 1 signal 22 } 
	{ layer_biases_3_WEN_A sc_out sc_lv 4 signal 22 } 
	{ layer_biases_3_Din_A sc_out sc_lv 32 signal 22 } 
	{ layer_biases_3_Dout_A sc_in sc_lv 32 signal 22 } 
	{ layer_biases_3_Clk_A sc_out sc_logic 1 signal 22 } 
	{ layer_biases_3_Rst_A sc_out sc_logic 1 signal 22 } 
	{ layer_biases_4_Addr_A sc_out sc_lv 32 signal 23 } 
	{ layer_biases_4_EN_A sc_out sc_logic 1 signal 23 } 
	{ layer_biases_4_WEN_A sc_out sc_lv 4 signal 23 } 
	{ layer_biases_4_Din_A sc_out sc_lv 32 signal 23 } 
	{ layer_biases_4_Dout_A sc_in sc_lv 32 signal 23 } 
	{ layer_biases_4_Clk_A sc_out sc_logic 1 signal 23 } 
	{ layer_biases_4_Rst_A sc_out sc_logic 1 signal 23 } 
	{ layer_biases_5_Addr_A sc_out sc_lv 32 signal 24 } 
	{ layer_biases_5_EN_A sc_out sc_logic 1 signal 24 } 
	{ layer_biases_5_WEN_A sc_out sc_lv 4 signal 24 } 
	{ layer_biases_5_Din_A sc_out sc_lv 32 signal 24 } 
	{ layer_biases_5_Dout_A sc_in sc_lv 32 signal 24 } 
	{ layer_biases_5_Clk_A sc_out sc_logic 1 signal 24 } 
	{ layer_biases_5_Rst_A sc_out sc_logic 1 signal 24 } 
	{ layer_biases_6_Addr_A sc_out sc_lv 32 signal 25 } 
	{ layer_biases_6_EN_A sc_out sc_logic 1 signal 25 } 
	{ layer_biases_6_WEN_A sc_out sc_lv 4 signal 25 } 
	{ layer_biases_6_Din_A sc_out sc_lv 32 signal 25 } 
	{ layer_biases_6_Dout_A sc_in sc_lv 32 signal 25 } 
	{ layer_biases_6_Clk_A sc_out sc_logic 1 signal 25 } 
	{ layer_biases_6_Rst_A sc_out sc_logic 1 signal 25 } 
	{ layer_biases_7_Addr_A sc_out sc_lv 32 signal 26 } 
	{ layer_biases_7_EN_A sc_out sc_logic 1 signal 26 } 
	{ layer_biases_7_WEN_A sc_out sc_lv 4 signal 26 } 
	{ layer_biases_7_Din_A sc_out sc_lv 32 signal 26 } 
	{ layer_biases_7_Dout_A sc_in sc_lv 32 signal 26 } 
	{ layer_biases_7_Clk_A sc_out sc_logic 1 signal 26 } 
	{ layer_biases_7_Rst_A sc_out sc_logic 1 signal 26 } 
	{ layer_biases_8_Addr_A sc_out sc_lv 32 signal 27 } 
	{ layer_biases_8_EN_A sc_out sc_logic 1 signal 27 } 
	{ layer_biases_8_WEN_A sc_out sc_lv 4 signal 27 } 
	{ layer_biases_8_Din_A sc_out sc_lv 32 signal 27 } 
	{ layer_biases_8_Dout_A sc_in sc_lv 32 signal 27 } 
	{ layer_biases_8_Clk_A sc_out sc_logic 1 signal 27 } 
	{ layer_biases_8_Rst_A sc_out sc_logic 1 signal 27 } 
	{ layer_biases_9_Addr_A sc_out sc_lv 32 signal 28 } 
	{ layer_biases_9_EN_A sc_out sc_logic 1 signal 28 } 
	{ layer_biases_9_WEN_A sc_out sc_lv 4 signal 28 } 
	{ layer_biases_9_Din_A sc_out sc_lv 32 signal 28 } 
	{ layer_biases_9_Dout_A sc_in sc_lv 32 signal 28 } 
	{ layer_biases_9_Clk_A sc_out sc_logic 1 signal 28 } 
	{ layer_biases_9_Rst_A sc_out sc_logic 1 signal 28 } 
	{ layer_biases_10_Addr_A sc_out sc_lv 32 signal 29 } 
	{ layer_biases_10_EN_A sc_out sc_logic 1 signal 29 } 
	{ layer_biases_10_WEN_A sc_out sc_lv 4 signal 29 } 
	{ layer_biases_10_Din_A sc_out sc_lv 32 signal 29 } 
	{ layer_biases_10_Dout_A sc_in sc_lv 32 signal 29 } 
	{ layer_biases_10_Clk_A sc_out sc_logic 1 signal 29 } 
	{ layer_biases_10_Rst_A sc_out sc_logic 1 signal 29 } 
	{ layer_biases_11_Addr_A sc_out sc_lv 32 signal 30 } 
	{ layer_biases_11_EN_A sc_out sc_logic 1 signal 30 } 
	{ layer_biases_11_WEN_A sc_out sc_lv 4 signal 30 } 
	{ layer_biases_11_Din_A sc_out sc_lv 32 signal 30 } 
	{ layer_biases_11_Dout_A sc_in sc_lv 32 signal 30 } 
	{ layer_biases_11_Clk_A sc_out sc_logic 1 signal 30 } 
	{ layer_biases_11_Rst_A sc_out sc_logic 1 signal 30 } 
	{ layer_biases_12_Addr_A sc_out sc_lv 32 signal 31 } 
	{ layer_biases_12_EN_A sc_out sc_logic 1 signal 31 } 
	{ layer_biases_12_WEN_A sc_out sc_lv 4 signal 31 } 
	{ layer_biases_12_Din_A sc_out sc_lv 32 signal 31 } 
	{ layer_biases_12_Dout_A sc_in sc_lv 32 signal 31 } 
	{ layer_biases_12_Clk_A sc_out sc_logic 1 signal 31 } 
	{ layer_biases_12_Rst_A sc_out sc_logic 1 signal 31 } 
	{ layer_biases_13_Addr_A sc_out sc_lv 32 signal 32 } 
	{ layer_biases_13_EN_A sc_out sc_logic 1 signal 32 } 
	{ layer_biases_13_WEN_A sc_out sc_lv 4 signal 32 } 
	{ layer_biases_13_Din_A sc_out sc_lv 32 signal 32 } 
	{ layer_biases_13_Dout_A sc_in sc_lv 32 signal 32 } 
	{ layer_biases_13_Clk_A sc_out sc_logic 1 signal 32 } 
	{ layer_biases_13_Rst_A sc_out sc_logic 1 signal 32 } 
	{ L3_bitmap_i sc_in sc_lv 512 signal 35 } 
	{ L3_bitmap_o sc_out sc_lv 512 signal 35 } 
	{ L3_bitmap_o_ap_vld sc_out sc_logic 1 outvld 35 } 
	{ L2_bitmap_i sc_in sc_lv 512 signal 36 } 
	{ L2_bitmap_o sc_out sc_lv 512 signal 36 } 
	{ L2_bitmap_o_ap_vld sc_out sc_logic 1 outvld 36 } 
	{ L1_bitmap_i sc_in sc_lv 512 signal 37 } 
	{ L1_bitmap_o sc_out sc_lv 512 signal 37 } 
	{ L1_bitmap_o_ap_vld sc_out sc_logic 1 outvld 37 } 
	{ L0_bitmap_i sc_in sc_lv 512 signal 38 } 
	{ L0_bitmap_o sc_out sc_lv 512 signal 38 } 
	{ L0_bitmap_o_ap_vld sc_out sc_logic 1 outvld 38 } 
	{ s_axi_control_AWVALID sc_in sc_logic 1 signal -1 } 
	{ s_axi_control_AWREADY sc_out sc_logic 1 signal -1 } 
	{ s_axi_control_AWADDR sc_in sc_lv 7 signal -1 } 
	{ s_axi_control_WVALID sc_in sc_logic 1 signal -1 } 
	{ s_axi_control_WREADY sc_out sc_logic 1 signal -1 } 
	{ s_axi_control_WDATA sc_in sc_lv 32 signal -1 } 
	{ s_axi_control_WSTRB sc_in sc_lv 4 signal -1 } 
	{ s_axi_control_ARVALID sc_in sc_logic 1 signal -1 } 
	{ s_axi_control_ARREADY sc_out sc_logic 1 signal -1 } 
	{ s_axi_control_ARADDR sc_in sc_lv 7 signal -1 } 
	{ s_axi_control_RVALID sc_out sc_logic 1 signal -1 } 
	{ s_axi_control_RREADY sc_in sc_logic 1 signal -1 } 
	{ s_axi_control_RDATA sc_out sc_lv 32 signal -1 } 
	{ s_axi_control_RRESP sc_out sc_lv 2 signal -1 } 
	{ s_axi_control_BVALID sc_out sc_logic 1 signal -1 } 
	{ s_axi_control_BREADY sc_in sc_logic 1 signal -1 } 
	{ s_axi_control_BRESP sc_out sc_lv 2 signal -1 } 
	{ interrupt sc_out sc_logic 1 signal -1 } 
}
set NewPortList {[ 
	{ "name": "s_axi_control_AWADDR", "direction": "in", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "control", "role": "AWADDR" },"address":[{"name":"minkowski_net_14_layer_pipeline","role":"start","value":"0","valid_bit":"0"},{"name":"minkowski_net_14_layer_pipeline","role":"continue","value":"0","valid_bit":"4"},{"name":"minkowski_net_14_layer_pipeline","role":"auto_start","value":"0","valid_bit":"7"},{"name":"final_output_full_cubic","role":"data","value":"16"},{"name":"pruned_feature_dram_read","role":"data","value":"28"},{"name":"pruned_feature_dram_write","role":"data","value":"40"}] },
	{ "name": "s_axi_control_AWVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "control", "role": "AWVALID" } },
	{ "name": "s_axi_control_AWREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "control", "role": "AWREADY" } },
	{ "name": "s_axi_control_WVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "control", "role": "WVALID" } },
	{ "name": "s_axi_control_WREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "control", "role": "WREADY" } },
	{ "name": "s_axi_control_WDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "control", "role": "WDATA" } },
	{ "name": "s_axi_control_WSTRB", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "control", "role": "WSTRB" } },
	{ "name": "s_axi_control_ARADDR", "direction": "in", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "control", "role": "ARADDR" },"address":[{"name":"minkowski_net_14_layer_pipeline","role":"start","value":"0","valid_bit":"0"},{"name":"minkowski_net_14_layer_pipeline","role":"done","value":"0","valid_bit":"1"},{"name":"minkowski_net_14_layer_pipeline","role":"idle","value":"0","valid_bit":"2"},{"name":"minkowski_net_14_layer_pipeline","role":"ready","value":"0","valid_bit":"3"},{"name":"minkowski_net_14_layer_pipeline","role":"auto_start","value":"0","valid_bit":"7"},{"name":"bitmap_info","role":"data","value":"52"}, {"name":"bitmap_info","role":"valid","value":"72","valid_bit":"0"},{"name":"total_processed_voxels","role":"data","value":"100"}, {"name":"total_processed_voxels","role":"valid","value":"104","valid_bit":"0"}] },
	{ "name": "s_axi_control_ARVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "control", "role": "ARVALID" } },
	{ "name": "s_axi_control_ARREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "control", "role": "ARREADY" } },
	{ "name": "s_axi_control_RVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "control", "role": "RVALID" } },
	{ "name": "s_axi_control_RREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "control", "role": "RREADY" } },
	{ "name": "s_axi_control_RDATA", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "control", "role": "RDATA" } },
	{ "name": "s_axi_control_RRESP", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "control", "role": "RRESP" } },
	{ "name": "s_axi_control_BVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "control", "role": "BVALID" } },
	{ "name": "s_axi_control_BREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "control", "role": "BREADY" } },
	{ "name": "s_axi_control_BRESP", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "control", "role": "BRESP" } },
	{ "name": "interrupt", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "control", "role": "interrupt" } }, 
 	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst_n", "role": "default" }} , 
 	{ "name": "m_axi_gmem_output_AWVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_output", "role": "AWVALID" }} , 
 	{ "name": "m_axi_gmem_output_AWREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_output", "role": "AWREADY" }} , 
 	{ "name": "m_axi_gmem_output_AWADDR", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "gmem_output", "role": "AWADDR" }} , 
 	{ "name": "m_axi_gmem_output_AWID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_output", "role": "AWID" }} , 
 	{ "name": "m_axi_gmem_output_AWLEN", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "gmem_output", "role": "AWLEN" }} , 
 	{ "name": "m_axi_gmem_output_AWSIZE", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "gmem_output", "role": "AWSIZE" }} , 
 	{ "name": "m_axi_gmem_output_AWBURST", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "gmem_output", "role": "AWBURST" }} , 
 	{ "name": "m_axi_gmem_output_AWLOCK", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "gmem_output", "role": "AWLOCK" }} , 
 	{ "name": "m_axi_gmem_output_AWCACHE", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "gmem_output", "role": "AWCACHE" }} , 
 	{ "name": "m_axi_gmem_output_AWPROT", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "gmem_output", "role": "AWPROT" }} , 
 	{ "name": "m_axi_gmem_output_AWQOS", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "gmem_output", "role": "AWQOS" }} , 
 	{ "name": "m_axi_gmem_output_AWREGION", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "gmem_output", "role": "AWREGION" }} , 
 	{ "name": "m_axi_gmem_output_AWUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_output", "role": "AWUSER" }} , 
 	{ "name": "m_axi_gmem_output_WVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_output", "role": "WVALID" }} , 
 	{ "name": "m_axi_gmem_output_WREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_output", "role": "WREADY" }} , 
 	{ "name": "m_axi_gmem_output_WDATA", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "gmem_output", "role": "WDATA" }} , 
 	{ "name": "m_axi_gmem_output_WSTRB", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "gmem_output", "role": "WSTRB" }} , 
 	{ "name": "m_axi_gmem_output_WLAST", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_output", "role": "WLAST" }} , 
 	{ "name": "m_axi_gmem_output_WID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_output", "role": "WID" }} , 
 	{ "name": "m_axi_gmem_output_WUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_output", "role": "WUSER" }} , 
 	{ "name": "m_axi_gmem_output_ARVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_output", "role": "ARVALID" }} , 
 	{ "name": "m_axi_gmem_output_ARREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_output", "role": "ARREADY" }} , 
 	{ "name": "m_axi_gmem_output_ARADDR", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "gmem_output", "role": "ARADDR" }} , 
 	{ "name": "m_axi_gmem_output_ARID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_output", "role": "ARID" }} , 
 	{ "name": "m_axi_gmem_output_ARLEN", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "gmem_output", "role": "ARLEN" }} , 
 	{ "name": "m_axi_gmem_output_ARSIZE", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "gmem_output", "role": "ARSIZE" }} , 
 	{ "name": "m_axi_gmem_output_ARBURST", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "gmem_output", "role": "ARBURST" }} , 
 	{ "name": "m_axi_gmem_output_ARLOCK", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "gmem_output", "role": "ARLOCK" }} , 
 	{ "name": "m_axi_gmem_output_ARCACHE", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "gmem_output", "role": "ARCACHE" }} , 
 	{ "name": "m_axi_gmem_output_ARPROT", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "gmem_output", "role": "ARPROT" }} , 
 	{ "name": "m_axi_gmem_output_ARQOS", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "gmem_output", "role": "ARQOS" }} , 
 	{ "name": "m_axi_gmem_output_ARREGION", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "gmem_output", "role": "ARREGION" }} , 
 	{ "name": "m_axi_gmem_output_ARUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_output", "role": "ARUSER" }} , 
 	{ "name": "m_axi_gmem_output_RVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_output", "role": "RVALID" }} , 
 	{ "name": "m_axi_gmem_output_RREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_output", "role": "RREADY" }} , 
 	{ "name": "m_axi_gmem_output_RDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "gmem_output", "role": "RDATA" }} , 
 	{ "name": "m_axi_gmem_output_RLAST", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_output", "role": "RLAST" }} , 
 	{ "name": "m_axi_gmem_output_RID", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_output", "role": "RID" }} , 
 	{ "name": "m_axi_gmem_output_RUSER", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_output", "role": "RUSER" }} , 
 	{ "name": "m_axi_gmem_output_RRESP", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "gmem_output", "role": "RRESP" }} , 
 	{ "name": "m_axi_gmem_output_BVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_output", "role": "BVALID" }} , 
 	{ "name": "m_axi_gmem_output_BREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_output", "role": "BREADY" }} , 
 	{ "name": "m_axi_gmem_output_BRESP", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "gmem_output", "role": "BRESP" }} , 
 	{ "name": "m_axi_gmem_output_BID", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_output", "role": "BID" }} , 
 	{ "name": "m_axi_gmem_output_BUSER", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_output", "role": "BUSER" }} , 
 	{ "name": "m_axi_gmem_read_AWVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_read", "role": "AWVALID" }} , 
 	{ "name": "m_axi_gmem_read_AWREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_read", "role": "AWREADY" }} , 
 	{ "name": "m_axi_gmem_read_AWADDR", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "gmem_read", "role": "AWADDR" }} , 
 	{ "name": "m_axi_gmem_read_AWID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_read", "role": "AWID" }} , 
 	{ "name": "m_axi_gmem_read_AWLEN", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "gmem_read", "role": "AWLEN" }} , 
 	{ "name": "m_axi_gmem_read_AWSIZE", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "gmem_read", "role": "AWSIZE" }} , 
 	{ "name": "m_axi_gmem_read_AWBURST", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "gmem_read", "role": "AWBURST" }} , 
 	{ "name": "m_axi_gmem_read_AWLOCK", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "gmem_read", "role": "AWLOCK" }} , 
 	{ "name": "m_axi_gmem_read_AWCACHE", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "gmem_read", "role": "AWCACHE" }} , 
 	{ "name": "m_axi_gmem_read_AWPROT", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "gmem_read", "role": "AWPROT" }} , 
 	{ "name": "m_axi_gmem_read_AWQOS", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "gmem_read", "role": "AWQOS" }} , 
 	{ "name": "m_axi_gmem_read_AWREGION", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "gmem_read", "role": "AWREGION" }} , 
 	{ "name": "m_axi_gmem_read_AWUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_read", "role": "AWUSER" }} , 
 	{ "name": "m_axi_gmem_read_WVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_read", "role": "WVALID" }} , 
 	{ "name": "m_axi_gmem_read_WREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_read", "role": "WREADY" }} , 
 	{ "name": "m_axi_gmem_read_WDATA", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "gmem_read", "role": "WDATA" }} , 
 	{ "name": "m_axi_gmem_read_WSTRB", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "gmem_read", "role": "WSTRB" }} , 
 	{ "name": "m_axi_gmem_read_WLAST", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_read", "role": "WLAST" }} , 
 	{ "name": "m_axi_gmem_read_WID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_read", "role": "WID" }} , 
 	{ "name": "m_axi_gmem_read_WUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_read", "role": "WUSER" }} , 
 	{ "name": "m_axi_gmem_read_ARVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_read", "role": "ARVALID" }} , 
 	{ "name": "m_axi_gmem_read_ARREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_read", "role": "ARREADY" }} , 
 	{ "name": "m_axi_gmem_read_ARADDR", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "gmem_read", "role": "ARADDR" }} , 
 	{ "name": "m_axi_gmem_read_ARID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_read", "role": "ARID" }} , 
 	{ "name": "m_axi_gmem_read_ARLEN", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "gmem_read", "role": "ARLEN" }} , 
 	{ "name": "m_axi_gmem_read_ARSIZE", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "gmem_read", "role": "ARSIZE" }} , 
 	{ "name": "m_axi_gmem_read_ARBURST", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "gmem_read", "role": "ARBURST" }} , 
 	{ "name": "m_axi_gmem_read_ARLOCK", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "gmem_read", "role": "ARLOCK" }} , 
 	{ "name": "m_axi_gmem_read_ARCACHE", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "gmem_read", "role": "ARCACHE" }} , 
 	{ "name": "m_axi_gmem_read_ARPROT", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "gmem_read", "role": "ARPROT" }} , 
 	{ "name": "m_axi_gmem_read_ARQOS", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "gmem_read", "role": "ARQOS" }} , 
 	{ "name": "m_axi_gmem_read_ARREGION", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "gmem_read", "role": "ARREGION" }} , 
 	{ "name": "m_axi_gmem_read_ARUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_read", "role": "ARUSER" }} , 
 	{ "name": "m_axi_gmem_read_RVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_read", "role": "RVALID" }} , 
 	{ "name": "m_axi_gmem_read_RREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_read", "role": "RREADY" }} , 
 	{ "name": "m_axi_gmem_read_RDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "gmem_read", "role": "RDATA" }} , 
 	{ "name": "m_axi_gmem_read_RLAST", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_read", "role": "RLAST" }} , 
 	{ "name": "m_axi_gmem_read_RID", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_read", "role": "RID" }} , 
 	{ "name": "m_axi_gmem_read_RUSER", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_read", "role": "RUSER" }} , 
 	{ "name": "m_axi_gmem_read_RRESP", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "gmem_read", "role": "RRESP" }} , 
 	{ "name": "m_axi_gmem_read_BVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_read", "role": "BVALID" }} , 
 	{ "name": "m_axi_gmem_read_BREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_read", "role": "BREADY" }} , 
 	{ "name": "m_axi_gmem_read_BRESP", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "gmem_read", "role": "BRESP" }} , 
 	{ "name": "m_axi_gmem_read_BID", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_read", "role": "BID" }} , 
 	{ "name": "m_axi_gmem_read_BUSER", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_read", "role": "BUSER" }} , 
 	{ "name": "m_axi_gmem_write_AWVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_write", "role": "AWVALID" }} , 
 	{ "name": "m_axi_gmem_write_AWREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_write", "role": "AWREADY" }} , 
 	{ "name": "m_axi_gmem_write_AWADDR", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "gmem_write", "role": "AWADDR" }} , 
 	{ "name": "m_axi_gmem_write_AWID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_write", "role": "AWID" }} , 
 	{ "name": "m_axi_gmem_write_AWLEN", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "gmem_write", "role": "AWLEN" }} , 
 	{ "name": "m_axi_gmem_write_AWSIZE", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "gmem_write", "role": "AWSIZE" }} , 
 	{ "name": "m_axi_gmem_write_AWBURST", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "gmem_write", "role": "AWBURST" }} , 
 	{ "name": "m_axi_gmem_write_AWLOCK", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "gmem_write", "role": "AWLOCK" }} , 
 	{ "name": "m_axi_gmem_write_AWCACHE", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "gmem_write", "role": "AWCACHE" }} , 
 	{ "name": "m_axi_gmem_write_AWPROT", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "gmem_write", "role": "AWPROT" }} , 
 	{ "name": "m_axi_gmem_write_AWQOS", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "gmem_write", "role": "AWQOS" }} , 
 	{ "name": "m_axi_gmem_write_AWREGION", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "gmem_write", "role": "AWREGION" }} , 
 	{ "name": "m_axi_gmem_write_AWUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_write", "role": "AWUSER" }} , 
 	{ "name": "m_axi_gmem_write_WVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_write", "role": "WVALID" }} , 
 	{ "name": "m_axi_gmem_write_WREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_write", "role": "WREADY" }} , 
 	{ "name": "m_axi_gmem_write_WDATA", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "gmem_write", "role": "WDATA" }} , 
 	{ "name": "m_axi_gmem_write_WSTRB", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "gmem_write", "role": "WSTRB" }} , 
 	{ "name": "m_axi_gmem_write_WLAST", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_write", "role": "WLAST" }} , 
 	{ "name": "m_axi_gmem_write_WID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_write", "role": "WID" }} , 
 	{ "name": "m_axi_gmem_write_WUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_write", "role": "WUSER" }} , 
 	{ "name": "m_axi_gmem_write_ARVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_write", "role": "ARVALID" }} , 
 	{ "name": "m_axi_gmem_write_ARREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_write", "role": "ARREADY" }} , 
 	{ "name": "m_axi_gmem_write_ARADDR", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "gmem_write", "role": "ARADDR" }} , 
 	{ "name": "m_axi_gmem_write_ARID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_write", "role": "ARID" }} , 
 	{ "name": "m_axi_gmem_write_ARLEN", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "gmem_write", "role": "ARLEN" }} , 
 	{ "name": "m_axi_gmem_write_ARSIZE", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "gmem_write", "role": "ARSIZE" }} , 
 	{ "name": "m_axi_gmem_write_ARBURST", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "gmem_write", "role": "ARBURST" }} , 
 	{ "name": "m_axi_gmem_write_ARLOCK", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "gmem_write", "role": "ARLOCK" }} , 
 	{ "name": "m_axi_gmem_write_ARCACHE", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "gmem_write", "role": "ARCACHE" }} , 
 	{ "name": "m_axi_gmem_write_ARPROT", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "gmem_write", "role": "ARPROT" }} , 
 	{ "name": "m_axi_gmem_write_ARQOS", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "gmem_write", "role": "ARQOS" }} , 
 	{ "name": "m_axi_gmem_write_ARREGION", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "gmem_write", "role": "ARREGION" }} , 
 	{ "name": "m_axi_gmem_write_ARUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_write", "role": "ARUSER" }} , 
 	{ "name": "m_axi_gmem_write_RVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_write", "role": "RVALID" }} , 
 	{ "name": "m_axi_gmem_write_RREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_write", "role": "RREADY" }} , 
 	{ "name": "m_axi_gmem_write_RDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "gmem_write", "role": "RDATA" }} , 
 	{ "name": "m_axi_gmem_write_RLAST", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_write", "role": "RLAST" }} , 
 	{ "name": "m_axi_gmem_write_RID", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_write", "role": "RID" }} , 
 	{ "name": "m_axi_gmem_write_RUSER", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_write", "role": "RUSER" }} , 
 	{ "name": "m_axi_gmem_write_RRESP", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "gmem_write", "role": "RRESP" }} , 
 	{ "name": "m_axi_gmem_write_BVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_write", "role": "BVALID" }} , 
 	{ "name": "m_axi_gmem_write_BREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_write", "role": "BREADY" }} , 
 	{ "name": "m_axi_gmem_write_BRESP", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "gmem_write", "role": "BRESP" }} , 
 	{ "name": "m_axi_gmem_write_BID", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_write", "role": "BID" }} , 
 	{ "name": "m_axi_gmem_write_BUSER", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_write", "role": "BUSER" }} , 
 	{ "name": "input_voxel_stream_dout", "direction": "in", "datatype": "sc_lv", "bitwidth":1085, "type": "signal", "bundle":{"name": "input_voxel_stream", "role": "dout" }} , 
 	{ "name": "input_voxel_stream_empty_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_voxel_stream", "role": "empty_n" }} , 
 	{ "name": "input_voxel_stream_read", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_voxel_stream", "role": "read" }} , 
 	{ "name": "layer_weights_0_Addr_A", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_weights_0", "role": "Addr_A" }} , 
 	{ "name": "layer_weights_0_EN_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_weights_0", "role": "EN_A" }} , 
 	{ "name": "layer_weights_0_WEN_A", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "layer_weights_0", "role": "WEN_A" }} , 
 	{ "name": "layer_weights_0_Din_A", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_weights_0", "role": "Din_A" }} , 
 	{ "name": "layer_weights_0_Dout_A", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_weights_0", "role": "Dout_A" }} , 
 	{ "name": "layer_weights_0_Clk_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_weights_0", "role": "Clk_A" }} , 
 	{ "name": "layer_weights_0_Rst_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_weights_0", "role": "Rst_A" }} , 
 	{ "name": "layer_weights_1_Addr_A", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_weights_1", "role": "Addr_A" }} , 
 	{ "name": "layer_weights_1_EN_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_weights_1", "role": "EN_A" }} , 
 	{ "name": "layer_weights_1_WEN_A", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "layer_weights_1", "role": "WEN_A" }} , 
 	{ "name": "layer_weights_1_Din_A", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_weights_1", "role": "Din_A" }} , 
 	{ "name": "layer_weights_1_Dout_A", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_weights_1", "role": "Dout_A" }} , 
 	{ "name": "layer_weights_1_Clk_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_weights_1", "role": "Clk_A" }} , 
 	{ "name": "layer_weights_1_Rst_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_weights_1", "role": "Rst_A" }} , 
 	{ "name": "layer_weights_2_Addr_A", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_weights_2", "role": "Addr_A" }} , 
 	{ "name": "layer_weights_2_EN_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_weights_2", "role": "EN_A" }} , 
 	{ "name": "layer_weights_2_WEN_A", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "layer_weights_2", "role": "WEN_A" }} , 
 	{ "name": "layer_weights_2_Din_A", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_weights_2", "role": "Din_A" }} , 
 	{ "name": "layer_weights_2_Dout_A", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_weights_2", "role": "Dout_A" }} , 
 	{ "name": "layer_weights_2_Clk_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_weights_2", "role": "Clk_A" }} , 
 	{ "name": "layer_weights_2_Rst_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_weights_2", "role": "Rst_A" }} , 
 	{ "name": "layer_weights_3_Addr_A", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_weights_3", "role": "Addr_A" }} , 
 	{ "name": "layer_weights_3_EN_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_weights_3", "role": "EN_A" }} , 
 	{ "name": "layer_weights_3_WEN_A", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "layer_weights_3", "role": "WEN_A" }} , 
 	{ "name": "layer_weights_3_Din_A", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_weights_3", "role": "Din_A" }} , 
 	{ "name": "layer_weights_3_Dout_A", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_weights_3", "role": "Dout_A" }} , 
 	{ "name": "layer_weights_3_Clk_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_weights_3", "role": "Clk_A" }} , 
 	{ "name": "layer_weights_3_Rst_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_weights_3", "role": "Rst_A" }} , 
 	{ "name": "layer_weights_4_Addr_A", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_weights_4", "role": "Addr_A" }} , 
 	{ "name": "layer_weights_4_EN_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_weights_4", "role": "EN_A" }} , 
 	{ "name": "layer_weights_4_WEN_A", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "layer_weights_4", "role": "WEN_A" }} , 
 	{ "name": "layer_weights_4_Din_A", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_weights_4", "role": "Din_A" }} , 
 	{ "name": "layer_weights_4_Dout_A", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_weights_4", "role": "Dout_A" }} , 
 	{ "name": "layer_weights_4_Clk_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_weights_4", "role": "Clk_A" }} , 
 	{ "name": "layer_weights_4_Rst_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_weights_4", "role": "Rst_A" }} , 
 	{ "name": "layer_weights_5_Addr_A", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_weights_5", "role": "Addr_A" }} , 
 	{ "name": "layer_weights_5_EN_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_weights_5", "role": "EN_A" }} , 
 	{ "name": "layer_weights_5_WEN_A", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "layer_weights_5", "role": "WEN_A" }} , 
 	{ "name": "layer_weights_5_Din_A", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_weights_5", "role": "Din_A" }} , 
 	{ "name": "layer_weights_5_Dout_A", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_weights_5", "role": "Dout_A" }} , 
 	{ "name": "layer_weights_5_Clk_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_weights_5", "role": "Clk_A" }} , 
 	{ "name": "layer_weights_5_Rst_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_weights_5", "role": "Rst_A" }} , 
 	{ "name": "layer_weights_6_Addr_A", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_weights_6", "role": "Addr_A" }} , 
 	{ "name": "layer_weights_6_EN_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_weights_6", "role": "EN_A" }} , 
 	{ "name": "layer_weights_6_WEN_A", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "layer_weights_6", "role": "WEN_A" }} , 
 	{ "name": "layer_weights_6_Din_A", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_weights_6", "role": "Din_A" }} , 
 	{ "name": "layer_weights_6_Dout_A", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_weights_6", "role": "Dout_A" }} , 
 	{ "name": "layer_weights_6_Clk_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_weights_6", "role": "Clk_A" }} , 
 	{ "name": "layer_weights_6_Rst_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_weights_6", "role": "Rst_A" }} , 
 	{ "name": "layer_weights_7_Addr_A", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_weights_7", "role": "Addr_A" }} , 
 	{ "name": "layer_weights_7_EN_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_weights_7", "role": "EN_A" }} , 
 	{ "name": "layer_weights_7_WEN_A", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "layer_weights_7", "role": "WEN_A" }} , 
 	{ "name": "layer_weights_7_Din_A", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_weights_7", "role": "Din_A" }} , 
 	{ "name": "layer_weights_7_Dout_A", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_weights_7", "role": "Dout_A" }} , 
 	{ "name": "layer_weights_7_Clk_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_weights_7", "role": "Clk_A" }} , 
 	{ "name": "layer_weights_7_Rst_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_weights_7", "role": "Rst_A" }} , 
 	{ "name": "layer_weights_8_Addr_A", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_weights_8", "role": "Addr_A" }} , 
 	{ "name": "layer_weights_8_EN_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_weights_8", "role": "EN_A" }} , 
 	{ "name": "layer_weights_8_WEN_A", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "layer_weights_8", "role": "WEN_A" }} , 
 	{ "name": "layer_weights_8_Din_A", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_weights_8", "role": "Din_A" }} , 
 	{ "name": "layer_weights_8_Dout_A", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_weights_8", "role": "Dout_A" }} , 
 	{ "name": "layer_weights_8_Clk_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_weights_8", "role": "Clk_A" }} , 
 	{ "name": "layer_weights_8_Rst_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_weights_8", "role": "Rst_A" }} , 
 	{ "name": "layer_weights_9_Addr_A", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_weights_9", "role": "Addr_A" }} , 
 	{ "name": "layer_weights_9_EN_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_weights_9", "role": "EN_A" }} , 
 	{ "name": "layer_weights_9_WEN_A", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "layer_weights_9", "role": "WEN_A" }} , 
 	{ "name": "layer_weights_9_Din_A", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_weights_9", "role": "Din_A" }} , 
 	{ "name": "layer_weights_9_Dout_A", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_weights_9", "role": "Dout_A" }} , 
 	{ "name": "layer_weights_9_Clk_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_weights_9", "role": "Clk_A" }} , 
 	{ "name": "layer_weights_9_Rst_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_weights_9", "role": "Rst_A" }} , 
 	{ "name": "layer_weights_10_Addr_A", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_weights_10", "role": "Addr_A" }} , 
 	{ "name": "layer_weights_10_EN_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_weights_10", "role": "EN_A" }} , 
 	{ "name": "layer_weights_10_WEN_A", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "layer_weights_10", "role": "WEN_A" }} , 
 	{ "name": "layer_weights_10_Din_A", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_weights_10", "role": "Din_A" }} , 
 	{ "name": "layer_weights_10_Dout_A", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_weights_10", "role": "Dout_A" }} , 
 	{ "name": "layer_weights_10_Clk_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_weights_10", "role": "Clk_A" }} , 
 	{ "name": "layer_weights_10_Rst_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_weights_10", "role": "Rst_A" }} , 
 	{ "name": "layer_weights_11_Addr_A", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_weights_11", "role": "Addr_A" }} , 
 	{ "name": "layer_weights_11_EN_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_weights_11", "role": "EN_A" }} , 
 	{ "name": "layer_weights_11_WEN_A", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "layer_weights_11", "role": "WEN_A" }} , 
 	{ "name": "layer_weights_11_Din_A", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_weights_11", "role": "Din_A" }} , 
 	{ "name": "layer_weights_11_Dout_A", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_weights_11", "role": "Dout_A" }} , 
 	{ "name": "layer_weights_11_Clk_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_weights_11", "role": "Clk_A" }} , 
 	{ "name": "layer_weights_11_Rst_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_weights_11", "role": "Rst_A" }} , 
 	{ "name": "layer_weights_12_Addr_A", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_weights_12", "role": "Addr_A" }} , 
 	{ "name": "layer_weights_12_EN_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_weights_12", "role": "EN_A" }} , 
 	{ "name": "layer_weights_12_WEN_A", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "layer_weights_12", "role": "WEN_A" }} , 
 	{ "name": "layer_weights_12_Din_A", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_weights_12", "role": "Din_A" }} , 
 	{ "name": "layer_weights_12_Dout_A", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_weights_12", "role": "Dout_A" }} , 
 	{ "name": "layer_weights_12_Clk_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_weights_12", "role": "Clk_A" }} , 
 	{ "name": "layer_weights_12_Rst_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_weights_12", "role": "Rst_A" }} , 
 	{ "name": "layer_weights_13_Addr_A", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_weights_13", "role": "Addr_A" }} , 
 	{ "name": "layer_weights_13_EN_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_weights_13", "role": "EN_A" }} , 
 	{ "name": "layer_weights_13_WEN_A", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "layer_weights_13", "role": "WEN_A" }} , 
 	{ "name": "layer_weights_13_Din_A", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_weights_13", "role": "Din_A" }} , 
 	{ "name": "layer_weights_13_Dout_A", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_weights_13", "role": "Dout_A" }} , 
 	{ "name": "layer_weights_13_Clk_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_weights_13", "role": "Clk_A" }} , 
 	{ "name": "layer_weights_13_Rst_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_weights_13", "role": "Rst_A" }} , 
 	{ "name": "layer_biases_0_Addr_A", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_biases_0", "role": "Addr_A" }} , 
 	{ "name": "layer_biases_0_EN_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_biases_0", "role": "EN_A" }} , 
 	{ "name": "layer_biases_0_WEN_A", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "layer_biases_0", "role": "WEN_A" }} , 
 	{ "name": "layer_biases_0_Din_A", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_biases_0", "role": "Din_A" }} , 
 	{ "name": "layer_biases_0_Dout_A", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_biases_0", "role": "Dout_A" }} , 
 	{ "name": "layer_biases_0_Clk_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_biases_0", "role": "Clk_A" }} , 
 	{ "name": "layer_biases_0_Rst_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_biases_0", "role": "Rst_A" }} , 
 	{ "name": "layer_biases_1_Addr_A", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_biases_1", "role": "Addr_A" }} , 
 	{ "name": "layer_biases_1_EN_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_biases_1", "role": "EN_A" }} , 
 	{ "name": "layer_biases_1_WEN_A", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "layer_biases_1", "role": "WEN_A" }} , 
 	{ "name": "layer_biases_1_Din_A", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_biases_1", "role": "Din_A" }} , 
 	{ "name": "layer_biases_1_Dout_A", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_biases_1", "role": "Dout_A" }} , 
 	{ "name": "layer_biases_1_Clk_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_biases_1", "role": "Clk_A" }} , 
 	{ "name": "layer_biases_1_Rst_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_biases_1", "role": "Rst_A" }} , 
 	{ "name": "layer_biases_2_Addr_A", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_biases_2", "role": "Addr_A" }} , 
 	{ "name": "layer_biases_2_EN_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_biases_2", "role": "EN_A" }} , 
 	{ "name": "layer_biases_2_WEN_A", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "layer_biases_2", "role": "WEN_A" }} , 
 	{ "name": "layer_biases_2_Din_A", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_biases_2", "role": "Din_A" }} , 
 	{ "name": "layer_biases_2_Dout_A", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_biases_2", "role": "Dout_A" }} , 
 	{ "name": "layer_biases_2_Clk_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_biases_2", "role": "Clk_A" }} , 
 	{ "name": "layer_biases_2_Rst_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_biases_2", "role": "Rst_A" }} , 
 	{ "name": "layer_biases_3_Addr_A", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_biases_3", "role": "Addr_A" }} , 
 	{ "name": "layer_biases_3_EN_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_biases_3", "role": "EN_A" }} , 
 	{ "name": "layer_biases_3_WEN_A", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "layer_biases_3", "role": "WEN_A" }} , 
 	{ "name": "layer_biases_3_Din_A", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_biases_3", "role": "Din_A" }} , 
 	{ "name": "layer_biases_3_Dout_A", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_biases_3", "role": "Dout_A" }} , 
 	{ "name": "layer_biases_3_Clk_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_biases_3", "role": "Clk_A" }} , 
 	{ "name": "layer_biases_3_Rst_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_biases_3", "role": "Rst_A" }} , 
 	{ "name": "layer_biases_4_Addr_A", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_biases_4", "role": "Addr_A" }} , 
 	{ "name": "layer_biases_4_EN_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_biases_4", "role": "EN_A" }} , 
 	{ "name": "layer_biases_4_WEN_A", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "layer_biases_4", "role": "WEN_A" }} , 
 	{ "name": "layer_biases_4_Din_A", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_biases_4", "role": "Din_A" }} , 
 	{ "name": "layer_biases_4_Dout_A", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_biases_4", "role": "Dout_A" }} , 
 	{ "name": "layer_biases_4_Clk_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_biases_4", "role": "Clk_A" }} , 
 	{ "name": "layer_biases_4_Rst_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_biases_4", "role": "Rst_A" }} , 
 	{ "name": "layer_biases_5_Addr_A", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_biases_5", "role": "Addr_A" }} , 
 	{ "name": "layer_biases_5_EN_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_biases_5", "role": "EN_A" }} , 
 	{ "name": "layer_biases_5_WEN_A", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "layer_biases_5", "role": "WEN_A" }} , 
 	{ "name": "layer_biases_5_Din_A", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_biases_5", "role": "Din_A" }} , 
 	{ "name": "layer_biases_5_Dout_A", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_biases_5", "role": "Dout_A" }} , 
 	{ "name": "layer_biases_5_Clk_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_biases_5", "role": "Clk_A" }} , 
 	{ "name": "layer_biases_5_Rst_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_biases_5", "role": "Rst_A" }} , 
 	{ "name": "layer_biases_6_Addr_A", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_biases_6", "role": "Addr_A" }} , 
 	{ "name": "layer_biases_6_EN_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_biases_6", "role": "EN_A" }} , 
 	{ "name": "layer_biases_6_WEN_A", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "layer_biases_6", "role": "WEN_A" }} , 
 	{ "name": "layer_biases_6_Din_A", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_biases_6", "role": "Din_A" }} , 
 	{ "name": "layer_biases_6_Dout_A", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_biases_6", "role": "Dout_A" }} , 
 	{ "name": "layer_biases_6_Clk_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_biases_6", "role": "Clk_A" }} , 
 	{ "name": "layer_biases_6_Rst_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_biases_6", "role": "Rst_A" }} , 
 	{ "name": "layer_biases_7_Addr_A", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_biases_7", "role": "Addr_A" }} , 
 	{ "name": "layer_biases_7_EN_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_biases_7", "role": "EN_A" }} , 
 	{ "name": "layer_biases_7_WEN_A", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "layer_biases_7", "role": "WEN_A" }} , 
 	{ "name": "layer_biases_7_Din_A", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_biases_7", "role": "Din_A" }} , 
 	{ "name": "layer_biases_7_Dout_A", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_biases_7", "role": "Dout_A" }} , 
 	{ "name": "layer_biases_7_Clk_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_biases_7", "role": "Clk_A" }} , 
 	{ "name": "layer_biases_7_Rst_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_biases_7", "role": "Rst_A" }} , 
 	{ "name": "layer_biases_8_Addr_A", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_biases_8", "role": "Addr_A" }} , 
 	{ "name": "layer_biases_8_EN_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_biases_8", "role": "EN_A" }} , 
 	{ "name": "layer_biases_8_WEN_A", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "layer_biases_8", "role": "WEN_A" }} , 
 	{ "name": "layer_biases_8_Din_A", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_biases_8", "role": "Din_A" }} , 
 	{ "name": "layer_biases_8_Dout_A", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_biases_8", "role": "Dout_A" }} , 
 	{ "name": "layer_biases_8_Clk_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_biases_8", "role": "Clk_A" }} , 
 	{ "name": "layer_biases_8_Rst_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_biases_8", "role": "Rst_A" }} , 
 	{ "name": "layer_biases_9_Addr_A", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_biases_9", "role": "Addr_A" }} , 
 	{ "name": "layer_biases_9_EN_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_biases_9", "role": "EN_A" }} , 
 	{ "name": "layer_biases_9_WEN_A", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "layer_biases_9", "role": "WEN_A" }} , 
 	{ "name": "layer_biases_9_Din_A", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_biases_9", "role": "Din_A" }} , 
 	{ "name": "layer_biases_9_Dout_A", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_biases_9", "role": "Dout_A" }} , 
 	{ "name": "layer_biases_9_Clk_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_biases_9", "role": "Clk_A" }} , 
 	{ "name": "layer_biases_9_Rst_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_biases_9", "role": "Rst_A" }} , 
 	{ "name": "layer_biases_10_Addr_A", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_biases_10", "role": "Addr_A" }} , 
 	{ "name": "layer_biases_10_EN_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_biases_10", "role": "EN_A" }} , 
 	{ "name": "layer_biases_10_WEN_A", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "layer_biases_10", "role": "WEN_A" }} , 
 	{ "name": "layer_biases_10_Din_A", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_biases_10", "role": "Din_A" }} , 
 	{ "name": "layer_biases_10_Dout_A", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_biases_10", "role": "Dout_A" }} , 
 	{ "name": "layer_biases_10_Clk_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_biases_10", "role": "Clk_A" }} , 
 	{ "name": "layer_biases_10_Rst_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_biases_10", "role": "Rst_A" }} , 
 	{ "name": "layer_biases_11_Addr_A", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_biases_11", "role": "Addr_A" }} , 
 	{ "name": "layer_biases_11_EN_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_biases_11", "role": "EN_A" }} , 
 	{ "name": "layer_biases_11_WEN_A", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "layer_biases_11", "role": "WEN_A" }} , 
 	{ "name": "layer_biases_11_Din_A", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_biases_11", "role": "Din_A" }} , 
 	{ "name": "layer_biases_11_Dout_A", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_biases_11", "role": "Dout_A" }} , 
 	{ "name": "layer_biases_11_Clk_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_biases_11", "role": "Clk_A" }} , 
 	{ "name": "layer_biases_11_Rst_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_biases_11", "role": "Rst_A" }} , 
 	{ "name": "layer_biases_12_Addr_A", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_biases_12", "role": "Addr_A" }} , 
 	{ "name": "layer_biases_12_EN_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_biases_12", "role": "EN_A" }} , 
 	{ "name": "layer_biases_12_WEN_A", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "layer_biases_12", "role": "WEN_A" }} , 
 	{ "name": "layer_biases_12_Din_A", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_biases_12", "role": "Din_A" }} , 
 	{ "name": "layer_biases_12_Dout_A", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_biases_12", "role": "Dout_A" }} , 
 	{ "name": "layer_biases_12_Clk_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_biases_12", "role": "Clk_A" }} , 
 	{ "name": "layer_biases_12_Rst_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_biases_12", "role": "Rst_A" }} , 
 	{ "name": "layer_biases_13_Addr_A", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_biases_13", "role": "Addr_A" }} , 
 	{ "name": "layer_biases_13_EN_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_biases_13", "role": "EN_A" }} , 
 	{ "name": "layer_biases_13_WEN_A", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "layer_biases_13", "role": "WEN_A" }} , 
 	{ "name": "layer_biases_13_Din_A", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_biases_13", "role": "Din_A" }} , 
 	{ "name": "layer_biases_13_Dout_A", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer_biases_13", "role": "Dout_A" }} , 
 	{ "name": "layer_biases_13_Clk_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_biases_13", "role": "Clk_A" }} , 
 	{ "name": "layer_biases_13_Rst_A", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer_biases_13", "role": "Rst_A" }} , 
 	{ "name": "L3_bitmap_i", "direction": "in", "datatype": "sc_lv", "bitwidth":512, "type": "signal", "bundle":{"name": "L3_bitmap", "role": "i" }} , 
 	{ "name": "L3_bitmap_o", "direction": "out", "datatype": "sc_lv", "bitwidth":512, "type": "signal", "bundle":{"name": "L3_bitmap", "role": "o" }} , 
 	{ "name": "L3_bitmap_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "L3_bitmap", "role": "o_ap_vld" }} , 
 	{ "name": "L2_bitmap_i", "direction": "in", "datatype": "sc_lv", "bitwidth":512, "type": "signal", "bundle":{"name": "L2_bitmap", "role": "i" }} , 
 	{ "name": "L2_bitmap_o", "direction": "out", "datatype": "sc_lv", "bitwidth":512, "type": "signal", "bundle":{"name": "L2_bitmap", "role": "o" }} , 
 	{ "name": "L2_bitmap_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "L2_bitmap", "role": "o_ap_vld" }} , 
 	{ "name": "L1_bitmap_i", "direction": "in", "datatype": "sc_lv", "bitwidth":512, "type": "signal", "bundle":{"name": "L1_bitmap", "role": "i" }} , 
 	{ "name": "L1_bitmap_o", "direction": "out", "datatype": "sc_lv", "bitwidth":512, "type": "signal", "bundle":{"name": "L1_bitmap", "role": "o" }} , 
 	{ "name": "L1_bitmap_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "L1_bitmap", "role": "o_ap_vld" }} , 
 	{ "name": "L0_bitmap_i", "direction": "in", "datatype": "sc_lv", "bitwidth":512, "type": "signal", "bundle":{"name": "L0_bitmap", "role": "i" }} , 
 	{ "name": "L0_bitmap_o", "direction": "out", "datatype": "sc_lv", "bitwidth":512, "type": "signal", "bundle":{"name": "L0_bitmap", "role": "o" }} , 
 	{ "name": "L0_bitmap_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "L0_bitmap", "role": "o_ap_vld" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3", "4", "28", "88", "89", "90", "91", "92", "93", "94"],
		"CDFG" : "minkowski_net_14_layer_pipeline",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1", "real_start" : "0",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "-1", "EstimateLatencyMax" : "-1",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "1",
		"IsBlackBox" : "0",
		"Port" : [
			{"Name" : "gmem_output", "Type" : "MAXI", "Direction" : "O",
				"SubConnect" : [
					{"ID" : "88", "SubInstance" : "grp_final_layer_output_reconstruction_fu_546", "Port" : "gmem_output", "Inst_start_state" : "20", "Inst_end_state" : "21"}]},
			{"Name" : "gmem_read", "Type" : "MAXI", "Direction" : "IO",
				"BlockSignal" : [
					{"Name" : "gmem_read_blk_n_AW", "Type" : "RtlSignal"},
					{"Name" : "gmem_read_blk_n_W", "Type" : "RtlSignal"},
					{"Name" : "gmem_read_blk_n_B", "Type" : "RtlSignal"}],
				"SubConnect" : [
					{"ID" : "28", "SubInstance" : "grp_layer_convolution_with_persistent_accelerator_fu_496", "Port" : "gmem_read", "Inst_start_state" : "16", "Inst_end_state" : "19"},
					{"ID" : "88", "SubInstance" : "grp_final_layer_output_reconstruction_fu_546", "Port" : "gmem_read", "Inst_start_state" : "20", "Inst_end_state" : "21"}]},
			{"Name" : "gmem_write", "Type" : "MAXI", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "28", "SubInstance" : "grp_layer_convolution_with_persistent_accelerator_fu_496", "Port" : "gmem_write", "Inst_start_state" : "16", "Inst_end_state" : "19"}]},
			{"Name" : "input_voxel_stream", "Type" : "Fifo", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "4", "SubInstance" : "grp_pipeline_bitmap_stage_fu_462", "Port" : "input_voxel_stream", "Inst_start_state" : "2", "Inst_end_state" : "3"}]},
			{"Name" : "final_output_full_cubic", "Type" : "None", "Direction" : "I"},
			{"Name" : "layer_weights_0", "Type" : "Bram", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "28", "SubInstance" : "grp_layer_convolution_with_persistent_accelerator_fu_496", "Port" : "layer_weights_12", "Inst_start_state" : "16", "Inst_end_state" : "19"}]},
			{"Name" : "layer_weights_1", "Type" : "Bram", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "28", "SubInstance" : "grp_layer_convolution_with_persistent_accelerator_fu_496", "Port" : "layer_weights_12", "Inst_start_state" : "16", "Inst_end_state" : "19"}]},
			{"Name" : "layer_weights_2", "Type" : "Bram", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "28", "SubInstance" : "grp_layer_convolution_with_persistent_accelerator_fu_496", "Port" : "layer_weights_12", "Inst_start_state" : "16", "Inst_end_state" : "19"}]},
			{"Name" : "layer_weights_3", "Type" : "Bram", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "28", "SubInstance" : "grp_layer_convolution_with_persistent_accelerator_fu_496", "Port" : "layer_weights_12", "Inst_start_state" : "16", "Inst_end_state" : "19"}]},
			{"Name" : "layer_weights_4", "Type" : "Bram", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "28", "SubInstance" : "grp_layer_convolution_with_persistent_accelerator_fu_496", "Port" : "layer_weights_12", "Inst_start_state" : "16", "Inst_end_state" : "19"}]},
			{"Name" : "layer_weights_5", "Type" : "Bram", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "28", "SubInstance" : "grp_layer_convolution_with_persistent_accelerator_fu_496", "Port" : "layer_weights_12", "Inst_start_state" : "16", "Inst_end_state" : "19"}]},
			{"Name" : "layer_weights_6", "Type" : "Bram", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "28", "SubInstance" : "grp_layer_convolution_with_persistent_accelerator_fu_496", "Port" : "layer_weights_12", "Inst_start_state" : "16", "Inst_end_state" : "19"}]},
			{"Name" : "layer_weights_7", "Type" : "Bram", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "28", "SubInstance" : "grp_layer_convolution_with_persistent_accelerator_fu_496", "Port" : "layer_weights_12", "Inst_start_state" : "16", "Inst_end_state" : "19"}]},
			{"Name" : "layer_weights_8", "Type" : "Bram", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "28", "SubInstance" : "grp_layer_convolution_with_persistent_accelerator_fu_496", "Port" : "layer_weights_12", "Inst_start_state" : "16", "Inst_end_state" : "19"}]},
			{"Name" : "layer_weights_9", "Type" : "Bram", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "28", "SubInstance" : "grp_layer_convolution_with_persistent_accelerator_fu_496", "Port" : "layer_weights_12", "Inst_start_state" : "16", "Inst_end_state" : "19"}]},
			{"Name" : "layer_weights_10", "Type" : "Bram", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "28", "SubInstance" : "grp_layer_convolution_with_persistent_accelerator_fu_496", "Port" : "layer_weights_12", "Inst_start_state" : "16", "Inst_end_state" : "19"}]},
			{"Name" : "layer_weights_11", "Type" : "Bram", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "28", "SubInstance" : "grp_layer_convolution_with_persistent_accelerator_fu_496", "Port" : "layer_weights_12", "Inst_start_state" : "16", "Inst_end_state" : "19"}]},
			{"Name" : "layer_weights_12", "Type" : "Bram", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "28", "SubInstance" : "grp_layer_convolution_with_persistent_accelerator_fu_496", "Port" : "layer_weights_12", "Inst_start_state" : "16", "Inst_end_state" : "19"}]},
			{"Name" : "layer_weights_13", "Type" : "Bram", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "28", "SubInstance" : "grp_layer_convolution_with_persistent_accelerator_fu_496", "Port" : "layer_weights_12", "Inst_start_state" : "16", "Inst_end_state" : "19"}]},
			{"Name" : "layer_biases_0", "Type" : "Bram", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "28", "SubInstance" : "grp_layer_convolution_with_persistent_accelerator_fu_496", "Port" : "layer_biases_12", "Inst_start_state" : "16", "Inst_end_state" : "19"}]},
			{"Name" : "layer_biases_1", "Type" : "Bram", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "28", "SubInstance" : "grp_layer_convolution_with_persistent_accelerator_fu_496", "Port" : "layer_biases_12", "Inst_start_state" : "16", "Inst_end_state" : "19"}]},
			{"Name" : "layer_biases_2", "Type" : "Bram", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "28", "SubInstance" : "grp_layer_convolution_with_persistent_accelerator_fu_496", "Port" : "layer_biases_12", "Inst_start_state" : "16", "Inst_end_state" : "19"}]},
			{"Name" : "layer_biases_3", "Type" : "Bram", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "28", "SubInstance" : "grp_layer_convolution_with_persistent_accelerator_fu_496", "Port" : "layer_biases_12", "Inst_start_state" : "16", "Inst_end_state" : "19"}]},
			{"Name" : "layer_biases_4", "Type" : "Bram", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "28", "SubInstance" : "grp_layer_convolution_with_persistent_accelerator_fu_496", "Port" : "layer_biases_12", "Inst_start_state" : "16", "Inst_end_state" : "19"}]},
			{"Name" : "layer_biases_5", "Type" : "Bram", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "28", "SubInstance" : "grp_layer_convolution_with_persistent_accelerator_fu_496", "Port" : "layer_biases_12", "Inst_start_state" : "16", "Inst_end_state" : "19"}]},
			{"Name" : "layer_biases_6", "Type" : "Bram", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "28", "SubInstance" : "grp_layer_convolution_with_persistent_accelerator_fu_496", "Port" : "layer_biases_12", "Inst_start_state" : "16", "Inst_end_state" : "19"}]},
			{"Name" : "layer_biases_7", "Type" : "Bram", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "28", "SubInstance" : "grp_layer_convolution_with_persistent_accelerator_fu_496", "Port" : "layer_biases_12", "Inst_start_state" : "16", "Inst_end_state" : "19"}]},
			{"Name" : "layer_biases_8", "Type" : "Bram", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "28", "SubInstance" : "grp_layer_convolution_with_persistent_accelerator_fu_496", "Port" : "layer_biases_12", "Inst_start_state" : "16", "Inst_end_state" : "19"}]},
			{"Name" : "layer_biases_9", "Type" : "Bram", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "28", "SubInstance" : "grp_layer_convolution_with_persistent_accelerator_fu_496", "Port" : "layer_biases_12", "Inst_start_state" : "16", "Inst_end_state" : "19"}]},
			{"Name" : "layer_biases_10", "Type" : "Bram", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "28", "SubInstance" : "grp_layer_convolution_with_persistent_accelerator_fu_496", "Port" : "layer_biases_12", "Inst_start_state" : "16", "Inst_end_state" : "19"}]},
			{"Name" : "layer_biases_11", "Type" : "Bram", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "28", "SubInstance" : "grp_layer_convolution_with_persistent_accelerator_fu_496", "Port" : "layer_biases_12", "Inst_start_state" : "16", "Inst_end_state" : "19"}]},
			{"Name" : "layer_biases_12", "Type" : "Bram", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "28", "SubInstance" : "grp_layer_convolution_with_persistent_accelerator_fu_496", "Port" : "layer_biases_12", "Inst_start_state" : "16", "Inst_end_state" : "19"}]},
			{"Name" : "layer_biases_13", "Type" : "Bram", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "28", "SubInstance" : "grp_layer_convolution_with_persistent_accelerator_fu_496", "Port" : "layer_biases_12", "Inst_start_state" : "16", "Inst_end_state" : "19"}]},
			{"Name" : "pruned_feature_dram_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "pruned_feature_dram_write", "Type" : "None", "Direction" : "I"},
			{"Name" : "L3_bitmap", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "L2_bitmap", "Type" : "OVld", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "4", "SubInstance" : "grp_pipeline_bitmap_stage_fu_462", "Port" : "L2_bitmap", "Inst_start_state" : "2", "Inst_end_state" : "3"}]},
			{"Name" : "L1_bitmap", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "L0_bitmap", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "bitmap_info", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "total_processed_voxels", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "initial_processed_voxels_constprop", "Type" : "OVld", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "4", "SubInstance" : "grp_pipeline_bitmap_stage_fu_462", "Port" : "initial_processed_voxels_constprop", "Inst_start_state" : "2", "Inst_end_state" : "3"}]},
			{"Name" : "initialized", "Type" : "OVld", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "4", "SubInstance" : "grp_pipeline_bitmap_stage_fu_462", "Port" : "initialized", "Inst_start_state" : "2", "Inst_end_state" : "3"}]},
			{"Name" : "l0_write_pos", "Type" : "OVld", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "4", "SubInstance" : "grp_pipeline_bitmap_stage_fu_462", "Port" : "l0_write_pos", "Inst_start_state" : "2", "Inst_end_state" : "3"}]},
			{"Name" : "l1_write_pos", "Type" : "OVld", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "4", "SubInstance" : "grp_pipeline_bitmap_stage_fu_462", "Port" : "l1_write_pos", "Inst_start_state" : "2", "Inst_end_state" : "3"}]},
			{"Name" : "l2_write_pos", "Type" : "OVld", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "4", "SubInstance" : "grp_pipeline_bitmap_stage_fu_462", "Port" : "l2_write_pos", "Inst_start_state" : "2", "Inst_end_state" : "3"}]},
			{"Name" : "voxel_count", "Type" : "OVld", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "4", "SubInstance" : "grp_pipeline_bitmap_stage_fu_462", "Port" : "voxel_count", "Inst_start_state" : "2", "Inst_end_state" : "3"}]},
			{"Name" : "retained_block_count", "Type" : "OVld", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "4", "SubInstance" : "grp_pipeline_bitmap_stage_fu_462", "Port" : "retained_block_count", "Inst_start_state" : "2", "Inst_end_state" : "3"}]},
			{"Name" : "L1_temp", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "4", "SubInstance" : "grp_pipeline_bitmap_stage_fu_462", "Port" : "L1_temp", "Inst_start_state" : "2", "Inst_end_state" : "3"}]},
			{"Name" : "L2_temp", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "4", "SubInstance" : "grp_pipeline_bitmap_stage_fu_462", "Port" : "L2_temp", "Inst_start_state" : "2", "Inst_end_state" : "3"}]},
			{"Name" : "MINKOWSKI_LAYERS_input_channels", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "MINKOWSKI_LAYERS_output_channels", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "MINKOWSKI_LAYERS_output_spatial_dim", "Type" : "Memory", "Direction" : "I"}],
		"Loop" : [
			{"Name" : "VITIS_LOOP_96_1", "PipelineType" : "pipeline",
				"LoopDec" : {"FSMBitwidth" : "14", "FirstState" : "ap_ST_fsm_pp0_stage0", "FirstStateIter" : "ap_enable_reg_pp0_iter0", "FirstStateBlock" : "ap_block_pp0_stage0_subdone", "LastState" : "ap_ST_fsm_pp0_stage0", "LastStateIter" : "ap_enable_reg_pp0_iter3", "LastStateBlock" : "ap_block_pp0_stage0_subdone", "PreState" : ["ap_ST_fsm_state3"], "QuitState" : "ap_ST_fsm_pp0_stage0", "QuitStateIter" : "ap_enable_reg_pp0_iter3", "QuitStateBlock" : "ap_block_pp0_stage0_subdone", "PostState" : ["ap_ST_fsm_state14"]}},
			{"Name" : "LAYER_PROCESSING", "PipelineType" : "no",
				"LoopDec" : {"FSMBitwidth" : "14", "FirstState" : "ap_ST_fsm_state15", "LastState" : ["ap_ST_fsm_state18"], "QuitState" : ["ap_ST_fsm_state15"], "PreState" : ["ap_ST_fsm_state14"], "PostState" : ["ap_ST_fsm_state20"], "OneDepthLoop" : "0", "OneStateBlock": ""}}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.MINKOWSKI_LAYERS_input_channels_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.MINKOWSKI_LAYERS_output_channels_U", "Parent" : "0"},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.MINKOWSKI_LAYERS_output_spatial_dim_U", "Parent" : "0"},
	{"ID" : "4", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_pipeline_bitmap_stage_fu_462", "Parent" : "0", "Child" : ["5"],
		"CDFG" : "pipeline_bitmap_stage",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1", "real_start" : "0",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "-1", "EstimateLatencyMax" : "-1",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"IsBlackBox" : "0",
		"Port" : [
			{"Name" : "input_voxel_stream", "Type" : "Fifo", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "5", "SubInstance" : "grp_streaming_bitmap_constructor_fu_74", "Port" : "input_voxel_stream", "Inst_start_state" : "2", "Inst_end_state" : "3"}]},
			{"Name" : "feature_data_stream", "Type" : "Fifo", "Direction" : "O",
				"SubConnect" : [
					{"ID" : "5", "SubInstance" : "grp_streaming_bitmap_constructor_fu_74", "Port" : "feature_data_stream", "Inst_start_state" : "2", "Inst_end_state" : "3"}]},
			{"Name" : "write_addr_stream", "Type" : "Fifo", "Direction" : "O",
				"SubConnect" : [
					{"ID" : "5", "SubInstance" : "grp_streaming_bitmap_constructor_fu_74", "Port" : "write_addr_stream", "Inst_start_state" : "2", "Inst_end_state" : "3"}]},
			{"Name" : "L3_bitmap_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "L2_bitmap", "Type" : "OVld", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "5", "SubInstance" : "grp_streaming_bitmap_constructor_fu_74", "Port" : "L2_bitmap", "Inst_start_state" : "2", "Inst_end_state" : "3"}]},
			{"Name" : "L1_bitmap_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "L0_bitmap_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "initialized", "Type" : "OVld", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "5", "SubInstance" : "grp_streaming_bitmap_constructor_fu_74", "Port" : "initialized", "Inst_start_state" : "2", "Inst_end_state" : "3"}]},
			{"Name" : "l0_write_pos", "Type" : "OVld", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "5", "SubInstance" : "grp_streaming_bitmap_constructor_fu_74", "Port" : "l0_write_pos", "Inst_start_state" : "2", "Inst_end_state" : "3"}]},
			{"Name" : "l1_write_pos", "Type" : "OVld", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "5", "SubInstance" : "grp_streaming_bitmap_constructor_fu_74", "Port" : "l1_write_pos", "Inst_start_state" : "2", "Inst_end_state" : "3"}]},
			{"Name" : "l2_write_pos", "Type" : "OVld", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "5", "SubInstance" : "grp_streaming_bitmap_constructor_fu_74", "Port" : "l2_write_pos", "Inst_start_state" : "2", "Inst_end_state" : "3"}]},
			{"Name" : "voxel_count", "Type" : "OVld", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "5", "SubInstance" : "grp_streaming_bitmap_constructor_fu_74", "Port" : "voxel_count", "Inst_start_state" : "2", "Inst_end_state" : "3"}]},
			{"Name" : "retained_block_count", "Type" : "OVld", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "5", "SubInstance" : "grp_streaming_bitmap_constructor_fu_74", "Port" : "retained_block_count", "Inst_start_state" : "2", "Inst_end_state" : "3"}]},
			{"Name" : "L1_temp", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "5", "SubInstance" : "grp_streaming_bitmap_constructor_fu_74", "Port" : "L1_temp", "Inst_start_state" : "2", "Inst_end_state" : "3"}]},
			{"Name" : "L2_temp", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "5", "SubInstance" : "grp_streaming_bitmap_constructor_fu_74", "Port" : "L2_temp", "Inst_start_state" : "2", "Inst_end_state" : "3"}]},
			{"Name" : "initial_processed_voxels_constprop", "Type" : "OVld", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "5", "SubInstance" : "grp_streaming_bitmap_constructor_fu_74", "Port" : "initial_processed_voxels_constprop", "Inst_start_state" : "2", "Inst_end_state" : "3"}]}]},
	{"ID" : "5", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_pipeline_bitmap_stage_fu_462.grp_streaming_bitmap_constructor_fu_74", "Parent" : "4", "Child" : ["6", "7", "8", "9", "10", "11", "12", "13", "14", "15", "16", "17", "18", "19", "20", "21", "22", "23", "24", "25", "26", "27"],
		"CDFG" : "streaming_bitmap_constructor",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1", "real_start" : "0",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "-1", "EstimateLatencyMax" : "-1",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "1",
		"IsBlackBox" : "0",
		"Port" : [
			{"Name" : "input_voxel_stream", "Type" : "Fifo", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_voxel_stream_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "feature_data_stream", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "feature_data_stream_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "write_addr_stream", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "write_addr_stream_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "p_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "L2_bitmap", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "L2_bitmap_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_read1", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_read2", "Type" : "None", "Direction" : "I"},
			{"Name" : "initialized", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "l0_write_pos", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "l1_write_pos", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "l2_write_pos", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "voxel_count", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "retained_block_count", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "L1_temp", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "L2_temp", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "initial_processed_voxels_constprop", "Type" : "OVld", "Direction" : "IO"}],
		"Loop" : [
			{"Name" : "VITIS_LOOP_105_1", "PipelineType" : "no",
				"LoopDec" : {"FSMBitwidth" : "29", "FirstState" : "ap_ST_fsm_state2", "LastState" : ["ap_ST_fsm_state2"], "QuitState" : ["ap_ST_fsm_state2"], "PreState" : ["ap_ST_fsm_state1"], "PostState" : ["ap_ST_fsm_state3"], "OneDepthLoop" : "1", "OneStateBlock": "ap_ST_fsm_state2_blk"}},
			{"Name" : "VITIS_LOOP_109_2", "PipelineType" : "no",
				"LoopDec" : {"FSMBitwidth" : "29", "FirstState" : "ap_ST_fsm_state4", "LastState" : ["ap_ST_fsm_state4"], "QuitState" : ["ap_ST_fsm_state4"], "PreState" : ["ap_ST_fsm_state3"], "PostState" : ["ap_ST_fsm_state5"], "OneDepthLoop" : "1", "OneStateBlock": "ap_ST_fsm_state4_blk"}},
			{"Name" : "VOXEL_PROCESSING", "PipelineType" : "pipeline",
				"LoopDec" : {"FSMBitwidth" : "29", "FirstState" : "ap_ST_fsm_pp2_stage0", "FirstStateIter" : "ap_enable_reg_pp2_iter0", "FirstStateBlock" : "ap_block_pp2_stage0_subdone", "LastState" : "ap_ST_fsm_pp2_stage0", "LastStateIter" : "ap_enable_reg_pp2_iter1", "LastStateBlock" : "ap_block_pp2_stage0_subdone", "PreState" : ["ap_ST_fsm_state5"], "QuitState" : "ap_ST_fsm_pp2_stage0", "QuitStateIter" : "ap_enable_reg_pp2_iter1", "QuitStateBlock" : "ap_block_pp2_stage0_subdone", "PostState" : ["ap_ST_fsm_state8"]}},
			{"Name" : "L2_CONSTRUCTION_VITIS_LOOP_134_3", "PipelineType" : "pipeline",
				"LoopDec" : {"FSMBitwidth" : "29", "FirstState" : "ap_ST_fsm_pp3_stage0", "FirstStateIter" : "ap_enable_reg_pp3_iter0", "FirstStateBlock" : "ap_block_pp3_stage0_subdone", "LastState" : "ap_ST_fsm_pp3_stage0", "LastStateIter" : "ap_enable_reg_pp3_iter1", "LastStateBlock" : "ap_block_pp3_stage0_subdone", "PreState" : ["ap_ST_fsm_state8"], "QuitState" : "ap_ST_fsm_pp3_stage0", "QuitStateIter" : "ap_enable_reg_pp3_iter1", "QuitStateBlock" : "ap_block_pp3_stage0_subdone", "PostState" : ["ap_ST_fsm_state26"]}},
			{"Name" : "VITIS_LOOP_176_8", "PipelineType" : "pipeline",
				"LoopDec" : {"FSMBitwidth" : "29", "FirstState" : "ap_ST_fsm_pp4_stage0", "FirstStateIter" : "ap_enable_reg_pp4_iter0", "FirstStateBlock" : "ap_block_pp4_stage0_subdone", "LastState" : "ap_ST_fsm_pp4_stage0", "LastStateIter" : "ap_enable_reg_pp4_iter1", "LastStateBlock" : "ap_block_pp4_stage0_subdone", "PreState" : ["ap_ST_fsm_state26"], "QuitState" : "ap_ST_fsm_pp4_stage0", "QuitStateIter" : "ap_enable_reg_pp4_iter1", "QuitStateBlock" : "ap_block_pp4_stage0_subdone", "PostState" : ["ap_ST_fsm_state29"]}},
			{"Name" : "VITIS_LOOP_189_9", "PipelineType" : "no",
				"LoopDec" : {"FSMBitwidth" : "29", "FirstState" : "ap_ST_fsm_state30", "LastState" : ["ap_ST_fsm_state30"], "QuitState" : ["ap_ST_fsm_state30"], "PreState" : ["ap_ST_fsm_state29"], "PostState" : ["ap_ST_fsm_state31"], "OneDepthLoop" : "1", "OneStateBlock": "ap_ST_fsm_state30_blk"}}]},
	{"ID" : "6", "Level" : "3", "Path" : "`AUTOTB_DUT_INST.grp_pipeline_bitmap_stage_fu_462.grp_streaming_bitmap_constructor_fu_74.L1_temp_U", "Parent" : "5"},
	{"ID" : "7", "Level" : "3", "Path" : "`AUTOTB_DUT_INST.grp_pipeline_bitmap_stage_fu_462.grp_streaming_bitmap_constructor_fu_74.L2_temp_U", "Parent" : "5"},
	{"ID" : "8", "Level" : "3", "Path" : "`AUTOTB_DUT_INST.grp_pipeline_bitmap_stage_fu_462.grp_streaming_bitmap_constructor_fu_74.bitset_512ns_512ns_32s_1s_512_1_1_U1", "Parent" : "5"},
	{"ID" : "9", "Level" : "3", "Path" : "`AUTOTB_DUT_INST.grp_pipeline_bitmap_stage_fu_462.grp_streaming_bitmap_constructor_fu_74.bitset_512ns_512ns_32s_1ns_512_1_1_U2", "Parent" : "5"},
	{"ID" : "10", "Level" : "3", "Path" : "`AUTOTB_DUT_INST.grp_pipeline_bitmap_stage_fu_462.grp_streaming_bitmap_constructor_fu_74.bitset_512ns_512ns_32s_1ns_512_1_1_U3", "Parent" : "5"},
	{"ID" : "11", "Level" : "3", "Path" : "`AUTOTB_DUT_INST.grp_pipeline_bitmap_stage_fu_462.grp_streaming_bitmap_constructor_fu_74.bitset_512ns_512ns_32s_1ns_512_1_1_U4", "Parent" : "5"},
	{"ID" : "12", "Level" : "3", "Path" : "`AUTOTB_DUT_INST.grp_pipeline_bitmap_stage_fu_462.grp_streaming_bitmap_constructor_fu_74.bitset_512ns_512ns_32s_1ns_512_1_1_U5", "Parent" : "5"},
	{"ID" : "13", "Level" : "3", "Path" : "`AUTOTB_DUT_INST.grp_pipeline_bitmap_stage_fu_462.grp_streaming_bitmap_constructor_fu_74.bitset_512ns_512ns_32s_1ns_512_1_1_U6", "Parent" : "5"},
	{"ID" : "14", "Level" : "3", "Path" : "`AUTOTB_DUT_INST.grp_pipeline_bitmap_stage_fu_462.grp_streaming_bitmap_constructor_fu_74.bitset_512ns_512ns_32s_1ns_512_1_1_U7", "Parent" : "5"},
	{"ID" : "15", "Level" : "3", "Path" : "`AUTOTB_DUT_INST.grp_pipeline_bitmap_stage_fu_462.grp_streaming_bitmap_constructor_fu_74.bitset_512ns_512ns_32s_1ns_512_1_1_U8", "Parent" : "5"},
	{"ID" : "16", "Level" : "3", "Path" : "`AUTOTB_DUT_INST.grp_pipeline_bitmap_stage_fu_462.grp_streaming_bitmap_constructor_fu_74.bitset_512ns_512ns_32s_1ns_512_1_1_U9", "Parent" : "5"},
	{"ID" : "17", "Level" : "3", "Path" : "`AUTOTB_DUT_INST.grp_pipeline_bitmap_stage_fu_462.grp_streaming_bitmap_constructor_fu_74.bitset_512ns_512ns_32s_1ns_512_1_1_U10", "Parent" : "5"},
	{"ID" : "18", "Level" : "3", "Path" : "`AUTOTB_DUT_INST.grp_pipeline_bitmap_stage_fu_462.grp_streaming_bitmap_constructor_fu_74.bitset_512ns_512ns_32s_1ns_512_1_1_U11", "Parent" : "5"},
	{"ID" : "19", "Level" : "3", "Path" : "`AUTOTB_DUT_INST.grp_pipeline_bitmap_stage_fu_462.grp_streaming_bitmap_constructor_fu_74.bitset_512ns_512ns_32s_1ns_512_1_1_U12", "Parent" : "5"},
	{"ID" : "20", "Level" : "3", "Path" : "`AUTOTB_DUT_INST.grp_pipeline_bitmap_stage_fu_462.grp_streaming_bitmap_constructor_fu_74.bitset_512ns_512ns_32s_1ns_512_1_1_U13", "Parent" : "5"},
	{"ID" : "21", "Level" : "3", "Path" : "`AUTOTB_DUT_INST.grp_pipeline_bitmap_stage_fu_462.grp_streaming_bitmap_constructor_fu_74.bitset_512ns_512ns_32s_1ns_512_1_1_U14", "Parent" : "5"},
	{"ID" : "22", "Level" : "3", "Path" : "`AUTOTB_DUT_INST.grp_pipeline_bitmap_stage_fu_462.grp_streaming_bitmap_constructor_fu_74.bitset_512ns_512ns_32s_1ns_512_1_1_U15", "Parent" : "5"},
	{"ID" : "23", "Level" : "3", "Path" : "`AUTOTB_DUT_INST.grp_pipeline_bitmap_stage_fu_462.grp_streaming_bitmap_constructor_fu_74.bitset_512ns_512ns_32s_1ns_512_1_1_U16", "Parent" : "5"},
	{"ID" : "24", "Level" : "3", "Path" : "`AUTOTB_DUT_INST.grp_pipeline_bitmap_stage_fu_462.grp_streaming_bitmap_constructor_fu_74.bitset_512ns_512ns_32s_1ns_512_1_1_U17", "Parent" : "5"},
	{"ID" : "25", "Level" : "3", "Path" : "`AUTOTB_DUT_INST.grp_pipeline_bitmap_stage_fu_462.grp_streaming_bitmap_constructor_fu_74.bitset_8ns_8ns_32ns_1ns_8_1_1_U18", "Parent" : "5"},
	{"ID" : "26", "Level" : "3", "Path" : "`AUTOTB_DUT_INST.grp_pipeline_bitmap_stage_fu_462.grp_streaming_bitmap_constructor_fu_74.bitselect_1ns_8ns_32ns_1_1_1_U19", "Parent" : "5"},
	{"ID" : "27", "Level" : "3", "Path" : "`AUTOTB_DUT_INST.grp_pipeline_bitmap_stage_fu_462.grp_streaming_bitmap_constructor_fu_74.bitset_512ns_512ns_32s_1ns_512_1_1_U20", "Parent" : "5"},
	{"ID" : "28", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_layer_convolution_with_persistent_accelerator_fu_496", "Parent" : "0", "Child" : ["29", "30", "31", "32", "33", "34", "35", "36", "37", "38", "39", "40", "41", "42", "43", "44", "45", "46", "47", "48", "49", "50", "51", "52", "53", "54", "55", "56", "57", "58", "59", "60", "61", "62", "63", "64", "65", "66", "67", "68", "69", "70", "71", "72", "73", "74", "75", "76", "77", "78", "79", "80", "81", "82", "83", "84", "85", "86", "87"],
		"CDFG" : "layer_convolution_with_persistent_accelerator",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1", "real_start" : "0",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "4674066", "EstimateLatencyMax" : "8502419100066",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"IsBlackBox" : "0",
		"Port" : [
			{"Name" : "config_input_channels_val", "Type" : "None", "Direction" : "I"},
			{"Name" : "config_output_channels_val", "Type" : "None", "Direction" : "I"},
			{"Name" : "config_output_spatial_dim_val", "Type" : "None", "Direction" : "I"},
			{"Name" : "layer_weights_12", "Type" : "Bram", "Direction" : "I"},
			{"Name" : "layer_biases_12", "Type" : "Bram", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "31", "SubInstance" : "grp_layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS_fu_3295", "Port" : "layer_biases_12", "Inst_start_state" : "67", "Inst_end_state" : "68"}]},
			{"Name" : "bitmap_info_0_4_0_0_0_val", "Type" : "None", "Direction" : "I"},
			{"Name" : "gmem_write", "Type" : "MAXI", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "gmem_write_blk_n_AR", "Type" : "RtlSignal"},
					{"Name" : "gmem_write_blk_n_R", "Type" : "RtlSignal"}],
				"SubConnect" : [
					{"ID" : "32", "SubInstance" : "grp_layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES_fu_3303", "Port" : "gmem_write", "Inst_start_state" : "77", "Inst_end_state" : "78"}]},
			{"Name" : "pruned_dram_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "gmem_read", "Type" : "MAXI", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "gmem_read_blk_n_AW", "Type" : "RtlSignal"},
					{"Name" : "gmem_read_blk_n_W", "Type" : "RtlSignal"},
					{"Name" : "gmem_read_blk_n_B", "Type" : "RtlSignal"}]},
			{"Name" : "pruned_dram_write", "Type" : "None", "Direction" : "I"},
			{"Name" : "num_pruned_voxels", "Type" : "None", "Direction" : "I"}],
		"Loop" : [
			{"Name" : "CONV_ACCUMULATE_VITIS_LOOP_288_1", "PipelineType" : "pipeline",
				"LoopDec" : {"FSMBitwidth" : "461", "FirstState" : "ap_ST_fsm_pp0_stage0", "FirstStateIter" : "ap_enable_reg_pp0_iter0", "FirstStateBlock" : "ap_block_pp0_stage0_subdone", "LastState" : "ap_ST_fsm_pp0_stage0", "LastStateIter" : "ap_enable_reg_pp0_iter3", "LastStateBlock" : "ap_block_pp0_stage0_subdone", "PreState" : ["ap_ST_fsm_state78"], "QuitState" : "ap_ST_fsm_pp0_stage0", "QuitStateIter" : "ap_enable_reg_pp0_iter3", "QuitStateBlock" : "ap_block_pp0_stage0_subdone", "PostState" : ["ap_ST_fsm_state89"]}},
			{"Name" : "READ_NEIGHBOR_FEATURES", "PipelineType" : "no",
				"LoopDec" : {"FSMBitwidth" : "461", "FirstState" : "ap_ST_fsm_state97", "LastState" : ["ap_ST_fsm_state99"], "QuitState" : ["ap_ST_fsm_state97"], "PreState" : ["ap_ST_fsm_state96"], "PostState" : ["ap_ST_fsm_pp1_stage0"], "OneDepthLoop" : "0", "OneStateBlock": ""}},
			{"Name" : "CONV_ACCUMULATE_VITIS_LOOP_288_1", "PipelineType" : "pipeline",
				"LoopDec" : {"FSMBitwidth" : "461", "FirstState" : "ap_ST_fsm_pp1_stage0", "FirstStateIter" : "ap_enable_reg_pp1_iter0", "FirstStateBlock" : "ap_block_pp1_stage0_subdone", "LastState" : "ap_ST_fsm_pp1_stage0", "LastStateIter" : "ap_enable_reg_pp1_iter3", "LastStateBlock" : "ap_block_pp1_stage0_subdone", "PreState" : ["ap_ST_fsm_state97"], "QuitState" : "ap_ST_fsm_pp1_stage0", "QuitStateIter" : "ap_enable_reg_pp1_iter3", "QuitStateBlock" : "ap_block_pp1_stage0_subdone", "PostState" : ["ap_ST_fsm_state110"]}},
			{"Name" : "READ_NEIGHBOR_FEATURES", "PipelineType" : "no",
				"LoopDec" : {"FSMBitwidth" : "461", "FirstState" : "ap_ST_fsm_state118", "LastState" : ["ap_ST_fsm_state120"], "QuitState" : ["ap_ST_fsm_state118"], "PreState" : ["ap_ST_fsm_state117"], "PostState" : ["ap_ST_fsm_pp2_stage0"], "OneDepthLoop" : "0", "OneStateBlock": ""}},
			{"Name" : "CONV_ACCUMULATE_VITIS_LOOP_288_1", "PipelineType" : "pipeline",
				"LoopDec" : {"FSMBitwidth" : "461", "FirstState" : "ap_ST_fsm_pp2_stage0", "FirstStateIter" : "ap_enable_reg_pp2_iter0", "FirstStateBlock" : "ap_block_pp2_stage0_subdone", "LastState" : "ap_ST_fsm_pp2_stage0", "LastStateIter" : "ap_enable_reg_pp2_iter3", "LastStateBlock" : "ap_block_pp2_stage0_subdone", "PreState" : ["ap_ST_fsm_state118"], "QuitState" : "ap_ST_fsm_pp2_stage0", "QuitStateIter" : "ap_enable_reg_pp2_iter3", "QuitStateBlock" : "ap_block_pp2_stage0_subdone", "PostState" : ["ap_ST_fsm_state131"]}},
			{"Name" : "READ_NEIGHBOR_FEATURES", "PipelineType" : "no",
				"LoopDec" : {"FSMBitwidth" : "461", "FirstState" : "ap_ST_fsm_state139", "LastState" : ["ap_ST_fsm_state141"], "QuitState" : ["ap_ST_fsm_state139"], "PreState" : ["ap_ST_fsm_state138"], "PostState" : ["ap_ST_fsm_pp3_stage0"], "OneDepthLoop" : "0", "OneStateBlock": ""}},
			{"Name" : "CONV_ACCUMULATE_VITIS_LOOP_288_1", "PipelineType" : "pipeline",
				"LoopDec" : {"FSMBitwidth" : "461", "FirstState" : "ap_ST_fsm_pp3_stage0", "FirstStateIter" : "ap_enable_reg_pp3_iter0", "FirstStateBlock" : "ap_block_pp3_stage0_subdone", "LastState" : "ap_ST_fsm_pp3_stage0", "LastStateIter" : "ap_enable_reg_pp3_iter3", "LastStateBlock" : "ap_block_pp3_stage0_subdone", "PreState" : ["ap_ST_fsm_state139"], "QuitState" : "ap_ST_fsm_pp3_stage0", "QuitStateIter" : "ap_enable_reg_pp3_iter3", "QuitStateBlock" : "ap_block_pp3_stage0_subdone", "PostState" : ["ap_ST_fsm_state152"]}},
			{"Name" : "READ_NEIGHBOR_FEATURES", "PipelineType" : "no",
				"LoopDec" : {"FSMBitwidth" : "461", "FirstState" : "ap_ST_fsm_state160", "LastState" : ["ap_ST_fsm_state162"], "QuitState" : ["ap_ST_fsm_state160"], "PreState" : ["ap_ST_fsm_state159"], "PostState" : ["ap_ST_fsm_pp4_stage0"], "OneDepthLoop" : "0", "OneStateBlock": ""}},
			{"Name" : "CONV_ACCUMULATE_VITIS_LOOP_288_1", "PipelineType" : "pipeline",
				"LoopDec" : {"FSMBitwidth" : "461", "FirstState" : "ap_ST_fsm_pp4_stage0", "FirstStateIter" : "ap_enable_reg_pp4_iter0", "FirstStateBlock" : "ap_block_pp4_stage0_subdone", "LastState" : "ap_ST_fsm_pp4_stage0", "LastStateIter" : "ap_enable_reg_pp4_iter3", "LastStateBlock" : "ap_block_pp4_stage0_subdone", "PreState" : ["ap_ST_fsm_state160"], "QuitState" : "ap_ST_fsm_pp4_stage0", "QuitStateIter" : "ap_enable_reg_pp4_iter3", "QuitStateBlock" : "ap_block_pp4_stage0_subdone", "PostState" : ["ap_ST_fsm_state173"]}},
			{"Name" : "READ_NEIGHBOR_FEATURES", "PipelineType" : "no",
				"LoopDec" : {"FSMBitwidth" : "461", "FirstState" : "ap_ST_fsm_state181", "LastState" : ["ap_ST_fsm_state183"], "QuitState" : ["ap_ST_fsm_state181"], "PreState" : ["ap_ST_fsm_state180"], "PostState" : ["ap_ST_fsm_pp5_stage0"], "OneDepthLoop" : "0", "OneStateBlock": ""}},
			{"Name" : "CONV_ACCUMULATE_VITIS_LOOP_288_1", "PipelineType" : "pipeline",
				"LoopDec" : {"FSMBitwidth" : "461", "FirstState" : "ap_ST_fsm_pp5_stage0", "FirstStateIter" : "ap_enable_reg_pp5_iter0", "FirstStateBlock" : "ap_block_pp5_stage0_subdone", "LastState" : "ap_ST_fsm_pp5_stage0", "LastStateIter" : "ap_enable_reg_pp5_iter3", "LastStateBlock" : "ap_block_pp5_stage0_subdone", "PreState" : ["ap_ST_fsm_state181"], "QuitState" : "ap_ST_fsm_pp5_stage0", "QuitStateIter" : "ap_enable_reg_pp5_iter3", "QuitStateBlock" : "ap_block_pp5_stage0_subdone", "PostState" : ["ap_ST_fsm_state194"]}},
			{"Name" : "READ_NEIGHBOR_FEATURES", "PipelineType" : "no",
				"LoopDec" : {"FSMBitwidth" : "461", "FirstState" : "ap_ST_fsm_state202", "LastState" : ["ap_ST_fsm_state204"], "QuitState" : ["ap_ST_fsm_state202"], "PreState" : ["ap_ST_fsm_state201"], "PostState" : ["ap_ST_fsm_pp6_stage0"], "OneDepthLoop" : "0", "OneStateBlock": ""}},
			{"Name" : "CONV_ACCUMULATE_VITIS_LOOP_288_1", "PipelineType" : "pipeline",
				"LoopDec" : {"FSMBitwidth" : "461", "FirstState" : "ap_ST_fsm_pp6_stage0", "FirstStateIter" : "ap_enable_reg_pp6_iter0", "FirstStateBlock" : "ap_block_pp6_stage0_subdone", "LastState" : "ap_ST_fsm_pp6_stage0", "LastStateIter" : "ap_enable_reg_pp6_iter3", "LastStateBlock" : "ap_block_pp6_stage0_subdone", "PreState" : ["ap_ST_fsm_state202"], "QuitState" : "ap_ST_fsm_pp6_stage0", "QuitStateIter" : "ap_enable_reg_pp6_iter3", "QuitStateBlock" : "ap_block_pp6_stage0_subdone", "PostState" : ["ap_ST_fsm_state215"]}},
			{"Name" : "READ_NEIGHBOR_FEATURES", "PipelineType" : "no",
				"LoopDec" : {"FSMBitwidth" : "461", "FirstState" : "ap_ST_fsm_state223", "LastState" : ["ap_ST_fsm_state225"], "QuitState" : ["ap_ST_fsm_state223"], "PreState" : ["ap_ST_fsm_state222"], "PostState" : ["ap_ST_fsm_pp7_stage0"], "OneDepthLoop" : "0", "OneStateBlock": ""}},
			{"Name" : "CONV_ACCUMULATE_VITIS_LOOP_288_1", "PipelineType" : "pipeline",
				"LoopDec" : {"FSMBitwidth" : "461", "FirstState" : "ap_ST_fsm_pp7_stage0", "FirstStateIter" : "ap_enable_reg_pp7_iter0", "FirstStateBlock" : "ap_block_pp7_stage0_subdone", "LastState" : "ap_ST_fsm_pp7_stage0", "LastStateIter" : "ap_enable_reg_pp7_iter3", "LastStateBlock" : "ap_block_pp7_stage0_subdone", "PreState" : ["ap_ST_fsm_state223"], "QuitState" : "ap_ST_fsm_pp7_stage0", "QuitStateIter" : "ap_enable_reg_pp7_iter3", "QuitStateBlock" : "ap_block_pp7_stage0_subdone", "PostState" : ["ap_ST_fsm_state236"]}},
			{"Name" : "READ_NEIGHBOR_FEATURES", "PipelineType" : "no",
				"LoopDec" : {"FSMBitwidth" : "461", "FirstState" : "ap_ST_fsm_state244", "LastState" : ["ap_ST_fsm_state246"], "QuitState" : ["ap_ST_fsm_state244"], "PreState" : ["ap_ST_fsm_state243"], "PostState" : ["ap_ST_fsm_pp8_stage0"], "OneDepthLoop" : "0", "OneStateBlock": ""}},
			{"Name" : "CONV_ACCUMULATE_VITIS_LOOP_288_1", "PipelineType" : "pipeline",
				"LoopDec" : {"FSMBitwidth" : "461", "FirstState" : "ap_ST_fsm_pp8_stage0", "FirstStateIter" : "ap_enable_reg_pp8_iter0", "FirstStateBlock" : "ap_block_pp8_stage0_subdone", "LastState" : "ap_ST_fsm_pp8_stage0", "LastStateIter" : "ap_enable_reg_pp8_iter3", "LastStateBlock" : "ap_block_pp8_stage0_subdone", "PreState" : ["ap_ST_fsm_state244"], "QuitState" : "ap_ST_fsm_pp8_stage0", "QuitStateIter" : "ap_enable_reg_pp8_iter3", "QuitStateBlock" : "ap_block_pp8_stage0_subdone", "PostState" : ["ap_ST_fsm_state257"]}},
			{"Name" : "READ_NEIGHBOR_FEATURES", "PipelineType" : "no",
				"LoopDec" : {"FSMBitwidth" : "461", "FirstState" : "ap_ST_fsm_state265", "LastState" : ["ap_ST_fsm_state267"], "QuitState" : ["ap_ST_fsm_state265"], "PreState" : ["ap_ST_fsm_state264"], "PostState" : ["ap_ST_fsm_pp9_stage0"], "OneDepthLoop" : "0", "OneStateBlock": ""}},
			{"Name" : "CONV_ACCUMULATE_VITIS_LOOP_288_1", "PipelineType" : "pipeline",
				"LoopDec" : {"FSMBitwidth" : "461", "FirstState" : "ap_ST_fsm_pp9_stage0", "FirstStateIter" : "ap_enable_reg_pp9_iter0", "FirstStateBlock" : "ap_block_pp9_stage0_subdone", "LastState" : "ap_ST_fsm_pp9_stage0", "LastStateIter" : "ap_enable_reg_pp9_iter3", "LastStateBlock" : "ap_block_pp9_stage0_subdone", "PreState" : ["ap_ST_fsm_state265"], "QuitState" : "ap_ST_fsm_pp9_stage0", "QuitStateIter" : "ap_enable_reg_pp9_iter3", "QuitStateBlock" : "ap_block_pp9_stage0_subdone", "PostState" : ["ap_ST_fsm_state278"]}},
			{"Name" : "READ_NEIGHBOR_FEATURES", "PipelineType" : "no",
				"LoopDec" : {"FSMBitwidth" : "461", "FirstState" : "ap_ST_fsm_state286", "LastState" : ["ap_ST_fsm_state288"], "QuitState" : ["ap_ST_fsm_state286"], "PreState" : ["ap_ST_fsm_state285"], "PostState" : ["ap_ST_fsm_pp10_stage0"], "OneDepthLoop" : "0", "OneStateBlock": ""}},
			{"Name" : "CONV_ACCUMULATE_VITIS_LOOP_288_1", "PipelineType" : "pipeline",
				"LoopDec" : {"FSMBitwidth" : "461", "FirstState" : "ap_ST_fsm_pp10_stage0", "FirstStateIter" : "ap_enable_reg_pp10_iter0", "FirstStateBlock" : "ap_block_pp10_stage0_subdone", "LastState" : "ap_ST_fsm_pp10_stage0", "LastStateIter" : "ap_enable_reg_pp10_iter3", "LastStateBlock" : "ap_block_pp10_stage0_subdone", "PreState" : ["ap_ST_fsm_state286"], "QuitState" : "ap_ST_fsm_pp10_stage0", "QuitStateIter" : "ap_enable_reg_pp10_iter3", "QuitStateBlock" : "ap_block_pp10_stage0_subdone", "PostState" : ["ap_ST_fsm_state299"]}},
			{"Name" : "READ_NEIGHBOR_FEATURES", "PipelineType" : "no",
				"LoopDec" : {"FSMBitwidth" : "461", "FirstState" : "ap_ST_fsm_state307", "LastState" : ["ap_ST_fsm_state309"], "QuitState" : ["ap_ST_fsm_state307"], "PreState" : ["ap_ST_fsm_state306"], "PostState" : ["ap_ST_fsm_pp11_stage0"], "OneDepthLoop" : "0", "OneStateBlock": ""}},
			{"Name" : "CONV_ACCUMULATE_VITIS_LOOP_288_1", "PipelineType" : "pipeline",
				"LoopDec" : {"FSMBitwidth" : "461", "FirstState" : "ap_ST_fsm_pp11_stage0", "FirstStateIter" : "ap_enable_reg_pp11_iter0", "FirstStateBlock" : "ap_block_pp11_stage0_subdone", "LastState" : "ap_ST_fsm_pp11_stage0", "LastStateIter" : "ap_enable_reg_pp11_iter3", "LastStateBlock" : "ap_block_pp11_stage0_subdone", "PreState" : ["ap_ST_fsm_state307"], "QuitState" : "ap_ST_fsm_pp11_stage0", "QuitStateIter" : "ap_enable_reg_pp11_iter3", "QuitStateBlock" : "ap_block_pp11_stage0_subdone", "PostState" : ["ap_ST_fsm_state320"]}},
			{"Name" : "READ_NEIGHBOR_FEATURES", "PipelineType" : "no",
				"LoopDec" : {"FSMBitwidth" : "461", "FirstState" : "ap_ST_fsm_state328", "LastState" : ["ap_ST_fsm_state330"], "QuitState" : ["ap_ST_fsm_state328"], "PreState" : ["ap_ST_fsm_state327"], "PostState" : ["ap_ST_fsm_pp12_stage0"], "OneDepthLoop" : "0", "OneStateBlock": ""}},
			{"Name" : "CONV_ACCUMULATE_VITIS_LOOP_288_1", "PipelineType" : "pipeline",
				"LoopDec" : {"FSMBitwidth" : "461", "FirstState" : "ap_ST_fsm_pp12_stage0", "FirstStateIter" : "ap_enable_reg_pp12_iter0", "FirstStateBlock" : "ap_block_pp12_stage0_subdone", "LastState" : "ap_ST_fsm_pp12_stage0", "LastStateIter" : "ap_enable_reg_pp12_iter3", "LastStateBlock" : "ap_block_pp12_stage0_subdone", "PreState" : ["ap_ST_fsm_state328"], "QuitState" : "ap_ST_fsm_pp12_stage0", "QuitStateIter" : "ap_enable_reg_pp12_iter3", "QuitStateBlock" : "ap_block_pp12_stage0_subdone", "PostState" : ["ap_ST_fsm_state341"]}},
			{"Name" : "READ_NEIGHBOR_FEATURES", "PipelineType" : "no",
				"LoopDec" : {"FSMBitwidth" : "461", "FirstState" : "ap_ST_fsm_state349", "LastState" : ["ap_ST_fsm_state351"], "QuitState" : ["ap_ST_fsm_state349"], "PreState" : ["ap_ST_fsm_state348"], "PostState" : ["ap_ST_fsm_pp13_stage0"], "OneDepthLoop" : "0", "OneStateBlock": ""}},
			{"Name" : "CONV_ACCUMULATE_VITIS_LOOP_288_1", "PipelineType" : "pipeline",
				"LoopDec" : {"FSMBitwidth" : "461", "FirstState" : "ap_ST_fsm_pp13_stage0", "FirstStateIter" : "ap_enable_reg_pp13_iter0", "FirstStateBlock" : "ap_block_pp13_stage0_subdone", "LastState" : "ap_ST_fsm_pp13_stage0", "LastStateIter" : "ap_enable_reg_pp13_iter3", "LastStateBlock" : "ap_block_pp13_stage0_subdone", "PreState" : ["ap_ST_fsm_state349"], "QuitState" : "ap_ST_fsm_pp13_stage0", "QuitStateIter" : "ap_enable_reg_pp13_iter3", "QuitStateBlock" : "ap_block_pp13_stage0_subdone", "PostState" : ["ap_ST_fsm_state362"]}},
			{"Name" : "READ_NEIGHBOR_FEATURES", "PipelineType" : "no",
				"LoopDec" : {"FSMBitwidth" : "461", "FirstState" : "ap_ST_fsm_state370", "LastState" : ["ap_ST_fsm_state372"], "QuitState" : ["ap_ST_fsm_state370"], "PreState" : ["ap_ST_fsm_state369"], "PostState" : ["ap_ST_fsm_pp14_stage0"], "OneDepthLoop" : "0", "OneStateBlock": ""}},
			{"Name" : "CONV_ACCUMULATE_VITIS_LOOP_288_1", "PipelineType" : "pipeline",
				"LoopDec" : {"FSMBitwidth" : "461", "FirstState" : "ap_ST_fsm_pp14_stage0", "FirstStateIter" : "ap_enable_reg_pp14_iter0", "FirstStateBlock" : "ap_block_pp14_stage0_subdone", "LastState" : "ap_ST_fsm_pp14_stage0", "LastStateIter" : "ap_enable_reg_pp14_iter3", "LastStateBlock" : "ap_block_pp14_stage0_subdone", "PreState" : ["ap_ST_fsm_state370"], "QuitState" : "ap_ST_fsm_pp14_stage0", "QuitStateIter" : "ap_enable_reg_pp14_iter3", "QuitStateBlock" : "ap_block_pp14_stage0_subdone", "PostState" : ["ap_ST_fsm_state383"]}},
			{"Name" : "READ_NEIGHBOR_FEATURES", "PipelineType" : "no",
				"LoopDec" : {"FSMBitwidth" : "461", "FirstState" : "ap_ST_fsm_state391", "LastState" : ["ap_ST_fsm_state393"], "QuitState" : ["ap_ST_fsm_state391"], "PreState" : ["ap_ST_fsm_state390"], "PostState" : ["ap_ST_fsm_pp15_stage0"], "OneDepthLoop" : "0", "OneStateBlock": ""}},
			{"Name" : "CONV_ACCUMULATE_VITIS_LOOP_288_1", "PipelineType" : "pipeline",
				"LoopDec" : {"FSMBitwidth" : "461", "FirstState" : "ap_ST_fsm_pp15_stage0", "FirstStateIter" : "ap_enable_reg_pp15_iter0", "FirstStateBlock" : "ap_block_pp15_stage0_subdone", "LastState" : "ap_ST_fsm_pp15_stage0", "LastStateIter" : "ap_enable_reg_pp15_iter3", "LastStateBlock" : "ap_block_pp15_stage0_subdone", "PreState" : ["ap_ST_fsm_state391"], "QuitState" : "ap_ST_fsm_pp15_stage0", "QuitStateIter" : "ap_enable_reg_pp15_iter3", "QuitStateBlock" : "ap_block_pp15_stage0_subdone", "PostState" : ["ap_ST_fsm_state404"]}},
			{"Name" : "READ_NEIGHBOR_FEATURES", "PipelineType" : "no",
				"LoopDec" : {"FSMBitwidth" : "461", "FirstState" : "ap_ST_fsm_state412", "LastState" : ["ap_ST_fsm_state414"], "QuitState" : ["ap_ST_fsm_state412"], "PreState" : ["ap_ST_fsm_state411"], "PostState" : ["ap_ST_fsm_pp16_stage0"], "OneDepthLoop" : "0", "OneStateBlock": ""}},
			{"Name" : "CONV_ACCUMULATE_VITIS_LOOP_288_1", "PipelineType" : "pipeline",
				"LoopDec" : {"FSMBitwidth" : "461", "FirstState" : "ap_ST_fsm_pp16_stage0", "FirstStateIter" : "ap_enable_reg_pp16_iter0", "FirstStateBlock" : "ap_block_pp16_stage0_subdone", "LastState" : "ap_ST_fsm_pp16_stage0", "LastStateIter" : "ap_enable_reg_pp16_iter3", "LastStateBlock" : "ap_block_pp16_stage0_subdone", "PreState" : ["ap_ST_fsm_state412"], "QuitState" : "ap_ST_fsm_pp16_stage0", "QuitStateIter" : "ap_enable_reg_pp16_iter3", "QuitStateBlock" : "ap_block_pp16_stage0_subdone", "PostState" : ["ap_ST_fsm_state425"]}},
			{"Name" : "READ_NEIGHBOR_FEATURES", "PipelineType" : "no",
				"LoopDec" : {"FSMBitwidth" : "461", "FirstState" : "ap_ST_fsm_state433", "LastState" : ["ap_ST_fsm_state435"], "QuitState" : ["ap_ST_fsm_state433"], "PreState" : ["ap_ST_fsm_state432"], "PostState" : ["ap_ST_fsm_pp17_stage0"], "OneDepthLoop" : "0", "OneStateBlock": ""}},
			{"Name" : "CONV_ACCUMULATE_VITIS_LOOP_288_1", "PipelineType" : "pipeline",
				"LoopDec" : {"FSMBitwidth" : "461", "FirstState" : "ap_ST_fsm_pp17_stage0", "FirstStateIter" : "ap_enable_reg_pp17_iter0", "FirstStateBlock" : "ap_block_pp17_stage0_subdone", "LastState" : "ap_ST_fsm_pp17_stage0", "LastStateIter" : "ap_enable_reg_pp17_iter3", "LastStateBlock" : "ap_block_pp17_stage0_subdone", "PreState" : ["ap_ST_fsm_state433"], "QuitState" : "ap_ST_fsm_pp17_stage0", "QuitStateIter" : "ap_enable_reg_pp17_iter3", "QuitStateBlock" : "ap_block_pp17_stage0_subdone", "PostState" : ["ap_ST_fsm_state446"]}},
			{"Name" : "READ_NEIGHBOR_FEATURES", "PipelineType" : "no",
				"LoopDec" : {"FSMBitwidth" : "461", "FirstState" : "ap_ST_fsm_state454", "LastState" : ["ap_ST_fsm_state456"], "QuitState" : ["ap_ST_fsm_state454"], "PreState" : ["ap_ST_fsm_state453"], "PostState" : ["ap_ST_fsm_pp18_stage0"], "OneDepthLoop" : "0", "OneStateBlock": ""}},
			{"Name" : "CONV_ACCUMULATE_VITIS_LOOP_288_1", "PipelineType" : "pipeline",
				"LoopDec" : {"FSMBitwidth" : "461", "FirstState" : "ap_ST_fsm_pp18_stage0", "FirstStateIter" : "ap_enable_reg_pp18_iter0", "FirstStateBlock" : "ap_block_pp18_stage0_subdone", "LastState" : "ap_ST_fsm_pp18_stage0", "LastStateIter" : "ap_enable_reg_pp18_iter3", "LastStateBlock" : "ap_block_pp18_stage0_subdone", "PreState" : ["ap_ST_fsm_state454"], "QuitState" : "ap_ST_fsm_pp18_stage0", "QuitStateIter" : "ap_enable_reg_pp18_iter3", "QuitStateBlock" : "ap_block_pp18_stage0_subdone", "PostState" : ["ap_ST_fsm_state467"]}},
			{"Name" : "READ_NEIGHBOR_FEATURES", "PipelineType" : "no",
				"LoopDec" : {"FSMBitwidth" : "461", "FirstState" : "ap_ST_fsm_state475", "LastState" : ["ap_ST_fsm_state477"], "QuitState" : ["ap_ST_fsm_state475"], "PreState" : ["ap_ST_fsm_state474"], "PostState" : ["ap_ST_fsm_pp19_stage0"], "OneDepthLoop" : "0", "OneStateBlock": ""}},
			{"Name" : "CONV_ACCUMULATE_VITIS_LOOP_288_1", "PipelineType" : "pipeline",
				"LoopDec" : {"FSMBitwidth" : "461", "FirstState" : "ap_ST_fsm_pp19_stage0", "FirstStateIter" : "ap_enable_reg_pp19_iter0", "FirstStateBlock" : "ap_block_pp19_stage0_subdone", "LastState" : "ap_ST_fsm_pp19_stage0", "LastStateIter" : "ap_enable_reg_pp19_iter3", "LastStateBlock" : "ap_block_pp19_stage0_subdone", "PreState" : ["ap_ST_fsm_state475"], "QuitState" : "ap_ST_fsm_pp19_stage0", "QuitStateIter" : "ap_enable_reg_pp19_iter3", "QuitStateBlock" : "ap_block_pp19_stage0_subdone", "PostState" : ["ap_ST_fsm_state488"]}},
			{"Name" : "READ_NEIGHBOR_FEATURES", "PipelineType" : "no",
				"LoopDec" : {"FSMBitwidth" : "461", "FirstState" : "ap_ST_fsm_state496", "LastState" : ["ap_ST_fsm_state498"], "QuitState" : ["ap_ST_fsm_state496"], "PreState" : ["ap_ST_fsm_state495"], "PostState" : ["ap_ST_fsm_pp20_stage0"], "OneDepthLoop" : "0", "OneStateBlock": ""}},
			{"Name" : "CONV_ACCUMULATE_VITIS_LOOP_288_1", "PipelineType" : "pipeline",
				"LoopDec" : {"FSMBitwidth" : "461", "FirstState" : "ap_ST_fsm_pp20_stage0", "FirstStateIter" : "ap_enable_reg_pp20_iter0", "FirstStateBlock" : "ap_block_pp20_stage0_subdone", "LastState" : "ap_ST_fsm_pp20_stage0", "LastStateIter" : "ap_enable_reg_pp20_iter3", "LastStateBlock" : "ap_block_pp20_stage0_subdone", "PreState" : ["ap_ST_fsm_state496"], "QuitState" : "ap_ST_fsm_pp20_stage0", "QuitStateIter" : "ap_enable_reg_pp20_iter3", "QuitStateBlock" : "ap_block_pp20_stage0_subdone", "PostState" : ["ap_ST_fsm_state509"]}},
			{"Name" : "READ_NEIGHBOR_FEATURES", "PipelineType" : "no",
				"LoopDec" : {"FSMBitwidth" : "461", "FirstState" : "ap_ST_fsm_state517", "LastState" : ["ap_ST_fsm_state519"], "QuitState" : ["ap_ST_fsm_state517"], "PreState" : ["ap_ST_fsm_state516"], "PostState" : ["ap_ST_fsm_pp21_stage0"], "OneDepthLoop" : "0", "OneStateBlock": ""}},
			{"Name" : "CONV_ACCUMULATE_VITIS_LOOP_288_1", "PipelineType" : "pipeline",
				"LoopDec" : {"FSMBitwidth" : "461", "FirstState" : "ap_ST_fsm_pp21_stage0", "FirstStateIter" : "ap_enable_reg_pp21_iter0", "FirstStateBlock" : "ap_block_pp21_stage0_subdone", "LastState" : "ap_ST_fsm_pp21_stage0", "LastStateIter" : "ap_enable_reg_pp21_iter3", "LastStateBlock" : "ap_block_pp21_stage0_subdone", "PreState" : ["ap_ST_fsm_state517"], "QuitState" : "ap_ST_fsm_pp21_stage0", "QuitStateIter" : "ap_enable_reg_pp21_iter3", "QuitStateBlock" : "ap_block_pp21_stage0_subdone", "PostState" : ["ap_ST_fsm_state530"]}},
			{"Name" : "READ_NEIGHBOR_FEATURES", "PipelineType" : "no",
				"LoopDec" : {"FSMBitwidth" : "461", "FirstState" : "ap_ST_fsm_state538", "LastState" : ["ap_ST_fsm_state540"], "QuitState" : ["ap_ST_fsm_state538"], "PreState" : ["ap_ST_fsm_state537"], "PostState" : ["ap_ST_fsm_pp22_stage0"], "OneDepthLoop" : "0", "OneStateBlock": ""}},
			{"Name" : "CONV_ACCUMULATE_VITIS_LOOP_288_1", "PipelineType" : "pipeline",
				"LoopDec" : {"FSMBitwidth" : "461", "FirstState" : "ap_ST_fsm_pp22_stage0", "FirstStateIter" : "ap_enable_reg_pp22_iter0", "FirstStateBlock" : "ap_block_pp22_stage0_subdone", "LastState" : "ap_ST_fsm_pp22_stage0", "LastStateIter" : "ap_enable_reg_pp22_iter3", "LastStateBlock" : "ap_block_pp22_stage0_subdone", "PreState" : ["ap_ST_fsm_state538"], "QuitState" : "ap_ST_fsm_pp22_stage0", "QuitStateIter" : "ap_enable_reg_pp22_iter3", "QuitStateBlock" : "ap_block_pp22_stage0_subdone", "PostState" : ["ap_ST_fsm_state551"]}},
			{"Name" : "READ_NEIGHBOR_FEATURES", "PipelineType" : "no",
				"LoopDec" : {"FSMBitwidth" : "461", "FirstState" : "ap_ST_fsm_state559", "LastState" : ["ap_ST_fsm_state561"], "QuitState" : ["ap_ST_fsm_state559"], "PreState" : ["ap_ST_fsm_state558"], "PostState" : ["ap_ST_fsm_pp23_stage0"], "OneDepthLoop" : "0", "OneStateBlock": ""}},
			{"Name" : "CONV_ACCUMULATE_VITIS_LOOP_288_1", "PipelineType" : "pipeline",
				"LoopDec" : {"FSMBitwidth" : "461", "FirstState" : "ap_ST_fsm_pp23_stage0", "FirstStateIter" : "ap_enable_reg_pp23_iter0", "FirstStateBlock" : "ap_block_pp23_stage0_subdone", "LastState" : "ap_ST_fsm_pp23_stage0", "LastStateIter" : "ap_enable_reg_pp23_iter3", "LastStateBlock" : "ap_block_pp23_stage0_subdone", "PreState" : ["ap_ST_fsm_state559"], "QuitState" : "ap_ST_fsm_pp23_stage0", "QuitStateIter" : "ap_enable_reg_pp23_iter3", "QuitStateBlock" : "ap_block_pp23_stage0_subdone", "PostState" : ["ap_ST_fsm_state572"]}},
			{"Name" : "READ_NEIGHBOR_FEATURES", "PipelineType" : "no",
				"LoopDec" : {"FSMBitwidth" : "461", "FirstState" : "ap_ST_fsm_state580", "LastState" : ["ap_ST_fsm_state582"], "QuitState" : ["ap_ST_fsm_state580"], "PreState" : ["ap_ST_fsm_state579"], "PostState" : ["ap_ST_fsm_pp24_stage0"], "OneDepthLoop" : "0", "OneStateBlock": ""}},
			{"Name" : "CONV_ACCUMULATE_VITIS_LOOP_288_1", "PipelineType" : "pipeline",
				"LoopDec" : {"FSMBitwidth" : "461", "FirstState" : "ap_ST_fsm_pp24_stage0", "FirstStateIter" : "ap_enable_reg_pp24_iter0", "FirstStateBlock" : "ap_block_pp24_stage0_subdone", "LastState" : "ap_ST_fsm_pp24_stage0", "LastStateIter" : "ap_enable_reg_pp24_iter3", "LastStateBlock" : "ap_block_pp24_stage0_subdone", "PreState" : ["ap_ST_fsm_state580"], "QuitState" : "ap_ST_fsm_pp24_stage0", "QuitStateIter" : "ap_enable_reg_pp24_iter3", "QuitStateBlock" : "ap_block_pp24_stage0_subdone", "PostState" : ["ap_ST_fsm_state593"]}},
			{"Name" : "READ_NEIGHBOR_FEATURES", "PipelineType" : "no",
				"LoopDec" : {"FSMBitwidth" : "461", "FirstState" : "ap_ST_fsm_state601", "LastState" : ["ap_ST_fsm_state603"], "QuitState" : ["ap_ST_fsm_state601"], "PreState" : ["ap_ST_fsm_state600"], "PostState" : ["ap_ST_fsm_pp25_stage0"], "OneDepthLoop" : "0", "OneStateBlock": ""}},
			{"Name" : "CONV_ACCUMULATE_VITIS_LOOP_288_1", "PipelineType" : "pipeline",
				"LoopDec" : {"FSMBitwidth" : "461", "FirstState" : "ap_ST_fsm_pp25_stage0", "FirstStateIter" : "ap_enable_reg_pp25_iter0", "FirstStateBlock" : "ap_block_pp25_stage0_subdone", "LastState" : "ap_ST_fsm_pp25_stage0", "LastStateIter" : "ap_enable_reg_pp25_iter3", "LastStateBlock" : "ap_block_pp25_stage0_subdone", "PreState" : ["ap_ST_fsm_state601"], "QuitState" : "ap_ST_fsm_pp25_stage0", "QuitStateIter" : "ap_enable_reg_pp25_iter3", "QuitStateBlock" : "ap_block_pp25_stage0_subdone", "PostState" : ["ap_ST_fsm_state614"]}},
			{"Name" : "READ_NEIGHBOR_FEATURES", "PipelineType" : "no",
				"LoopDec" : {"FSMBitwidth" : "461", "FirstState" : "ap_ST_fsm_state622", "LastState" : ["ap_ST_fsm_state624"], "QuitState" : ["ap_ST_fsm_state622"], "PreState" : ["ap_ST_fsm_state621"], "PostState" : ["ap_ST_fsm_pp26_stage0"], "OneDepthLoop" : "0", "OneStateBlock": ""}},
			{"Name" : "CONV_ACCUMULATE_VITIS_LOOP_288_1", "PipelineType" : "pipeline",
				"LoopDec" : {"FSMBitwidth" : "461", "FirstState" : "ap_ST_fsm_pp26_stage0", "FirstStateIter" : "ap_enable_reg_pp26_iter0", "FirstStateBlock" : "ap_block_pp26_stage0_subdone", "LastState" : "ap_ST_fsm_pp26_stage0", "LastStateIter" : "ap_enable_reg_pp26_iter3", "LastStateBlock" : "ap_block_pp26_stage0_subdone", "PreState" : ["ap_ST_fsm_state622"], "QuitState" : "ap_ST_fsm_pp26_stage0", "QuitStateIter" : "ap_enable_reg_pp26_iter3", "QuitStateBlock" : "ap_block_pp26_stage0_subdone", "PostState" : ["ap_ST_fsm_state635"]}},
			{"Name" : "RELU_ACTIVATION", "PipelineType" : "no",
				"LoopDec" : {"FSMBitwidth" : "461", "FirstState" : "ap_ST_fsm_state636", "LastState" : ["ap_ST_fsm_state638"], "QuitState" : ["ap_ST_fsm_state636"], "PreState" : ["ap_ST_fsm_state635"], "PostState" : ["ap_ST_fsm_state639"], "OneDepthLoop" : "0", "OneStateBlock": ""}},
			{"Name" : "WRITE_OUTPUT_CROSS_ROW", "PipelineType" : "pipeline",
				"LoopDec" : {"FSMBitwidth" : "461", "FirstState" : "ap_ST_fsm_pp28_stage0", "FirstStateIter" : "ap_enable_reg_pp28_iter0", "FirstStateBlock" : "ap_block_pp28_stage0_subdone", "LastState" : "ap_ST_fsm_pp28_stage0", "LastStateIter" : "ap_enable_reg_pp28_iter2", "LastStateBlock" : "ap_block_pp28_stage0_subdone", "PreState" : ["ap_ST_fsm_state639"], "QuitState" : "ap_ST_fsm_pp28_stage0", "QuitStateIter" : "ap_enable_reg_pp28_iter2", "QuitStateBlock" : "ap_block_pp28_stage0_subdone", "PostState" : ["ap_ST_fsm_state651"]}},
			{"Name" : "WRITE_OUTPUT_DIRECT", "PipelineType" : "pipeline",
				"LoopDec" : {"FSMBitwidth" : "461", "FirstState" : "ap_ST_fsm_pp27_stage0", "FirstStateIter" : "ap_enable_reg_pp27_iter0", "FirstStateBlock" : "ap_block_pp27_stage0_subdone", "LastState" : "ap_ST_fsm_pp27_stage0", "LastStateIter" : "ap_enable_reg_pp27_iter2", "LastStateBlock" : "ap_block_pp27_stage0_subdone", "PreState" : ["ap_ST_fsm_state639"], "QuitState" : "ap_ST_fsm_pp27_stage0", "QuitStateIter" : "ap_enable_reg_pp27_iter2", "QuitStateBlock" : "ap_block_pp27_stage0_subdone", "PostState" : ["ap_ST_fsm_state643"]}},
			{"Name" : "PROCESS_PRUNED_VOXELS", "PipelineType" : "no",
				"LoopDec" : {"FSMBitwidth" : "461", "FirstState" : "ap_ST_fsm_state67", "LastState" : ["ap_ST_fsm_state647"], "QuitState" : ["ap_ST_fsm_state67"], "PreState" : ["ap_ST_fsm_state66"], "PostState" : ["ap_ST_fsm_state1"], "OneDepthLoop" : "0", "OneStateBlock": ""}}]},
	{"ID" : "29", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_layer_convolution_with_persistent_accelerator_fu_496.output_features_U", "Parent" : "28"},
	{"ID" : "30", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_layer_convolution_with_persistent_accelerator_fu_496.neighbor_features_U", "Parent" : "28"},
	{"ID" : "31", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_layer_convolution_with_persistent_accelerator_fu_496.grp_layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS_fu_3295", "Parent" : "28",
		"CDFG" : "layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1", "real_start" : "0",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "33", "EstimateLatencyMax" : "2049",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"IsBlackBox" : "0",
		"Port" : [
			{"Name" : "config_output_channels_val", "Type" : "None", "Direction" : "I"},
			{"Name" : "layer_biases_12", "Type" : "Bram", "Direction" : "I"},
			{"Name" : "output_features", "Type" : "Memory", "Direction" : "O"}],
		"Loop" : [
			{"Name" : "INIT_OUTPUT_BIAS", "PipelineType" : "no",
				"LoopDec" : {"FSMBitwidth" : "3", "FirstState" : "ap_ST_fsm_state2", "LastState" : ["ap_ST_fsm_state3"], "QuitState" : ["ap_ST_fsm_state2"], "PreState" : ["ap_ST_fsm_state1"], "PostState" : ["ap_ST_fsm_state1"], "OneDepthLoop" : "0", "OneStateBlock": ""}}]},
	{"ID" : "32", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_layer_convolution_with_persistent_accelerator_fu_496.grp_layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES_fu_3303", "Parent" : "28",
		"CDFG" : "layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1", "real_start" : "0",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "10", "EstimateLatencyMax" : "3073",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"IsBlackBox" : "0",
		"Port" : [
			{"Name" : "config_input_channels_val", "Type" : "None", "Direction" : "I"},
			{"Name" : "gmem_write", "Type" : "MAXI", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "gmem_write_blk_n_R", "Type" : "RtlSignal"}]},
			{"Name" : "p_cast_cast", "Type" : "None", "Direction" : "I"},
			{"Name" : "neighbor_features", "Type" : "Memory", "Direction" : "O"}],
		"Loop" : [
			{"Name" : "READ_NEIGHBOR_FEATURES", "PipelineType" : "no",
				"LoopDec" : {"FSMBitwidth" : "4", "FirstState" : "ap_ST_fsm_state2", "LastState" : ["ap_ST_fsm_state4"], "QuitState" : ["ap_ST_fsm_state2"], "PreState" : ["ap_ST_fsm_state1"], "PostState" : ["ap_ST_fsm_state1"], "OneDepthLoop" : "0", "OneStateBlock": ""}}]},
	{"ID" : "33", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_layer_convolution_with_persistent_accelerator_fu_496.fadd_32ns_32ns_32_4_full_dsp_1_U50", "Parent" : "28"},
	{"ID" : "34", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_layer_convolution_with_persistent_accelerator_fu_496.fmul_32ns_32ns_32_3_max_dsp_1_U51", "Parent" : "28"},
	{"ID" : "35", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_layer_convolution_with_persistent_accelerator_fu_496.fcmp_32ns_32ns_1_2_no_dsp_1_U52", "Parent" : "28"},
	{"ID" : "36", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_layer_convolution_with_persistent_accelerator_fu_496.mul_11ns_42s_42_1_1_U53", "Parent" : "28"},
	{"ID" : "37", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_layer_convolution_with_persistent_accelerator_fu_496.mul_11ns_42s_42_1_1_U54", "Parent" : "28"},
	{"ID" : "38", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_layer_convolution_with_persistent_accelerator_fu_496.mul_11ns_42s_42_1_1_U55", "Parent" : "28"},
	{"ID" : "39", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_layer_convolution_with_persistent_accelerator_fu_496.mul_11ns_42s_42_1_1_U56", "Parent" : "28"},
	{"ID" : "40", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_layer_convolution_with_persistent_accelerator_fu_496.mul_11ns_42s_42_1_1_U57", "Parent" : "28"},
	{"ID" : "41", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_layer_convolution_with_persistent_accelerator_fu_496.mul_11ns_42s_42_1_1_U58", "Parent" : "28"},
	{"ID" : "42", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_layer_convolution_with_persistent_accelerator_fu_496.mul_11ns_42s_42_1_1_U59", "Parent" : "28"},
	{"ID" : "43", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_layer_convolution_with_persistent_accelerator_fu_496.mul_11ns_42s_42_1_1_U60", "Parent" : "28"},
	{"ID" : "44", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_layer_convolution_with_persistent_accelerator_fu_496.mul_11ns_42s_42_1_1_U61", "Parent" : "28"},
	{"ID" : "45", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_layer_convolution_with_persistent_accelerator_fu_496.mul_11ns_42s_42_1_1_U62", "Parent" : "28"},
	{"ID" : "46", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_layer_convolution_with_persistent_accelerator_fu_496.mul_11ns_42s_42_1_1_U63", "Parent" : "28"},
	{"ID" : "47", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_layer_convolution_with_persistent_accelerator_fu_496.mul_11ns_42s_42_1_1_U64", "Parent" : "28"},
	{"ID" : "48", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_layer_convolution_with_persistent_accelerator_fu_496.mul_11ns_42s_42_1_1_U65", "Parent" : "28"},
	{"ID" : "49", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_layer_convolution_with_persistent_accelerator_fu_496.mul_11ns_42s_42_1_1_U66", "Parent" : "28"},
	{"ID" : "50", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_layer_convolution_with_persistent_accelerator_fu_496.mul_11ns_42s_42_1_1_U67", "Parent" : "28"},
	{"ID" : "51", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_layer_convolution_with_persistent_accelerator_fu_496.mul_11ns_42s_42_1_1_U68", "Parent" : "28"},
	{"ID" : "52", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_layer_convolution_with_persistent_accelerator_fu_496.mul_11ns_42s_42_1_1_U69", "Parent" : "28"},
	{"ID" : "53", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_layer_convolution_with_persistent_accelerator_fu_496.mul_11ns_42s_42_1_1_U70", "Parent" : "28"},
	{"ID" : "54", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_layer_convolution_with_persistent_accelerator_fu_496.mul_11ns_42s_42_1_1_U71", "Parent" : "28"},
	{"ID" : "55", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_layer_convolution_with_persistent_accelerator_fu_496.urem_60s_32ns_42_64_seq_1_U72", "Parent" : "28"},
	{"ID" : "56", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_layer_convolution_with_persistent_accelerator_fu_496.urem_60s_32ns_42_64_seq_1_U73", "Parent" : "28"},
	{"ID" : "57", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_layer_convolution_with_persistent_accelerator_fu_496.urem_60s_32ns_42_64_seq_1_U74", "Parent" : "28"},
	{"ID" : "58", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_layer_convolution_with_persistent_accelerator_fu_496.urem_60s_32ns_42_64_seq_1_U75", "Parent" : "28"},
	{"ID" : "59", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_layer_convolution_with_persistent_accelerator_fu_496.urem_60s_32ns_42_64_seq_1_U76", "Parent" : "28"},
	{"ID" : "60", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_layer_convolution_with_persistent_accelerator_fu_496.urem_60s_32ns_42_64_seq_1_U77", "Parent" : "28"},
	{"ID" : "61", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_layer_convolution_with_persistent_accelerator_fu_496.urem_60s_32ns_42_64_seq_1_U78", "Parent" : "28"},
	{"ID" : "62", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_layer_convolution_with_persistent_accelerator_fu_496.urem_60s_32ns_42_64_seq_1_U79", "Parent" : "28"},
	{"ID" : "63", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_layer_convolution_with_persistent_accelerator_fu_496.urem_60s_32ns_42_64_seq_1_U80", "Parent" : "28"},
	{"ID" : "64", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_layer_convolution_with_persistent_accelerator_fu_496.urem_59s_32ns_42_63_seq_1_U81", "Parent" : "28"},
	{"ID" : "65", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_layer_convolution_with_persistent_accelerator_fu_496.urem_59s_32ns_42_63_seq_1_U82", "Parent" : "28"},
	{"ID" : "66", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_layer_convolution_with_persistent_accelerator_fu_496.urem_59s_32ns_42_63_seq_1_U83", "Parent" : "28"},
	{"ID" : "67", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_layer_convolution_with_persistent_accelerator_fu_496.urem_59s_32ns_42_63_seq_1_U84", "Parent" : "28"},
	{"ID" : "68", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_layer_convolution_with_persistent_accelerator_fu_496.urem_59s_32ns_42_63_seq_1_U85", "Parent" : "28"},
	{"ID" : "69", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_layer_convolution_with_persistent_accelerator_fu_496.urem_59s_32ns_42_63_seq_1_U86", "Parent" : "28"},
	{"ID" : "70", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_layer_convolution_with_persistent_accelerator_fu_496.urem_58s_32ns_42_62_seq_1_U87", "Parent" : "28"},
	{"ID" : "71", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_layer_convolution_with_persistent_accelerator_fu_496.urem_58s_32ns_42_62_seq_1_U88", "Parent" : "28"},
	{"ID" : "72", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_layer_convolution_with_persistent_accelerator_fu_496.urem_58s_32ns_42_62_seq_1_U89", "Parent" : "28"},
	{"ID" : "73", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_layer_convolution_with_persistent_accelerator_fu_496.urem_58s_32ns_42_62_seq_1_U90", "Parent" : "28"},
	{"ID" : "74", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_layer_convolution_with_persistent_accelerator_fu_496.urem_4ns_32ns_13_8_seq_1_U91", "Parent" : "28"},
	{"ID" : "75", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_layer_convolution_with_persistent_accelerator_fu_496.urem_3ns_32ns_12_7_seq_1_U92", "Parent" : "28"},
	{"ID" : "76", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_layer_convolution_with_persistent_accelerator_fu_496.urem_4ns_32ns_13_8_seq_1_U93", "Parent" : "28"},
	{"ID" : "77", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_layer_convolution_with_persistent_accelerator_fu_496.urem_1ns_32ns_1_5_seq_1_U94", "Parent" : "28"},
	{"ID" : "78", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_layer_convolution_with_persistent_accelerator_fu_496.urem_4ns_32ns_13_8_seq_1_U95", "Parent" : "28"},
	{"ID" : "79", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_layer_convolution_with_persistent_accelerator_fu_496.urem_3ns_32ns_12_7_seq_1_U96", "Parent" : "28"},
	{"ID" : "80", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_layer_convolution_with_persistent_accelerator_fu_496.urem_4ns_32ns_13_8_seq_1_U97", "Parent" : "28"},
	{"ID" : "81", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_layer_convolution_with_persistent_accelerator_fu_496.mul_11ns_13s_13_1_1_U98", "Parent" : "28"},
	{"ID" : "82", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_layer_convolution_with_persistent_accelerator_fu_496.mul_11ns_12s_12_1_1_U99", "Parent" : "28"},
	{"ID" : "83", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_layer_convolution_with_persistent_accelerator_fu_496.mul_11ns_13s_13_1_1_U100", "Parent" : "28"},
	{"ID" : "84", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_layer_convolution_with_persistent_accelerator_fu_496.mul_11ns_13s_13_1_1_U101", "Parent" : "28"},
	{"ID" : "85", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_layer_convolution_with_persistent_accelerator_fu_496.mul_11ns_12s_12_1_1_U102", "Parent" : "28"},
	{"ID" : "86", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_layer_convolution_with_persistent_accelerator_fu_496.mul_11ns_13s_13_1_1_U103", "Parent" : "28"},
	{"ID" : "87", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_layer_convolution_with_persistent_accelerator_fu_496.mul_11ns_11ns_22_1_1_U104", "Parent" : "28"},
	{"ID" : "88", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_final_layer_output_reconstruction_fu_546", "Parent" : "0",
		"CDFG" : "final_layer_output_reconstruction",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1", "real_start" : "0",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "10485782", "EstimateLatencyMax" : "10485782",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"IsBlackBox" : "0",
		"Port" : [
			{"Name" : "gmem_read", "Type" : "MAXI", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "gmem_read_blk_n_AR", "Type" : "RtlSignal"},
					{"Name" : "gmem_read_blk_n_R", "Type" : "RtlSignal"}]},
			{"Name" : "pruned_dram_output", "Type" : "None", "Direction" : "I"},
			{"Name" : "gmem_output", "Type" : "MAXI", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "gmem_output_blk_n_AW", "Type" : "RtlSignal"},
					{"Name" : "gmem_output_blk_n_W", "Type" : "RtlSignal"},
					{"Name" : "gmem_output_blk_n_B", "Type" : "RtlSignal"}]},
			{"Name" : "full_cubic_output", "Type" : "None", "Direction" : "I"},
			{"Name" : "num_pruned_voxels", "Type" : "None", "Direction" : "I"}],
		"Loop" : [
			{"Name" : "INIT_FULL_OUTPUT", "PipelineType" : "pipeline",
				"LoopDec" : {"FSMBitwidth" : "28", "FirstState" : "ap_ST_fsm_pp0_stage0", "FirstStateIter" : "ap_enable_reg_pp0_iter0", "FirstStateBlock" : "ap_block_pp0_stage0_subdone", "LastState" : "ap_ST_fsm_pp0_stage0", "LastStateIter" : "ap_enable_reg_pp0_iter1", "LastStateBlock" : "ap_block_pp0_stage0_subdone", "PreState" : ["ap_ST_fsm_state1"], "QuitState" : "ap_ST_fsm_pp0_stage0", "QuitStateIter" : "ap_enable_reg_pp0_iter1", "QuitStateBlock" : "ap_block_pp0_stage0_subdone", "PostState" : ["ap_ST_fsm_state4"]}},
			{"Name" : "RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2", "PipelineType" : "pipeline",
				"LoopDec" : {"FSMBitwidth" : "28", "FirstState" : "ap_ST_fsm_pp1_stage0", "FirstStateIter" : "ap_enable_reg_pp1_iter0", "FirstStateBlock" : "ap_block_pp1_stage0_subdone", "LastState" : "ap_ST_fsm_pp1_stage14", "LastStateIter" : "ap_enable_reg_pp1_iter1", "LastStateBlock" : "ap_block_pp1_stage14_subdone", "PreState" : ["ap_ST_fsm_state8"], "QuitState" : "ap_ST_fsm_pp1_stage14", "QuitStateIter" : "ap_enable_reg_pp1_iter1", "QuitStateBlock" : "ap_block_pp1_stage14_subdone", "PostState" : ["ap_ST_fsm_state44"]}}]},
	{"ID" : "89", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.control_s_axi_U", "Parent" : "0"},
	{"ID" : "90", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.gmem_output_m_axi_U", "Parent" : "0"},
	{"ID" : "91", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.gmem_read_m_axi_U", "Parent" : "0"},
	{"ID" : "92", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.gmem_write_m_axi_U", "Parent" : "0"},
	{"ID" : "93", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.feature_data_stream_fifo_U", "Parent" : "0"},
	{"ID" : "94", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.write_addr_stream_fifo_U", "Parent" : "0"}]}


set ArgLastReadFirstWriteLatency {
	minkowski_net_14_layer_pipeline {
		gmem_output {Type O LastRead 37 FirstWrite 2}
		gmem_read {Type IO LastRead 347 FirstWrite -1}
		gmem_write {Type IO LastRead 347 FirstWrite -1}
		input_voxel_stream {Type I LastRead 5 FirstWrite -1}
		final_output_full_cubic {Type I LastRead 2 FirstWrite -1}
		layer_weights_0 {Type I LastRead 338 FirstWrite -1}
		layer_weights_1 {Type I LastRead 338 FirstWrite -1}
		layer_weights_2 {Type I LastRead 338 FirstWrite -1}
		layer_weights_3 {Type I LastRead 338 FirstWrite -1}
		layer_weights_4 {Type I LastRead 338 FirstWrite -1}
		layer_weights_5 {Type I LastRead 338 FirstWrite -1}
		layer_weights_6 {Type I LastRead 338 FirstWrite -1}
		layer_weights_7 {Type I LastRead 338 FirstWrite -1}
		layer_weights_8 {Type I LastRead 338 FirstWrite -1}
		layer_weights_9 {Type I LastRead 338 FirstWrite -1}
		layer_weights_10 {Type I LastRead 338 FirstWrite -1}
		layer_weights_11 {Type I LastRead 338 FirstWrite -1}
		layer_weights_12 {Type I LastRead 338 FirstWrite -1}
		layer_weights_13 {Type I LastRead 338 FirstWrite -1}
		layer_biases_0 {Type I LastRead 1 FirstWrite -1}
		layer_biases_1 {Type I LastRead 1 FirstWrite -1}
		layer_biases_2 {Type I LastRead 1 FirstWrite -1}
		layer_biases_3 {Type I LastRead 1 FirstWrite -1}
		layer_biases_4 {Type I LastRead 1 FirstWrite -1}
		layer_biases_5 {Type I LastRead 1 FirstWrite -1}
		layer_biases_6 {Type I LastRead 1 FirstWrite -1}
		layer_biases_7 {Type I LastRead 1 FirstWrite -1}
		layer_biases_8 {Type I LastRead 1 FirstWrite -1}
		layer_biases_9 {Type I LastRead 1 FirstWrite -1}
		layer_biases_10 {Type I LastRead 1 FirstWrite -1}
		layer_biases_11 {Type I LastRead 1 FirstWrite -1}
		layer_biases_12 {Type I LastRead 1 FirstWrite -1}
		layer_biases_13 {Type I LastRead 1 FirstWrite -1}
		pruned_feature_dram_read {Type I LastRead 2 FirstWrite -1}
		pruned_feature_dram_write {Type I LastRead 2 FirstWrite -1}
		L3_bitmap {Type IO LastRead 1 FirstWrite 2}
		L2_bitmap {Type IO LastRead 0 FirstWrite 12}
		L1_bitmap {Type IO LastRead 1 FirstWrite 2}
		L0_bitmap {Type IO LastRead 1 FirstWrite 2}
		bitmap_info {Type O LastRead -1 FirstWrite 2}
		total_processed_voxels {Type O LastRead -1 FirstWrite 6}
		initial_processed_voxels_constprop {Type IO LastRead -1 FirstWrite -1}
		initialized {Type IO LastRead -1 FirstWrite -1}
		l0_write_pos {Type IO LastRead -1 FirstWrite -1}
		l1_write_pos {Type IO LastRead -1 FirstWrite -1}
		l2_write_pos {Type IO LastRead -1 FirstWrite -1}
		voxel_count {Type IO LastRead -1 FirstWrite -1}
		retained_block_count {Type IO LastRead -1 FirstWrite -1}
		L1_temp {Type IO LastRead -1 FirstWrite -1}
		L2_temp {Type IO LastRead -1 FirstWrite -1}
		MINKOWSKI_LAYERS_input_channels {Type I LastRead -1 FirstWrite -1}
		MINKOWSKI_LAYERS_output_channels {Type I LastRead -1 FirstWrite -1}
		MINKOWSKI_LAYERS_output_spatial_dim {Type I LastRead -1 FirstWrite -1}}
	pipeline_bitmap_stage {
		input_voxel_stream {Type I LastRead 5 FirstWrite -1}
		feature_data_stream {Type O LastRead 6 FirstWrite 6}
		write_addr_stream {Type O LastRead 6 FirstWrite 6}
		L3_bitmap_read {Type I LastRead 1 FirstWrite -1}
		L2_bitmap {Type IO LastRead 0 FirstWrite 12}
		L1_bitmap_read {Type I LastRead 1 FirstWrite -1}
		L0_bitmap_read {Type I LastRead 1 FirstWrite -1}
		initialized {Type IO LastRead -1 FirstWrite -1}
		l0_write_pos {Type IO LastRead -1 FirstWrite -1}
		l1_write_pos {Type IO LastRead -1 FirstWrite -1}
		l2_write_pos {Type IO LastRead -1 FirstWrite -1}
		voxel_count {Type IO LastRead -1 FirstWrite -1}
		retained_block_count {Type IO LastRead -1 FirstWrite -1}
		L1_temp {Type IO LastRead -1 FirstWrite -1}
		L2_temp {Type IO LastRead -1 FirstWrite -1}
		initial_processed_voxels_constprop {Type IO LastRead 5 FirstWrite 5}}
	streaming_bitmap_constructor {
		input_voxel_stream {Type I LastRead 5 FirstWrite -1}
		feature_data_stream {Type O LastRead 6 FirstWrite 6}
		write_addr_stream {Type O LastRead 6 FirstWrite 6}
		p_read {Type I LastRead 0 FirstWrite -1}
		L2_bitmap {Type O LastRead -1 FirstWrite 12}
		L2_bitmap_read {Type I LastRead 0 FirstWrite -1}
		p_read1 {Type I LastRead 0 FirstWrite -1}
		p_read2 {Type I LastRead 0 FirstWrite -1}
		initialized {Type IO LastRead -1 FirstWrite -1}
		l0_write_pos {Type IO LastRead -1 FirstWrite -1}
		l1_write_pos {Type IO LastRead -1 FirstWrite -1}
		l2_write_pos {Type IO LastRead -1 FirstWrite -1}
		voxel_count {Type IO LastRead -1 FirstWrite -1}
		retained_block_count {Type IO LastRead -1 FirstWrite -1}
		L1_temp {Type IO LastRead -1 FirstWrite -1}
		L2_temp {Type IO LastRead -1 FirstWrite -1}
		initial_processed_voxels_constprop {Type IO LastRead 5 FirstWrite 5}}
	layer_convolution_with_persistent_accelerator {
		config_input_channels_val {Type I LastRead 64 FirstWrite -1}
		config_output_channels_val {Type I LastRead 65 FirstWrite -1}
		config_output_spatial_dim_val {Type I LastRead 65 FirstWrite -1}
		layer_weights_12 {Type I LastRead 338 FirstWrite -1}
		layer_biases_12 {Type I LastRead 1 FirstWrite -1}
		bitmap_info_0_4_0_0_0_val {Type I LastRead 0 FirstWrite -1}
		gmem_write {Type I LastRead 338 FirstWrite -1}
		pruned_dram_read {Type I LastRead 65 FirstWrite -1}
		gmem_read {Type O LastRead 347 FirstWrite 344}
		pruned_dram_write {Type I LastRead 65 FirstWrite -1}
		num_pruned_voxels {Type I LastRead 65 FirstWrite -1}}
	layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS {
		config_output_channels_val {Type I LastRead 0 FirstWrite -1}
		layer_biases_12 {Type I LastRead 1 FirstWrite -1}
		output_features {Type O LastRead -1 FirstWrite 2}}
	layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES {
		config_input_channels_val {Type I LastRead 0 FirstWrite -1}
		gmem_write {Type I LastRead 2 FirstWrite -1}
		p_cast_cast {Type I LastRead 0 FirstWrite -1}
		neighbor_features {Type O LastRead -1 FirstWrite 3}}
	final_layer_output_reconstruction {
		gmem_read {Type I LastRead 35 FirstWrite -1}
		pruned_dram_output {Type I LastRead 0 FirstWrite -1}
		gmem_output {Type O LastRead 37 FirstWrite 2}
		full_cubic_output {Type I LastRead 0 FirstWrite -1}
		num_pruned_voxels {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "-1", "Max" : "-1"}
	, {"Name" : "Interval", "Min" : "0", "Max" : "0"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	gmem_output { m_axi {  { m_axi_gmem_output_AWVALID VALID 1 1 }  { m_axi_gmem_output_AWREADY READY 0 1 }  { m_axi_gmem_output_AWADDR ADDR 1 64 }  { m_axi_gmem_output_AWID ID 1 1 }  { m_axi_gmem_output_AWLEN SIZE 1 8 }  { m_axi_gmem_output_AWSIZE BURST 1 3 }  { m_axi_gmem_output_AWBURST LOCK 1 2 }  { m_axi_gmem_output_AWLOCK CACHE 1 2 }  { m_axi_gmem_output_AWCACHE PROT 1 4 }  { m_axi_gmem_output_AWPROT QOS 1 3 }  { m_axi_gmem_output_AWQOS REGION 1 4 }  { m_axi_gmem_output_AWREGION USER 1 4 }  { m_axi_gmem_output_AWUSER DATA 1 1 }  { m_axi_gmem_output_WVALID VALID 1 1 }  { m_axi_gmem_output_WREADY READY 0 1 }  { m_axi_gmem_output_WDATA FIFONUM 1 32 }  { m_axi_gmem_output_WSTRB STRB 1 4 }  { m_axi_gmem_output_WLAST LAST 1 1 }  { m_axi_gmem_output_WID ID 1 1 }  { m_axi_gmem_output_WUSER DATA 1 1 }  { m_axi_gmem_output_ARVALID VALID 1 1 }  { m_axi_gmem_output_ARREADY READY 0 1 }  { m_axi_gmem_output_ARADDR ADDR 1 64 }  { m_axi_gmem_output_ARID ID 1 1 }  { m_axi_gmem_output_ARLEN SIZE 1 8 }  { m_axi_gmem_output_ARSIZE BURST 1 3 }  { m_axi_gmem_output_ARBURST LOCK 1 2 }  { m_axi_gmem_output_ARLOCK CACHE 1 2 }  { m_axi_gmem_output_ARCACHE PROT 1 4 }  { m_axi_gmem_output_ARPROT QOS 1 3 }  { m_axi_gmem_output_ARQOS REGION 1 4 }  { m_axi_gmem_output_ARREGION USER 1 4 }  { m_axi_gmem_output_ARUSER DATA 1 1 }  { m_axi_gmem_output_RVALID VALID 0 1 }  { m_axi_gmem_output_RREADY READY 1 1 }  { m_axi_gmem_output_RDATA FIFONUM 0 32 }  { m_axi_gmem_output_RLAST LAST 0 1 }  { m_axi_gmem_output_RID ID 0 1 }  { m_axi_gmem_output_RUSER DATA 0 1 }  { m_axi_gmem_output_RRESP RESP 0 2 }  { m_axi_gmem_output_BVALID VALID 0 1 }  { m_axi_gmem_output_BREADY READY 1 1 }  { m_axi_gmem_output_BRESP RESP 0 2 }  { m_axi_gmem_output_BID ID 0 1 }  { m_axi_gmem_output_BUSER DATA 0 1 } } }
	gmem_read { m_axi {  { m_axi_gmem_read_AWVALID VALID 1 1 }  { m_axi_gmem_read_AWREADY READY 0 1 }  { m_axi_gmem_read_AWADDR ADDR 1 64 }  { m_axi_gmem_read_AWID ID 1 1 }  { m_axi_gmem_read_AWLEN SIZE 1 8 }  { m_axi_gmem_read_AWSIZE BURST 1 3 }  { m_axi_gmem_read_AWBURST LOCK 1 2 }  { m_axi_gmem_read_AWLOCK CACHE 1 2 }  { m_axi_gmem_read_AWCACHE PROT 1 4 }  { m_axi_gmem_read_AWPROT QOS 1 3 }  { m_axi_gmem_read_AWQOS REGION 1 4 }  { m_axi_gmem_read_AWREGION USER 1 4 }  { m_axi_gmem_read_AWUSER DATA 1 1 }  { m_axi_gmem_read_WVALID VALID 1 1 }  { m_axi_gmem_read_WREADY READY 0 1 }  { m_axi_gmem_read_WDATA FIFONUM 1 32 }  { m_axi_gmem_read_WSTRB STRB 1 4 }  { m_axi_gmem_read_WLAST LAST 1 1 }  { m_axi_gmem_read_WID ID 1 1 }  { m_axi_gmem_read_WUSER DATA 1 1 }  { m_axi_gmem_read_ARVALID VALID 1 1 }  { m_axi_gmem_read_ARREADY READY 0 1 }  { m_axi_gmem_read_ARADDR ADDR 1 64 }  { m_axi_gmem_read_ARID ID 1 1 }  { m_axi_gmem_read_ARLEN SIZE 1 8 }  { m_axi_gmem_read_ARSIZE BURST 1 3 }  { m_axi_gmem_read_ARBURST LOCK 1 2 }  { m_axi_gmem_read_ARLOCK CACHE 1 2 }  { m_axi_gmem_read_ARCACHE PROT 1 4 }  { m_axi_gmem_read_ARPROT QOS 1 3 }  { m_axi_gmem_read_ARQOS REGION 1 4 }  { m_axi_gmem_read_ARREGION USER 1 4 }  { m_axi_gmem_read_ARUSER DATA 1 1 }  { m_axi_gmem_read_RVALID VALID 0 1 }  { m_axi_gmem_read_RREADY READY 1 1 }  { m_axi_gmem_read_RDATA FIFONUM 0 32 }  { m_axi_gmem_read_RLAST LAST 0 1 }  { m_axi_gmem_read_RID ID 0 1 }  { m_axi_gmem_read_RUSER DATA 0 1 }  { m_axi_gmem_read_RRESP RESP 0 2 }  { m_axi_gmem_read_BVALID VALID 0 1 }  { m_axi_gmem_read_BREADY READY 1 1 }  { m_axi_gmem_read_BRESP RESP 0 2 }  { m_axi_gmem_read_BID ID 0 1 }  { m_axi_gmem_read_BUSER DATA 0 1 } } }
	gmem_write { m_axi {  { m_axi_gmem_write_AWVALID VALID 1 1 }  { m_axi_gmem_write_AWREADY READY 0 1 }  { m_axi_gmem_write_AWADDR ADDR 1 64 }  { m_axi_gmem_write_AWID ID 1 1 }  { m_axi_gmem_write_AWLEN SIZE 1 8 }  { m_axi_gmem_write_AWSIZE BURST 1 3 }  { m_axi_gmem_write_AWBURST LOCK 1 2 }  { m_axi_gmem_write_AWLOCK CACHE 1 2 }  { m_axi_gmem_write_AWCACHE PROT 1 4 }  { m_axi_gmem_write_AWPROT QOS 1 3 }  { m_axi_gmem_write_AWQOS REGION 1 4 }  { m_axi_gmem_write_AWREGION USER 1 4 }  { m_axi_gmem_write_AWUSER DATA 1 1 }  { m_axi_gmem_write_WVALID VALID 1 1 }  { m_axi_gmem_write_WREADY READY 0 1 }  { m_axi_gmem_write_WDATA FIFONUM 1 32 }  { m_axi_gmem_write_WSTRB STRB 1 4 }  { m_axi_gmem_write_WLAST LAST 1 1 }  { m_axi_gmem_write_WID ID 1 1 }  { m_axi_gmem_write_WUSER DATA 1 1 }  { m_axi_gmem_write_ARVALID VALID 1 1 }  { m_axi_gmem_write_ARREADY READY 0 1 }  { m_axi_gmem_write_ARADDR ADDR 1 64 }  { m_axi_gmem_write_ARID ID 1 1 }  { m_axi_gmem_write_ARLEN SIZE 1 8 }  { m_axi_gmem_write_ARSIZE BURST 1 3 }  { m_axi_gmem_write_ARBURST LOCK 1 2 }  { m_axi_gmem_write_ARLOCK CACHE 1 2 }  { m_axi_gmem_write_ARCACHE PROT 1 4 }  { m_axi_gmem_write_ARPROT QOS 1 3 }  { m_axi_gmem_write_ARQOS REGION 1 4 }  { m_axi_gmem_write_ARREGION USER 1 4 }  { m_axi_gmem_write_ARUSER DATA 1 1 }  { m_axi_gmem_write_RVALID VALID 0 1 }  { m_axi_gmem_write_RREADY READY 1 1 }  { m_axi_gmem_write_RDATA FIFONUM 0 32 }  { m_axi_gmem_write_RLAST LAST 0 1 }  { m_axi_gmem_write_RID ID 0 1 }  { m_axi_gmem_write_RUSER DATA 0 1 }  { m_axi_gmem_write_RRESP RESP 0 2 }  { m_axi_gmem_write_BVALID VALID 0 1 }  { m_axi_gmem_write_BREADY READY 1 1 }  { m_axi_gmem_write_BRESP RESP 0 2 }  { m_axi_gmem_write_BID ID 0 1 }  { m_axi_gmem_write_BUSER DATA 0 1 } } }
	input_voxel_stream { ap_fifo {  { input_voxel_stream_dout fifo_data_in 0 1085 }  { input_voxel_stream_empty_n fifo_status 0 1 }  { input_voxel_stream_read fifo_port_we 1 1 } } }
	layer_weights_0 { bram {  { layer_weights_0_Addr_A MemPortADDR2 1 32 }  { layer_weights_0_EN_A MemPortCE2 1 1 }  { layer_weights_0_WEN_A MemPortWE2 1 4 }  { layer_weights_0_Din_A MemPortDIN2 1 32 }  { layer_weights_0_Dout_A MemPortDOUT2 0 32 }  { layer_weights_0_Clk_A mem_clk 1 1 }  { layer_weights_0_Rst_A mem_rst 1 1 } } }
	layer_weights_1 { bram {  { layer_weights_1_Addr_A MemPortADDR2 1 32 }  { layer_weights_1_EN_A MemPortCE2 1 1 }  { layer_weights_1_WEN_A MemPortWE2 1 4 }  { layer_weights_1_Din_A MemPortDIN2 1 32 }  { layer_weights_1_Dout_A MemPortDOUT2 0 32 }  { layer_weights_1_Clk_A mem_clk 1 1 }  { layer_weights_1_Rst_A mem_rst 1 1 } } }
	layer_weights_2 { bram {  { layer_weights_2_Addr_A MemPortADDR2 1 32 }  { layer_weights_2_EN_A MemPortCE2 1 1 }  { layer_weights_2_WEN_A MemPortWE2 1 4 }  { layer_weights_2_Din_A MemPortDIN2 1 32 }  { layer_weights_2_Dout_A MemPortDOUT2 0 32 }  { layer_weights_2_Clk_A mem_clk 1 1 }  { layer_weights_2_Rst_A mem_rst 1 1 } } }
	layer_weights_3 { bram {  { layer_weights_3_Addr_A MemPortADDR2 1 32 }  { layer_weights_3_EN_A MemPortCE2 1 1 }  { layer_weights_3_WEN_A MemPortWE2 1 4 }  { layer_weights_3_Din_A MemPortDIN2 1 32 }  { layer_weights_3_Dout_A MemPortDOUT2 0 32 }  { layer_weights_3_Clk_A mem_clk 1 1 }  { layer_weights_3_Rst_A mem_rst 1 1 } } }
	layer_weights_4 { bram {  { layer_weights_4_Addr_A MemPortADDR2 1 32 }  { layer_weights_4_EN_A MemPortCE2 1 1 }  { layer_weights_4_WEN_A MemPortWE2 1 4 }  { layer_weights_4_Din_A MemPortDIN2 1 32 }  { layer_weights_4_Dout_A MemPortDOUT2 0 32 }  { layer_weights_4_Clk_A mem_clk 1 1 }  { layer_weights_4_Rst_A mem_rst 1 1 } } }
	layer_weights_5 { bram {  { layer_weights_5_Addr_A MemPortADDR2 1 32 }  { layer_weights_5_EN_A MemPortCE2 1 1 }  { layer_weights_5_WEN_A MemPortWE2 1 4 }  { layer_weights_5_Din_A MemPortDIN2 1 32 }  { layer_weights_5_Dout_A MemPortDOUT2 0 32 }  { layer_weights_5_Clk_A mem_clk 1 1 }  { layer_weights_5_Rst_A mem_rst 1 1 } } }
	layer_weights_6 { bram {  { layer_weights_6_Addr_A MemPortADDR2 1 32 }  { layer_weights_6_EN_A MemPortCE2 1 1 }  { layer_weights_6_WEN_A MemPortWE2 1 4 }  { layer_weights_6_Din_A MemPortDIN2 1 32 }  { layer_weights_6_Dout_A MemPortDOUT2 0 32 }  { layer_weights_6_Clk_A mem_clk 1 1 }  { layer_weights_6_Rst_A mem_rst 1 1 } } }
	layer_weights_7 { bram {  { layer_weights_7_Addr_A MemPortADDR2 1 32 }  { layer_weights_7_EN_A MemPortCE2 1 1 }  { layer_weights_7_WEN_A MemPortWE2 1 4 }  { layer_weights_7_Din_A MemPortDIN2 1 32 }  { layer_weights_7_Dout_A MemPortDOUT2 0 32 }  { layer_weights_7_Clk_A mem_clk 1 1 }  { layer_weights_7_Rst_A mem_rst 1 1 } } }
	layer_weights_8 { bram {  { layer_weights_8_Addr_A MemPortADDR2 1 32 }  { layer_weights_8_EN_A MemPortCE2 1 1 }  { layer_weights_8_WEN_A MemPortWE2 1 4 }  { layer_weights_8_Din_A MemPortDIN2 1 32 }  { layer_weights_8_Dout_A MemPortDOUT2 0 32 }  { layer_weights_8_Clk_A mem_clk 1 1 }  { layer_weights_8_Rst_A mem_rst 1 1 } } }
	layer_weights_9 { bram {  { layer_weights_9_Addr_A MemPortADDR2 1 32 }  { layer_weights_9_EN_A MemPortCE2 1 1 }  { layer_weights_9_WEN_A MemPortWE2 1 4 }  { layer_weights_9_Din_A MemPortDIN2 1 32 }  { layer_weights_9_Dout_A MemPortDOUT2 0 32 }  { layer_weights_9_Clk_A mem_clk 1 1 }  { layer_weights_9_Rst_A mem_rst 1 1 } } }
	layer_weights_10 { bram {  { layer_weights_10_Addr_A MemPortADDR2 1 32 }  { layer_weights_10_EN_A MemPortCE2 1 1 }  { layer_weights_10_WEN_A MemPortWE2 1 4 }  { layer_weights_10_Din_A MemPortDIN2 1 32 }  { layer_weights_10_Dout_A MemPortDOUT2 0 32 }  { layer_weights_10_Clk_A mem_clk 1 1 }  { layer_weights_10_Rst_A mem_rst 1 1 } } }
	layer_weights_11 { bram {  { layer_weights_11_Addr_A MemPortADDR2 1 32 }  { layer_weights_11_EN_A MemPortCE2 1 1 }  { layer_weights_11_WEN_A MemPortWE2 1 4 }  { layer_weights_11_Din_A MemPortDIN2 1 32 }  { layer_weights_11_Dout_A MemPortDOUT2 0 32 }  { layer_weights_11_Clk_A mem_clk 1 1 }  { layer_weights_11_Rst_A mem_rst 1 1 } } }
	layer_weights_12 { bram {  { layer_weights_12_Addr_A MemPortADDR2 1 32 }  { layer_weights_12_EN_A MemPortCE2 1 1 }  { layer_weights_12_WEN_A MemPortWE2 1 4 }  { layer_weights_12_Din_A MemPortDIN2 1 32 }  { layer_weights_12_Dout_A MemPortDOUT2 0 32 }  { layer_weights_12_Clk_A mem_clk 1 1 }  { layer_weights_12_Rst_A mem_rst 1 1 } } }
	layer_weights_13 { bram {  { layer_weights_13_Addr_A MemPortADDR2 1 32 }  { layer_weights_13_EN_A MemPortCE2 1 1 }  { layer_weights_13_WEN_A MemPortWE2 1 4 }  { layer_weights_13_Din_A MemPortDIN2 1 32 }  { layer_weights_13_Dout_A MemPortDOUT2 0 32 }  { layer_weights_13_Clk_A mem_clk 1 1 }  { layer_weights_13_Rst_A mem_rst 1 1 } } }
	layer_biases_0 { bram {  { layer_biases_0_Addr_A MemPortADDR2 1 32 }  { layer_biases_0_EN_A MemPortCE2 1 1 }  { layer_biases_0_WEN_A MemPortWE2 1 4 }  { layer_biases_0_Din_A MemPortDIN2 1 32 }  { layer_biases_0_Dout_A MemPortDOUT2 0 32 }  { layer_biases_0_Clk_A mem_clk 1 1 }  { layer_biases_0_Rst_A mem_rst 1 1 } } }
	layer_biases_1 { bram {  { layer_biases_1_Addr_A MemPortADDR2 1 32 }  { layer_biases_1_EN_A MemPortCE2 1 1 }  { layer_biases_1_WEN_A MemPortWE2 1 4 }  { layer_biases_1_Din_A MemPortDIN2 1 32 }  { layer_biases_1_Dout_A MemPortDOUT2 0 32 }  { layer_biases_1_Clk_A mem_clk 1 1 }  { layer_biases_1_Rst_A mem_rst 1 1 } } }
	layer_biases_2 { bram {  { layer_biases_2_Addr_A MemPortADDR2 1 32 }  { layer_biases_2_EN_A MemPortCE2 1 1 }  { layer_biases_2_WEN_A MemPortWE2 1 4 }  { layer_biases_2_Din_A MemPortDIN2 1 32 }  { layer_biases_2_Dout_A MemPortDOUT2 0 32 }  { layer_biases_2_Clk_A mem_clk 1 1 }  { layer_biases_2_Rst_A mem_rst 1 1 } } }
	layer_biases_3 { bram {  { layer_biases_3_Addr_A MemPortADDR2 1 32 }  { layer_biases_3_EN_A MemPortCE2 1 1 }  { layer_biases_3_WEN_A MemPortWE2 1 4 }  { layer_biases_3_Din_A MemPortDIN2 1 32 }  { layer_biases_3_Dout_A MemPortDOUT2 0 32 }  { layer_biases_3_Clk_A mem_clk 1 1 }  { layer_biases_3_Rst_A mem_rst 1 1 } } }
	layer_biases_4 { bram {  { layer_biases_4_Addr_A MemPortADDR2 1 32 }  { layer_biases_4_EN_A MemPortCE2 1 1 }  { layer_biases_4_WEN_A MemPortWE2 1 4 }  { layer_biases_4_Din_A MemPortDIN2 1 32 }  { layer_biases_4_Dout_A MemPortDOUT2 0 32 }  { layer_biases_4_Clk_A mem_clk 1 1 }  { layer_biases_4_Rst_A mem_rst 1 1 } } }
	layer_biases_5 { bram {  { layer_biases_5_Addr_A MemPortADDR2 1 32 }  { layer_biases_5_EN_A MemPortCE2 1 1 }  { layer_biases_5_WEN_A MemPortWE2 1 4 }  { layer_biases_5_Din_A MemPortDIN2 1 32 }  { layer_biases_5_Dout_A MemPortDOUT2 0 32 }  { layer_biases_5_Clk_A mem_clk 1 1 }  { layer_biases_5_Rst_A mem_rst 1 1 } } }
	layer_biases_6 { bram {  { layer_biases_6_Addr_A MemPortADDR2 1 32 }  { layer_biases_6_EN_A MemPortCE2 1 1 }  { layer_biases_6_WEN_A MemPortWE2 1 4 }  { layer_biases_6_Din_A MemPortDIN2 1 32 }  { layer_biases_6_Dout_A MemPortDOUT2 0 32 }  { layer_biases_6_Clk_A mem_clk 1 1 }  { layer_biases_6_Rst_A mem_rst 1 1 } } }
	layer_biases_7 { bram {  { layer_biases_7_Addr_A MemPortADDR2 1 32 }  { layer_biases_7_EN_A MemPortCE2 1 1 }  { layer_biases_7_WEN_A MemPortWE2 1 4 }  { layer_biases_7_Din_A MemPortDIN2 1 32 }  { layer_biases_7_Dout_A MemPortDOUT2 0 32 }  { layer_biases_7_Clk_A mem_clk 1 1 }  { layer_biases_7_Rst_A mem_rst 1 1 } } }
	layer_biases_8 { bram {  { layer_biases_8_Addr_A MemPortADDR2 1 32 }  { layer_biases_8_EN_A MemPortCE2 1 1 }  { layer_biases_8_WEN_A MemPortWE2 1 4 }  { layer_biases_8_Din_A MemPortDIN2 1 32 }  { layer_biases_8_Dout_A MemPortDOUT2 0 32 }  { layer_biases_8_Clk_A mem_clk 1 1 }  { layer_biases_8_Rst_A mem_rst 1 1 } } }
	layer_biases_9 { bram {  { layer_biases_9_Addr_A MemPortADDR2 1 32 }  { layer_biases_9_EN_A MemPortCE2 1 1 }  { layer_biases_9_WEN_A MemPortWE2 1 4 }  { layer_biases_9_Din_A MemPortDIN2 1 32 }  { layer_biases_9_Dout_A MemPortDOUT2 0 32 }  { layer_biases_9_Clk_A mem_clk 1 1 }  { layer_biases_9_Rst_A mem_rst 1 1 } } }
	layer_biases_10 { bram {  { layer_biases_10_Addr_A MemPortADDR2 1 32 }  { layer_biases_10_EN_A MemPortCE2 1 1 }  { layer_biases_10_WEN_A MemPortWE2 1 4 }  { layer_biases_10_Din_A MemPortDIN2 1 32 }  { layer_biases_10_Dout_A MemPortDOUT2 0 32 }  { layer_biases_10_Clk_A mem_clk 1 1 }  { layer_biases_10_Rst_A mem_rst 1 1 } } }
	layer_biases_11 { bram {  { layer_biases_11_Addr_A MemPortADDR2 1 32 }  { layer_biases_11_EN_A MemPortCE2 1 1 }  { layer_biases_11_WEN_A MemPortWE2 1 4 }  { layer_biases_11_Din_A MemPortDIN2 1 32 }  { layer_biases_11_Dout_A MemPortDOUT2 0 32 }  { layer_biases_11_Clk_A mem_clk 1 1 }  { layer_biases_11_Rst_A mem_rst 1 1 } } }
	layer_biases_12 { bram {  { layer_biases_12_Addr_A MemPortADDR2 1 32 }  { layer_biases_12_EN_A MemPortCE2 1 1 }  { layer_biases_12_WEN_A MemPortWE2 1 4 }  { layer_biases_12_Din_A MemPortDIN2 1 32 }  { layer_biases_12_Dout_A MemPortDOUT2 0 32 }  { layer_biases_12_Clk_A mem_clk 1 1 }  { layer_biases_12_Rst_A mem_rst 1 1 } } }
	layer_biases_13 { bram {  { layer_biases_13_Addr_A MemPortADDR2 1 32 }  { layer_biases_13_EN_A MemPortCE2 1 1 }  { layer_biases_13_WEN_A MemPortWE2 1 4 }  { layer_biases_13_Din_A MemPortDIN2 1 32 }  { layer_biases_13_Dout_A MemPortDOUT2 0 32 }  { layer_biases_13_Clk_A mem_clk 1 1 }  { layer_biases_13_Rst_A mem_rst 1 1 } } }
	L3_bitmap { ap_ovld {  { L3_bitmap_i in_data 0 512 }  { L3_bitmap_o out_data 1 512 }  { L3_bitmap_o_ap_vld out_vld 1 1 } } }
	L2_bitmap { ap_ovld {  { L2_bitmap_i in_data 0 512 }  { L2_bitmap_o out_data 1 512 }  { L2_bitmap_o_ap_vld out_vld 1 1 } } }
	L1_bitmap { ap_ovld {  { L1_bitmap_i in_data 0 512 }  { L1_bitmap_o out_data 1 512 }  { L1_bitmap_o_ap_vld out_vld 1 1 } } }
	L0_bitmap { ap_ovld {  { L0_bitmap_i in_data 0 512 }  { L0_bitmap_o out_data 1 512 }  { L0_bitmap_o_ap_vld out_vld 1 1 } } }
}

set maxi_interface_dict [dict create]
dict set maxi_interface_dict gmem_output { CHANNEL_NUM 0 BUNDLE gmem_output NUM_READ_OUTSTANDING 16 NUM_WRITE_OUTSTANDING 16 MAX_READ_BURST_LENGTH 16 MAX_WRITE_BURST_LENGTH 256 READ_WRITE_MODE WRITE_ONLY}
dict set maxi_interface_dict gmem_read { CHANNEL_NUM 0 BUNDLE gmem_read NUM_READ_OUTSTANDING 16 NUM_WRITE_OUTSTANDING 16 MAX_READ_BURST_LENGTH 256 MAX_WRITE_BURST_LENGTH 16 READ_WRITE_MODE READ_WRITE}
dict set maxi_interface_dict gmem_write { CHANNEL_NUM 0 BUNDLE gmem_write NUM_READ_OUTSTANDING 16 NUM_WRITE_OUTSTANDING 16 MAX_READ_BURST_LENGTH 16 MAX_WRITE_BURST_LENGTH 256 READ_WRITE_MODE READ_WRITE}

# RTL port scheduling information:
set fifoSchedulingInfoList { 
	input_voxel_stream { fifo_read 1 no_conditional }
}

# RTL bus port read request latency information:
set busReadReqLatencyList { 
	{ gmem_output 1 }
	{ gmem_read 1 }
	{ gmem_write 1 }
}

# RTL bus port write response latency information:
set busWriteResLatencyList { 
	{ gmem_output 1 }
	{ gmem_read 1 }
	{ gmem_write 1 }
}

# RTL array port load latency information:
set memoryLoadLatencyList { 
}
