<div align="center">
  
# Hi ğŸ‘‹, I'm Prabhat Pandey


### ğŸ’¡ VLSI Design & Verification Expert | RTL to GDSII Enthusiast ğŸ’¡

<img src="https://readme-typing-svg.herokuapp.com?font=Fira+Code&pause=1000&color=00D4FF&center=true&vCenter=true&width=600&lines=Electronics+%26+Communication+Engineer;VLSI+%26+Digital+Design+Specialist;RTL+Design+%26+Verification+Expert;EDA+Tools+%26+Automation+Enthusiast;Research+%26+Development+Head" alt="Typing SVG" />

</div>

---

## ğŸ¯ About Me

ğŸ“ **Final Year B.Tech** - Electronics and Communication Engineering, **VIT Vellore**  
ğŸ”¬ **Research & Development Head** - ADG-VIT Technical Club  
ğŸš€ **Domain Focus**: VLSI Design, Digital Verification, RTL to GDSII Flow  
ğŸ› ï¸ **Specialization**: Embedded Systems, FPGA Prototyping, EDA Tool Automation  

---

## ğŸ”§ VLSI & EDA Tools Expertise

### ğŸ—ï¸ **RTL Design & Synthesis**
![Verilog](https://img.shields.io/badge/Verilog-HDL-red?style=for-the-badge&logo=v&logoColor=white)
![SystemVerilog](https://img.shields.io/badge/SystemVerilog-SV-blue?style=for-the-badge&logo=sv&logoColor=white)
### âš¡ **EDA Tools & Flow**
![Synopsys](https://img.shields.io/badge/Synopsys-Design_Compiler-darkblue?style=for-the-badge&logo=synopsys&logoColor=white)
![Cadence](https://img.shields.io/badge/Cadence-Virtuoso-orange?style=for-the-badge&logo=cadence&logoColor=white)
![ModelSim](https://img.shields.io/badge/ModelSim-Simulation-green?style=for-the-badge&logo=mentor&logoColor=white)
![Quartus](https://img.shields.io/badge/Quartus_Prime-FPGA-purple?style=for-the-badge&logo=intel&logoColor=white)

### ğŸ” **Verification & Testing**
![UVM](https://img.shields.io/badge/UVM-Verification-lightblue?style=for-the-badge)
![SVA](https://img.shields.io/badge/SVA-Assertions-cyan?style=for-the-badge)
![Testbench](https://img.shields.io/badge/Testbench-Design-brightgreen?style=for-the-badge)

### ğŸ”¬ **Process Technology**
![TSMC](https://img.shields.io/badge/TSMC-32nm-red?style=for-the-badge)
![Sky130](https://img.shields.io/badge/Sky130-PDK-blue?style=for-the-badge)
![FPGA](https://img.shields.io/badge/FPGA-Prototyping-purple?style=for-the-badge)

---

## ğŸš€ Featured VLSI Projects

### ğŸ­ **Automated Vending Machine Controller**
- **Technology**: TSMC 32nm Process
- **Tools**: Synopsys Design Compiler, RTL Synthesis
- **Features**: Complete RTL to GDSII implementation
- **Verification**: Comprehensive testbench with functional coverage

### ğŸŒ¾ **Smart Irrigation System with Embedded Vision**
- **Platform**: Raspberry Pi 5 + CNN Integration
- **AI Model**: EfficientNetV2-L for soil classification
- **Hardware**: Custom sensor integration with real-time processing

### ğŸ›£ï¸ **Automated Toll Plaza System**
- **Hardware**: ESP32-CAM, RFID, Ultrasonic Sensors
- **Features**: Cloud integration, servo motor control
- **Design**: Complete embedded system architecture

### ğŸŒªï¸ **Motion-Controlled Fan System**
- **Components**: PIR sensors, Arduino, DC motor interfacing
- **Control**: Real-time motion detection and response system

---

## ğŸ’» Programming & Scripting

<div align="center">

![Python](https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=white)
![C](https://img.shields.io/badge/C-00599C?style=for-the-badge&logo=c&logoColor=white)
![C++](https://img.shields.io/badge/C++-00599C?style=for-the-badge&logo=cplusplus&logoColor=white)
![Embedded C](https://img.shields.io/badge/Embedded_C-003B57?style=for-the-badge&logo=c&logoColor=white)

![TCL](https://img.shields.io/badge/TCL-Scripting-blue?style=for-the-badge)
![MATLAB](https://img.shields.io/badge/MATLAB-0076A8?style=for-the-badge&logo=mathworks&logoColor=white)
![Shell](https://img.shields.io/badge/Shell_Script-121011?style=for-the-badge&logo=gnu-bash&logoColor=white)

</div>

---

## ğŸ”¬ Research & Development Experience

### ğŸ¯ **ADG-VIT Technical Club - R&D Head**
- **Leadership**: Leading innovation projects combining hardware and software
- **Mentorship**: Guiding junior members in digital design methodologies

### ğŸ¤– **Machine Learning Integration**
- **Background**: Previous ML team member with cross-domain expertise
- **Focus**: Edge AI and embedded vision systems

---

## ğŸ¯ Current Learning Focus

```verilog
module current_learning;
    reg [31:0] focus_areas;
    
    initial begin
        focus_areas = {
            "Advanced UVM Verification",
            "RTL to GDSII Automation",
            "High-Speed Digital Design"
        };
        
        $display("ğŸŒ± Always learning, always growing!");
    end
endmodule
```

---

## ğŸŒ Let's Connect

<div align="center">

[![LinkedIn](https://img.shields.io/badge/LinkedIn-0077B5?style=for-the-badge&logo=linkedin&logoColor=white)](https://linkedin.com/in/prabhat-pandey-23b765252)
[![Twitter](https://img.shields.io/badge/Twitter-1DA1F2?style=for-the-badge&logo=twitter&logoColor=white)](https://twitter.com/prabhatpps)
[![Instagram](https://img.shields.io/badge/Instagram-E4405F?style=for-the-badge&logo=instagram&logoColor=white)](https://instagram.com/_.prabhat.pandey._)

</div>

---

## ğŸ“§ Contact Information

<div align="center">

**ğŸ“§ Email**: [prabhatpandeypps@gmail.com](mailto:prabhatpandeypps@gmail.com)  
**ğŸ« Institution**: Vellore Institute of Technology, Vellore  
**ğŸ“ Location**: Vellore, Tamil Nadu, India

</div>

---

## ğŸ† Professional Interests

- **ğŸ”¬ RTL Design & Verification**: Advanced digital design methodologies
- **âš¡ EDA Tool Automation**: Python/TCL scripting for design flows
- **ğŸ› ï¸ FPGA Prototyping**: Rapid prototyping and validation
- **ğŸ”§ Physical Design**: Place & Route, Timing Closure, Power Analysis
- **ğŸ¤– Hardware-ML Integration**: Edge AI and embedded acceleration

---

<div align="center">

### ğŸ’« "Designing the future, one chip at a time" ğŸ’«

![Profile Views](https://komarev.com/ghpvc/?username=prabhatpps&label=Profile%20views&color=0e75b6&style=flat)

â­ **Star my repositories if you find them useful!** â­

</div>

---

<div align="center">

**ğŸš€ Open to collaborations in VLSI Design, Verification, and EDA Tool Development ğŸš€**

</div>
