/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [24:0] _00_;
  wire [5:0] celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [8:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [27:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire [14:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [24:0] celloutsig_1_18z;
  wire [15:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [23:0] celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire [33:0] celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[21:16] + in_data[19:14];
  assign celloutsig_0_3z = { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z } + { in_data[26:20], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[144:117] + in_data[157:130];
  assign celloutsig_1_2z = { in_data[117:116], celloutsig_1_1z, celloutsig_1_1z } + { in_data[127:125], celloutsig_1_1z };
  assign celloutsig_1_3z = { celloutsig_1_0z[14:9], celloutsig_1_1z } + celloutsig_1_0z[12:6];
  assign celloutsig_1_5z = { in_data[151:135], celloutsig_1_3z } + { in_data[150:139], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_6z = celloutsig_1_5z[10:3] + { celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_7z = celloutsig_1_6z[6:2] + celloutsig_1_6z[5:1];
  assign celloutsig_1_8z = in_data[185:152] + { celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_5z };
  assign celloutsig_1_9z = { celloutsig_1_2z[1:0], celloutsig_1_1z } + celloutsig_1_6z[5:3];
  assign celloutsig_1_12z = celloutsig_1_8z[13:11] + celloutsig_1_6z[3:1];
  assign celloutsig_1_14z = { celloutsig_1_12z[1], celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_9z } + { celloutsig_1_8z[30:28], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_18z = { celloutsig_1_0z[21:2], celloutsig_1_7z } + { celloutsig_1_0z[19:9], celloutsig_1_15z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_9z, _00_[5:3], celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_11z };
  assign celloutsig_1_19z = { celloutsig_1_8z[18:16], _00_[5:3], celloutsig_1_3z, celloutsig_1_12z } + { celloutsig_1_14z[12:3], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z };
  reg [8:0] _15_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _15_ <= 9'h000;
    else _15_ <= in_data[66:58];
  assign out_data[8:0] = _15_;
  reg [2:0] _16_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _16_ <= 3'h0;
    else _16_ <= celloutsig_1_9z;
  assign _00_[5:3] = _16_;
  assign celloutsig_0_4z = ~((celloutsig_0_1z & celloutsig_0_1z) | celloutsig_0_3z[0]);
  assign celloutsig_1_1z = ~((in_data[181] & celloutsig_1_0z[10]) | celloutsig_1_0z[25]);
  assign celloutsig_1_4z = ~((celloutsig_1_3z[3] & celloutsig_1_3z[5]) | celloutsig_1_1z);
  assign celloutsig_0_1z = ~((in_data[10] & celloutsig_0_0z[0]) | in_data[26]);
  assign celloutsig_1_11z = ~((_00_[3] & celloutsig_1_4z) | celloutsig_1_9z[2]);
  assign celloutsig_1_15z = ~((celloutsig_1_7z[1] & celloutsig_1_14z[11]) | celloutsig_1_11z);
  assign celloutsig_0_2z = ~((celloutsig_0_1z & celloutsig_0_0z[3]) | in_data[16]);
  assign { _00_[24:6], _00_[2:0] } = { celloutsig_1_0z[19:9], celloutsig_1_15z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_11z };
  assign { out_data[152:128], out_data[111:96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_4z };
endmodule
