"dimensionality",3,0
"cycle_starting_addr",128,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",62,0
"cycle_stride_1",64,0
"extent_0",32,0
"cycle_stride_0",2,0
"mux_write","padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_49_ubuf_0_tb"
"mux_write_data_starting_addr",0,0
"mux_write_data_stride_3",0,0
"mux_write_data_stride_2",0,0
"mux_write_data_stride_1",0,0
"mux_write_data_stride_0",1,0
"write","padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_49_ubuf_0_tb"
"write_data_starting_addr",0,0
"write_data_stride_3",0,0
"write_data_stride_2",16,0
"write_data_stride_1",1,0
"write_data_stride_0",0,0
"read","padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_49_ubuf_sram"
"read_data_starting_addr",0,0
"read_data_stride_3",0,0
"read_data_stride_2",16,0
"read_data_stride_1",1,0
"read_data_stride_0",16,0
