module counter(
    input clk, //clock input
    input rst, //reset input
    input en, //enable input
    output reg [3:0] count //4-bit output register
    );
    
    always @ (posedge clk or posedge rst) begin
        if (rst == 1) begin
            count <= 0; //reset count to 0
        end
        else if (en == 1) begin
            count <= count + 1; //increment count by 1
        end
    end
    
endmodule