Analysis & Synthesis report for cnn_vibration_monitor_10M50
Mon Oct 14 11:30:06 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |cnn_vibration_monitor_10M50|adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state
 12. Registers Protected by Synthesis
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated
 19. Source assignments for m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated
 20. Source assignments for m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|sp_ram:conv1d_weights|altsyncram:altsyncram_component|altsyncram_a7k1:auto_generated
 21. Source assignments for m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|sp_ram:conv1d_biases|altsyncram:altsyncram_component|altsyncram_k1k1:auto_generated
 22. Source assignments for m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated
 23. Source assignments for m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated
 24. Source assignments for m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated
 25. Source assignments for m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated
 26. Source assignments for m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated
 27. Source assignments for m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated
 28. Source assignments for m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated
 29. Source assignments for m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated
 30. Source assignments for m10_cnn1d:cnn1d|neuron_layer:neuron_layer|sp_ram:neuron_weights|altsyncram:altsyncram_component|altsyncram_rpj1:auto_generated
 31. Source assignments for m10_cnn1d:cnn1d|neuron_layer:neuron_layer|sp_ram:neuron_biases|altsyncram:altsyncram_component|altsyncram_elj1:auto_generated
 32. Source assignments for m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated
 33. Source assignments for m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated
 34. Source assignments for adc:u0|adc_altpll_0:altpll_0
 35. Source assignments for adc:u0|adc_altpll_0:altpll_0|adc_altpll_0_stdsync_sv6:stdsync2|adc_altpll_0_dffpipe_l2c:dffpipe3
 36. Source assignments for adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
 37. Source assignments for adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
 38. Source assignments for adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_do61:auto_generated|a_dpfifo_3k41:dpfifo|altsyncram_rmn1:FIFOram
 39. Source assignments for adc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 40. Source assignments for adc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 41. Source assignments for sld_signaltap:auto_signaltap_0
 42. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d
 43. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|subsample:subsample
 44. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|adc2v:adc2v
 45. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier
 46. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component
 47. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier
 48. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component
 49. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer
 50. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|sp_ram:conv1d_weights
 51. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|sp_ram:conv1d_weights|altsyncram:altsyncram_component
 52. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|sp_ram:conv1d_biases
 53. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|sp_ram:conv1d_biases|altsyncram:altsyncram_component
 54. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d
 55. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial
 56. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce
 57. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult:multiplier
 58. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component
 59. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d
 60. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial
 61. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce
 62. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|mult:multiplier
 63. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component
 64. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d
 65. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial
 66. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|mult_reduce:multiply_reduce
 67. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|mult_reduce:multiply_reduce|mult:multiplier
 68. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component
 69. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d
 70. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial
 71. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|mult_reduce:multiply_reduce
 72. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|mult_reduce:multiply_reduce|mult:multiplier
 73. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component
 74. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d
 75. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial
 76. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|mult_reduce:multiply_reduce
 77. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|mult_reduce:multiply_reduce|mult:multiplier
 78. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component
 79. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d
 80. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial
 81. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|mult_reduce:multiply_reduce
 82. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|mult_reduce:multiply_reduce|mult:multiplier
 83. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component
 84. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d
 85. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial
 86. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|mult_reduce:multiply_reduce
 87. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|mult_reduce:multiply_reduce|mult:multiplier
 88. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component
 89. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d
 90. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial
 91. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|mult_reduce:multiply_reduce
 92. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|mult_reduce:multiply_reduce|mult:multiplier
 93. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component
 94. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|activation_layer:relu_layer
 95. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[0].relu
 96. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[1].relu
 97. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[2].relu
 98. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[3].relu
 99. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[4].relu
100. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[5].relu
101. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[6].relu
102. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[7].relu
103. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer
104. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool
105. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator
106. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[1].gavgpool
107. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[1].gavgpool|accum:accumulator
108. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[2].gavgpool
109. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[2].gavgpool|accum:accumulator
110. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[3].gavgpool
111. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[3].gavgpool|accum:accumulator
112. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[4].gavgpool
113. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[4].gavgpool|accum:accumulator
114. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[5].gavgpool
115. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[5].gavgpool|accum:accumulator
116. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[6].gavgpool
117. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[6].gavgpool|accum:accumulator
118. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[7].gavgpool
119. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[7].gavgpool|accum:accumulator
120. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|neuron_layer:neuron_layer
121. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|neuron_layer:neuron_layer|sp_ram:neuron_weights
122. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|neuron_layer:neuron_layer|sp_ram:neuron_weights|altsyncram:altsyncram_component
123. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|neuron_layer:neuron_layer|sp_ram:neuron_biases
124. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|neuron_layer:neuron_layer|sp_ram:neuron_biases|altsyncram:altsyncram_component
125. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron
126. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial
127. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce
128. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|mult:multiplier
129. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component
130. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron
131. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial
132. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce
133. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|mult:multiplier
134. Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component
135. Parameter Settings for User Entity Instance: adc:u0|adc_modular_adc_0:modular_adc_0
136. Parameter Settings for User Entity Instance: adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal
137. Parameter Settings for User Entity Instance: adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm
138. Parameter Settings for User Entity Instance: adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
139. Parameter Settings for User Entity Instance: adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
140. Parameter Settings for User Entity Instance: adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component
141. Parameter Settings for User Entity Instance: adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst
142. Parameter Settings for User Entity Instance: adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder
143. Parameter Settings for User Entity Instance: adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance
144. Parameter Settings for User Entity Instance: adc:u0|altera_reset_controller:rst_controller
145. Parameter Settings for User Entity Instance: adc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
146. Parameter Settings for User Entity Instance: adc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
147. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
148. lpm_mult Parameter Settings by Entity Instance
149. altsyncram Parameter Settings by Entity Instance
150. scfifo Parameter Settings by Entity Instance
151. Port Connectivity Checks: "adc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
152. Port Connectivity Checks: "adc:u0|altera_reset_controller:rst_controller"
153. Port Connectivity Checks: "adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo"
154. Port Connectivity Checks: "adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal"
155. Port Connectivity Checks: "adc:u0|adc_altpll_0:altpll_0|adc_altpll_0_altpll_6b92:sd1"
156. Port Connectivity Checks: "adc:u0|adc_altpll_0:altpll_0"
157. Port Connectivity Checks: "adc:u0"
158. Port Connectivity Checks: "m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce"
159. Port Connectivity Checks: "m10_cnn1d:cnn1d|neuron_layer:neuron_layer|sp_ram:neuron_biases"
160. Port Connectivity Checks: "m10_cnn1d:cnn1d|neuron_layer:neuron_layer|sp_ram:neuron_weights"
161. Port Connectivity Checks: "m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator"
162. Port Connectivity Checks: "m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce"
163. Port Connectivity Checks: "m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|sp_ram:conv1d_biases"
164. Port Connectivity Checks: "m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|sp_ram:conv1d_weights"
165. Port Connectivity Checks: "m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier"
166. Port Connectivity Checks: "m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier"
167. Port Connectivity Checks: "m10_cnn1d:cnn1d"
168. Signal Tap Logic Analyzer Settings
169. Post-Synthesis Netlist Statistics for Top Partition
170. Elapsed Time Per Partition
171. Connections to In-System Debugging Instance "auto_signaltap_0"
172. Analysis & Synthesis Messages
173. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Oct 14 11:30:06 2024          ;
; Quartus Prime Version              ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                      ; cnn_vibration_monitor_10M50                    ;
; Top-level Entity Name              ; cnn_vibration_monitor_10M50                    ;
; Family                             ; MAX 10                                         ;
; Total logic elements               ; 9,524                                          ;
;     Total combinational functions  ; 4,343                                          ;
;     Dedicated logic registers      ; 7,809                                          ;
; Total registers                    ; 7809                                           ;
; Total pins                         ; 10                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 444,480                                        ;
; Embedded Multiplier 9-bit elements ; 94                                             ;
; Total PLLs                         ; 1                                              ;
; UFM blocks                         ; 0                                              ;
; ADC blocks                         ; 1                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                ;
+------------------------------------------------------------------+-----------------------------+-----------------------------+
; Option                                                           ; Setting                     ; Default Value               ;
+------------------------------------------------------------------+-----------------------------+-----------------------------+
; Device                                                           ; 10M50DAF484C6GES            ;                             ;
; Top-level entity name                                            ; cnn_vibration_monitor_10M50 ; cnn_vibration_monitor_10M50 ;
; Family name                                                      ; MAX 10                      ; Cyclone V                   ;
; Maximum processors allowed for parallel compilation              ; All                         ;                             ;
; Power Optimization During Synthesis                              ; Extra effort                ; Normal compilation          ;
; Use smart compilation                                            ; Off                         ; Off                         ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                          ; On                          ;
; Enable compact report table                                      ; Off                         ; Off                         ;
; Restructure Multiplexers                                         ; Auto                        ; Auto                        ;
; Create Debugging Nodes for IP Cores                              ; Off                         ; Off                         ;
; Preserve fewer node names                                        ; On                          ; On                          ;
; Intel FPGA IP Evaluation Mode                                    ; Enable                      ; Enable                      ;
; Verilog Version                                                  ; Verilog_2001                ; Verilog_2001                ;
; VHDL Version                                                     ; VHDL_1993                   ; VHDL_1993                   ;
; State Machine Processing                                         ; Auto                        ; Auto                        ;
; Safe State Machine                                               ; Off                         ; Off                         ;
; Extract Verilog State Machines                                   ; On                          ; On                          ;
; Extract VHDL State Machines                                      ; On                          ; On                          ;
; Ignore Verilog initial constructs                                ; Off                         ; Off                         ;
; Iteration limit for constant Verilog loops                       ; 5000                        ; 5000                        ;
; Iteration limit for non-constant Verilog loops                   ; 250                         ; 250                         ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                          ; On                          ;
; Infer RAMs from Raw Logic                                        ; On                          ; On                          ;
; Parallel Synthesis                                               ; On                          ; On                          ;
; DSP Block Balancing                                              ; Auto                        ; Auto                        ;
; NOT Gate Push-Back                                               ; On                          ; On                          ;
; Power-Up Don't Care                                              ; On                          ; On                          ;
; Remove Redundant Logic Cells                                     ; Off                         ; Off                         ;
; Remove Duplicate Registers                                       ; On                          ; On                          ;
; Ignore CARRY Buffers                                             ; Off                         ; Off                         ;
; Ignore CASCADE Buffers                                           ; Off                         ; Off                         ;
; Ignore GLOBAL Buffers                                            ; Off                         ; Off                         ;
; Ignore ROW GLOBAL Buffers                                        ; Off                         ; Off                         ;
; Ignore LCELL Buffers                                             ; Off                         ; Off                         ;
; Ignore SOFT Buffers                                              ; On                          ; On                          ;
; Limit AHDL Integers to 32 Bits                                   ; Off                         ; Off                         ;
; Optimization Technique                                           ; Balanced                    ; Balanced                    ;
; Carry Chain Length                                               ; 70                          ; 70                          ;
; Auto Carry Chains                                                ; On                          ; On                          ;
; Auto Open-Drain Pins                                             ; On                          ; On                          ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                         ; Off                         ;
; Auto ROM Replacement                                             ; On                          ; On                          ;
; Auto RAM Replacement                                             ; On                          ; On                          ;
; Auto DSP Block Replacement                                       ; On                          ; On                          ;
; Auto Shift Register Replacement                                  ; Auto                        ; Auto                        ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                        ; Auto                        ;
; Auto Clock Enable Replacement                                    ; On                          ; On                          ;
; Strict RAM Replacement                                           ; Off                         ; Off                         ;
; Allow Synchronous Control Signals                                ; On                          ; On                          ;
; Force Use of Synchronous Clear Signals                           ; Off                         ; Off                         ;
; Auto RAM Block Balancing                                         ; On                          ; On                          ;
; Auto RAM to Logic Cell Conversion                                ; Off                         ; Off                         ;
; Auto Resource Sharing                                            ; Off                         ; Off                         ;
; Allow Any RAM Size For Recognition                               ; Off                         ; Off                         ;
; Allow Any ROM Size For Recognition                               ; Off                         ; Off                         ;
; Allow Any Shift Register Size For Recognition                    ; Off                         ; Off                         ;
; Use LogicLock Constraints during Resource Balancing              ; On                          ; On                          ;
; Ignore translate_off and synthesis_off directives                ; Off                         ; Off                         ;
; Timing-Driven Synthesis                                          ; On                          ; On                          ;
; Report Parameter Settings                                        ; On                          ; On                          ;
; Report Source Assignments                                        ; On                          ; On                          ;
; Report Connectivity Checks                                       ; On                          ; On                          ;
; Ignore Maximum Fan-Out Assignments                               ; Off                         ; Off                         ;
; Synchronization Register Chain Length                            ; 2                           ; 2                           ;
; HDL message level                                                ; Level2                      ; Level2                      ;
; Suppress Register Optimization Related Messages                  ; Off                         ; Off                         ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                        ; 5000                        ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                        ; 5000                        ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                         ; 100                         ;
; Clock MUX Protection                                             ; On                          ; On                          ;
; Auto Gated Clock Conversion                                      ; Off                         ; Off                         ;
; Block Design Naming                                              ; Auto                        ; Auto                        ;
; SDC constraint protection                                        ; Off                         ; Off                         ;
; Synthesis Effort                                                 ; Auto                        ; Auto                        ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                          ; On                          ;
; Pre-Mapping Resynthesis Optimization                             ; Off                         ; Off                         ;
; Analysis & Synthesis Message Level                               ; Medium                      ; Medium                      ;
; Disable Register Merging Across Hierarchies                      ; Auto                        ; Auto                        ;
; Resource Aware Inference For Block RAM                           ; On                          ; On                          ;
+------------------------------------------------------------------+-----------------------------+-----------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processors 7-10        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                                                                                           ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                                    ; Library     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ../../top/m10_cnn1d.sv                                                                                                                                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/top/m10_cnn1d.sv                                                                                                      ;             ;
; ../../ip/sp_ram.v                                                                                                                                                          ; yes             ; User Wizard-Generated File                   ; C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/ip/sp_ram.v                                                                                                           ;             ;
; ../../ip/mult.v                                                                                                                                                            ; yes             ; User Wizard-Generated File                   ; C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/ip/mult.v                                                                                                             ;             ;
; ../../src/subsample.sv                                                                                                                                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/src/subsample.sv                                                                                                      ;             ;
; ../../src/relu.sv                                                                                                                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/src/relu.sv                                                                                                           ;             ;
; ../../src/p2s.sv                                                                                                                                                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/src/p2s.sv                                                                                                            ;             ;
; ../../src/neuron_layer.sv                                                                                                                                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/src/neuron_layer.sv                                                                                                   ;             ;
; ../../src/neuron.sv                                                                                                                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/src/neuron.sv                                                                                                         ;             ;
; ../../src/mult_reduce.sv                                                                                                                                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/src/mult_reduce.sv                                                                                                    ;             ;
; ../../src/gavgpool_layer.sv                                                                                                                                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/src/gavgpool_layer.sv                                                                                                 ;             ;
; ../../src/gavgpool.sv                                                                                                                                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/src/gavgpool.sv                                                                                                       ;             ;
; ../../src/conv1d_layer.sv                                                                                                                                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/src/conv1d_layer.sv                                                                                                   ;             ;
; ../../src/conv1d.sv                                                                                                                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/src/conv1d.sv                                                                                                         ;             ;
; ../../src/adc2v.sv                                                                                                                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/src/adc2v.sv                                                                                                          ;             ;
; ../../src/activation_layer.sv                                                                                                                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/src/activation_layer.sv                                                                                               ;             ;
; ../../src/accum.sv                                                                                                                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/src/accum.sv                                                                                                          ;             ;
; ../../pkg/cnn1d_pkg.sv                                                                                                                                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/pkg/cnn1d_pkg.sv                                                                                                      ;             ;
; cnn_vibration_monitor_10M50.sv                                                                                                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/cnn_vibration_monitor_10M50.sv                                     ;             ;
; c:/users/harry/onedrive - university of bath/vibeai/1dcnn/quartus/cnn_vibration_monitor_example_design_10m50/db/ip/adc/adc.v                                               ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/harry/onedrive - university of bath/vibeai/1dcnn/quartus/cnn_vibration_monitor_example_design_10m50/db/ip/adc/adc.v                                                    ; adc         ;
; c:/users/harry/onedrive - university of bath/vibeai/1dcnn/quartus/cnn_vibration_monitor_example_design_10m50/db/ip/adc/submodules/adc_altpll_0.v                           ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/harry/onedrive - university of bath/vibeai/1dcnn/quartus/cnn_vibration_monitor_example_design_10m50/db/ip/adc/submodules/adc_altpll_0.v                                ; adc         ;
; c:/users/harry/onedrive - university of bath/vibeai/1dcnn/quartus/cnn_vibration_monitor_example_design_10m50/db/ip/adc/submodules/adc_modular_adc_0.v                      ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/harry/onedrive - university of bath/vibeai/1dcnn/quartus/cnn_vibration_monitor_example_design_10m50/db/ip/adc/submodules/adc_modular_adc_0.v                           ; adc         ;
; c:/users/harry/onedrive - university of bath/vibeai/1dcnn/quartus/cnn_vibration_monitor_example_design_10m50/db/ip/adc/submodules/altera_modular_adc_control.v             ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/harry/onedrive - university of bath/vibeai/1dcnn/quartus/cnn_vibration_monitor_example_design_10m50/db/ip/adc/submodules/altera_modular_adc_control.v                  ; adc         ;
; c:/users/harry/onedrive - university of bath/vibeai/1dcnn/quartus/cnn_vibration_monitor_example_design_10m50/db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v   ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/harry/onedrive - university of bath/vibeai/1dcnn/quartus/cnn_vibration_monitor_example_design_10m50/db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v        ; adc         ;
; c:/users/harry/onedrive - university of bath/vibeai/1dcnn/quartus/cnn_vibration_monitor_example_design_10m50/db/ip/adc/submodules/altera_modular_adc_control_fsm.v         ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/harry/onedrive - university of bath/vibeai/1dcnn/quartus/cnn_vibration_monitor_example_design_10m50/db/ip/adc/submodules/altera_modular_adc_control_fsm.v              ; adc         ;
; c:/users/harry/onedrive - university of bath/vibeai/1dcnn/quartus/cnn_vibration_monitor_example_design_10m50/db/ip/adc/submodules/altera_reset_controller.v                ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/harry/onedrive - university of bath/vibeai/1dcnn/quartus/cnn_vibration_monitor_example_design_10m50/db/ip/adc/submodules/altera_reset_controller.v                     ; adc         ;
; c:/users/harry/onedrive - university of bath/vibeai/1dcnn/quartus/cnn_vibration_monitor_example_design_10m50/db/ip/adc/submodules/altera_reset_synchronizer.v              ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/harry/onedrive - university of bath/vibeai/1dcnn/quartus/cnn_vibration_monitor_example_design_10m50/db/ip/adc/submodules/altera_reset_synchronizer.v                   ; adc         ;
; c:/users/harry/onedrive - university of bath/vibeai/1dcnn/quartus/cnn_vibration_monitor_example_design_10m50/db/ip/adc/submodules/chsel_code_converter_sw_to_hw.v          ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/harry/onedrive - university of bath/vibeai/1dcnn/quartus/cnn_vibration_monitor_example_design_10m50/db/ip/adc/submodules/chsel_code_converter_sw_to_hw.v               ; adc         ;
; c:/users/harry/onedrive - university of bath/vibeai/1dcnn/quartus/cnn_vibration_monitor_example_design_10m50/db/ip/adc/submodules/fiftyfivenm_adcblock_primitive_wrapper.v ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/harry/onedrive - university of bath/vibeai/1dcnn/quartus/cnn_vibration_monitor_example_design_10m50/db/ip/adc/submodules/fiftyfivenm_adcblock_primitive_wrapper.v      ; adc         ;
; c:/users/harry/onedrive - university of bath/vibeai/1dcnn/quartus/cnn_vibration_monitor_example_design_10m50/db/ip/adc/submodules/fiftyfivenm_adcblock_top_wrapper.v       ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/harry/onedrive - university of bath/vibeai/1dcnn/quartus/cnn_vibration_monitor_example_design_10m50/db/ip/adc/submodules/fiftyfivenm_adcblock_top_wrapper.v            ; adc         ;
; lpm_mult.tdf                                                                                                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf                                                                                                          ;             ;
; aglobal231.inc                                                                                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc                                                                                                        ;             ;
; lpm_add_sub.inc                                                                                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                       ;             ;
; multcore.inc                                                                                                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/multcore.inc                                                                                                          ;             ;
; bypassff.inc                                                                                                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/bypassff.inc                                                                                                          ;             ;
; altshift.inc                                                                                                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altshift.inc                                                                                                          ;             ;
; db/mult_0ms.tdf                                                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/mult_0ms.tdf                                                    ;             ;
; altsyncram.tdf                                                                                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                        ;             ;
; stratix_ram_block.inc                                                                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                 ;             ;
; lpm_mux.inc                                                                                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                           ;             ;
; lpm_decode.inc                                                                                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                        ;             ;
; a_rdenreg.inc                                                                                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                         ;             ;
; altrom.inc                                                                                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.inc                                                                                                            ;             ;
; altram.inc                                                                                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.inc                                                                                                            ;             ;
; altdpram.inc                                                                                                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.inc                                                                                                          ;             ;
; db/altsyncram_a7k1.tdf                                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/altsyncram_a7k1.tdf                                             ;             ;
; ./../../test/weights/conv1d_weights_8I24F.hex                                                                                                                              ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/test/weights/conv1d_weights_8I24F.hex                                                                                 ;             ;
; db/altsyncram_k1k1.tdf                                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/altsyncram_k1k1.tdf                                             ;             ;
; ./../../test/weights/conv1d_biases_8I24F.hex                                                                                                                               ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/test/weights/conv1d_biases_8I24F.hex                                                                                  ;             ;
; db/altsyncram_rpj1.tdf                                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/altsyncram_rpj1.tdf                                             ;             ;
; ./../../test/weights/fc_weights_8I24F.hex                                                                                                                                  ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/test/weights/fc_weights_8I24F.hex                                                                                     ;             ;
; db/altsyncram_elj1.tdf                                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/altsyncram_elj1.tdf                                             ;             ;
; ./../../test/weights/fc_biases_8I24F.hex                                                                                                                                   ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/test/weights/fc_biases_8I24F.hex                                                                                      ;             ;
; altera_std_synchronizer.v                                                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                                             ;             ;
; scfifo.tdf                                                                                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf                                                                                                            ;             ;
; a_regfifo.inc                                                                                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_regfifo.inc                                                                                                         ;             ;
; a_dpfifo.inc                                                                                                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                                          ;             ;
; a_i2fifo.inc                                                                                                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                                          ;             ;
; a_fffifo.inc                                                                                                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_fffifo.inc                                                                                                          ;             ;
; a_f2fifo.inc                                                                                                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                                          ;             ;
; db/scfifo_do61.tdf                                                                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/scfifo_do61.tdf                                                 ;             ;
; db/a_dpfifo_3k41.tdf                                                                                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/a_dpfifo_3k41.tdf                                               ;             ;
; db/a_fefifo_c6e.tdf                                                                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/a_fefifo_c6e.tdf                                                ;             ;
; db/cntr_337.tdf                                                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/cntr_337.tdf                                                    ;             ;
; db/altsyncram_rmn1.tdf                                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/altsyncram_rmn1.tdf                                             ;             ;
; db/cntr_n2b.tdf                                                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/cntr_n2b.tdf                                                    ;             ;
; sld_signaltap.vhd                                                                                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                                     ;             ;
; sld_signaltap_impl.vhd                                                                                                                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                                ;             ;
; sld_ela_control.vhd                                                                                                                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                                   ;             ;
; lpm_shiftreg.tdf                                                                                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                                      ;             ;
; lpm_constant.inc                                                                                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_constant.inc                                                                                                      ;             ;
; dffeea.inc                                                                                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dffeea.inc                                                                                                            ;             ;
; sld_mbpmg.vhd                                                                                                                                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                                         ;             ;
; sld_ela_trigger_flow_mgr.vhd                                                                                                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                                          ;             ;
; sld_buffer_manager.vhd                                                                                                                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                                ;             ;
; sld_gap_detector.vhd                                                                                                                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_gap_detector.vhd                                                                                                  ;             ;
; db/altsyncram_gl14.tdf                                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/altsyncram_gl14.tdf                                             ;             ;
; db/decode_97a.tdf                                                                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/decode_97a.tdf                                                  ;             ;
; db/mux_a3b.tdf                                                                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/mux_a3b.tdf                                                     ;             ;
; altdpram.tdf                                                                                                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.tdf                                                                                                          ;             ;
; memmodes.inc                                                                                                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/others/maxplus2/memmodes.inc                                                                                                        ;             ;
; a_hdffe.inc                                                                                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_hdffe.inc                                                                                                           ;             ;
; alt_le_rden_reg.inc                                                                                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                                   ;             ;
; altsyncram.inc                                                                                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.inc                                                                                                        ;             ;
; lpm_mux.tdf                                                                                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                                           ;             ;
; muxlut.inc                                                                                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/muxlut.inc                                                                                                            ;             ;
; db/mux_n7c.tdf                                                                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/mux_n7c.tdf                                                     ;             ;
; lpm_decode.tdf                                                                                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                                        ;             ;
; declut.inc                                                                                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/declut.inc                                                                                                            ;             ;
; lpm_compare.inc                                                                                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_compare.inc                                                                                                       ;             ;
; db/decode_3af.tdf                                                                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/decode_3af.tdf                                                  ;             ;
; lpm_counter.tdf                                                                                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                                       ;             ;
; cmpconst.inc                                                                                                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/cmpconst.inc                                                                                                          ;             ;
; lpm_counter.inc                                                                                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_counter.inc                                                                                                       ;             ;
; alt_counter_stratix.inc                                                                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                               ;             ;
; db/cntr_8rh.tdf                                                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/cntr_8rh.tdf                                                    ;             ;
; db/cmpr_hrb.tdf                                                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/cmpr_hrb.tdf                                                    ;             ;
; db/cntr_1mi.tdf                                                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/cntr_1mi.tdf                                                    ;             ;
; db/cntr_arh.tdf                                                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/cntr_arh.tdf                                                    ;             ;
; db/cntr_odi.tdf                                                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/cntr_odi.tdf                                                    ;             ;
; db/cmpr_drb.tdf                                                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/cmpr_drb.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                                                                                                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                        ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                                                                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                         ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                                                                          ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                     ;             ;
; sld_hub.vhd                                                                                                                                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                           ; altera_sld  ;
; db/ip/sld5bfc5df9/alt_sld_fab.v                                                                                                                                            ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/ip/sld5bfc5df9/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld5bfc5df9/submodules/alt_sld_fab_alt_sld_fab.v                                                                                                                     ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/ip/sld5bfc5df9/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld5bfc5df9/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                                                              ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/ip/sld5bfc5df9/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld5bfc5df9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                                                                           ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/ip/sld5bfc5df9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld5bfc5df9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                                                                         ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/ip/sld5bfc5df9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld5bfc5df9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                                                                           ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/ip/sld5bfc5df9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                                                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                      ;             ;
; db/altsyncram_abk1.tdf                                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/altsyncram_abk1.tdf                                             ;             ;
; db/altsyncram_k5k1.tdf                                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/altsyncram_k5k1.tdf                                             ;             ;
; db/altsyncram_rtj1.tdf                                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/altsyncram_rtj1.tdf                                             ;             ;
; db/altsyncram_epj1.tdf                                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/altsyncram_epj1.tdf                                             ;             ;
; db/scfifo_ds61.tdf                                                                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/scfifo_ds61.tdf                                                 ;             ;
; db/a_dpfifo_3o41.tdf                                                                                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/a_dpfifo_3o41.tdf                                               ;             ;
; db/altsyncram_rqn1.tdf                                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/altsyncram_rqn1.tdf                                             ;             ;
; db/altsyncram_gp14.tdf                                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/altsyncram_gp14.tdf                                             ;             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                              ;
+---------------------------------------------+----------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                      ;
+---------------------------------------------+----------------------------------------------------------------------------+
; Estimated Total logic elements              ; 9,524                                                                      ;
;                                             ;                                                                            ;
; Total combinational functions               ; 4343                                                                       ;
; Logic element usage by number of LUT inputs ;                                                                            ;
;     -- 4 input functions                    ; 1647                                                                       ;
;     -- 3 input functions                    ; 2260                                                                       ;
;     -- <=2 input functions                  ; 436                                                                        ;
;                                             ;                                                                            ;
; Logic elements by mode                      ;                                                                            ;
;     -- normal mode                          ; 2182                                                                       ;
;     -- arithmetic mode                      ; 2161                                                                       ;
;                                             ;                                                                            ;
; Total registers                             ; 7809                                                                       ;
;     -- Dedicated logic registers            ; 7809                                                                       ;
;     -- I/O registers                        ; 0                                                                          ;
;                                             ;                                                                            ;
; I/O pins                                    ; 10                                                                         ;
; Total memory bits                           ; 444480                                                                     ;
;                                             ;                                                                            ;
; Embedded Multiplier 9-bit elements          ; 94                                                                         ;
;                                             ;                                                                            ;
; Total PLLs                                  ; 1                                                                          ;
;     -- PLLs                                 ; 1                                                                          ;
;                                             ;                                                                            ;
; Maximum fan-out node                        ; adc:u0|adc_altpll_0:altpll_0|adc_altpll_0_altpll_6b92:sd1|wire_pll7_clk[0] ;
; Maximum fan-out                             ; 7777                                                                       ;
; Total fan-out                               ; 45001                                                                      ;
; Average fan-out                             ; 3.56                                                                       ;
+---------------------------------------------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                             ; Entity Name                            ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
; |cnn_vibration_monitor_10M50                                                                                                            ; 4343 (1)            ; 7809 (30)                 ; 444480      ; 0          ; 94           ; 0       ; 47        ; 10   ; 0            ; 0          ; |cnn_vibration_monitor_10M50                                                                                                                                                                                                                                                                                                                                                                    ; cnn_vibration_monitor_10M50            ; work         ;
;    |adc:u0|                                                                                                                             ; 50 (0)              ; 63 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|adc:u0                                                                                                                                                                                                                                                                                                                                                             ; adc                                    ; adc          ;
;       |adc_altpll_0:altpll_0|                                                                                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|adc:u0|adc_altpll_0:altpll_0                                                                                                                                                                                                                                                                                                                                       ; adc_altpll_0                           ; adc          ;
;          |adc_altpll_0_altpll_6b92:sd1|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|adc:u0|adc_altpll_0:altpll_0|adc_altpll_0_altpll_6b92:sd1                                                                                                                                                                                                                                                                                                          ; adc_altpll_0_altpll_6b92               ; adc          ;
;       |adc_modular_adc_0:modular_adc_0|                                                                                                 ; 50 (0)              ; 63 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|adc:u0|adc_modular_adc_0:modular_adc_0                                                                                                                                                                                                                                                                                                                             ; adc_modular_adc_0                      ; adc          ;
;          |altera_modular_adc_control:control_internal|                                                                                  ; 50 (0)              ; 63 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal                                                                                                                                                                                                                                                                                 ; altera_modular_adc_control             ; adc          ;
;             |altera_modular_adc_control_fsm:u_control_fsm|                                                                              ; 48 (48)             ; 63 (59)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm                                                                                                                                                                                                                                    ; altera_modular_adc_control_fsm         ; adc          ;
;                |altera_std_synchronizer:u_clk_dft_synchronizer|                                                                         ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer                                                                                                                                                                                     ; altera_std_synchronizer                ; work         ;
;                |altera_std_synchronizer:u_eoc_synchronizer|                                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer                                                                                                                                                                                         ; altera_std_synchronizer                ; work         ;
;             |fiftyfivenm_adcblock_top_wrapper:adc_inst|                                                                                 ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst                                                                                                                                                                                                                                       ; fiftyfivenm_adcblock_top_wrapper       ; adc          ;
;                |chsel_code_converter_sw_to_hw:decoder|                                                                                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder                                                                                                                                                                                                 ; chsel_code_converter_sw_to_hw          ; adc          ;
;                |fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance|                                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance                                                                                                                                                                              ; fiftyfivenm_adcblock_primitive_wrapper ; adc          ;
;    |m10_cnn1d:cnn1d|                                                                                                                    ; 3596 (33)           ; 6770 (1)                  ; 2112        ; 0          ; 94           ; 0       ; 47        ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d                                                                                                                                                                                                                                                                                                                                                    ; m10_cnn1d                              ; work         ;
;       |activation_layer:relu_layer|                                                                                                     ; 10 (0)              ; 249 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|activation_layer:relu_layer                                                                                                                                                                                                                                                                                                                        ; activation_layer                       ; work         ;
;          |relu:RELU[0].relu|                                                                                                            ; 3 (3)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[0].relu                                                                                                                                                                                                                                                                                                      ; relu                                   ; work         ;
;          |relu:RELU[1].relu|                                                                                                            ; 1 (1)               ; 31 (31)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[1].relu                                                                                                                                                                                                                                                                                                      ; relu                                   ; work         ;
;          |relu:RELU[2].relu|                                                                                                            ; 1 (1)               ; 31 (31)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[2].relu                                                                                                                                                                                                                                                                                                      ; relu                                   ; work         ;
;          |relu:RELU[3].relu|                                                                                                            ; 1 (1)               ; 31 (31)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[3].relu                                                                                                                                                                                                                                                                                                      ; relu                                   ; work         ;
;          |relu:RELU[4].relu|                                                                                                            ; 1 (1)               ; 31 (31)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[4].relu                                                                                                                                                                                                                                                                                                      ; relu                                   ; work         ;
;          |relu:RELU[5].relu|                                                                                                            ; 1 (1)               ; 31 (31)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[5].relu                                                                                                                                                                                                                                                                                                      ; relu                                   ; work         ;
;          |relu:RELU[6].relu|                                                                                                            ; 1 (1)               ; 31 (31)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[6].relu                                                                                                                                                                                                                                                                                                      ; relu                                   ; work         ;
;          |relu:RELU[7].relu|                                                                                                            ; 1 (1)               ; 31 (31)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[7].relu                                                                                                                                                                                                                                                                                                      ; relu                                   ; work         ;
;       |adc2v:adc2v|                                                                                                                     ; 113 (33)            ; 209 (41)                  ; 0           ; 0          ; 14           ; 0       ; 7         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|adc2v:adc2v                                                                                                                                                                                                                                                                                                                                        ; adc2v                                  ; work         ;
;          |mult:scale_multiplier|                                                                                                        ; 28 (0)              ; 78 (0)                    ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier                                                                                                                                                                                                                                                                                                                  ; mult                                   ; work         ;
;             |lpm_mult:lpm_mult_component|                                                                                               ; 28 (0)              ; 78 (0)                    ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                                      ; lpm_mult                               ; work         ;
;                |mult_0ms:auto_generated|                                                                                                ; 28 (28)             ; 78 (78)                   ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated                                                                                                                                                                                                                                                              ; mult_0ms                               ; work         ;
;          |mult:voltage_multiplier|                                                                                                      ; 52 (0)              ; 90 (0)                    ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier                                                                                                                                                                                                                                                                                                                ; mult                                   ; work         ;
;             |lpm_mult:lpm_mult_component|                                                                                               ; 52 (0)              ; 90 (0)                    ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                                    ; lpm_mult                               ; work         ;
;                |mult_0ms:auto_generated|                                                                                                ; 52 (52)             ; 90 (90)                   ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated                                                                                                                                                                                                                                                            ; mult_0ms                               ; work         ;
;       |conv1d_layer:conv1d_layer|                                                                                                       ; 2225 (4)            ; 4033 (1548)               ; 1536        ; 0          ; 64           ; 0       ; 32        ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer                                                                                                                                                                                                                                                                                                                          ; conv1d_layer                           ; work         ;
;          |conv1d:CONVOLUTION_1D[0].conv1d|                                                                                              ; 391 (134)           ; 637 (197)                 ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d                                                                                                                                                                                                                                                                                          ; conv1d                                 ; work         ;
;             |mult_reduce:multiply_reduce|                                                                                               ; 146 (69)            ; 242 (97)                  ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce                                                                                                                                                                                                                                                              ; mult_reduce                            ; work         ;
;                |mult:multiplier|                                                                                                        ; 77 (0)              ; 145 (0)                   ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult:multiplier                                                                                                                                                                                                                                              ; mult                                   ; work         ;
;                   |lpm_mult:lpm_mult_component|                                                                                         ; 77 (0)              ; 145 (0)                   ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component                                                                                                                                                                                                                  ; lpm_mult                               ; work         ;
;                      |mult_0ms:auto_generated|                                                                                          ; 77 (77)             ; 145 (145)                 ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated                                                                                                                                                                                          ; mult_0ms                               ; work         ;
;             |p2s:parallel_to_serial|                                                                                                    ; 111 (111)           ; 198 (198)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial                                                                                                                                                                                                                                                                   ; p2s                                    ; work         ;
;          |conv1d:CONVOLUTION_1D[1].conv1d|                                                                                              ; 261 (128)           ; 264 (32)                  ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d                                                                                                                                                                                                                                                                                          ; conv1d                                 ; work         ;
;             |mult_reduce:multiply_reduce|                                                                                               ; 133 (56)            ; 232 (88)                  ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce                                                                                                                                                                                                                                                              ; mult_reduce                            ; work         ;
;                |mult:multiplier|                                                                                                        ; 77 (0)              ; 144 (0)                   ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|mult:multiplier                                                                                                                                                                                                                                              ; mult                                   ; work         ;
;                   |lpm_mult:lpm_mult_component|                                                                                         ; 77 (0)              ; 144 (0)                   ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component                                                                                                                                                                                                                  ; lpm_mult                               ; work         ;
;                      |mult_0ms:auto_generated|                                                                                          ; 77 (77)             ; 144 (144)                 ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated                                                                                                                                                                                          ; mult_0ms                               ; work         ;
;          |conv1d:CONVOLUTION_1D[2].conv1d|                                                                                              ; 261 (128)           ; 264 (32)                  ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d                                                                                                                                                                                                                                                                                          ; conv1d                                 ; work         ;
;             |mult_reduce:multiply_reduce|                                                                                               ; 133 (56)            ; 232 (88)                  ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|mult_reduce:multiply_reduce                                                                                                                                                                                                                                                              ; mult_reduce                            ; work         ;
;                |mult:multiplier|                                                                                                        ; 77 (0)              ; 144 (0)                   ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|mult_reduce:multiply_reduce|mult:multiplier                                                                                                                                                                                                                                              ; mult                                   ; work         ;
;                   |lpm_mult:lpm_mult_component|                                                                                         ; 77 (0)              ; 144 (0)                   ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component                                                                                                                                                                                                                  ; lpm_mult                               ; work         ;
;                      |mult_0ms:auto_generated|                                                                                          ; 77 (77)             ; 144 (144)                 ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated                                                                                                                                                                                          ; mult_0ms                               ; work         ;
;          |conv1d:CONVOLUTION_1D[3].conv1d|                                                                                              ; 264 (129)           ; 264 (32)                  ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d                                                                                                                                                                                                                                                                                          ; conv1d                                 ; work         ;
;             |mult_reduce:multiply_reduce|                                                                                               ; 135 (58)            ; 232 (88)                  ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|mult_reduce:multiply_reduce                                                                                                                                                                                                                                                              ; mult_reduce                            ; work         ;
;                |mult:multiplier|                                                                                                        ; 77 (0)              ; 144 (0)                   ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|mult_reduce:multiply_reduce|mult:multiplier                                                                                                                                                                                                                                              ; mult                                   ; work         ;
;                   |lpm_mult:lpm_mult_component|                                                                                         ; 77 (0)              ; 144 (0)                   ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component                                                                                                                                                                                                                  ; lpm_mult                               ; work         ;
;                      |mult_0ms:auto_generated|                                                                                          ; 77 (77)             ; 144 (144)                 ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated                                                                                                                                                                                          ; mult_0ms                               ; work         ;
;          |conv1d:CONVOLUTION_1D[4].conv1d|                                                                                              ; 261 (128)           ; 264 (32)                  ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d                                                                                                                                                                                                                                                                                          ; conv1d                                 ; work         ;
;             |mult_reduce:multiply_reduce|                                                                                               ; 133 (56)            ; 232 (88)                  ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|mult_reduce:multiply_reduce                                                                                                                                                                                                                                                              ; mult_reduce                            ; work         ;
;                |mult:multiplier|                                                                                                        ; 77 (0)              ; 144 (0)                   ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|mult_reduce:multiply_reduce|mult:multiplier                                                                                                                                                                                                                                              ; mult                                   ; work         ;
;                   |lpm_mult:lpm_mult_component|                                                                                         ; 77 (0)              ; 144 (0)                   ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component                                                                                                                                                                                                                  ; lpm_mult                               ; work         ;
;                      |mult_0ms:auto_generated|                                                                                          ; 77 (77)             ; 144 (144)                 ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated                                                                                                                                                                                          ; mult_0ms                               ; work         ;
;          |conv1d:CONVOLUTION_1D[5].conv1d|                                                                                              ; 261 (128)           ; 264 (32)                  ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d                                                                                                                                                                                                                                                                                          ; conv1d                                 ; work         ;
;             |mult_reduce:multiply_reduce|                                                                                               ; 133 (56)            ; 232 (88)                  ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|mult_reduce:multiply_reduce                                                                                                                                                                                                                                                              ; mult_reduce                            ; work         ;
;                |mult:multiplier|                                                                                                        ; 77 (0)              ; 144 (0)                   ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|mult_reduce:multiply_reduce|mult:multiplier                                                                                                                                                                                                                                              ; mult                                   ; work         ;
;                   |lpm_mult:lpm_mult_component|                                                                                         ; 77 (0)              ; 144 (0)                   ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component                                                                                                                                                                                                                  ; lpm_mult                               ; work         ;
;                      |mult_0ms:auto_generated|                                                                                          ; 77 (77)             ; 144 (144)                 ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated                                                                                                                                                                                          ; mult_0ms                               ; work         ;
;          |conv1d:CONVOLUTION_1D[6].conv1d|                                                                                              ; 261 (128)           ; 264 (32)                  ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d                                                                                                                                                                                                                                                                                          ; conv1d                                 ; work         ;
;             |mult_reduce:multiply_reduce|                                                                                               ; 133 (56)            ; 232 (88)                  ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|mult_reduce:multiply_reduce                                                                                                                                                                                                                                                              ; mult_reduce                            ; work         ;
;                |mult:multiplier|                                                                                                        ; 77 (0)              ; 144 (0)                   ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|mult_reduce:multiply_reduce|mult:multiplier                                                                                                                                                                                                                                              ; mult                                   ; work         ;
;                   |lpm_mult:lpm_mult_component|                                                                                         ; 77 (0)              ; 144 (0)                   ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component                                                                                                                                                                                                                  ; lpm_mult                               ; work         ;
;                      |mult_0ms:auto_generated|                                                                                          ; 77 (77)             ; 144 (144)                 ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated                                                                                                                                                                                          ; mult_0ms                               ; work         ;
;          |conv1d:CONVOLUTION_1D[7].conv1d|                                                                                              ; 261 (128)           ; 264 (32)                  ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d                                                                                                                                                                                                                                                                                          ; conv1d                                 ; work         ;
;             |mult_reduce:multiply_reduce|                                                                                               ; 133 (56)            ; 232 (88)                  ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|mult_reduce:multiply_reduce                                                                                                                                                                                                                                                              ; mult_reduce                            ; work         ;
;                |mult:multiplier|                                                                                                        ; 77 (0)              ; 144 (0)                   ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|mult_reduce:multiply_reduce|mult:multiplier                                                                                                                                                                                                                                              ; mult                                   ; work         ;
;                   |lpm_mult:lpm_mult_component|                                                                                         ; 77 (0)              ; 144 (0)                   ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component                                                                                                                                                                                                                  ; lpm_mult                               ; work         ;
;                      |mult_0ms:auto_generated|                                                                                          ; 77 (77)             ; 144 (144)                 ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated                                                                                                                                                                                          ; mult_0ms                               ; work         ;
;          |sp_ram:conv1d_biases|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|sp_ram:conv1d_biases                                                                                                                                                                                                                                                                                                     ; sp_ram                                 ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|sp_ram:conv1d_biases|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                     ; altsyncram                             ; work         ;
;                |altsyncram_k1k1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|sp_ram:conv1d_biases|altsyncram:altsyncram_component|altsyncram_k1k1:auto_generated                                                                                                                                                                                                                                      ; altsyncram_k1k1                        ; work         ;
;          |sp_ram:conv1d_weights|                                                                                                        ; 0 (0)               ; 0 (0)                     ; 1280        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|sp_ram:conv1d_weights                                                                                                                                                                                                                                                                                                    ; sp_ram                                 ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)               ; 0 (0)                     ; 1280        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|sp_ram:conv1d_weights|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                    ; altsyncram                             ; work         ;
;                |altsyncram_a7k1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1280        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|sp_ram:conv1d_weights|altsyncram:altsyncram_component|altsyncram_a7k1:auto_generated                                                                                                                                                                                                                                     ; altsyncram_a7k1                        ; work         ;
;       |gavgpool_layer:gavgpool_layer|                                                                                                   ; 340 (0)             ; 843 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer                                                                                                                                                                                                                                                                                                                      ; gavgpool_layer                         ; work         ;
;          |gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|                                                                                  ; 58 (0)              ; 115 (33)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool                                                                                                                                                                                                                                                                          ; gavgpool                               ; work         ;
;             |accum:accumulator|                                                                                                         ; 58 (58)             ; 82 (82)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator                                                                                                                                                                                                                                                        ; accum                                  ; work         ;
;          |gavgpool:GLOBAL_AVERAGE_POOLING[1].gavgpool|                                                                                  ; 40 (0)              ; 104 (32)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[1].gavgpool                                                                                                                                                                                                                                                                          ; gavgpool                               ; work         ;
;             |accum:accumulator|                                                                                                         ; 40 (40)             ; 72 (72)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[1].gavgpool|accum:accumulator                                                                                                                                                                                                                                                        ; accum                                  ; work         ;
;          |gavgpool:GLOBAL_AVERAGE_POOLING[2].gavgpool|                                                                                  ; 42 (2)              ; 104 (32)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[2].gavgpool                                                                                                                                                                                                                                                                          ; gavgpool                               ; work         ;
;             |accum:accumulator|                                                                                                         ; 40 (40)             ; 72 (72)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[2].gavgpool|accum:accumulator                                                                                                                                                                                                                                                        ; accum                                  ; work         ;
;          |gavgpool:GLOBAL_AVERAGE_POOLING[3].gavgpool|                                                                                  ; 40 (0)              ; 104 (32)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[3].gavgpool                                                                                                                                                                                                                                                                          ; gavgpool                               ; work         ;
;             |accum:accumulator|                                                                                                         ; 40 (40)             ; 72 (72)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[3].gavgpool|accum:accumulator                                                                                                                                                                                                                                                        ; accum                                  ; work         ;
;          |gavgpool:GLOBAL_AVERAGE_POOLING[4].gavgpool|                                                                                  ; 40 (0)              ; 104 (32)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[4].gavgpool                                                                                                                                                                                                                                                                          ; gavgpool                               ; work         ;
;             |accum:accumulator|                                                                                                         ; 40 (40)             ; 72 (72)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[4].gavgpool|accum:accumulator                                                                                                                                                                                                                                                        ; accum                                  ; work         ;
;          |gavgpool:GLOBAL_AVERAGE_POOLING[5].gavgpool|                                                                                  ; 40 (0)              ; 104 (32)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[5].gavgpool                                                                                                                                                                                                                                                                          ; gavgpool                               ; work         ;
;             |accum:accumulator|                                                                                                         ; 40 (40)             ; 72 (72)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[5].gavgpool|accum:accumulator                                                                                                                                                                                                                                                        ; accum                                  ; work         ;
;          |gavgpool:GLOBAL_AVERAGE_POOLING[6].gavgpool|                                                                                  ; 40 (0)              ; 104 (32)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[6].gavgpool                                                                                                                                                                                                                                                                          ; gavgpool                               ; work         ;
;             |accum:accumulator|                                                                                                         ; 40 (40)             ; 72 (72)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[6].gavgpool|accum:accumulator                                                                                                                                                                                                                                                        ; accum                                  ; work         ;
;          |gavgpool:GLOBAL_AVERAGE_POOLING[7].gavgpool|                                                                                  ; 40 (0)              ; 104 (32)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[7].gavgpool                                                                                                                                                                                                                                                                          ; gavgpool                               ; work         ;
;             |accum:accumulator|                                                                                                         ; 40 (40)             ; 72 (72)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[7].gavgpool|accum:accumulator                                                                                                                                                                                                                                                        ; accum                                  ; work         ;
;       |neuron_layer:neuron_layer|                                                                                                       ; 854 (8)             ; 1412 (576)                ; 576         ; 0          ; 16           ; 0       ; 8         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|neuron_layer:neuron_layer                                                                                                                                                                                                                                                                                                                          ; neuron_layer                           ; work         ;
;          |neuron:NEURONS[0].neuron|                                                                                                     ; 519 (197)           ; 572 (36)                  ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron                                                                                                                                                                                                                                                                                                 ; neuron                                 ; work         ;
;             |mult_reduce:multiply_reduce|                                                                                               ; 148 (71)            ; 242 (97)                  ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce                                                                                                                                                                                                                                                                     ; mult_reduce                            ; work         ;
;                |mult:multiplier|                                                                                                        ; 77 (0)              ; 145 (0)                   ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|mult:multiplier                                                                                                                                                                                                                                                     ; mult                                   ; work         ;
;                   |lpm_mult:lpm_mult_component|                                                                                         ; 77 (0)              ; 145 (0)                   ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component                                                                                                                                                                                                                         ; lpm_mult                               ; work         ;
;                      |mult_0ms:auto_generated|                                                                                          ; 77 (77)             ; 145 (145)                 ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated                                                                                                                                                                                                 ; mult_0ms                               ; work         ;
;             |p2s:parallel_to_serial|                                                                                                    ; 174 (174)           ; 294 (294)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial                                                                                                                                                                                                                                                                          ; p2s                                    ; work         ;
;          |neuron:NEURONS[1].neuron|                                                                                                     ; 327 (192)           ; 264 (32)                  ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron                                                                                                                                                                                                                                                                                                 ; neuron                                 ; work         ;
;             |mult_reduce:multiply_reduce|                                                                                               ; 135 (58)            ; 232 (88)                  ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce                                                                                                                                                                                                                                                                     ; mult_reduce                            ; work         ;
;                |mult:multiplier|                                                                                                        ; 77 (0)              ; 144 (0)                   ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|mult:multiplier                                                                                                                                                                                                                                                     ; mult                                   ; work         ;
;                   |lpm_mult:lpm_mult_component|                                                                                         ; 77 (0)              ; 144 (0)                   ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component                                                                                                                                                                                                                         ; lpm_mult                               ; work         ;
;                      |mult_0ms:auto_generated|                                                                                          ; 77 (77)             ; 144 (144)                 ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated                                                                                                                                                                                                 ; mult_0ms                               ; work         ;
;          |sp_ram:neuron_biases|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 64          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|neuron_layer:neuron_layer|sp_ram:neuron_biases                                                                                                                                                                                                                                                                                                     ; sp_ram                                 ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)               ; 0 (0)                     ; 64          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|neuron_layer:neuron_layer|sp_ram:neuron_biases|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                     ; altsyncram                             ; work         ;
;                |altsyncram_elj1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 64          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|neuron_layer:neuron_layer|sp_ram:neuron_biases|altsyncram:altsyncram_component|altsyncram_elj1:auto_generated                                                                                                                                                                                                                                      ; altsyncram_elj1                        ; work         ;
;          |sp_ram:neuron_weights|                                                                                                        ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|neuron_layer:neuron_layer|sp_ram:neuron_weights                                                                                                                                                                                                                                                                                                    ; sp_ram                                 ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|neuron_layer:neuron_layer|sp_ram:neuron_weights|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                    ; altsyncram                             ; work         ;
;                |altsyncram_rpj1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|neuron_layer:neuron_layer|sp_ram:neuron_weights|altsyncram:altsyncram_component|altsyncram_rpj1:auto_generated                                                                                                                                                                                                                                     ; altsyncram_rpj1                        ; work         ;
;       |subsample:subsample|                                                                                                             ; 21 (21)             ; 23 (23)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|subsample:subsample                                                                                                                                                                                                                                                                                                                                ; subsample                              ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 125 (1)             ; 90 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                   ; sld_hub                                ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 124 (0)             ; 90 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                   ; alt_sld_fab_with_jtag_input            ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 124 (0)             ; 90 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                ; alt_sld_fab                            ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 124 (1)             ; 90 (5)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                            ; alt_sld_fab_alt_sld_fab                ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 123 (0)             ; 85 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                ; alt_sld_fab_alt_sld_fab_sldfabric      ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 123 (84)            ; 85 (57)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                   ; sld_jtag_hub                           ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                           ; sld_rom_sr                             ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                         ; sld_shadow_jsm                         ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 571 (2)             ; 856 (52)                  ; 442368      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                     ; sld_signaltap                          ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 569 (0)             ; 804 (0)                   ; 442368      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                               ; sld_signaltap_impl                     ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 569 (117)           ; 804 (192)                 ; 442368      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                        ; sld_signaltap_implb                    ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 31 (0)              ; 88 (88)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                         ; altdpram                               ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                     ; lpm_decode                             ; work         ;
;                   |decode_3af:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated                                                                                                                                           ; decode_3af                             ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 29 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                             ; lpm_mux                                ; work         ;
;                   |mux_n7c:auto_generated|                                                                                              ; 29 (29)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_n7c:auto_generated                                                                                                                                                      ; mux_n7c                                ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 4 (0)               ; 1 (0)                     ; 442368      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                        ; altsyncram                             ; work         ;
;                |altsyncram_gl14:auto_generated|                                                                                         ; 4 (0)               ; 1 (1)                     ; 442368      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gl14:auto_generated                                                                                                                                                                         ; altsyncram_gl14                        ; work         ;
;                   |decode_97a:decode2|                                                                                                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gl14:auto_generated|decode_97a:decode2                                                                                                                                                      ; decode_97a                             ; work         ;
;                   |decode_97a:rden_decode_b|                                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gl14:auto_generated|decode_97a:rden_decode_b                                                                                                                                                ; decode_97a                             ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 14 (14)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                         ; lpm_shiftreg                           ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 18 (18)             ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                           ; lpm_shiftreg                           ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                ; serial_crc_16                          ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 108 (108)           ; 79 (79)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                             ; sld_buffer_manager                     ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 124 (2)             ; 280 (4)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                            ; sld_ela_control                        ; work         ;
;                |lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize                                                                                                                                                          ; lpm_shiftreg                           ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                    ; lpm_shiftreg                           ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 52 (0)              ; 130 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                                     ; sld_ela_basic_multi_level_trigger      ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 78 (78)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                                          ; lpm_shiftreg                           ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 52 (0)              ; 52 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                                      ; sld_mbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1                               ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1                               ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1                               ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1                               ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1                               ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1                               ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1                               ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1                               ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1                               ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1                               ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                                ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1                               ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1                               ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1                               ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1                               ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1                               ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1                               ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                                ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                                ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                                ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                                ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                                ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                                ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                                ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                                ; sld_sbpmg                              ; work         ;
;                |sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|   ; 61 (0)              ; 130 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic                                                                                                       ; sld_ela_basic_multi_level_trigger      ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 78 (78)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|lpm_shiftreg:trigger_condition_deserialize                                                            ; lpm_shiftreg                           ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 61 (9)              ; 52 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; sld_mbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; sld_sbpmg                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; sld_sbpmg                              ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 9 (9)               ; 11 (1)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                              ; sld_ela_trigger_flow_mgr               ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                      ; lpm_shiftreg                           ; work         ;
;             |sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector|                                                         ; 1 (1)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector                                                                                                                                                                                      ; sld_gap_detector                       ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 126 (10)            ; 110 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                       ; sld_offload_buffer_mgr                 ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 7 (0)               ; 5 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                             ; lpm_counter                            ; work         ;
;                   |cntr_8rh:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_8rh:auto_generated                                                                                     ; cntr_8rh                               ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 14 (0)              ; 14 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                      ; lpm_counter                            ; work         ;
;                   |cntr_1mi:auto_generated|                                                                                             ; 14 (14)             ; 14 (14)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_1mi:auto_generated                                                                                                              ; cntr_1mi                               ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                            ; lpm_counter                            ; work         ;
;                   |cntr_arh:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_arh:auto_generated                                                                                                    ; cntr_arh                               ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                               ; lpm_counter                            ; work         ;
;                   |cntr_odi:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_odi:auto_generated                                                                                                       ; cntr_odi                               ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 29 (29)             ; 29 (29)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                      ; lpm_shiftreg                           ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 27 (27)             ; 27 (27)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                       ; lpm_shiftreg                           ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 29 (29)             ; 29 (29)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                    ; lpm_shiftreg                           ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 36 (36)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cnn_vibration_monitor_10M50|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                  ; sld_rom_sr                             ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------------+
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|sp_ram:conv1d_biases|altsyncram:altsyncram_component|altsyncram_k1k1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Single Port      ; 8            ; 32           ; --           ; --           ; 256    ; ./../../test/weights/conv1d_biases_8I24F.hex  ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|sp_ram:conv1d_weights|altsyncram:altsyncram_component|altsyncram_a7k1:auto_generated|ALTSYNCRAM                                                             ; AUTO ; Single Port      ; 8            ; 160          ; --           ; --           ; 1280   ; ./../../test/weights/conv1d_weights_8I24F.hex ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|sp_ram:neuron_biases|altsyncram:altsyncram_component|altsyncram_elj1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Single Port      ; 1            ; 64           ; --           ; --           ; 64     ; ./../../test/weights/fc_biases_8I24F.hex      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|sp_ram:neuron_weights|altsyncram:altsyncram_component|altsyncram_rpj1:auto_generated|ALTSYNCRAM                                                             ; AUTO ; Single Port      ; 8            ; 64           ; --           ; --           ; 512    ; ./../../test/weights/fc_weights_8I24F.hex     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gl14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16384        ; 27           ; 16384        ; 27           ; 442368 ; None                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 47          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 94          ;
; Signed Embedded Multipliers           ; 11          ;
; Unsigned Embedded Multipliers         ; 12          ;
; Mixed Sign Embedded Multipliers       ; 24          ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name               ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                  ; IP Include File                                                                                                       ;
+--------+----------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Altera ; Signal Tap                 ; N/A     ; N/A          ; Licensed     ; |cnn_vibration_monitor_10M50|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                                                                                                       ;
; Altera ; Signal Tap                 ; N/A     ; N/A          ; Licensed     ; |cnn_vibration_monitor_10M50|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                                                                                                       ;
; Altera ; Signal Tap                 ; N/A     ; N/A          ; Licensed     ; |cnn_vibration_monitor_10M50|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                                                                                                       ;
; Altera ; Signal Tap                 ; N/A     ; N/A          ; Licensed     ; |cnn_vibration_monitor_10M50|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                                                                                                       ;
; Altera ; Signal Tap                 ; N/A     ; N/A          ; Licensed     ; |cnn_vibration_monitor_10M50|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                                                                                                       ;
; N/A    ; Qsys                       ; 23.1    ; N/A          ; N/A          ; |cnn_vibration_monitor_10M50|adc:u0                                                                                                                                                                                                                                                              ; C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/adc.qsys ;
; Altera ; altpll                     ; 23.1    ; N/A          ; N/A          ; |cnn_vibration_monitor_10M50|adc:u0|adc_altpll_0:altpll_0                                                                                                                                                                                                                                        ; C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/adc.qsys ;
; Altera ; altera_modular_adc         ; 23.1    ; N/A          ; N/A          ; |cnn_vibration_monitor_10M50|adc:u0|adc_modular_adc_0:modular_adc_0                                                                                                                                                                                                                              ; C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/adc.qsys ;
; Altera ; altera_modular_adc_control ; 23.1    ; N/A          ; N/A          ; |cnn_vibration_monitor_10M50|adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal                                                                                                                                                                                  ; C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/adc.qsys ;
; Altera ; altera_reset_controller    ; 23.1    ; N/A          ; N/A          ; |cnn_vibration_monitor_10M50|adc:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                       ; C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/adc.qsys ;
+--------+----------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cnn_vibration_monitor_10M50|adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state                                                                                                                                                                                                                                                                                                                            ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+
; Name                      ; ctrl_state.SYNC1 ; ctrl_state.AVRG_CNT ; ctrl_state.PUTRESP_PEND ; ctrl_state.WAIT_PEND_DLY1 ; ctrl_state.WAIT_PEND ; ctrl_state.PUTRESP_DLY3 ; ctrl_state.PUTRESP_DLY2 ; ctrl_state.PUTRESP_DLY1 ; ctrl_state.PUTRESP ; ctrl_state.CONV_DLY1 ; ctrl_state.CONV ; ctrl_state.PRE_CONV ; ctrl_state.GETCMD_W ; ctrl_state.GETCMD ; ctrl_state.WAIT ; ctrl_state.PWRUP_SOC ; ctrl_state.PWRUP_CH ; ctrl_state.PWRDWN_DONE ; ctrl_state.PWRDWN_TSEN ; ctrl_state.PWRDWN ; ctrl_state.IDLE ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+
; ctrl_state.IDLE           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 0               ;
; ctrl_state.PWRDWN         ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 1                 ; 1               ;
; ctrl_state.PWRDWN_TSEN    ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 1                      ; 0                 ; 1               ;
; ctrl_state.PWRDWN_DONE    ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 1                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PWRUP_CH       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 1                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PWRUP_SOC      ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 1                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 1               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.GETCMD         ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 1                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.GETCMD_W       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 1                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PRE_CONV       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 1                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.CONV           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 1               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.CONV_DLY1      ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 1                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP        ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 1                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY1   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 1                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY2   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 1                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY3   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 1                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT_PEND      ; 0                ; 0                   ; 0                       ; 0                         ; 1                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT_PEND_DLY1 ; 0                ; 0                   ; 0                       ; 1                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_PEND   ; 0                ; 0                   ; 1                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.AVRG_CNT       ; 0                ; 1                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.SYNC1          ; 1                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                          ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer|dreg[0]     ; yes                                                              ; yes                                        ;
; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer|din_s1      ; yes                                                              ; yes                                        ;
; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 4                                                                                                                                               ;                                                                  ;                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                ; Reason for Removal                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; adc:u0|adc_altpll_0:altpll_0|prev_reset                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; adc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                   ;
; adc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0,1]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; adc:u0|adc_altpll_0:altpll_0|adc_altpll_0_altpll_6b92:sd1|pll_lock_sync                                                                                                                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                        ;
; adc_command_channel[0]                                                                                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                        ;
; adc_command_channel[1..4]                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|prev_cmd_is_ts                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_do61:auto_generated|a_dpfifo_3k41:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[0..5]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe184                                                                                                                                                   ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe186                                                                                                                                                   ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe184                                                                                                                                                   ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe186                                                                                                                                                   ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe184                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe186                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe184                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe186                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe184                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe186                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe184                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe186                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe184                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe186                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe184                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe186                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe184                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe186                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe184                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe186                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe100                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe101                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe103                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe104                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe106                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe107                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe109                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe110                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe112                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe113                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe115                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe116                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe118                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe119                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe121                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe122                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe124                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe125                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe127                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe128                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe130                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe131                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe133                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe134                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe136                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe137                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe139                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe140                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe142                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe143                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe145                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe146                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe148                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe149                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe151                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe152                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe154                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe155                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe157                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe158                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe160                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe161                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe163                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe164                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe166                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe167                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe169                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe170                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe172                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe173                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe175                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe176                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe178                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe179                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe181                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe182                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe184                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe186                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe88                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe89                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe91                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe92                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe94                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe95                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe97                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe98                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe123                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe126                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe129                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe132                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe135                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe138                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe141                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe144                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe147                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe150                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe153                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe156                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe159                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe162                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe165                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe168                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe171                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe174                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe177                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe180                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe184                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe186                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe124                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe125                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe127                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe128                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe130                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe131                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe133                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe134                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe136                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe137                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe139                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe140                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe142                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe143                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe145                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe146                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe148                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe149                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe151                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe152                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe154                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe155                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe157                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe158                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe160                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe161                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe163                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe164                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe166                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe167                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe169                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe170                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe172                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe173                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe175                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe176                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe178                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe179                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe181                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe182                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe178                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe175 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe175                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe172 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe172                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe169 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe169                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe166 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe166                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe163 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe163                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe160 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe160                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe157 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe157                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe154 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe154                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe151 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe151                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe148 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe148                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe145 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe145                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe142 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe178                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe175 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe175                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe172 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe172                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe169 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe169                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe166 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe166                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe163 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe163                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe160 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe160                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe157 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe157                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe154 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe154                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe151 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe151                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe148 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe148                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe145 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe145                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe142 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe178                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe175 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe175                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe172 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe172                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe169 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe169                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe166 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe166                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe163 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe163                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe160 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe160                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe157 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe157                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe154 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe154                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe151 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe151                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe148 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe148                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe145 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe145                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe142 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe178                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe175 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe175                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe172 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe172                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe169 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe169                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe166 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe166                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe163 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe163                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe160 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe160                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe157 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe157                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe154 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe154                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe151 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe151                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe148 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe148                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe145 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe145                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe142 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe178                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe175 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe175                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe172 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe172                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe169 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe169                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe166 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe166                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe163 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe163                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe160 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe160                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe157 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe157                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe154 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe154                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe151 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe151                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe148 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe148                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe145 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe145                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe142 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe178                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe175 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe175                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe172 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe172                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe169 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe169                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe166 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe166                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe163 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe163                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe160 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe160                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe157 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe157                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe154 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe154                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe151 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe151                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe148 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe148                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe145 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe145                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe142 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe178                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe175 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe175                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe172 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe172                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe169 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe169                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe166 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe166                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe163 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe163                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe160 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe160                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe157 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe157                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe154 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe154                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe151 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe151                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe148 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe148                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe145 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe145                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe142 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe178                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe175 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe175                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe172 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe172                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe169 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe169                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe166 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe166                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe163 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe163                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe160 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe160                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe157 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe157                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe154 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe154                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe151 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe151                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe148 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe148                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe145 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe145                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe142 ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe178                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe175        ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe175                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe172        ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe172                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe169        ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe169                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe166        ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe166                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe163        ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe163                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe160        ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe160                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe157        ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe157                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe154        ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe154                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe151        ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe151                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe148        ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe148                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe145        ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe145                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe142        ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe178                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe175        ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe175                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe172        ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe172                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe169        ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe169                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe166        ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe166                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe163        ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe163                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe160        ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe160                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe157        ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe157                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe154        ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe154                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe151        ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe151                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe148        ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe148                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe145        ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe145                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe142        ;
; adc_command_valid                                                                                                                                                                                                                                                                                                            ; Merged with cnn_ready_out                                                                                                                                                                     ;
; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_cnt_done                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                   ;
; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[0..17]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                   ;
; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|frst_64_ptr_done                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                   ;
; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_do61:auto_generated|a_dpfifo_3k41:dpfifo|a_fefifo_c6e:fifo_state|b_full                                     ; Lost fanout                                                                                                                                                                                   ;
; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_do61:auto_generated|a_dpfifo_3k41:dpfifo|a_fefifo_c6e:fifo_state|b_non_empty                                ; Lost fanout                                                                                                                                                                                   ;
; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_do61:auto_generated|a_dpfifo_3k41:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[0..5]                              ; Lost fanout                                                                                                                                                                                   ;
; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_do61:auto_generated|a_dpfifo_3k41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[0..5] ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|neuron_valid_out                                                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|neuron_valid_out                                                                                               ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|mult_reduce_valid_out                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|mult_reduce_valid_out                                                              ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|count[2]                                                                                                                                                                                                                      ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|count[2]                                                                           ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|count[1]                                                                                                                                                                                                                      ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|count[1]                                                                           ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|count[0]                                                                                                                                                                                                                      ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|count[0]                                                                           ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|mult_reduce_ready_in                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|mult_reduce_ready_in                                                               ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|valid_in_pipe[3]                                                                                                                                                                                                              ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|valid_in_pipe[3]                                                                   ;
; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[2,3]                                                                                                                                                                                   ; Merged with adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[1]                                          ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe142                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe142        ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|valid_in_pipe[2]                                                                                                                                                                                                              ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|valid_in_pipe[2]                                                                   ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|valid_in_pipe[1]                                                                                                                                                                                                              ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|valid_in_pipe[1]                                                                   ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|valid_in_pipe[0]                                                                                                                                                                                                              ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|valid_in_pipe[0]                                                                   ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|p2s_serial_out[18]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|p2s_serial_out[18]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|p2s_serial_out[19]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|p2s_serial_out[19]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|p2s_serial_out[20]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|p2s_serial_out[20]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|p2s_serial_out[21]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|p2s_serial_out[21]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|p2s_serial_out[22]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|p2s_serial_out[22]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|p2s_serial_out[23]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|p2s_serial_out[23]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|p2s_serial_out[24]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|p2s_serial_out[24]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|p2s_serial_out[25]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|p2s_serial_out[25]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|p2s_serial_out[26]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|p2s_serial_out[26]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|p2s_serial_out[27]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|p2s_serial_out[27]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|p2s_serial_out[28]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|p2s_serial_out[28]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|p2s_serial_out[29]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|p2s_serial_out[29]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|p2s_serial_out[30]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|p2s_serial_out[30]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|p2s_serial_out[31]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|p2s_serial_out[31]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|weight_select[2]                                                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|weight_select[2]                                                                                               ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|weight_select[1]                                                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|weight_select[1]                                                                                               ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|weight_select[0]                                                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|weight_select[0]                                                                                               ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|p2s_serial_out[0]                                                                                                                                                                                                                  ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|p2s_serial_out[0]                                                                       ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|p2s_serial_out[1]                                                                                                                                                                                                                  ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|p2s_serial_out[1]                                                                       ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|p2s_serial_out[2]                                                                                                                                                                                                                  ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|p2s_serial_out[2]                                                                       ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|p2s_serial_out[3]                                                                                                                                                                                                                  ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|p2s_serial_out[3]                                                                       ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|p2s_serial_out[4]                                                                                                                                                                                                                  ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|p2s_serial_out[4]                                                                       ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|p2s_serial_out[5]                                                                                                                                                                                                                  ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|p2s_serial_out[5]                                                                       ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|p2s_serial_out[6]                                                                                                                                                                                                                  ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|p2s_serial_out[6]                                                                       ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|p2s_serial_out[7]                                                                                                                                                                                                                  ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|p2s_serial_out[7]                                                                       ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|p2s_serial_out[8]                                                                                                                                                                                                                  ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|p2s_serial_out[8]                                                                       ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|p2s_serial_out[9]                                                                                                                                                                                                                  ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|p2s_serial_out[9]                                                                       ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|p2s_serial_out[10]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|p2s_serial_out[10]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|p2s_serial_out[11]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|p2s_serial_out[11]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|p2s_serial_out[12]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|p2s_serial_out[12]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|p2s_serial_out[13]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|p2s_serial_out[13]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|p2s_serial_out[14]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|p2s_serial_out[14]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|p2s_serial_out[15]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|p2s_serial_out[15]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|p2s_serial_out[16]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|p2s_serial_out[16]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|p2s_serial_out[17]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|p2s_serial_out[17]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|p2s_valid_out                                                                                                                                                                                                                      ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|p2s_valid_out                                                                           ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[0][18]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[0][18]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[1][18]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[1][18]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[2][18]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[2][18]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[3][18]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[3][18]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[4][18]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[4][18]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[5][18]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[5][18]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[6][18]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[6][18]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[7][18]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[7][18]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|count[2]                                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|count[2]                                                                                ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|count[1]                                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|count[1]                                                                                ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|count[0]                                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|count[0]                                                                                ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|state[2..9,11..31]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|state[10]                                                                               ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|state[2..31]                                                                                                                                                                                                                       ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|state[10]                                                                               ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|state[1]                                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|state[1]                                                                                ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|state[0]                                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|state[0]                                                                                ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[0][19]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[0][19]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[1][19]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[1][19]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[2][19]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[2][19]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[3][19]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[3][19]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[4][19]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[4][19]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[5][19]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[5][19]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[6][19]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[6][19]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[7][19]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[7][19]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[0][20]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[0][20]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[1][20]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[1][20]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[2][20]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[2][20]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[3][20]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[3][20]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[4][20]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[4][20]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[5][20]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[5][20]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[6][20]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[6][20]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[7][20]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[7][20]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[0][21]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[0][21]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[1][21]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[1][21]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[2][21]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[2][21]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[3][21]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[3][21]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[4][21]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[4][21]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[5][21]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[5][21]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[6][21]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[6][21]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[7][21]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[7][21]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[0][22]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[0][22]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[1][22]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[1][22]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[2][22]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[2][22]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[3][22]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[3][22]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[4][22]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[4][22]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[5][22]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[5][22]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[6][22]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[6][22]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[7][22]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[7][22]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[0][23]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[0][23]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[1][23]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[1][23]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[2][23]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[2][23]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[3][23]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[3][23]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[4][23]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[4][23]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[5][23]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[5][23]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[6][23]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[6][23]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[7][23]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[7][23]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[0][24]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[0][24]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[1][24]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[1][24]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[2][24]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[2][24]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[3][24]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[3][24]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[4][24]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[4][24]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[5][24]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[5][24]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[6][24]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[6][24]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[7][24]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[7][24]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[0][25]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[0][25]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[1][25]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[1][25]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[2][25]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[2][25]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[3][25]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[3][25]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[4][25]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[4][25]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[5][25]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[5][25]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[6][25]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[6][25]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[7][25]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[7][25]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[0][26]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[0][26]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[1][26]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[1][26]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[2][26]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[2][26]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[3][26]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[3][26]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[4][26]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[4][26]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[5][26]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[5][26]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[6][26]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[6][26]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[7][26]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[7][26]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[0][27]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[0][27]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[1][27]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[1][27]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[2][27]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[2][27]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[3][27]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[3][27]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[4][27]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[4][27]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[5][27]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[5][27]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[6][27]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[6][27]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[7][27]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[7][27]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[0][28]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[0][28]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[1][28]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[1][28]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[2][28]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[2][28]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[3][28]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[3][28]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[4][28]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[4][28]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[5][28]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[5][28]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[6][28]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[6][28]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[7][28]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[7][28]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[0][29]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[0][29]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[1][29]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[1][29]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[2][29]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[2][29]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[3][29]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[3][29]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[4][29]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[4][29]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[5][29]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[5][29]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[6][29]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[6][29]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[7][29]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[7][29]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[0][30]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[0][30]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[1][30]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[1][30]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[2][30]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[2][30]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[3][30]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[3][30]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[4][30]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[4][30]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[5][30]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[5][30]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[6][30]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[6][30]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[7][30]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[7][30]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[0][31]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[0][31]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[1][31]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[1][31]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[2][31]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[2][31]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[3][31]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[3][31]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[4][31]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[4][31]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[5][31]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[5][31]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[6][31]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[6][31]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[7][31]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[7][31]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|weight_select_d2[2]                                                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|filter_select_d2[2]                                                                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|weight_select_d2[1]                                                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|filter_select_d2[1]                                                                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|weight_select_d2[0]                                                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|filter_select_d2[0]                                                                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[0][0]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[0][0]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[1][0]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[1][0]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[2][0]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[2][0]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[3][0]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[3][0]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[4][0]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[4][0]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[5][0]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[5][0]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[6][0]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[6][0]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[7][0]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[7][0]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[0][1]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[0][1]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[1][1]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[1][1]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[2][1]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[2][1]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[3][1]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[3][1]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[4][1]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[4][1]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[5][1]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[5][1]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[6][1]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[6][1]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[7][1]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[7][1]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[0][2]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[0][2]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[1][2]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[1][2]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[2][2]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[2][2]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[3][2]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[3][2]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[4][2]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[4][2]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[5][2]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[5][2]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[6][2]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[6][2]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[7][2]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[7][2]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[0][3]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[0][3]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[1][3]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[1][3]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[2][3]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[2][3]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[3][3]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[3][3]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[4][3]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[4][3]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[5][3]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[5][3]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[6][3]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[6][3]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[7][3]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[7][3]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[0][4]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[0][4]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[1][4]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[1][4]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[2][4]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[2][4]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[3][4]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[3][4]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[4][4]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[4][4]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[5][4]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[5][4]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[6][4]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[6][4]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[7][4]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[7][4]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[0][5]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[0][5]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[1][5]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[1][5]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[2][5]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[2][5]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[3][5]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[3][5]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[4][5]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[4][5]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[5][5]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[5][5]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[6][5]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[6][5]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[7][5]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[7][5]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[0][6]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[0][6]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[1][6]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[1][6]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[2][6]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[2][6]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[3][6]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[3][6]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[4][6]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[4][6]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[5][6]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[5][6]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[6][6]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[6][6]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[7][6]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[7][6]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[0][7]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[0][7]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[1][7]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[1][7]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[2][7]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[2][7]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[3][7]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[3][7]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[4][7]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[4][7]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[5][7]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[5][7]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[6][7]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[6][7]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[7][7]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[7][7]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[0][8]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[0][8]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[1][8]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[1][8]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[2][8]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[2][8]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[3][8]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[3][8]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[4][8]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[4][8]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[5][8]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[5][8]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[6][8]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[6][8]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[7][8]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[7][8]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[0][9]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[0][9]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[1][9]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[1][9]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[2][9]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[2][9]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[3][9]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[3][9]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[4][9]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[4][9]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[5][9]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[5][9]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[6][9]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[6][9]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[7][9]                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[7][9]                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[0][10]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[0][10]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[1][10]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[1][10]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[2][10]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[2][10]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[3][10]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[3][10]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[4][10]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[4][10]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[5][10]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[5][10]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[6][10]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[6][10]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[7][10]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[7][10]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[0][11]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[0][11]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[1][11]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[1][11]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[2][11]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[2][11]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[3][11]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[3][11]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[4][11]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[4][11]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[5][11]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[5][11]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[6][11]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[6][11]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[7][11]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[7][11]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[0][12]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[0][12]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[1][12]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[1][12]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[2][12]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[2][12]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[3][12]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[3][12]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[4][12]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[4][12]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[5][12]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[5][12]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[6][12]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[6][12]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[7][12]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[7][12]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[0][13]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[0][13]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[1][13]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[1][13]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[2][13]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[2][13]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[3][13]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[3][13]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[4][13]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[4][13]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[5][13]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[5][13]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[6][13]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[6][13]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[7][13]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[7][13]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[0][14]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[0][14]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[1][14]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[1][14]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[2][14]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[2][14]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[3][14]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[3][14]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[4][14]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[4][14]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[5][14]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[5][14]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[6][14]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[6][14]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[7][14]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[7][14]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[0][15]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[0][15]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[1][15]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[1][15]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[2][15]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[2][15]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[3][15]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[3][15]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[4][15]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[4][15]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[5][15]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[5][15]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[6][15]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[6][15]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[7][15]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[7][15]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[0][16]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[0][16]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[1][16]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[1][16]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[2][16]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[2][16]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[3][16]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[3][16]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[4][16]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[4][16]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[5][16]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[5][16]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[6][16]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[6][16]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[7][16]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[7][16]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[0][17]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[0][17]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[1][17]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[1][17]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[2][17]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[2][17]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[3][17]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[3][17]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[4][17]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[4][17]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[5][17]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[5][17]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[6][17]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[6][17]                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial|parallel_reg[7][17]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[7][17]                                                                     ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[1].gavgpool|gavgpool_valid_out                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|gavgpool_valid_out                                                                      ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[2].gavgpool|gavgpool_valid_out                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|gavgpool_valid_out                                                                      ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[3].gavgpool|gavgpool_valid_out                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|gavgpool_valid_out                                                                      ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[4].gavgpool|gavgpool_valid_out                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|gavgpool_valid_out                                                                      ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[5].gavgpool|gavgpool_valid_out                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|gavgpool_valid_out                                                                      ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[6].gavgpool|gavgpool_valid_out                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|gavgpool_valid_out                                                                      ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[7].gavgpool|gavgpool_valid_out                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|gavgpool_valid_out                                                                      ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|weight_select_done_d2                                                                                                                                                                                                                                                              ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|filter_select_done_d2                                                                                                                   ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|weight_select[0]                                                                                                                                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|filter_select[0]                                                                                                                        ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|weight_select[1]                                                                                                                                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|filter_select[1]                                                                                                                        ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|weight_select[2]                                                                                                                                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|filter_select[2]                                                                                                                        ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|weight_select_d1[2]                                                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|filter_select_d1[2]                                                                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|weight_select_d1[1]                                                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|filter_select_d1[1]                                                                                                                     ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|weight_select_d1[0]                                                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|filter_select_d1[0]                                                                                                                     ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[1].gavgpool|accum:accumulator|accum_valid_out                                                                                                                                                                                                  ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|accum_valid_out                                                       ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[2].gavgpool|accum:accumulator|accum_valid_out                                                                                                                                                                                                  ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|accum_valid_out                                                       ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[3].gavgpool|accum:accumulator|accum_valid_out                                                                                                                                                                                                  ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|accum_valid_out                                                       ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[4].gavgpool|accum:accumulator|accum_valid_out                                                                                                                                                                                                  ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|accum_valid_out                                                       ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[5].gavgpool|accum:accumulator|accum_valid_out                                                                                                                                                                                                  ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|accum_valid_out                                                       ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[6].gavgpool|accum:accumulator|accum_valid_out                                                                                                                                                                                                  ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|accum_valid_out                                                       ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[7].gavgpool|accum:accumulator|accum_valid_out                                                                                                                                                                                                  ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|accum_valid_out                                                       ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|weight_select_done_d1                                                                                                                                                                                                                                                              ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|filter_select_done_d1                                                                                                                   ;
; m10_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[1].relu|relu_data_out[31]                                                                                                                                                                                                                                              ; Merged with m10_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[0].relu|relu_data_out[31]                                                                                                   ;
; m10_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[2].relu|relu_data_out[31]                                                                                                                                                                                                                                              ; Merged with m10_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[0].relu|relu_data_out[31]                                                                                                   ;
; m10_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[3].relu|relu_data_out[31]                                                                                                                                                                                                                                              ; Merged with m10_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[0].relu|relu_data_out[31]                                                                                                   ;
; m10_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[4].relu|relu_data_out[31]                                                                                                                                                                                                                                              ; Merged with m10_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[0].relu|relu_data_out[31]                                                                                                   ;
; m10_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[5].relu|relu_data_out[31]                                                                                                                                                                                                                                              ; Merged with m10_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[0].relu|relu_data_out[31]                                                                                                   ;
; m10_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[6].relu|relu_data_out[31]                                                                                                                                                                                                                                              ; Merged with m10_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[0].relu|relu_data_out[31]                                                                                                   ;
; m10_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[7].relu|relu_data_out[31]                                                                                                                                                                                                                                              ; Merged with m10_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[0].relu|relu_data_out[31]                                                                                                   ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[1].gavgpool|accum:accumulator|count[7]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|count[7]                                                              ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[2].gavgpool|accum:accumulator|count[7]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|count[7]                                                              ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[3].gavgpool|accum:accumulator|count[7]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|count[7]                                                              ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[4].gavgpool|accum:accumulator|count[7]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|count[7]                                                              ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[5].gavgpool|accum:accumulator|count[7]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|count[7]                                                              ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[6].gavgpool|accum:accumulator|count[7]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|count[7]                                                              ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[7].gavgpool|accum:accumulator|count[7]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|count[7]                                                              ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[1].gavgpool|accum:accumulator|count[6]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|count[6]                                                              ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[2].gavgpool|accum:accumulator|count[6]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|count[6]                                                              ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[3].gavgpool|accum:accumulator|count[6]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|count[6]                                                              ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[4].gavgpool|accum:accumulator|count[6]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|count[6]                                                              ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[5].gavgpool|accum:accumulator|count[6]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|count[6]                                                              ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[6].gavgpool|accum:accumulator|count[6]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|count[6]                                                              ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[7].gavgpool|accum:accumulator|count[6]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|count[6]                                                              ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[1].gavgpool|accum:accumulator|count[5]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|count[5]                                                              ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[2].gavgpool|accum:accumulator|count[5]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|count[5]                                                              ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[3].gavgpool|accum:accumulator|count[5]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|count[5]                                                              ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[4].gavgpool|accum:accumulator|count[5]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|count[5]                                                              ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[5].gavgpool|accum:accumulator|count[5]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|count[5]                                                              ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[6].gavgpool|accum:accumulator|count[5]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|count[5]                                                              ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[7].gavgpool|accum:accumulator|count[5]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|count[5]                                                              ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[1].gavgpool|accum:accumulator|count[4]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|count[4]                                                              ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[2].gavgpool|accum:accumulator|count[4]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|count[4]                                                              ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[3].gavgpool|accum:accumulator|count[4]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|count[4]                                                              ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[4].gavgpool|accum:accumulator|count[4]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|count[4]                                                              ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[5].gavgpool|accum:accumulator|count[4]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|count[4]                                                              ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[6].gavgpool|accum:accumulator|count[4]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|count[4]                                                              ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[7].gavgpool|accum:accumulator|count[4]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|count[4]                                                              ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[1].gavgpool|accum:accumulator|count[3]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|count[3]                                                              ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[2].gavgpool|accum:accumulator|count[3]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|count[3]                                                              ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[3].gavgpool|accum:accumulator|count[3]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|count[3]                                                              ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[4].gavgpool|accum:accumulator|count[3]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|count[3]                                                              ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[5].gavgpool|accum:accumulator|count[3]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|count[3]                                                              ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[6].gavgpool|accum:accumulator|count[3]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|count[3]                                                              ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[7].gavgpool|accum:accumulator|count[3]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|count[3]                                                              ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[1].gavgpool|accum:accumulator|count[2]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|count[2]                                                              ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[2].gavgpool|accum:accumulator|count[2]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|count[2]                                                              ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[3].gavgpool|accum:accumulator|count[2]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|count[2]                                                              ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[4].gavgpool|accum:accumulator|count[2]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|count[2]                                                              ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[5].gavgpool|accum:accumulator|count[2]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|count[2]                                                              ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[6].gavgpool|accum:accumulator|count[2]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|count[2]                                                              ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[7].gavgpool|accum:accumulator|count[2]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|count[2]                                                              ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[1].gavgpool|accum:accumulator|count[1]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|count[1]                                                              ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[2].gavgpool|accum:accumulator|count[1]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|count[1]                                                              ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[3].gavgpool|accum:accumulator|count[1]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|count[1]                                                              ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[4].gavgpool|accum:accumulator|count[1]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|count[1]                                                              ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[5].gavgpool|accum:accumulator|count[1]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|count[1]                                                              ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[6].gavgpool|accum:accumulator|count[1]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|count[1]                                                              ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[7].gavgpool|accum:accumulator|count[1]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|count[1]                                                              ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[1].gavgpool|accum:accumulator|count[0]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|count[0]                                                              ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[2].gavgpool|accum:accumulator|count[0]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|count[0]                                                              ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[3].gavgpool|accum:accumulator|count[0]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|count[0]                                                              ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[4].gavgpool|accum:accumulator|count[0]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|count[0]                                                              ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[5].gavgpool|accum:accumulator|count[0]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|count[0]                                                              ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[6].gavgpool|accum:accumulator|count[0]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|count[0]                                                              ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[7].gavgpool|accum:accumulator|count[0]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|count[0]                                                              ;
; m10_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[1].relu|relu_valid_out                                                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[0].relu|relu_valid_out                                                                                                      ;
; m10_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[2].relu|relu_valid_out                                                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[0].relu|relu_valid_out                                                                                                      ;
; m10_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[3].relu|relu_valid_out                                                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[0].relu|relu_valid_out                                                                                                      ;
; m10_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[4].relu|relu_valid_out                                                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[0].relu|relu_valid_out                                                                                                      ;
; m10_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[5].relu|relu_valid_out                                                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[0].relu|relu_valid_out                                                                                                      ;
; m10_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[6].relu|relu_valid_out                                                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[0].relu|relu_valid_out                                                                                                      ;
; m10_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[7].relu|relu_valid_out                                                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[0].relu|relu_valid_out                                                                                                      ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[1].gavgpool|accum:accumulator|accum_ready_in                                                                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|accum_ready_in                                                        ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[2].gavgpool|accum:accumulator|accum_ready_in                                                                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|accum_ready_in                                                        ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[3].gavgpool|accum:accumulator|accum_ready_in                                                                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|accum_ready_in                                                        ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[4].gavgpool|accum:accumulator|accum_ready_in                                                                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|accum_ready_in                                                        ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[5].gavgpool|accum:accumulator|accum_ready_in                                                                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|accum_ready_in                                                        ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[6].gavgpool|accum:accumulator|accum_ready_in                                                                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|accum_ready_in                                                        ;
; m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[7].gavgpool|accum:accumulator|accum_ready_in                                                                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|accum_ready_in                                                        ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|weight_select_done                                                                                                                                                                                                                                                                 ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|filter_select_done                                                                                                                      ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_valid_out                                                                                                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_valid_out                                                                                        ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_valid_out                                                                                                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_valid_out                                                                                        ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_valid_out                                                                                                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_valid_out                                                                                        ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_valid_out                                                                                                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_valid_out                                                                                        ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_valid_out                                                                                                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_valid_out                                                                                        ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_valid_out                                                                                                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_valid_out                                                                                        ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_valid_out                                                                                                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_valid_out                                                                                        ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|mult_reduce_valid_out                                                                                                                                                                                                  ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult_reduce_valid_out                                                       ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|mult_reduce:multiply_reduce|mult_reduce_valid_out                                                                                                                                                                                                  ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult_reduce_valid_out                                                       ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|mult_reduce:multiply_reduce|mult_reduce_valid_out                                                                                                                                                                                                  ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult_reduce_valid_out                                                       ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|mult_reduce:multiply_reduce|mult_reduce_valid_out                                                                                                                                                                                                  ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult_reduce_valid_out                                                       ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|mult_reduce:multiply_reduce|mult_reduce_valid_out                                                                                                                                                                                                  ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult_reduce_valid_out                                                       ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|mult_reduce:multiply_reduce|mult_reduce_valid_out                                                                                                                                                                                                  ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult_reduce_valid_out                                                       ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|mult_reduce:multiply_reduce|mult_reduce_valid_out                                                                                                                                                                                                  ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult_reduce_valid_out                                                       ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|count[2]                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|count[2]                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|mult_reduce:multiply_reduce|count[2]                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|count[2]                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|mult_reduce:multiply_reduce|count[2]                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|count[2]                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|mult_reduce:multiply_reduce|count[2]                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|count[2]                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|mult_reduce:multiply_reduce|count[2]                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|count[2]                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|mult_reduce:multiply_reduce|count[2]                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|count[2]                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|mult_reduce:multiply_reduce|count[2]                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|count[2]                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|count[1]                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|count[1]                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|mult_reduce:multiply_reduce|count[1]                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|count[1]                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|mult_reduce:multiply_reduce|count[1]                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|count[1]                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|mult_reduce:multiply_reduce|count[1]                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|count[1]                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|mult_reduce:multiply_reduce|count[1]                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|count[1]                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|mult_reduce:multiply_reduce|count[1]                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|count[1]                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|mult_reduce:multiply_reduce|count[1]                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|count[1]                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|count[0]                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|count[0]                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|mult_reduce:multiply_reduce|count[0]                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|count[0]                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|mult_reduce:multiply_reduce|count[0]                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|count[0]                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|mult_reduce:multiply_reduce|count[0]                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|count[0]                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|mult_reduce:multiply_reduce|count[0]                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|count[0]                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|mult_reduce:multiply_reduce|count[0]                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|count[0]                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|mult_reduce:multiply_reduce|count[0]                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|count[0]                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|mult_reduce_ready_in                                                                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult_reduce_ready_in                                                        ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|mult_reduce:multiply_reduce|mult_reduce_ready_in                                                                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult_reduce_ready_in                                                        ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|mult_reduce:multiply_reduce|mult_reduce_ready_in                                                                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult_reduce_ready_in                                                        ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|mult_reduce:multiply_reduce|mult_reduce_ready_in                                                                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult_reduce_ready_in                                                        ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|mult_reduce:multiply_reduce|mult_reduce_ready_in                                                                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult_reduce_ready_in                                                        ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|mult_reduce:multiply_reduce|mult_reduce_ready_in                                                                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult_reduce_ready_in                                                        ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|mult_reduce:multiply_reduce|mult_reduce_ready_in                                                                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult_reduce_ready_in                                                        ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|valid_in_pipe[3]                                                                                                                                                                                                       ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|valid_in_pipe[3]                                                            ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|mult_reduce:multiply_reduce|valid_in_pipe[3]                                                                                                                                                                                                       ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|valid_in_pipe[3]                                                            ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|mult_reduce:multiply_reduce|valid_in_pipe[3]                                                                                                                                                                                                       ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|valid_in_pipe[3]                                                            ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|mult_reduce:multiply_reduce|valid_in_pipe[3]                                                                                                                                                                                                       ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|valid_in_pipe[3]                                                            ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|mult_reduce:multiply_reduce|valid_in_pipe[3]                                                                                                                                                                                                       ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|valid_in_pipe[3]                                                            ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|mult_reduce:multiply_reduce|valid_in_pipe[3]                                                                                                                                                                                                       ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|valid_in_pipe[3]                                                            ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|mult_reduce:multiply_reduce|valid_in_pipe[3]                                                                                                                                                                                                       ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|valid_in_pipe[3]                                                            ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|valid_in_pipe[2]                                                                                                                                                                                                       ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|valid_in_pipe[2]                                                            ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|mult_reduce:multiply_reduce|valid_in_pipe[2]                                                                                                                                                                                                       ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|valid_in_pipe[2]                                                            ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|mult_reduce:multiply_reduce|valid_in_pipe[2]                                                                                                                                                                                                       ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|valid_in_pipe[2]                                                            ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|mult_reduce:multiply_reduce|valid_in_pipe[2]                                                                                                                                                                                                       ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|valid_in_pipe[2]                                                            ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|mult_reduce:multiply_reduce|valid_in_pipe[2]                                                                                                                                                                                                       ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|valid_in_pipe[2]                                                            ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|mult_reduce:multiply_reduce|valid_in_pipe[2]                                                                                                                                                                                                       ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|valid_in_pipe[2]                                                            ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|mult_reduce:multiply_reduce|valid_in_pipe[2]                                                                                                                                                                                                       ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|valid_in_pipe[2]                                                            ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe142                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe142 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe142                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe142 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe142                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe142 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe142                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe142 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe142                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe142 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe142                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe142 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe142                                                                                                                                            ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe142 ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|valid_in_pipe[1]                                                                                                                                                                                                       ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|valid_in_pipe[1]                                                            ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|mult_reduce:multiply_reduce|valid_in_pipe[1]                                                                                                                                                                                                       ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|valid_in_pipe[1]                                                            ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|mult_reduce:multiply_reduce|valid_in_pipe[1]                                                                                                                                                                                                       ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|valid_in_pipe[1]                                                            ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|mult_reduce:multiply_reduce|valid_in_pipe[1]                                                                                                                                                                                                       ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|valid_in_pipe[1]                                                            ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|mult_reduce:multiply_reduce|valid_in_pipe[1]                                                                                                                                                                                                       ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|valid_in_pipe[1]                                                            ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|mult_reduce:multiply_reduce|valid_in_pipe[1]                                                                                                                                                                                                       ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|valid_in_pipe[1]                                                            ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|mult_reduce:multiply_reduce|valid_in_pipe[1]                                                                                                                                                                                                       ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|valid_in_pipe[1]                                                            ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|valid_in_pipe[0]                                                                                                                                                                                                       ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|valid_in_pipe[0]                                                            ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|mult_reduce:multiply_reduce|valid_in_pipe[0]                                                                                                                                                                                                       ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|valid_in_pipe[0]                                                            ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|mult_reduce:multiply_reduce|valid_in_pipe[0]                                                                                                                                                                                                       ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|valid_in_pipe[0]                                                            ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|mult_reduce:multiply_reduce|valid_in_pipe[0]                                                                                                                                                                                                       ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|valid_in_pipe[0]                                                            ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|mult_reduce:multiply_reduce|valid_in_pipe[0]                                                                                                                                                                                                       ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|valid_in_pipe[0]                                                            ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|mult_reduce:multiply_reduce|valid_in_pipe[0]                                                                                                                                                                                                       ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|valid_in_pipe[0]                                                            ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|mult_reduce:multiply_reduce|valid_in_pipe[0]                                                                                                                                                                                                       ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|valid_in_pipe[0]                                                            ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|p2s_valid_out                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_valid_out                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|p2s_valid_out                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_valid_out                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|p2s_valid_out                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_valid_out                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|p2s_valid_out                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_valid_out                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|p2s_valid_out                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_valid_out                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|p2s_valid_out                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_valid_out                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|p2s_valid_out                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_valid_out                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|p2s_serial_out[18]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[18]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|p2s_serial_out[18]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[18]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|p2s_serial_out[18]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[18]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|p2s_serial_out[18]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[18]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|p2s_serial_out[18]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[18]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|p2s_serial_out[18]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[18]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|p2s_serial_out[18]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[18]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|p2s_serial_out[19]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[19]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|p2s_serial_out[19]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[19]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|p2s_serial_out[19]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[19]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|p2s_serial_out[19]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[19]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|p2s_serial_out[19]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[19]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|p2s_serial_out[19]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[19]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|p2s_serial_out[19]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[19]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|p2s_serial_out[20]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[20]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|p2s_serial_out[20]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[20]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|p2s_serial_out[20]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[20]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|p2s_serial_out[20]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[20]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|p2s_serial_out[20]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[20]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|p2s_serial_out[20]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[20]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|p2s_serial_out[20]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[20]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|p2s_serial_out[21]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[21]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|p2s_serial_out[21]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[21]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|p2s_serial_out[21]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[21]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|p2s_serial_out[21]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[21]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|p2s_serial_out[21]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[21]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|p2s_serial_out[21]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[21]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|p2s_serial_out[21]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[21]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|p2s_serial_out[22]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[22]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|p2s_serial_out[22]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[22]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|p2s_serial_out[22]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[22]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|p2s_serial_out[22]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[22]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|p2s_serial_out[22]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[22]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|p2s_serial_out[22]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[22]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|p2s_serial_out[22]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[22]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|p2s_serial_out[23]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[23]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|p2s_serial_out[23]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[23]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|p2s_serial_out[23]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[23]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|p2s_serial_out[23]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[23]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|p2s_serial_out[23]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[23]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|p2s_serial_out[23]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[23]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|p2s_serial_out[23]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[23]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|p2s_serial_out[24]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[24]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|p2s_serial_out[24]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[24]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|p2s_serial_out[24]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[24]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|p2s_serial_out[24]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[24]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|p2s_serial_out[24]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[24]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|p2s_serial_out[24]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[24]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|p2s_serial_out[24]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[24]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|p2s_serial_out[25]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[25]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|p2s_serial_out[25]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[25]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|p2s_serial_out[25]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[25]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|p2s_serial_out[25]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[25]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|p2s_serial_out[25]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[25]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|p2s_serial_out[25]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[25]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|p2s_serial_out[25]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[25]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|p2s_serial_out[26]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[26]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|p2s_serial_out[26]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[26]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|p2s_serial_out[26]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[26]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|p2s_serial_out[26]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[26]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|p2s_serial_out[26]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[26]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|p2s_serial_out[26]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[26]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|p2s_serial_out[26]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[26]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|p2s_serial_out[27]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[27]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|p2s_serial_out[27]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[27]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|p2s_serial_out[27]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[27]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|p2s_serial_out[27]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[27]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|p2s_serial_out[27]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[27]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|p2s_serial_out[27]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[27]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|p2s_serial_out[27]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[27]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|p2s_serial_out[28]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[28]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|p2s_serial_out[28]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[28]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|p2s_serial_out[28]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[28]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|p2s_serial_out[28]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[28]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|p2s_serial_out[28]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[28]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|p2s_serial_out[28]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[28]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|p2s_serial_out[28]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[28]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|p2s_serial_out[29]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[29]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|p2s_serial_out[29]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[29]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|p2s_serial_out[29]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[29]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|p2s_serial_out[29]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[29]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|p2s_serial_out[29]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[29]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|p2s_serial_out[29]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[29]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|p2s_serial_out[29]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[29]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|p2s_serial_out[30]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[30]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|p2s_serial_out[30]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[30]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|p2s_serial_out[30]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[30]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|p2s_serial_out[30]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[30]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|p2s_serial_out[30]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[30]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|p2s_serial_out[30]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[30]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|p2s_serial_out[30]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[30]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|p2s_serial_out[31]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[31]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|p2s_serial_out[31]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[31]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|p2s_serial_out[31]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[31]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|p2s_serial_out[31]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[31]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|p2s_serial_out[31]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[31]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|p2s_serial_out[31]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[31]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|p2s_serial_out[31]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[31]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|weight_select[2]                                                                                                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|weight_select[2]                                                                                        ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|weight_select[2]                                                                                                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|weight_select[2]                                                                                        ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|weight_select[2]                                                                                                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|weight_select[2]                                                                                        ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|weight_select[2]                                                                                                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|weight_select[2]                                                                                        ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|weight_select[2]                                                                                                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|weight_select[2]                                                                                        ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|weight_select[2]                                                                                                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|weight_select[2]                                                                                        ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|weight_select[2]                                                                                                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|weight_select[2]                                                                                        ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|weight_select[1]                                                                                                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|weight_select[1]                                                                                        ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|weight_select[1]                                                                                                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|weight_select[1]                                                                                        ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|weight_select[1]                                                                                                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|weight_select[1]                                                                                        ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|weight_select[1]                                                                                                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|weight_select[1]                                                                                        ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|weight_select[1]                                                                                                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|weight_select[1]                                                                                        ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|weight_select[1]                                                                                                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|weight_select[1]                                                                                        ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|weight_select[1]                                                                                                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|weight_select[1]                                                                                        ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|weight_select[0]                                                                                                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|weight_select[0]                                                                                        ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|weight_select[0]                                                                                                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|weight_select[0]                                                                                        ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|weight_select[0]                                                                                                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|weight_select[0]                                                                                        ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|weight_select[0]                                                                                                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|weight_select[0]                                                                                        ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|weight_select[0]                                                                                                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|weight_select[0]                                                                                        ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|weight_select[0]                                                                                                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|weight_select[0]                                                                                        ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|weight_select[0]                                                                                                                                                                                                                                   ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|weight_select[0]                                                                                        ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|p2s_serial_out[0]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[0]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|p2s_serial_out[0]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[0]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|p2s_serial_out[0]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[0]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|p2s_serial_out[0]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[0]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|p2s_serial_out[0]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[0]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|p2s_serial_out[0]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[0]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|p2s_serial_out[0]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[0]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|p2s_serial_out[1]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[1]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|p2s_serial_out[1]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[1]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|p2s_serial_out[1]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[1]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|p2s_serial_out[1]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[1]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|p2s_serial_out[1]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[1]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|p2s_serial_out[1]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[1]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|p2s_serial_out[1]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[1]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|p2s_serial_out[2]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[2]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|p2s_serial_out[2]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[2]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|p2s_serial_out[2]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[2]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|p2s_serial_out[2]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[2]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|p2s_serial_out[2]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[2]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|p2s_serial_out[2]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[2]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|p2s_serial_out[2]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[2]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|p2s_serial_out[3]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[3]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|p2s_serial_out[3]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[3]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|p2s_serial_out[3]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[3]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|p2s_serial_out[3]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[3]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|p2s_serial_out[3]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[3]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|p2s_serial_out[3]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[3]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|p2s_serial_out[3]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[3]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|p2s_serial_out[4]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[4]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|p2s_serial_out[4]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[4]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|p2s_serial_out[4]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[4]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|p2s_serial_out[4]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[4]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|p2s_serial_out[4]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[4]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|p2s_serial_out[4]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[4]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|p2s_serial_out[4]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[4]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|p2s_serial_out[5]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[5]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|p2s_serial_out[5]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[5]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|p2s_serial_out[5]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[5]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|p2s_serial_out[5]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[5]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|p2s_serial_out[5]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[5]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|p2s_serial_out[5]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[5]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|p2s_serial_out[5]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[5]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|p2s_serial_out[6]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[6]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|p2s_serial_out[6]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[6]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|p2s_serial_out[6]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[6]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|p2s_serial_out[6]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[6]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|p2s_serial_out[6]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[6]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|p2s_serial_out[6]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[6]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|p2s_serial_out[6]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[6]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|p2s_serial_out[7]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[7]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|p2s_serial_out[7]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[7]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|p2s_serial_out[7]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[7]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|p2s_serial_out[7]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[7]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|p2s_serial_out[7]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[7]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|p2s_serial_out[7]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[7]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|p2s_serial_out[7]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[7]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|p2s_serial_out[8]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[8]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|p2s_serial_out[8]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[8]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|p2s_serial_out[8]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[8]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|p2s_serial_out[8]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[8]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|p2s_serial_out[8]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[8]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|p2s_serial_out[8]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[8]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|p2s_serial_out[8]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[8]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|p2s_serial_out[9]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[9]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|p2s_serial_out[9]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[9]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|p2s_serial_out[9]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[9]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|p2s_serial_out[9]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[9]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|p2s_serial_out[9]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[9]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|p2s_serial_out[9]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[9]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|p2s_serial_out[9]                                                                                                                                                                                                           ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[9]                                                                ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|p2s_serial_out[10]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[10]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|p2s_serial_out[10]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[10]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|p2s_serial_out[10]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[10]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|p2s_serial_out[10]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[10]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|p2s_serial_out[10]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[10]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|p2s_serial_out[10]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[10]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|p2s_serial_out[10]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[10]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|p2s_serial_out[11]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[11]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|p2s_serial_out[11]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[11]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|p2s_serial_out[11]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[11]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|p2s_serial_out[11]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[11]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|p2s_serial_out[11]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[11]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|p2s_serial_out[11]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[11]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|p2s_serial_out[11]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[11]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|p2s_serial_out[12]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[12]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|p2s_serial_out[12]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[12]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|p2s_serial_out[12]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[12]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|p2s_serial_out[12]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[12]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|p2s_serial_out[12]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[12]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|p2s_serial_out[12]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[12]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|p2s_serial_out[12]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[12]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|p2s_serial_out[13]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[13]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|p2s_serial_out[13]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[13]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|p2s_serial_out[13]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[13]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|p2s_serial_out[13]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[13]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|p2s_serial_out[13]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[13]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|p2s_serial_out[13]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[13]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|p2s_serial_out[13]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[13]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|p2s_serial_out[14]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[14]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|p2s_serial_out[14]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[14]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|p2s_serial_out[14]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[14]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|p2s_serial_out[14]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[14]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|p2s_serial_out[14]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[14]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|p2s_serial_out[14]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[14]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|p2s_serial_out[14]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[14]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|p2s_serial_out[15]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[15]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|p2s_serial_out[15]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[15]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|p2s_serial_out[15]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[15]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|p2s_serial_out[15]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[15]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|p2s_serial_out[15]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[15]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|p2s_serial_out[15]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[15]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|p2s_serial_out[15]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[15]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|p2s_serial_out[16]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[16]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|p2s_serial_out[16]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[16]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|p2s_serial_out[16]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[16]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|p2s_serial_out[16]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[16]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|p2s_serial_out[16]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[16]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|p2s_serial_out[16]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[16]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|p2s_serial_out[16]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[16]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|p2s_serial_out[17]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[17]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|p2s_serial_out[17]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[17]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|p2s_serial_out[17]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[17]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|p2s_serial_out[17]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[17]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|p2s_serial_out[17]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[17]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|p2s_serial_out[17]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[17]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|p2s_serial_out[17]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[17]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|state[2..9,11..31]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|state[10]                                                                        ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|state[2..31]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|state[10]                                                                        ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|state[2..31]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|state[10]                                                                        ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|state[2..31]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|state[10]                                                                        ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|state[2..31]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|state[10]                                                                        ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|state[2..31]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|state[10]                                                                        ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|state[2..31]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|state[10]                                                                        ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|state[2..31]                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|state[10]                                                                        ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|state[1]                                                                                                                                                                                                                    ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|state[1]                                                                         ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|state[1]                                                                                                                                                                                                                    ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|state[1]                                                                         ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|state[1]                                                                                                                                                                                                                    ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|state[1]                                                                         ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|state[1]                                                                                                                                                                                                                    ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|state[1]                                                                         ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|state[1]                                                                                                                                                                                                                    ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|state[1]                                                                         ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|state[1]                                                                                                                                                                                                                    ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|state[1]                                                                         ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|state[1]                                                                                                                                                                                                                    ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|state[1]                                                                         ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|state[0]                                                                                                                                                                                                                    ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|state[0]                                                                         ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|state[0]                                                                                                                                                                                                                    ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|state[0]                                                                         ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|state[0]                                                                                                                                                                                                                    ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|state[0]                                                                         ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|state[0]                                                                                                                                                                                                                    ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|state[0]                                                                         ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|state[0]                                                                                                                                                                                                                    ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|state[0]                                                                         ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|state[0]                                                                                                                                                                                                                    ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|state[0]                                                                         ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|state[0]                                                                                                                                                                                                                    ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|state[0]                                                                         ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[0][18]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][18]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[0][18]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][18]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[0][18]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][18]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[0][18]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][18]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[0][18]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][18]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[0][18]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][18]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[0][18]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][18]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[1][18]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][18]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[1][18]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][18]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[1][18]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][18]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[1][18]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][18]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[1][18]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][18]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[1][18]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][18]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[1][18]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][18]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[2][18]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][18]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[2][18]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][18]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[2][18]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][18]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[2][18]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][18]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[2][18]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][18]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[2][18]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][18]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[2][18]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][18]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[3][18]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][18]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[3][18]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][18]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[3][18]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][18]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[3][18]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][18]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[3][18]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][18]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[3][18]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][18]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[3][18]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][18]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[4][18]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][18]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[4][18]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][18]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[4][18]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][18]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[4][18]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][18]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[4][18]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][18]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[4][18]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][18]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[4][18]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][18]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|count[2]                                                                                                                                                                                                                    ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|count[2]                                                                         ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|count[2]                                                                                                                                                                                                                    ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|count[2]                                                                         ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|count[2]                                                                                                                                                                                                                    ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|count[2]                                                                         ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|count[2]                                                                                                                                                                                                                    ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|count[2]                                                                         ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|count[2]                                                                                                                                                                                                                    ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|count[2]                                                                         ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|count[2]                                                                                                                                                                                                                    ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|count[2]                                                                         ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|count[2]                                                                                                                                                                                                                    ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|count[2]                                                                         ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|count[1]                                                                                                                                                                                                                    ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|count[1]                                                                         ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|count[1]                                                                                                                                                                                                                    ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|count[1]                                                                         ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|count[1]                                                                                                                                                                                                                    ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|count[1]                                                                         ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|count[1]                                                                                                                                                                                                                    ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|count[1]                                                                         ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|count[1]                                                                                                                                                                                                                    ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|count[1]                                                                         ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|count[1]                                                                                                                                                                                                                    ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|count[1]                                                                         ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|count[1]                                                                                                                                                                                                                    ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|count[1]                                                                         ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|count[0]                                                                                                                                                                                                                    ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|count[0]                                                                         ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|count[0]                                                                                                                                                                                                                    ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|count[0]                                                                         ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|count[0]                                                                                                                                                                                                                    ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|count[0]                                                                         ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|count[0]                                                                                                                                                                                                                    ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|count[0]                                                                         ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|count[0]                                                                                                                                                                                                                    ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|count[0]                                                                         ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|count[0]                                                                                                                                                                                                                    ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|count[0]                                                                         ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|count[0]                                                                                                                                                                                                                    ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|count[0]                                                                         ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[0][19]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][19]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[0][19]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][19]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[0][19]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][19]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[0][19]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][19]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[0][19]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][19]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[0][19]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][19]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[0][19]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][19]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[1][19]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][19]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[1][19]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][19]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[1][19]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][19]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[1][19]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][19]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[1][19]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][19]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[1][19]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][19]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[1][19]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][19]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[2][19]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][19]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[2][19]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][19]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[2][19]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][19]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[2][19]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][19]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[2][19]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][19]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[2][19]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][19]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[2][19]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][19]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[3][19]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][19]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[3][19]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][19]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[3][19]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][19]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[3][19]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][19]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[3][19]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][19]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[3][19]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][19]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[3][19]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][19]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[0][20]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][20]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[0][20]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][20]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[0][20]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][20]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[0][20]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][20]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[0][20]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][20]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[0][20]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][20]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[0][20]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][20]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[1][20]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][20]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[1][20]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][20]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[1][20]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][20]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[1][20]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][20]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[1][20]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][20]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[1][20]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][20]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[1][20]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][20]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[2][20]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][20]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[2][20]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][20]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[2][20]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][20]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[2][20]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][20]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[2][20]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][20]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[2][20]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][20]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[2][20]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][20]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[3][20]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][20]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[3][20]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][20]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[3][20]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][20]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[3][20]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][20]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[3][20]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][20]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[3][20]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][20]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[3][20]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][20]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[0][21]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][21]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[0][21]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][21]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[0][21]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][21]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[0][21]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][21]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[0][21]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][21]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[0][21]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][21]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[0][21]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][21]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[1][21]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][21]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[1][21]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][21]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[1][21]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][21]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[1][21]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][21]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[1][21]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][21]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[1][21]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][21]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[1][21]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][21]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[2][21]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][21]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[2][21]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][21]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[2][21]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][21]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[2][21]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][21]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[2][21]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][21]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[2][21]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][21]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[2][21]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][21]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[3][21]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][21]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[3][21]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][21]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[3][21]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][21]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[3][21]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][21]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[3][21]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][21]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[3][21]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][21]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[3][21]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][21]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[0][22]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][22]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[0][22]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][22]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[0][22]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][22]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[0][22]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][22]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[0][22]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][22]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[0][22]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][22]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[0][22]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][22]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[1][22]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][22]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[1][22]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][22]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[1][22]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][22]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[1][22]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][22]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[1][22]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][22]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[1][22]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][22]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[1][22]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][22]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[2][22]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][22]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[2][22]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][22]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[2][22]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][22]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[2][22]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][22]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[2][22]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][22]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[2][22]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][22]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[2][22]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][22]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[3][22]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][22]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[3][22]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][22]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[3][22]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][22]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[3][22]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][22]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[3][22]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][22]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[3][22]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][22]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[3][22]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][22]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[0][23]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][23]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[0][23]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][23]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[0][23]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][23]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[0][23]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][23]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[0][23]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][23]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[0][23]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][23]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[0][23]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][23]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[1][23]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][23]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[1][23]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][23]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[1][23]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][23]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[1][23]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][23]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[1][23]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][23]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[1][23]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][23]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[1][23]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][23]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[2][23]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][23]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[2][23]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][23]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[2][23]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][23]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[2][23]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][23]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[2][23]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][23]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[2][23]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][23]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[2][23]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][23]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[3][23]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][23]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[3][23]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][23]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[3][23]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][23]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[3][23]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][23]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[3][23]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][23]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[3][23]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][23]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[3][23]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][23]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[0][24]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][24]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[0][24]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][24]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[0][24]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][24]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[0][24]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][24]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[0][24]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][24]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[0][24]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][24]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[0][24]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][24]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[1][24]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][24]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[1][24]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][24]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[1][24]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][24]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[1][24]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][24]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[1][24]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][24]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[1][24]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][24]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[1][24]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][24]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[2][24]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][24]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[2][24]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][24]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[2][24]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][24]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[2][24]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][24]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[2][24]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][24]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[2][24]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][24]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[2][24]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][24]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[3][24]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][24]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[3][24]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][24]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[3][24]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][24]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[3][24]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][24]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[3][24]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][24]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[3][24]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][24]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[3][24]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][24]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[0][25]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][25]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[0][25]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][25]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[0][25]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][25]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[0][25]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][25]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[0][25]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][25]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[0][25]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][25]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[0][25]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][25]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[1][25]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][25]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[1][25]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][25]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[1][25]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][25]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[1][25]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][25]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[1][25]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][25]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[1][25]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][25]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[1][25]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][25]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[2][25]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][25]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[2][25]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][25]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[2][25]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][25]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[2][25]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][25]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[2][25]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][25]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[2][25]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][25]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[2][25]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][25]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[3][25]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][25]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[3][25]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][25]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[3][25]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][25]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[3][25]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][25]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[3][25]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][25]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[3][25]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][25]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[3][25]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][25]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[0][26]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][26]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[0][26]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][26]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[0][26]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][26]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[0][26]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][26]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[0][26]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][26]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[0][26]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][26]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[0][26]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][26]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[1][26]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][26]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[1][26]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][26]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[1][26]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][26]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[1][26]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][26]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[1][26]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][26]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[1][26]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][26]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[1][26]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][26]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[2][26]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][26]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[2][26]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][26]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[2][26]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][26]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[2][26]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][26]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[2][26]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][26]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[2][26]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][26]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[2][26]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][26]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[3][26]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][26]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[3][26]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][26]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[3][26]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][26]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[3][26]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][26]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[3][26]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][26]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[3][26]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][26]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[3][26]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][26]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[0][27]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][27]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[0][27]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][27]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[0][27]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][27]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[0][27]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][27]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[0][27]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][27]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[0][27]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][27]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[0][27]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][27]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[1][27]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][27]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[1][27]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][27]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[1][27]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][27]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[1][27]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][27]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[1][27]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][27]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[1][27]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][27]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[1][27]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][27]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[2][27]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][27]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[2][27]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][27]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[2][27]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][27]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[2][27]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][27]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[2][27]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][27]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[2][27]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][27]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[2][27]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][27]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[3][27]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][27]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[3][27]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][27]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[3][27]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][27]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[3][27]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][27]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[3][27]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][27]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[3][27]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][27]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[3][27]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][27]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[0][28]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][28]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[0][28]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][28]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[0][28]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][28]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[0][28]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][28]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[0][28]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][28]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[0][28]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][28]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[0][28]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][28]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[1][28]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][28]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[1][28]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][28]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[1][28]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][28]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[1][28]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][28]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[1][28]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][28]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[1][28]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][28]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[1][28]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][28]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[2][28]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][28]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[2][28]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][28]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[2][28]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][28]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[2][28]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][28]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[2][28]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][28]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[2][28]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][28]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[2][28]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][28]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[3][28]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][28]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[3][28]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][28]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[3][28]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][28]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[3][28]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][28]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[3][28]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][28]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[3][28]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][28]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[3][28]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][28]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[0][29]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][29]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[0][29]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][29]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[0][29]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][29]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[0][29]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][29]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[0][29]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][29]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[0][29]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][29]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[0][29]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][29]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[1][29]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][29]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[1][29]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][29]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[1][29]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][29]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[1][29]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][29]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[1][29]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][29]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[1][29]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][29]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[1][29]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][29]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[2][29]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][29]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[2][29]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][29]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[2][29]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][29]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[2][29]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][29]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[2][29]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][29]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[2][29]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][29]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[2][29]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][29]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[3][29]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][29]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[3][29]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][29]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[3][29]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][29]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[3][29]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][29]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[3][29]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][29]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[3][29]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][29]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[3][29]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][29]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[0][30]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][30]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[0][30]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][30]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[0][30]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][30]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[0][30]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][30]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[0][30]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][30]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[0][30]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][30]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[0][30]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][30]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[1][30]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][30]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[1][30]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][30]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[1][30]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][30]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[1][30]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][30]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[1][30]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][30]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[1][30]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][30]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[1][30]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][30]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[2][30]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][30]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[2][30]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][30]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[2][30]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][30]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[2][30]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][30]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[2][30]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][30]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[2][30]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][30]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[2][30]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][30]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[3][30]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][30]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[3][30]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][30]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[3][30]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][30]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[3][30]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][30]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[3][30]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][30]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[3][30]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][30]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[3][30]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][30]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[0][31]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][31]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[0][31]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][31]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[0][31]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][31]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[0][31]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][31]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[0][31]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][31]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[0][31]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][31]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[0][31]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][31]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[1][31]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][31]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[1][31]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][31]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[1][31]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][31]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[1][31]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][31]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[1][31]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][31]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[1][31]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][31]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[1][31]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][31]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[2][31]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][31]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[2][31]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][31]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[2][31]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][31]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[2][31]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][31]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[2][31]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][31]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[2][31]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][31]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[2][31]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][31]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[3][31]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][31]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[3][31]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][31]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[3][31]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][31]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[3][31]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][31]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[3][31]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][31]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[3][31]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][31]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[3][31]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][31]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[0][0]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][0]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[0][0]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][0]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[0][0]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][0]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[0][0]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][0]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[0][0]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][0]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[0][0]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][0]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[0][0]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][0]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[1][0]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][0]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[1][0]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][0]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[1][0]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][0]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[1][0]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][0]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[1][0]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][0]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[1][0]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][0]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[1][0]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][0]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[2][0]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][0]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[2][0]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][0]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[2][0]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][0]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[2][0]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][0]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[2][0]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][0]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[2][0]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][0]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[2][0]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][0]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[3][0]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][0]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[3][0]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][0]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[3][0]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][0]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[3][0]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][0]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[3][0]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][0]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[3][0]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][0]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[3][0]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][0]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[0][1]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][1]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[0][1]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][1]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[0][1]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][1]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[0][1]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][1]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[0][1]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][1]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[0][1]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][1]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[0][1]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][1]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[1][1]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][1]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[1][1]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][1]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[1][1]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][1]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[1][1]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][1]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[1][1]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][1]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[1][1]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][1]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[1][1]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][1]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[2][1]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][1]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[2][1]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][1]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[2][1]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][1]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[2][1]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][1]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[2][1]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][1]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[2][1]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][1]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[2][1]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][1]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[3][1]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][1]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[3][1]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][1]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[3][1]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][1]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[3][1]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][1]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[3][1]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][1]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[3][1]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][1]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[3][1]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][1]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[0][2]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][2]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[0][2]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][2]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[0][2]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][2]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[0][2]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][2]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[0][2]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][2]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[0][2]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][2]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[0][2]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][2]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[1][2]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][2]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[1][2]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][2]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[1][2]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][2]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[1][2]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][2]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[1][2]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][2]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[1][2]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][2]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[1][2]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][2]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[2][2]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][2]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[2][2]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][2]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[2][2]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][2]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[2][2]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][2]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[2][2]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][2]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[2][2]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][2]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[2][2]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][2]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[3][2]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][2]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[3][2]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][2]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[3][2]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][2]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[3][2]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][2]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[3][2]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][2]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[3][2]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][2]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[3][2]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][2]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[0][3]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][3]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[0][3]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][3]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[0][3]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][3]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[0][3]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][3]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[0][3]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][3]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[0][3]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][3]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[0][3]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][3]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[1][3]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][3]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[1][3]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][3]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[1][3]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][3]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[1][3]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][3]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[1][3]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][3]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[1][3]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][3]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[1][3]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][3]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[2][3]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][3]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[2][3]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][3]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[2][3]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][3]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[2][3]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][3]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[2][3]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][3]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[2][3]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][3]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[2][3]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][3]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[3][3]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][3]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[3][3]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][3]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[3][3]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][3]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[3][3]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][3]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[3][3]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][3]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[3][3]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][3]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[3][3]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][3]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[0][4]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][4]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[0][4]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][4]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[0][4]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][4]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[0][4]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][4]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[0][4]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][4]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[0][4]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][4]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[0][4]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][4]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[1][4]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][4]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[1][4]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][4]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[1][4]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][4]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[1][4]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][4]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[1][4]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][4]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[1][4]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][4]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[1][4]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][4]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[2][4]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][4]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[2][4]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][4]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[2][4]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][4]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[2][4]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][4]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[2][4]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][4]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[2][4]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][4]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[2][4]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][4]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[3][4]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][4]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[3][4]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][4]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[3][4]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][4]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[3][4]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][4]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[3][4]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][4]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[3][4]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][4]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[3][4]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][4]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[0][5]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][5]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[0][5]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][5]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[0][5]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][5]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[0][5]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][5]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[0][5]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][5]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[0][5]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][5]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[0][5]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][5]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[1][5]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][5]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[1][5]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][5]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[1][5]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][5]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[1][5]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][5]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[1][5]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][5]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[1][5]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][5]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[1][5]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][5]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[2][5]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][5]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[2][5]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][5]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[2][5]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][5]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[2][5]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][5]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[2][5]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][5]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[2][5]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][5]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[2][5]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][5]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[3][5]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][5]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[3][5]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][5]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[3][5]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][5]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[3][5]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][5]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[3][5]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][5]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[3][5]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][5]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[3][5]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][5]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[0][6]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][6]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[0][6]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][6]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[0][6]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][6]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[0][6]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][6]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[0][6]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][6]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[0][6]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][6]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[0][6]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][6]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[1][6]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][6]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[1][6]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][6]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[1][6]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][6]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[1][6]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][6]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[1][6]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][6]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[1][6]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][6]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[1][6]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][6]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[2][6]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][6]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[2][6]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][6]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[2][6]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][6]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[2][6]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][6]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[2][6]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][6]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[2][6]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][6]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[2][6]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][6]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[3][6]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][6]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[3][6]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][6]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[3][6]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][6]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[3][6]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][6]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[3][6]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][6]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[3][6]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][6]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[3][6]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][6]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[0][7]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][7]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[0][7]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][7]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[0][7]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][7]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[0][7]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][7]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[0][7]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][7]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[0][7]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][7]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[0][7]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][7]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[1][7]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][7]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[1][7]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][7]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[1][7]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][7]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[1][7]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][7]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[1][7]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][7]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[1][7]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][7]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[1][7]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][7]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[2][7]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][7]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[2][7]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][7]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[2][7]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][7]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[2][7]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][7]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[2][7]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][7]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[2][7]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][7]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[2][7]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][7]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[3][7]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][7]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[3][7]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][7]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[3][7]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][7]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[3][7]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][7]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[3][7]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][7]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[3][7]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][7]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[3][7]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][7]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[0][8]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][8]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[0][8]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][8]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[0][8]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][8]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[0][8]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][8]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[0][8]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][8]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[0][8]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][8]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[0][8]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][8]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[1][8]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][8]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[1][8]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][8]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[1][8]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][8]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[1][8]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][8]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[1][8]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][8]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[1][8]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][8]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[1][8]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][8]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[2][8]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][8]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[2][8]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][8]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[2][8]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][8]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[2][8]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][8]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[2][8]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][8]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[2][8]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][8]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[2][8]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][8]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[3][8]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][8]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[3][8]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][8]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[3][8]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][8]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[3][8]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][8]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[3][8]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][8]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[3][8]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][8]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[3][8]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][8]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[0][9]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][9]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[0][9]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][9]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[0][9]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][9]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[0][9]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][9]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[0][9]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][9]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[0][9]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][9]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[0][9]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][9]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[1][9]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][9]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[1][9]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][9]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[1][9]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][9]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[1][9]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][9]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[1][9]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][9]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[1][9]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][9]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[1][9]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][9]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[2][9]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][9]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[2][9]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][9]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[2][9]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][9]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[2][9]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][9]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[2][9]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][9]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[2][9]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][9]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[2][9]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][9]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[3][9]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][9]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[3][9]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][9]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[3][9]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][9]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[3][9]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][9]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[3][9]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][9]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[3][9]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][9]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[3][9]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][9]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[0][10]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][10]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[0][10]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][10]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[0][10]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][10]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[0][10]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][10]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[0][10]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][10]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[0][10]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][10]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[0][10]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][10]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[1][10]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][10]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[1][10]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][10]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[1][10]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][10]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[1][10]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][10]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[1][10]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][10]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[1][10]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][10]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[1][10]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][10]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[2][10]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][10]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[2][10]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][10]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[2][10]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][10]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[2][10]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][10]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[2][10]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][10]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[2][10]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][10]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[2][10]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][10]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[3][10]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][10]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[3][10]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][10]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[3][10]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][10]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[3][10]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][10]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[3][10]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][10]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[3][10]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][10]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[3][10]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][10]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[0][11]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][11]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[0][11]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][11]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[0][11]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][11]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[0][11]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][11]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[0][11]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][11]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[0][11]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][11]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[0][11]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][11]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[1][11]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][11]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[1][11]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][11]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[1][11]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][11]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[1][11]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][11]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[1][11]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][11]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[1][11]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][11]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[1][11]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][11]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[2][11]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][11]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[2][11]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][11]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[2][11]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][11]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[2][11]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][11]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[2][11]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][11]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[2][11]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][11]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[2][11]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][11]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[3][11]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][11]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[3][11]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][11]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[3][11]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][11]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[3][11]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][11]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[3][11]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][11]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[3][11]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][11]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[3][11]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][11]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[0][12]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][12]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[0][12]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][12]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[0][12]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][12]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[0][12]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][12]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[0][12]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][12]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[0][12]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][12]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[0][12]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][12]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[1][12]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][12]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[1][12]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][12]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[1][12]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][12]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[1][12]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][12]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[1][12]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][12]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[1][12]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][12]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[1][12]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][12]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[2][12]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][12]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[2][12]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][12]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[2][12]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][12]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[2][12]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][12]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[2][12]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][12]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[2][12]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][12]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[2][12]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][12]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[3][12]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][12]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[3][12]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][12]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[3][12]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][12]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[3][12]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][12]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[3][12]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][12]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[3][12]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][12]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[3][12]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][12]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[0][13]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][13]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[0][13]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][13]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[0][13]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][13]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[0][13]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][13]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[0][13]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][13]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[0][13]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][13]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[0][13]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][13]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[1][13]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][13]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[1][13]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][13]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[1][13]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][13]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[1][13]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][13]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[1][13]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][13]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[1][13]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][13]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[1][13]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][13]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[2][13]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][13]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[2][13]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][13]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[2][13]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][13]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[2][13]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][13]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[2][13]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][13]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[2][13]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][13]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[2][13]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][13]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[3][13]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][13]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[3][13]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][13]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[3][13]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][13]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[3][13]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][13]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[3][13]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][13]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[3][13]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][13]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[3][13]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][13]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[0][14]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][14]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[0][14]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][14]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[0][14]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][14]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[0][14]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][14]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[0][14]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][14]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[0][14]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][14]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[0][14]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][14]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[1][14]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][14]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[1][14]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][14]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[1][14]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][14]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[1][14]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][14]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[1][14]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][14]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[1][14]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][14]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[1][14]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][14]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[2][14]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][14]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[2][14]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][14]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[2][14]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][14]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[2][14]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][14]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[2][14]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][14]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[2][14]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][14]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[2][14]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][14]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[3][14]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][14]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[3][14]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][14]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[3][14]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][14]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[3][14]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][14]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[3][14]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][14]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[3][14]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][14]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[3][14]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][14]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[0][15]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][15]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[0][15]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][15]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[0][15]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][15]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[0][15]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][15]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[0][15]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][15]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[0][15]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][15]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[0][15]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][15]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[1][15]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][15]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[1][15]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][15]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[1][15]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][15]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[1][15]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][15]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[1][15]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][15]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[1][15]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][15]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[1][15]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][15]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[2][15]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][15]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[2][15]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][15]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[2][15]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][15]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[2][15]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][15]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[2][15]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][15]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[2][15]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][15]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[2][15]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][15]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[3][15]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][15]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[3][15]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][15]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[3][15]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][15]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[3][15]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][15]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[3][15]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][15]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[3][15]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][15]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[3][15]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][15]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[0][16]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][16]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[0][16]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][16]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[0][16]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][16]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[0][16]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][16]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[0][16]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][16]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[0][16]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][16]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[0][16]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][16]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[1][16]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][16]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[1][16]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][16]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[1][16]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][16]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[1][16]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][16]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[1][16]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][16]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[1][16]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][16]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[1][16]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][16]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[2][16]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][16]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[2][16]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][16]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[2][16]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][16]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[2][16]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][16]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[2][16]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][16]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[2][16]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][16]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[2][16]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][16]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[3][16]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][16]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[3][16]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][16]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[3][16]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][16]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[3][16]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][16]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[3][16]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][16]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[3][16]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][16]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[3][16]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][16]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[0][17]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][17]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[0][17]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][17]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[0][17]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][17]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[0][17]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][17]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[0][17]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][17]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[0][17]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][17]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[0][17]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][17]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[1][17]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][17]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[1][17]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][17]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[1][17]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][17]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[1][17]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][17]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[1][17]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][17]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[1][17]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][17]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[1][17]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[1][17]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[2][17]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][17]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[2][17]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][17]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[2][17]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][17]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[2][17]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][17]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[2][17]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][17]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[2][17]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][17]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[2][17]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[2][17]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[3][17]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][17]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[3][17]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][17]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[3][17]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][17]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[3][17]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][17]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[3][17]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][17]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[3][17]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][17]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[3][17]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[3][17]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s_valid_in                                                                                                                                                                                                                                       ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s_valid_in                                                                                            ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s_valid_in                                                                                                                                                                                                                                       ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s_valid_in                                                                                            ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s_valid_in                                                                                                                                                                                                                                       ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s_valid_in                                                                                            ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s_valid_in                                                                                                                                                                                                                                       ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s_valid_in                                                                                            ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s_valid_in                                                                                                                                                                                                                                       ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s_valid_in                                                                                            ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s_valid_in                                                                                                                                                                                                                                       ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s_valid_in                                                                                            ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s_valid_in                                                                                                                                                                                                                                       ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s_valid_in                                                                                            ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[0][18]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][18]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[0][18]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][18]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[0][18]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][18]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[0][18]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][18]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[0][18]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][18]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[0][18]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][18]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[0][18]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][18]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[1][18]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][18]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[1][18]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][18]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[1][18]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][18]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[1][18]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][18]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[1][18]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][18]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[1][18]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][18]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[1][18]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][18]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[2][18]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][18]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[2][18]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][18]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[2][18]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][18]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[2][18]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][18]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[2][18]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][18]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[2][18]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][18]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[2][18]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][18]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[3][18]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][18]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[3][18]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][18]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[3][18]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][18]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[3][18]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][18]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[3][18]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][18]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[3][18]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][18]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[3][18]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][18]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[4][18]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][18]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[4][18]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][18]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[4][18]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][18]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[4][18]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][18]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[4][18]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][18]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[4][18]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][18]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[4][18]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][18]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[0][19]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][19]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[0][19]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][19]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[0][19]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][19]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[0][19]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][19]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[0][19]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][19]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[0][19]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][19]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[0][19]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][19]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[1][19]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][19]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[1][19]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][19]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[1][19]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][19]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[1][19]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][19]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[1][19]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][19]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[1][19]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][19]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[1][19]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][19]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[2][19]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][19]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[2][19]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][19]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[2][19]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][19]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[2][19]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][19]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[2][19]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][19]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[2][19]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][19]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[2][19]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][19]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[3][19]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][19]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[3][19]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][19]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[3][19]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][19]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[3][19]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][19]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[3][19]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][19]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[3][19]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][19]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[3][19]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][19]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[0][20]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][20]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[0][20]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][20]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[0][20]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][20]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[0][20]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][20]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[0][20]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][20]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[0][20]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][20]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[0][20]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][20]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[1][20]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][20]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[1][20]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][20]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[1][20]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][20]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[1][20]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][20]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[1][20]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][20]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[1][20]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][20]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[1][20]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][20]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[2][20]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][20]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[2][20]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][20]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[2][20]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][20]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[2][20]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][20]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[2][20]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][20]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[2][20]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][20]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[2][20]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][20]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[3][20]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][20]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[3][20]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][20]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[3][20]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][20]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[3][20]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][20]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[3][20]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][20]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[3][20]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][20]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[3][20]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][20]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[0][21]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][21]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[0][21]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][21]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[0][21]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][21]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[0][21]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][21]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[0][21]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][21]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[0][21]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][21]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[0][21]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][21]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[1][21]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][21]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[1][21]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][21]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[1][21]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][21]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[1][21]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][21]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[1][21]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][21]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[1][21]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][21]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[1][21]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][21]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[2][21]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][21]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[2][21]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][21]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[2][21]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][21]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[2][21]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][21]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[2][21]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][21]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[2][21]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][21]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[2][21]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][21]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[3][21]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][21]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[3][21]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][21]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[3][21]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][21]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[3][21]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][21]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[3][21]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][21]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[3][21]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][21]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[3][21]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][21]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[0][22]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][22]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[0][22]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][22]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[0][22]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][22]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[0][22]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][22]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[0][22]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][22]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[0][22]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][22]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[0][22]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][22]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[1][22]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][22]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[1][22]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][22]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[1][22]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][22]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[1][22]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][22]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[1][22]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][22]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[1][22]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][22]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[1][22]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][22]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[2][22]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][22]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[2][22]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][22]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[2][22]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][22]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[2][22]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][22]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[2][22]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][22]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[2][22]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][22]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[2][22]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][22]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[3][22]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][22]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[3][22]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][22]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[3][22]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][22]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[3][22]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][22]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[3][22]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][22]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[3][22]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][22]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[3][22]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][22]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[0][23]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][23]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[0][23]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][23]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[0][23]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][23]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[0][23]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][23]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[0][23]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][23]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[0][23]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][23]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[0][23]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][23]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[1][23]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][23]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[1][23]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][23]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[1][23]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][23]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[1][23]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][23]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[1][23]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][23]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[1][23]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][23]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[1][23]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][23]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[2][23]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][23]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[2][23]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][23]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[2][23]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][23]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[2][23]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][23]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[2][23]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][23]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[2][23]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][23]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[2][23]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][23]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[3][23]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][23]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[3][23]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][23]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[3][23]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][23]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[3][23]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][23]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[3][23]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][23]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[3][23]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][23]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[3][23]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][23]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[0][24]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][24]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[0][24]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][24]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[0][24]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][24]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[0][24]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][24]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[0][24]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][24]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[0][24]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][24]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[0][24]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][24]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[1][24]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][24]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[1][24]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][24]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[1][24]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][24]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[1][24]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][24]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[1][24]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][24]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[1][24]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][24]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[1][24]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][24]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[2][24]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][24]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[2][24]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][24]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[2][24]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][24]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[2][24]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][24]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[2][24]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][24]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[2][24]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][24]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[2][24]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][24]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[3][24]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][24]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[3][24]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][24]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[3][24]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][24]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[3][24]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][24]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[3][24]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][24]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[3][24]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][24]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[3][24]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][24]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[0][25]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][25]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[0][25]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][25]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[0][25]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][25]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[0][25]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][25]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[0][25]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][25]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[0][25]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][25]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[0][25]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][25]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[1][25]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][25]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[1][25]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][25]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[1][25]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][25]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[1][25]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][25]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[1][25]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][25]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[1][25]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][25]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[1][25]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][25]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[2][25]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][25]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[2][25]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][25]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[2][25]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][25]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[2][25]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][25]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[2][25]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][25]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[2][25]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][25]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[2][25]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][25]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[3][25]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][25]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[3][25]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][25]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[3][25]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][25]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[3][25]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][25]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[3][25]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][25]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[3][25]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][25]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[3][25]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][25]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[0][26]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][26]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[0][26]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][26]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[0][26]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][26]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[0][26]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][26]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[0][26]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][26]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[0][26]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][26]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[0][26]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][26]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[1][26]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][26]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[1][26]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][26]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[1][26]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][26]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[1][26]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][26]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[1][26]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][26]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[1][26]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][26]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[1][26]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][26]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[2][26]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][26]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[2][26]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][26]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[2][26]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][26]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[2][26]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][26]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[2][26]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][26]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[2][26]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][26]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[2][26]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][26]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[3][26]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][26]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[3][26]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][26]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[3][26]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][26]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[3][26]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][26]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[3][26]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][26]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[3][26]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][26]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[3][26]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][26]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[0][27]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][27]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[0][27]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][27]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[0][27]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][27]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[0][27]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][27]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[0][27]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][27]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[0][27]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][27]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[0][27]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][27]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[1][27]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][27]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[1][27]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][27]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[1][27]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][27]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[1][27]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][27]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[1][27]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][27]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[1][27]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][27]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[1][27]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][27]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[2][27]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][27]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[2][27]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][27]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[2][27]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][27]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[2][27]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][27]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[2][27]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][27]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[2][27]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][27]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[2][27]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][27]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[3][27]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][27]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[3][27]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][27]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[3][27]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][27]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[3][27]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][27]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[3][27]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][27]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[3][27]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][27]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[3][27]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][27]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[0][28]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][28]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[0][28]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][28]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[0][28]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][28]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[0][28]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][28]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[0][28]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][28]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[0][28]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][28]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[0][28]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][28]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[1][28]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][28]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[1][28]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][28]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[1][28]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][28]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[1][28]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][28]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[1][28]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][28]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[1][28]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][28]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[1][28]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][28]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[2][28]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][28]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[2][28]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][28]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[2][28]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][28]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[2][28]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][28]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[2][28]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][28]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[2][28]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][28]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[2][28]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][28]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[3][28]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][28]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[3][28]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][28]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[3][28]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][28]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[3][28]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][28]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[3][28]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][28]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[3][28]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][28]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[3][28]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][28]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[0][29]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][29]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[0][29]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][29]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[0][29]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][29]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[0][29]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][29]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[0][29]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][29]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[0][29]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][29]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[0][29]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][29]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[1][29]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][29]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[1][29]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][29]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[1][29]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][29]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[1][29]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][29]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[1][29]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][29]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[1][29]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][29]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[1][29]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][29]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[2][29]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][29]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[2][29]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][29]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[2][29]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][29]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[2][29]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][29]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[2][29]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][29]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[2][29]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][29]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[2][29]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][29]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[3][29]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][29]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[3][29]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][29]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[3][29]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][29]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[3][29]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][29]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[3][29]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][29]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[3][29]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][29]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[3][29]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][29]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[0][30]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][30]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[0][30]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][30]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[0][30]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][30]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[0][30]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][30]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[0][30]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][30]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[0][30]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][30]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[0][30]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][30]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[1][30]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][30]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[1][30]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][30]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[1][30]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][30]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[1][30]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][30]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[1][30]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][30]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[1][30]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][30]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[1][30]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][30]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[2][30]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][30]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[2][30]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][30]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[2][30]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][30]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[2][30]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][30]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[2][30]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][30]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[2][30]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][30]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[2][30]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][30]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[3][30]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][30]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[3][30]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][30]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[3][30]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][30]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[3][30]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][30]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[3][30]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][30]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[3][30]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][30]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[3][30]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][30]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[0][31]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][31]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[0][31]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][31]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[0][31]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][31]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[0][31]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][31]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[0][31]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][31]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[0][31]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][31]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[0][31]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][31]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[1][31]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][31]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[1][31]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][31]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[1][31]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][31]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[1][31]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][31]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[1][31]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][31]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[1][31]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][31]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[1][31]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][31]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[2][31]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][31]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[2][31]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][31]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[2][31]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][31]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[2][31]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][31]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[2][31]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][31]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[2][31]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][31]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[2][31]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][31]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[3][31]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][31]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[3][31]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][31]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[3][31]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][31]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[3][31]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][31]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[3][31]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][31]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[3][31]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][31]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[3][31]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][31]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[0][0]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][0]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[0][0]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][0]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[0][0]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][0]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[0][0]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][0]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[0][0]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][0]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[0][0]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][0]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[0][0]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][0]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[1][0]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][0]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[1][0]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][0]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[1][0]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][0]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[1][0]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][0]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[1][0]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][0]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[1][0]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][0]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[1][0]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][0]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[2][0]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][0]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[2][0]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][0]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[2][0]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][0]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[2][0]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][0]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[2][0]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][0]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[2][0]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][0]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[2][0]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][0]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[3][0]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][0]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[3][0]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][0]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[3][0]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][0]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[3][0]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][0]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[3][0]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][0]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[3][0]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][0]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[3][0]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][0]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[0][1]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][1]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[0][1]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][1]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[0][1]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][1]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[0][1]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][1]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[0][1]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][1]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[0][1]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][1]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[0][1]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][1]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[1][1]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][1]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[1][1]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][1]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[1][1]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][1]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[1][1]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][1]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[1][1]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][1]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[1][1]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][1]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[1][1]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][1]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[2][1]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][1]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[2][1]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][1]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[2][1]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][1]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[2][1]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][1]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[2][1]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][1]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[2][1]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][1]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[2][1]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][1]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[3][1]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][1]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[3][1]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][1]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[3][1]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][1]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[3][1]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][1]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[3][1]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][1]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[3][1]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][1]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[3][1]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][1]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[0][2]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][2]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[0][2]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][2]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[0][2]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][2]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[0][2]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][2]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[0][2]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][2]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[0][2]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][2]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[0][2]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][2]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[1][2]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][2]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[1][2]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][2]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[1][2]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][2]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[1][2]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][2]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[1][2]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][2]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[1][2]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][2]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[1][2]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][2]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[2][2]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][2]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[2][2]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][2]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[2][2]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][2]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[2][2]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][2]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[2][2]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][2]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[2][2]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][2]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[2][2]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][2]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[3][2]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][2]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[3][2]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][2]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[3][2]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][2]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[3][2]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][2]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[3][2]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][2]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[3][2]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][2]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[3][2]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][2]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[0][3]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][3]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[0][3]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][3]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[0][3]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][3]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[0][3]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][3]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[0][3]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][3]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[0][3]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][3]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[0][3]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][3]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[1][3]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][3]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[1][3]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][3]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[1][3]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][3]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[1][3]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][3]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[1][3]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][3]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[1][3]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][3]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[1][3]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][3]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[2][3]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][3]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[2][3]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][3]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[2][3]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][3]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[2][3]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][3]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[2][3]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][3]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[2][3]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][3]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[2][3]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][3]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[3][3]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][3]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[3][3]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][3]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[3][3]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][3]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[3][3]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][3]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[3][3]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][3]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[3][3]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][3]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[3][3]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][3]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[0][4]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][4]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[0][4]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][4]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[0][4]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][4]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[0][4]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][4]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[0][4]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][4]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[0][4]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][4]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[0][4]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][4]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[1][4]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][4]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[1][4]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][4]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[1][4]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][4]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[1][4]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][4]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[1][4]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][4]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[1][4]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][4]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[1][4]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][4]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[2][4]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][4]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[2][4]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][4]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[2][4]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][4]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[2][4]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][4]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[2][4]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][4]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[2][4]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][4]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[2][4]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][4]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[3][4]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][4]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[3][4]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][4]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[3][4]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][4]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[3][4]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][4]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[3][4]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][4]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[3][4]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][4]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[3][4]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][4]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[0][5]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][5]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[0][5]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][5]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[0][5]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][5]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[0][5]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][5]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[0][5]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][5]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[0][5]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][5]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[0][5]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][5]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[1][5]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][5]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[1][5]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][5]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[1][5]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][5]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[1][5]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][5]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[1][5]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][5]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[1][5]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][5]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[1][5]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][5]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[2][5]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][5]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[2][5]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][5]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[2][5]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][5]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[2][5]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][5]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[2][5]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][5]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[2][5]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][5]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[2][5]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][5]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[3][5]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][5]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[3][5]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][5]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[3][5]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][5]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[3][5]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][5]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[3][5]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][5]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[3][5]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][5]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[3][5]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][5]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[0][6]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][6]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[0][6]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][6]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[0][6]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][6]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[0][6]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][6]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[0][6]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][6]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[0][6]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][6]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[0][6]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][6]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[1][6]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][6]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[1][6]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][6]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[1][6]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][6]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[1][6]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][6]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[1][6]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][6]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[1][6]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][6]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[1][6]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][6]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[2][6]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][6]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[2][6]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][6]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[2][6]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][6]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[2][6]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][6]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[2][6]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][6]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[2][6]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][6]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[2][6]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][6]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[3][6]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][6]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[3][6]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][6]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[3][6]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][6]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[3][6]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][6]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[3][6]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][6]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[3][6]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][6]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[3][6]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][6]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[0][7]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][7]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[0][7]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][7]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[0][7]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][7]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[0][7]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][7]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[0][7]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][7]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[0][7]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][7]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[0][7]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][7]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[1][7]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][7]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[1][7]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][7]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[1][7]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][7]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[1][7]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][7]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[1][7]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][7]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[1][7]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][7]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[1][7]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][7]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[2][7]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][7]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[2][7]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][7]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[2][7]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][7]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[2][7]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][7]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[2][7]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][7]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[2][7]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][7]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[2][7]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][7]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[3][7]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][7]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[3][7]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][7]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[3][7]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][7]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[3][7]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][7]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[3][7]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][7]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[3][7]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][7]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[3][7]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][7]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[0][8]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][8]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[0][8]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][8]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[0][8]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][8]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[0][8]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][8]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[0][8]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][8]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[0][8]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][8]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[0][8]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][8]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[1][8]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][8]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[1][8]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][8]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[1][8]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][8]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[1][8]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][8]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[1][8]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][8]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[1][8]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][8]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[1][8]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][8]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[2][8]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][8]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[2][8]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][8]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[2][8]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][8]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[2][8]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][8]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[2][8]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][8]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[2][8]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][8]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[2][8]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][8]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[3][8]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][8]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[3][8]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][8]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[3][8]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][8]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[3][8]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][8]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[3][8]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][8]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[3][8]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][8]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[3][8]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][8]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[0][9]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][9]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[0][9]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][9]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[0][9]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][9]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[0][9]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][9]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[0][9]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][9]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[0][9]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][9]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[0][9]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][9]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[1][9]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][9]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[1][9]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][9]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[1][9]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][9]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[1][9]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][9]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[1][9]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][9]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[1][9]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][9]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[1][9]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][9]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[2][9]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][9]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[2][9]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][9]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[2][9]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][9]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[2][9]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][9]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[2][9]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][9]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[2][9]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][9]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[2][9]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][9]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[3][9]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][9]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[3][9]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][9]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[3][9]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][9]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[3][9]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][9]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[3][9]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][9]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[3][9]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][9]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[3][9]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][9]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[0][10]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][10]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[0][10]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][10]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[0][10]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][10]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[0][10]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][10]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[0][10]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][10]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[0][10]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][10]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[0][10]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][10]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[1][10]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][10]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[1][10]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][10]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[1][10]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][10]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[1][10]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][10]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[1][10]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][10]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[1][10]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][10]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[1][10]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][10]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[2][10]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][10]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[2][10]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][10]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[2][10]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][10]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[2][10]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][10]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[2][10]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][10]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[2][10]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][10]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[2][10]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][10]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[3][10]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][10]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[3][10]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][10]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[3][10]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][10]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[3][10]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][10]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[3][10]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][10]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[3][10]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][10]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[3][10]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][10]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[0][11]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][11]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[0][11]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][11]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[0][11]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][11]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[0][11]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][11]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[0][11]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][11]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[0][11]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][11]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[0][11]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][11]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[1][11]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][11]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[1][11]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][11]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[1][11]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][11]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[1][11]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][11]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[1][11]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][11]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[1][11]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][11]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[1][11]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][11]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[2][11]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][11]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[2][11]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][11]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[2][11]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][11]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[2][11]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][11]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[2][11]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][11]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[2][11]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][11]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[2][11]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][11]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[3][11]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][11]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[3][11]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][11]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[3][11]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][11]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[3][11]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][11]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[3][11]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][11]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[3][11]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][11]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[3][11]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][11]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[0][12]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][12]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[0][12]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][12]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[0][12]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][12]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[0][12]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][12]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[0][12]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][12]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[0][12]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][12]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[0][12]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][12]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[1][12]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][12]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[1][12]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][12]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[1][12]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][12]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[1][12]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][12]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[1][12]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][12]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[1][12]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][12]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[1][12]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][12]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[2][12]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][12]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[2][12]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][12]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[2][12]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][12]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[2][12]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][12]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[2][12]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][12]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[2][12]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][12]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[2][12]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][12]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[3][12]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][12]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[3][12]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][12]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[3][12]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][12]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[3][12]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][12]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[3][12]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][12]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[3][12]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][12]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[3][12]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][12]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[0][13]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][13]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[0][13]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][13]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[0][13]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][13]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[0][13]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][13]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[0][13]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][13]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[0][13]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][13]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[0][13]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][13]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[1][13]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][13]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[1][13]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][13]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[1][13]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][13]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[1][13]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][13]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[1][13]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][13]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[1][13]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][13]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[1][13]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][13]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[2][13]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][13]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[2][13]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][13]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[2][13]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][13]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[2][13]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][13]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[2][13]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][13]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[2][13]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][13]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[2][13]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][13]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[3][13]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][13]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[3][13]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][13]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[3][13]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][13]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[3][13]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][13]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[3][13]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][13]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[3][13]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][13]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[3][13]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][13]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[0][14]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][14]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[0][14]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][14]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[0][14]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][14]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[0][14]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][14]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[0][14]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][14]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[0][14]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][14]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[0][14]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][14]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[1][14]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][14]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[1][14]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][14]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[1][14]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][14]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[1][14]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][14]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[1][14]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][14]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[1][14]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][14]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[1][14]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][14]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[2][14]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][14]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[2][14]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][14]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[2][14]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][14]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[2][14]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][14]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[2][14]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][14]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[2][14]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][14]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[2][14]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][14]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[3][14]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][14]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[3][14]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][14]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[3][14]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][14]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[3][14]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][14]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[3][14]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][14]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[3][14]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][14]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[3][14]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][14]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[0][15]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][15]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[0][15]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][15]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[0][15]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][15]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[0][15]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][15]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[0][15]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][15]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[0][15]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][15]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[0][15]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][15]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[1][15]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][15]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[1][15]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][15]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[1][15]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][15]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[1][15]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][15]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[1][15]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][15]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[1][15]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][15]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[1][15]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][15]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[2][15]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][15]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[2][15]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][15]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[2][15]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][15]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[2][15]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][15]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[2][15]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][15]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[2][15]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][15]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[2][15]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][15]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[3][15]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][15]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[3][15]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][15]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[3][15]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][15]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[3][15]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][15]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[3][15]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][15]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[3][15]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][15]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[3][15]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][15]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[0][16]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][16]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[0][16]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][16]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[0][16]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][16]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[0][16]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][16]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[0][16]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][16]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[0][16]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][16]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[0][16]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][16]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[1][16]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][16]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[1][16]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][16]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[1][16]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][16]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[1][16]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][16]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[1][16]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][16]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[1][16]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][16]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[1][16]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][16]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[2][16]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][16]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[2][16]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][16]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[2][16]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][16]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[2][16]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][16]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[2][16]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][16]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[2][16]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][16]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[2][16]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][16]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[3][16]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][16]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[3][16]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][16]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[3][16]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][16]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[3][16]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][16]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[3][16]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][16]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[3][16]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][16]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[3][16]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][16]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[0][17]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][17]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[0][17]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][17]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[0][17]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][17]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[0][17]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][17]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[0][17]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][17]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[0][17]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][17]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[0][17]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][17]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[1][17]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][17]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[1][17]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][17]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[1][17]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][17]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[1][17]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][17]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[1][17]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][17]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[1][17]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][17]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[1][17]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[1][17]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[2][17]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][17]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[2][17]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][17]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[2][17]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][17]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[2][17]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][17]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[2][17]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][17]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[2][17]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][17]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[2][17]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][17]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[3][17]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][17]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[3][17]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][17]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[3][17]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][17]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[3][17]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][17]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[3][17]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][17]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[3][17]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][17]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[3][17]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[3][17]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[4][19]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][19]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[4][19]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][19]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[4][19]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][19]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[4][19]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][19]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[4][19]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][19]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[4][19]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][19]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[4][19]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][19]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[4][20]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][20]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[4][20]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][20]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[4][20]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][20]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[4][20]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][20]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[4][20]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][20]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[4][20]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][20]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[4][20]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][20]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[4][21]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][21]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[4][21]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][21]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[4][21]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][21]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[4][21]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][21]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[4][21]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][21]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[4][21]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][21]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[4][21]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][21]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[4][22]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][22]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[4][22]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][22]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[4][22]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][22]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[4][22]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][22]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[4][22]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][22]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[4][22]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][22]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[4][22]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][22]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[4][23]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][23]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[4][23]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][23]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[4][23]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][23]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[4][23]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][23]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[4][23]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][23]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[4][23]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][23]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[4][23]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][23]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[4][24]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][24]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[4][24]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][24]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[4][24]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][24]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[4][24]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][24]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[4][24]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][24]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[4][24]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][24]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[4][24]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][24]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[4][25]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][25]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[4][25]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][25]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[4][25]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][25]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[4][25]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][25]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[4][25]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][25]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[4][25]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][25]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[4][25]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][25]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[4][26]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][26]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[4][26]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][26]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[4][26]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][26]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[4][26]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][26]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[4][26]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][26]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[4][26]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][26]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[4][26]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][26]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[4][27]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][27]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[4][27]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][27]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[4][27]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][27]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[4][27]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][27]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[4][27]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][27]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[4][27]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][27]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[4][27]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][27]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[4][28]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][28]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[4][28]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][28]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[4][28]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][28]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[4][28]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][28]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[4][28]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][28]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[4][28]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][28]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[4][28]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][28]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[4][29]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][29]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[4][29]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][29]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[4][29]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][29]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[4][29]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][29]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[4][29]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][29]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[4][29]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][29]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[4][29]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][29]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[4][30]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][30]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[4][30]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][30]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[4][30]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][30]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[4][30]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][30]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[4][30]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][30]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[4][30]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][30]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[4][30]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][30]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[4][31]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][31]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[4][31]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][31]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[4][31]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][31]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[4][31]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][31]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[4][31]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][31]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[4][31]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][31]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[4][31]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][31]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[4][0]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][0]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[4][0]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][0]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[4][0]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][0]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[4][0]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][0]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[4][0]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][0]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[4][0]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][0]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[4][0]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][0]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[4][1]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][1]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[4][1]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][1]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[4][1]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][1]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[4][1]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][1]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[4][1]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][1]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[4][1]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][1]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[4][1]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][1]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[4][2]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][2]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[4][2]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][2]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[4][2]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][2]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[4][2]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][2]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[4][2]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][2]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[4][2]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][2]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[4][2]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][2]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[4][3]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][3]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[4][3]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][3]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[4][3]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][3]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[4][3]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][3]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[4][3]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][3]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[4][3]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][3]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[4][3]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][3]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[4][4]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][4]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[4][4]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][4]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[4][4]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][4]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[4][4]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][4]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[4][4]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][4]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[4][4]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][4]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[4][4]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][4]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[4][5]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][5]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[4][5]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][5]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[4][5]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][5]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[4][5]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][5]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[4][5]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][5]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[4][5]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][5]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[4][5]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][5]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[4][6]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][6]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[4][6]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][6]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[4][6]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][6]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[4][6]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][6]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[4][6]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][6]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[4][6]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][6]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[4][6]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][6]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[4][7]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][7]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[4][7]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][7]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[4][7]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][7]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[4][7]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][7]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[4][7]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][7]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[4][7]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][7]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[4][7]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][7]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[4][8]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][8]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[4][8]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][8]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[4][8]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][8]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[4][8]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][8]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[4][8]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][8]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[4][8]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][8]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[4][8]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][8]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[4][9]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][9]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[4][9]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][9]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[4][9]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][9]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[4][9]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][9]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[4][9]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][9]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[4][9]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][9]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[4][9]                                                                                                                                                                                                                                ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][9]                                                                                     ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[4][10]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][10]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[4][10]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][10]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[4][10]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][10]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[4][10]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][10]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[4][10]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][10]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[4][10]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][10]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[4][10]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][10]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[4][11]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][11]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[4][11]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][11]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[4][11]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][11]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[4][11]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][11]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[4][11]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][11]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[4][11]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][11]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[4][11]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][11]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[4][12]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][12]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[4][12]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][12]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[4][12]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][12]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[4][12]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][12]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[4][12]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][12]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[4][12]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][12]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[4][12]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][12]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[4][13]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][13]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[4][13]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][13]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[4][13]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][13]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[4][13]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][13]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[4][13]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][13]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[4][13]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][13]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[4][13]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][13]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[4][14]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][14]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[4][14]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][14]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[4][14]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][14]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[4][14]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][14]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[4][14]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][14]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[4][14]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][14]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[4][14]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][14]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[4][15]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][15]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[4][15]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][15]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[4][15]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][15]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[4][15]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][15]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[4][15]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][15]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[4][15]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][15]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[4][15]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][15]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[4][16]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][16]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[4][16]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][16]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[4][16]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][16]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[4][16]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][16]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[4][16]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][16]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[4][16]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][16]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[4][16]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][16]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|conv1d_kernel[4][17]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][17]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_kernel[4][17]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][17]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|conv1d_kernel[4][17]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][17]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|conv1d_kernel[4][17]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][17]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|conv1d_kernel[4][17]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][17]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|conv1d_kernel[4][17]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][17]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|conv1d_kernel[4][17]                                                                                                                                                                                                                               ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[4][17]                                                                                    ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[4][19]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][19]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[4][19]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][19]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[4][19]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][19]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[4][19]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][19]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[4][19]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][19]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[4][19]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][19]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[4][19]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][19]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[4][20]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][20]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[4][20]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][20]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[4][20]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][20]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[4][20]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][20]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[4][20]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][20]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[4][20]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][20]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[4][20]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][20]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[4][21]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][21]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[4][21]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][21]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[4][21]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][21]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[4][21]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][21]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[4][21]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][21]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[4][21]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][21]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[4][21]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][21]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[4][22]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][22]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[4][22]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][22]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[4][22]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][22]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[4][22]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][22]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[4][22]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][22]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[4][22]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][22]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[4][22]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][22]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[4][23]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][23]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[4][23]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][23]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[4][23]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][23]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[4][23]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][23]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[4][23]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][23]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[4][23]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][23]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[4][23]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][23]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[4][24]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][24]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[4][24]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][24]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[4][24]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][24]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[4][24]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][24]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[4][24]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][24]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[4][24]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][24]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[4][24]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][24]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[4][25]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][25]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[4][25]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][25]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[4][25]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][25]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[4][25]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][25]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[4][25]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][25]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[4][25]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][25]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[4][25]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][25]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[4][26]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][26]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[4][26]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][26]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[4][26]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][26]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[4][26]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][26]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[4][26]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][26]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[4][26]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][26]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[4][26]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][26]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[4][27]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][27]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[4][27]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][27]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[4][27]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][27]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[4][27]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][27]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[4][27]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][27]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[4][27]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][27]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[4][27]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][27]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[4][28]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][28]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[4][28]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][28]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[4][28]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][28]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[4][28]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][28]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[4][28]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][28]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[4][28]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][28]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[4][28]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][28]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[4][29]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][29]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[4][29]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][29]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[4][29]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][29]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[4][29]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][29]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[4][29]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][29]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[4][29]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][29]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[4][29]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][29]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[4][30]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][30]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[4][30]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][30]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[4][30]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][30]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[4][30]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][30]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[4][30]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][30]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[4][30]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][30]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[4][30]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][30]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[4][31]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][31]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[4][31]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][31]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[4][31]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][31]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[4][31]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][31]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[4][31]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][31]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[4][31]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][31]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[4][31]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][31]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[4][0]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][0]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[4][0]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][0]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[4][0]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][0]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[4][0]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][0]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[4][0]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][0]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[4][0]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][0]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[4][0]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][0]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[4][1]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][1]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[4][1]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][1]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[4][1]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][1]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[4][1]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][1]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[4][1]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][1]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[4][1]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][1]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[4][1]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][1]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[4][2]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][2]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[4][2]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][2]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[4][2]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][2]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[4][2]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][2]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[4][2]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][2]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[4][2]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][2]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[4][2]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][2]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[4][3]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][3]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[4][3]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][3]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[4][3]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][3]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[4][3]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][3]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[4][3]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][3]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[4][3]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][3]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[4][3]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][3]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[4][4]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][4]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[4][4]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][4]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[4][4]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][4]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[4][4]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][4]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[4][4]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][4]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[4][4]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][4]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[4][4]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][4]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[4][5]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][5]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[4][5]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][5]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[4][5]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][5]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[4][5]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][5]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[4][5]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][5]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[4][5]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][5]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[4][5]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][5]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[4][6]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][6]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[4][6]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][6]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[4][6]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][6]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[4][6]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][6]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[4][6]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][6]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[4][6]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][6]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[4][6]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][6]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[4][7]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][7]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[4][7]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][7]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[4][7]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][7]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[4][7]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][7]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[4][7]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][7]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[4][7]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][7]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[4][7]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][7]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[4][8]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][8]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[4][8]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][8]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[4][8]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][8]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[4][8]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][8]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[4][8]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][8]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[4][8]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][8]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[4][8]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][8]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[4][9]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][9]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[4][9]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][9]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[4][9]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][9]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[4][9]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][9]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[4][9]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][9]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[4][9]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][9]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[4][9]                                                                                                                                                                                                          ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][9]                                                               ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[4][10]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][10]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[4][10]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][10]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[4][10]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][10]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[4][10]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][10]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[4][10]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][10]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[4][10]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][10]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[4][10]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][10]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[4][11]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][11]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[4][11]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][11]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[4][11]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][11]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[4][11]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][11]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[4][11]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][11]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[4][11]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][11]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[4][11]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][11]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[4][12]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][12]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[4][12]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][12]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[4][12]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][12]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[4][12]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][12]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[4][12]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][12]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[4][12]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][12]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[4][12]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][12]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[4][13]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][13]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[4][13]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][13]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[4][13]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][13]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[4][13]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][13]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[4][13]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][13]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[4][13]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][13]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[4][13]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][13]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[4][14]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][14]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[4][14]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][14]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[4][14]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][14]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[4][14]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][14]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[4][14]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][14]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[4][14]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][14]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[4][14]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][14]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[4][15]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][15]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[4][15]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][15]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[4][15]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][15]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[4][15]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][15]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[4][15]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][15]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[4][15]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][15]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[4][15]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][15]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[4][16]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][16]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[4][16]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][16]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[4][16]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][16]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[4][16]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][16]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[4][16]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][16]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[4][16]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][16]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[4][16]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][16]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial|parallel_reg[4][17]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][17]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial|parallel_reg[4][17]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][17]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial|parallel_reg[4][17]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][17]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial|parallel_reg[4][17]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][17]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial|parallel_reg[4][17]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][17]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial|parallel_reg[4][17]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][17]                                                              ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial|parallel_reg[4][17]                                                                                                                                                                                                         ; Merged with m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][17]                                                              ;
; m10_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[0].relu|relu_data_out[31]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|tsen                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|state[10]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|state[10]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.AVRG_CNT                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                   ;
; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.SYNC1                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                   ;
; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~4                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                   ;
; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~5                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                   ;
; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~6                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                   ;
; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~7                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                   ;
; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~8                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                   ;
; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP                                                                                                                                                                           ; Merged with adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|conv_dly1_s_flp                                   ;
; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_fetched                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[4]                                                                                                                                                                                     ; Merged with adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[1]                                          ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|accumulator[56..63]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|accumulator[56..63]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe181                                                                                                                                                   ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe181                                                                                                                                                   ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|accumulator[56..63]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|accumulator[56..63]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|mult_reduce:multiply_reduce|accumulator[56..63]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|mult_reduce:multiply_reduce|accumulator[56..63]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|mult_reduce:multiply_reduce|accumulator[56..63]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|mult_reduce:multiply_reduce|accumulator[56..63]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|mult_reduce:multiply_reduce|accumulator[56..63]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|mult_reduce:multiply_reduce|accumulator[56..63]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe181                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe181                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe181                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe181                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe181                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe181                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe181                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe181                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; Total Number of Removed Registers = 3746                                                                                                                                                                                                                                                                                     ;                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                         ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; adc:u0|adc_altpll_0:altpll_0|prev_reset                                                                               ; Stuck at GND              ; adc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,                                                                                                                                                                                          ;
;                                                                                                                       ; due to stuck port data_in ; adc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0],                                                                                                                                                                                           ;
;                                                                                                                       ;                           ; adc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1],                                                                                                                                                                                           ;
;                                                                                                                       ;                           ; adc:u0|adc_altpll_0:altpll_0|adc_altpll_0_altpll_6b92:sd1|pll_lock_sync,                                                                                                                                                                                                                                                   ;
;                                                                                                                       ;                           ; adc_command_channel[0], adc_command_channel[1], adc_command_channel[2],                                                                                                                                                                                                                                                    ;
;                                                                                                                       ;                           ; adc_command_channel[3], adc_command_channel[4],                                                                                                                                                                                                                                                                            ;
;                                                                                                                       ;                           ; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|prev_cmd_is_ts,                                                                                                                                                                            ;
;                                                                                                                       ;                           ; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_do61:auto_generated|a_dpfifo_3k41:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[5],                        ;
;                                                                                                                       ;                           ; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_do61:auto_generated|a_dpfifo_3k41:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[4],                        ;
;                                                                                                                       ;                           ; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_do61:auto_generated|a_dpfifo_3k41:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[3],                        ;
;                                                                                                                       ;                           ; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_do61:auto_generated|a_dpfifo_3k41:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[2],                        ;
;                                                                                                                       ;                           ; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_do61:auto_generated|a_dpfifo_3k41:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[1],                        ;
;                                                                                                                       ;                           ; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_do61:auto_generated|a_dpfifo_3k41:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[0],                        ;
;                                                                                                                       ;                           ; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_cnt_done,                                                                                                                                                                             ;
;                                                                                                                       ;                           ; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|frst_64_ptr_done,                                                                                                                                                                          ;
;                                                                                                                       ;                           ; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_do61:auto_generated|a_dpfifo_3k41:dpfifo|a_fefifo_c6e:fifo_state|b_full,                                  ;
;                                                                                                                       ;                           ; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_do61:auto_generated|a_dpfifo_3k41:dpfifo|a_fefifo_c6e:fifo_state|b_non_empty,                             ;
;                                                                                                                       ;                           ; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_do61:auto_generated|a_dpfifo_3k41:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[0],                              ;
;                                                                                                                       ;                           ; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_do61:auto_generated|a_dpfifo_3k41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[5], ;
;                                                                                                                       ;                           ; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_do61:auto_generated|a_dpfifo_3k41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[4], ;
;                                                                                                                       ;                           ; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_do61:auto_generated|a_dpfifo_3k41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[3], ;
;                                                                                                                       ;                           ; m10_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[0].relu|relu_data_out[31],                                                                                                                                                                                                                                           ;
;                                                                                                                       ;                           ; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|state[10],                                                                                                                                                                                                                       ;
;                                                                                                                       ;                           ; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|state[10]                                                                                                                                                                                                                 ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|accumulator[63]        ; Lost Fanouts              ; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|accumulator[62],                                                                                                                                                                                                            ;
;                                                                                                                       ;                           ; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|accumulator[61],                                                                                                                                                                                                            ;
;                                                                                                                       ;                           ; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|accumulator[60],                                                                                                                                                                                                            ;
;                                                                                                                       ;                           ; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|accumulator[59],                                                                                                                                                                                                            ;
;                                                                                                                       ;                           ; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|accumulator[58],                                                                                                                                                                                                            ;
;                                                                                                                       ;                           ; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|accumulator[57],                                                                                                                                                                                                            ;
;                                                                                                                       ;                           ; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|accumulator[56]                                                                                                                                                                                                             ;
; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|accumulator[63]        ; Lost Fanouts              ; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|accumulator[62],                                                                                                                                                                                                            ;
;                                                                                                                       ;                           ; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|accumulator[61],                                                                                                                                                                                                            ;
;                                                                                                                       ;                           ; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|accumulator[60],                                                                                                                                                                                                            ;
;                                                                                                                       ;                           ; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|accumulator[59],                                                                                                                                                                                                            ;
;                                                                                                                       ;                           ; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|accumulator[58],                                                                                                                                                                                                            ;
;                                                                                                                       ;                           ; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|accumulator[57],                                                                                                                                                                                                            ;
;                                                                                                                       ;                           ; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|accumulator[56]                                                                                                                                                                                                             ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|accumulator[63] ; Lost Fanouts              ; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|accumulator[62],                                                                                                                                                                                                     ;
;                                                                                                                       ;                           ; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|accumulator[61],                                                                                                                                                                                                     ;
;                                                                                                                       ;                           ; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|accumulator[60],                                                                                                                                                                                                     ;
;                                                                                                                       ;                           ; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|accumulator[59],                                                                                                                                                                                                     ;
;                                                                                                                       ;                           ; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|accumulator[58],                                                                                                                                                                                                     ;
;                                                                                                                       ;                           ; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|accumulator[57],                                                                                                                                                                                                     ;
;                                                                                                                       ;                           ; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|accumulator[56]                                                                                                                                                                                                      ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|accumulator[63] ; Lost Fanouts              ; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|accumulator[62],                                                                                                                                                                                                     ;
;                                                                                                                       ;                           ; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|accumulator[61],                                                                                                                                                                                                     ;
;                                                                                                                       ;                           ; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|accumulator[60],                                                                                                                                                                                                     ;
;                                                                                                                       ;                           ; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|accumulator[59],                                                                                                                                                                                                     ;
;                                                                                                                       ;                           ; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|accumulator[58],                                                                                                                                                                                                     ;
;                                                                                                                       ;                           ; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|accumulator[57],                                                                                                                                                                                                     ;
;                                                                                                                       ;                           ; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|accumulator[56]                                                                                                                                                                                                      ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|mult_reduce:multiply_reduce|accumulator[63] ; Lost Fanouts              ; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|mult_reduce:multiply_reduce|accumulator[62],                                                                                                                                                                                                     ;
;                                                                                                                       ;                           ; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|mult_reduce:multiply_reduce|accumulator[61],                                                                                                                                                                                                     ;
;                                                                                                                       ;                           ; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|mult_reduce:multiply_reduce|accumulator[60],                                                                                                                                                                                                     ;
;                                                                                                                       ;                           ; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|mult_reduce:multiply_reduce|accumulator[59],                                                                                                                                                                                                     ;
;                                                                                                                       ;                           ; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|mult_reduce:multiply_reduce|accumulator[58],                                                                                                                                                                                                     ;
;                                                                                                                       ;                           ; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|mult_reduce:multiply_reduce|accumulator[57],                                                                                                                                                                                                     ;
;                                                                                                                       ;                           ; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|mult_reduce:multiply_reduce|accumulator[56]                                                                                                                                                                                                      ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|mult_reduce:multiply_reduce|accumulator[63] ; Lost Fanouts              ; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|mult_reduce:multiply_reduce|accumulator[62],                                                                                                                                                                                                     ;
;                                                                                                                       ;                           ; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|mult_reduce:multiply_reduce|accumulator[61],                                                                                                                                                                                                     ;
;                                                                                                                       ;                           ; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|mult_reduce:multiply_reduce|accumulator[60],                                                                                                                                                                                                     ;
;                                                                                                                       ;                           ; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|mult_reduce:multiply_reduce|accumulator[59],                                                                                                                                                                                                     ;
;                                                                                                                       ;                           ; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|mult_reduce:multiply_reduce|accumulator[58],                                                                                                                                                                                                     ;
;                                                                                                                       ;                           ; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|mult_reduce:multiply_reduce|accumulator[57],                                                                                                                                                                                                     ;
;                                                                                                                       ;                           ; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|mult_reduce:multiply_reduce|accumulator[56]                                                                                                                                                                                                      ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|mult_reduce:multiply_reduce|accumulator[63] ; Lost Fanouts              ; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|mult_reduce:multiply_reduce|accumulator[62],                                                                                                                                                                                                     ;
;                                                                                                                       ;                           ; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|mult_reduce:multiply_reduce|accumulator[61],                                                                                                                                                                                                     ;
;                                                                                                                       ;                           ; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|mult_reduce:multiply_reduce|accumulator[60],                                                                                                                                                                                                     ;
;                                                                                                                       ;                           ; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|mult_reduce:multiply_reduce|accumulator[59],                                                                                                                                                                                                     ;
;                                                                                                                       ;                           ; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|mult_reduce:multiply_reduce|accumulator[58],                                                                                                                                                                                                     ;
;                                                                                                                       ;                           ; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|mult_reduce:multiply_reduce|accumulator[57],                                                                                                                                                                                                     ;
;                                                                                                                       ;                           ; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|mult_reduce:multiply_reduce|accumulator[56]                                                                                                                                                                                                      ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|mult_reduce:multiply_reduce|accumulator[63] ; Lost Fanouts              ; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|mult_reduce:multiply_reduce|accumulator[62],                                                                                                                                                                                                     ;
;                                                                                                                       ;                           ; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|mult_reduce:multiply_reduce|accumulator[61],                                                                                                                                                                                                     ;
;                                                                                                                       ;                           ; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|mult_reduce:multiply_reduce|accumulator[60],                                                                                                                                                                                                     ;
;                                                                                                                       ;                           ; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|mult_reduce:multiply_reduce|accumulator[59],                                                                                                                                                                                                     ;
;                                                                                                                       ;                           ; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|mult_reduce:multiply_reduce|accumulator[58],                                                                                                                                                                                                     ;
;                                                                                                                       ;                           ; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|mult_reduce:multiply_reduce|accumulator[57],                                                                                                                                                                                                     ;
;                                                                                                                       ;                           ; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|mult_reduce:multiply_reduce|accumulator[56]                                                                                                                                                                                                      ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|mult_reduce:multiply_reduce|accumulator[63] ; Lost Fanouts              ; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|mult_reduce:multiply_reduce|accumulator[62],                                                                                                                                                                                                     ;
;                                                                                                                       ;                           ; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|mult_reduce:multiply_reduce|accumulator[61],                                                                                                                                                                                                     ;
;                                                                                                                       ;                           ; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|mult_reduce:multiply_reduce|accumulator[60],                                                                                                                                                                                                     ;
;                                                                                                                       ;                           ; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|mult_reduce:multiply_reduce|accumulator[59],                                                                                                                                                                                                     ;
;                                                                                                                       ;                           ; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|mult_reduce:multiply_reduce|accumulator[58],                                                                                                                                                                                                     ;
;                                                                                                                       ;                           ; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|mult_reduce:multiply_reduce|accumulator[57],                                                                                                                                                                                                     ;
;                                                                                                                       ;                           ; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|mult_reduce:multiply_reduce|accumulator[56]                                                                                                                                                                                                      ;
; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|mult_reduce:multiply_reduce|accumulator[63] ; Lost Fanouts              ; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|mult_reduce:multiply_reduce|accumulator[62],                                                                                                                                                                                                     ;
;                                                                                                                       ;                           ; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|mult_reduce:multiply_reduce|accumulator[61],                                                                                                                                                                                                     ;
;                                                                                                                       ;                           ; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|mult_reduce:multiply_reduce|accumulator[60],                                                                                                                                                                                                     ;
;                                                                                                                       ;                           ; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|mult_reduce:multiply_reduce|accumulator[59],                                                                                                                                                                                                     ;
;                                                                                                                       ;                           ; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|mult_reduce:multiply_reduce|accumulator[58],                                                                                                                                                                                                     ;
;                                                                                                                       ;                           ; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|mult_reduce:multiply_reduce|accumulator[57],                                                                                                                                                                                                     ;
;                                                                                                                       ;                           ; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|mult_reduce:multiply_reduce|accumulator[56]                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 7809  ;
; Number of registers using Synchronous Clear  ; 2703  ;
; Number of registers using Synchronous Load   ; 63    ;
; Number of registers using Asynchronous Clear ; 438   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 7225  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|usr_pwd                                                                                                                                                                                         ; 2       ;
; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[1]                                                                                                                                                                                        ; 4       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                                                                                                  ; 1       ;
; Total number of inverted registers = 18                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |cnn_vibration_monitor_10M50|adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[2] ;
; 3:1                ; 65 bits   ; 130 LEs       ; 0 LEs                ; 130 LEs                ; Yes        ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|neuron_data_out[11]                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|valid_in_pipe[0]                              ;
; 3:1                ; 64 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|mult_reduce_result_out[25]                    ;
; 3:1                ; 257 bits  ; 514 LEs       ; 0 LEs                ; 514 LEs                ; Yes        ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[2].gavgpool|gavgpool_data_out[14]                              ;
; 3:1                ; 256 bits  ; 512 LEs       ; 0 LEs                ; 512 LEs                ; Yes        ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[1].gavgpool|accum:accumulator|accum_data_out[15]               ;
; 3:1                ; 257 bits  ; 514 LEs       ; 0 LEs                ; 514 LEs                ; Yes        ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|conv1d_data_out[14]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|valid_in_pipe[1]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult_reduce_result_out[55]             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|mult_reduce_result_out[43]             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|mult_reduce:multiply_reduce|mult_reduce_result_out[55]             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|mult_reduce:multiply_reduce|mult_reduce_result_out[25]             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|mult_reduce:multiply_reduce|mult_reduce_result_out[45]             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|mult_reduce:multiply_reduce|mult_reduce_result_out[53]             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|mult_reduce:multiply_reduce|mult_reduce_result_out[41]             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|mult_reduce:multiply_reduce|mult_reduce_result_out[30]             ;
; 3:1                ; 160 bits  ; 320 LEs       ; 0 LEs                ; 320 LEs                ; Yes        ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[0][15]                                               ;
; 3:1                ; 41 bits   ; 82 LEs        ; 0 LEs                ; 82 LEs                 ; Yes        ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|adc2v:adc2v|unbiased[21]                                                                                                     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[2]                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|filter_select[2]                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|mult_reduce_ready_in                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|accum_valid_out                  ;
; 4:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[0].relu|relu_data_out[26]                                                              ;
; 4:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[1].relu|relu_data_out[29]                                                              ;
; 4:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[2].relu|relu_data_out[5]                                                               ;
; 4:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[3].relu|relu_data_out[22]                                                              ;
; 4:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[4].relu|relu_data_out[30]                                                              ;
; 4:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[5].relu|relu_data_out[1]                                                               ;
; 4:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[6].relu|relu_data_out[2]                                                               ;
; 4:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[7].relu|relu_data_out[16]                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult_reduce_ready_in                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|subsample:subsample|subsample_ready_in                                                                                       ;
; 4:1                ; 131 bits  ; 262 LEs       ; 0 LEs                ; 262 LEs                ; Yes        ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|accumulator[60]                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|weight_select[0]                                                          ;
; 4:1                ; 328 bits  ; 656 LEs       ; 0 LEs                ; 656 LEs                ; Yes        ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|accumulator[5]                   ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|subsample:subsample|count[2]                                                                                                 ;
; 4:1                ; 515 bits  ; 1030 LEs      ; 0 LEs                ; 1030 LEs               ; Yes        ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|mult_reduce:multiply_reduce|accumulator[5]                         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|weight_select[1]                                                   ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|count[2]                                           ;
; 10:1               ; 32 bits   ; 192 LEs       ; 160 LEs              ; 32 LEs                 ; Yes        ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|p2s_serial_out[17]                                 ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|count[0]                                    ;
; 10:1               ; 32 bits   ; 192 LEs       ; 96 LEs               ; 96 LEs                 ; Yes        ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[18]                          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|state[10]                                          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|state[10]                                   ;
; 8:1                ; 64 bits   ; 320 LEs       ; 320 LEs              ; 0 LEs                  ; No         ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|Mux18                                                                     ;
; 8:1                ; 256 bits  ; 1280 LEs      ; 1024 LEs             ; 256 LEs                ; No         ; |cnn_vibration_monitor_10M50|m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|Mux5                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated ;
+----------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                             ;
+----------------+-------+------+------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe100                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe101                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe102                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe103                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe104                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe105                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe106                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe107                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe108                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe109                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe110                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe111                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe112                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe113                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe114                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe115                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe116                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe117                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe118                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe119                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe120                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe121                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe122                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe123                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe124                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe125                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe126                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe127                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe128                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe129                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe130                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe131                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe132                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe133                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe134                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe135                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe136                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe137                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe138                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe139                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe140                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe141                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe142                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe143                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe144                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe145                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe146                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe147                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe148                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe149                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe150                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe151                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe152                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe153                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe154                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe155                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe156                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe157                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe158                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe159                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe160                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe161                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe162                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe163                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe164                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe165                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe166                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe167                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe168                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe169                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe170                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe171                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe172                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe173                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe174                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe175                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe176                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe177                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe178                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe179                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe180                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe181                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe182                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe183                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe184                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe185                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe186                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe62                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe63                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe64                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe65                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe66                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe67                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe68                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe69                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe70                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe71                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe72                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe73                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe74                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe75                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe76                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe77                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe78                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe79                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe80                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe81                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe82                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe83                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe84                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe85                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe86                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe87                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe88                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe89                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe90                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe91                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe92                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe93                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe94                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe95                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe96                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe97                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe98                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe99                                                                                         ;
+----------------+-------+------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated ;
+----------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe100                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe101                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe102                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe103                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe104                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe105                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe106                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe107                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe108                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe109                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe110                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe111                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe112                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe113                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe114                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe115                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe116                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe117                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe118                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe119                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe120                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe121                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe122                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe123                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe124                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe125                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe126                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe127                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe128                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe129                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe130                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe131                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe132                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe133                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe134                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe135                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe136                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe137                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe138                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe139                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe140                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe141                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe142                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe143                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe144                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe145                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe146                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe147                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe148                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe149                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe150                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe151                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe152                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe153                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe154                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe155                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe156                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe157                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe158                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe159                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe160                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe161                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe162                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe163                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe164                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe165                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe166                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe167                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe168                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe169                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe170                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe171                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe172                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe173                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe174                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe175                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe176                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe177                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe178                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe179                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe180                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe181                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe182                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe183                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe184                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe185                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe186                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe62                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe63                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe64                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe65                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe66                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe67                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe68                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe69                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe70                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe71                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe72                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe73                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe74                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe75                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe76                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe77                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe78                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe79                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe80                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe81                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe82                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe83                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe84                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe85                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe86                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe87                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe88                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe89                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe90                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe91                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe92                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe93                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe94                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe95                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe96                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe97                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe98                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe99                                                                                       ;
+----------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|sp_ram:conv1d_weights|altsyncram:altsyncram_component|altsyncram_a7k1:auto_generated ;
+---------------------------------+--------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value        ; From ; To                                                                                            ;
+---------------------------------+--------------+------+-----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; EXTRA_EFFORT ; -    ; -                                                                                             ;
+---------------------------------+--------------+------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|sp_ram:conv1d_biases|altsyncram:altsyncram_component|altsyncram_k1k1:auto_generated ;
+---------------------------------+--------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value        ; From ; To                                                                                           ;
+---------------------------------+--------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; EXTRA_EFFORT ; -    ; -                                                                                            ;
+---------------------------------+--------------+------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                               ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe100                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe101                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe102                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe103                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe104                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe105                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe106                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe107                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe108                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe109                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe110                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe111                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe112                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe113                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe114                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe115                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe116                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe117                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe118                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe119                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe120                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe121                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe122                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe123                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe124                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe125                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe126                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe127                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe128                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe129                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe130                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe131                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe132                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe133                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe134                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe135                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe136                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe137                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe138                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe139                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe140                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe141                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe142                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe143                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe144                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe145                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe146                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe147                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe148                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe149                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe150                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe151                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe152                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe153                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe154                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe155                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe156                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe157                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe158                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe159                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe160                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe161                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe162                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe163                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe164                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe165                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe166                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe167                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe168                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe169                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe170                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe171                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe172                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe173                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe174                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe175                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe176                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe177                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe178                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe179                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe180                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe181                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe182                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe183                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe184                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe185                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe186                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe62                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe63                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe64                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe65                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe66                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe67                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe68                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe69                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe70                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe71                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe72                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe73                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe74                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe75                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe76                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe77                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe78                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe79                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe80                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe81                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe82                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe83                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe84                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe85                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe86                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe87                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe88                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe89                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe90                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe91                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe92                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe93                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe94                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe95                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe96                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe97                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe98                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe99                                                                                                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                               ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe100                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe101                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe102                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe103                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe104                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe105                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe106                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe107                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe108                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe109                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe110                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe111                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe112                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe113                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe114                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe115                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe116                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe117                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe118                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe119                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe120                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe121                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe122                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe123                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe124                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe125                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe126                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe127                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe128                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe129                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe130                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe131                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe132                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe133                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe134                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe135                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe136                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe137                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe138                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe139                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe140                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe141                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe142                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe143                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe144                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe145                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe146                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe147                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe148                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe149                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe150                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe151                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe152                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe153                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe154                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe155                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe156                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe157                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe158                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe159                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe160                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe161                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe162                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe163                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe164                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe165                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe166                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe167                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe168                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe169                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe170                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe171                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe172                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe173                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe174                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe175                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe176                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe177                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe178                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe179                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe180                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe181                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe182                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe183                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe184                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe185                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe186                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe62                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe63                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe64                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe65                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe66                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe67                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe68                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe69                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe70                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe71                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe72                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe73                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe74                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe75                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe76                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe77                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe78                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe79                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe80                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe81                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe82                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe83                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe84                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe85                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe86                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe87                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe88                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe89                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe90                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe91                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe92                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe93                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe94                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe95                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe96                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe97                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe98                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe99                                                                                                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                               ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe100                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe101                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe102                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe103                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe104                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe105                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe106                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe107                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe108                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe109                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe110                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe111                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe112                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe113                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe114                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe115                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe116                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe117                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe118                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe119                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe120                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe121                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe122                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe123                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe124                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe125                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe126                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe127                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe128                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe129                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe130                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe131                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe132                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe133                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe134                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe135                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe136                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe137                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe138                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe139                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe140                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe141                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe142                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe143                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe144                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe145                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe146                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe147                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe148                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe149                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe150                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe151                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe152                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe153                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe154                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe155                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe156                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe157                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe158                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe159                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe160                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe161                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe162                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe163                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe164                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe165                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe166                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe167                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe168                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe169                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe170                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe171                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe172                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe173                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe174                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe175                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe176                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe177                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe178                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe179                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe180                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe181                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe182                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe183                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe184                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe185                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe186                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe62                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe63                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe64                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe65                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe66                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe67                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe68                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe69                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe70                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe71                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe72                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe73                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe74                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe75                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe76                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe77                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe78                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe79                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe80                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe81                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe82                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe83                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe84                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe85                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe86                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe87                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe88                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe89                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe90                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe91                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe92                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe93                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe94                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe95                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe96                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe97                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe98                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe99                                                                                                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                               ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe100                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe101                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe102                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe103                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe104                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe105                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe106                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe107                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe108                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe109                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe110                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe111                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe112                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe113                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe114                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe115                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe116                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe117                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe118                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe119                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe120                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe121                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe122                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe123                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe124                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe125                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe126                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe127                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe128                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe129                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe130                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe131                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe132                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe133                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe134                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe135                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe136                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe137                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe138                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe139                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe140                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe141                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe142                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe143                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe144                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe145                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe146                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe147                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe148                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe149                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe150                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe151                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe152                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe153                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe154                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe155                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe156                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe157                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe158                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe159                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe160                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe161                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe162                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe163                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe164                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe165                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe166                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe167                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe168                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe169                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe170                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe171                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe172                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe173                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe174                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe175                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe176                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe177                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe178                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe179                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe180                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe181                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe182                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe183                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe184                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe185                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe186                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe62                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe63                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe64                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe65                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe66                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe67                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe68                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe69                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe70                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe71                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe72                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe73                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe74                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe75                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe76                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe77                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe78                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe79                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe80                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe81                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe82                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe83                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe84                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe85                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe86                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe87                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe88                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe89                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe90                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe91                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe92                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe93                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe94                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe95                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe96                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe97                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe98                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe99                                                                                                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                               ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe100                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe101                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe102                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe103                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe104                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe105                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe106                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe107                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe108                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe109                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe110                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe111                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe112                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe113                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe114                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe115                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe116                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe117                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe118                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe119                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe120                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe121                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe122                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe123                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe124                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe125                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe126                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe127                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe128                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe129                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe130                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe131                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe132                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe133                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe134                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe135                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe136                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe137                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe138                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe139                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe140                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe141                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe142                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe143                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe144                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe145                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe146                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe147                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe148                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe149                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe150                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe151                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe152                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe153                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe154                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe155                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe156                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe157                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe158                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe159                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe160                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe161                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe162                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe163                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe164                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe165                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe166                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe167                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe168                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe169                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe170                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe171                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe172                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe173                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe174                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe175                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe176                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe177                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe178                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe179                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe180                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe181                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe182                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe183                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe184                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe185                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe186                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe62                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe63                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe64                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe65                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe66                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe67                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe68                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe69                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe70                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe71                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe72                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe73                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe74                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe75                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe76                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe77                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe78                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe79                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe80                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe81                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe82                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe83                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe84                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe85                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe86                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe87                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe88                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe89                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe90                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe91                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe92                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe93                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe94                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe95                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe96                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe97                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe98                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe99                                                                                                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                               ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe100                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe101                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe102                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe103                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe104                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe105                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe106                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe107                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe108                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe109                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe110                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe111                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe112                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe113                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe114                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe115                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe116                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe117                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe118                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe119                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe120                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe121                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe122                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe123                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe124                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe125                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe126                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe127                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe128                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe129                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe130                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe131                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe132                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe133                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe134                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe135                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe136                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe137                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe138                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe139                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe140                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe141                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe142                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe143                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe144                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe145                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe146                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe147                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe148                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe149                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe150                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe151                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe152                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe153                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe154                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe155                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe156                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe157                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe158                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe159                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe160                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe161                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe162                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe163                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe164                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe165                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe166                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe167                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe168                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe169                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe170                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe171                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe172                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe173                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe174                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe175                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe176                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe177                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe178                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe179                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe180                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe181                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe182                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe183                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe184                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe185                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe186                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe62                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe63                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe64                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe65                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe66                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe67                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe68                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe69                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe70                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe71                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe72                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe73                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe74                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe75                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe76                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe77                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe78                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe79                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe80                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe81                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe82                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe83                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe84                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe85                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe86                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe87                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe88                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe89                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe90                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe91                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe92                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe93                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe94                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe95                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe96                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe97                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe98                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe99                                                                                                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                               ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe100                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe101                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe102                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe103                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe104                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe105                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe106                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe107                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe108                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe109                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe110                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe111                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe112                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe113                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe114                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe115                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe116                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe117                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe118                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe119                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe120                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe121                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe122                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe123                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe124                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe125                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe126                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe127                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe128                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe129                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe130                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe131                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe132                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe133                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe134                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe135                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe136                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe137                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe138                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe139                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe140                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe141                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe142                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe143                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe144                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe145                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe146                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe147                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe148                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe149                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe150                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe151                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe152                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe153                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe154                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe155                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe156                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe157                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe158                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe159                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe160                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe161                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe162                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe163                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe164                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe165                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe166                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe167                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe168                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe169                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe170                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe171                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe172                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe173                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe174                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe175                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe176                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe177                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe178                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe179                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe180                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe181                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe182                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe183                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe184                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe185                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe186                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe62                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe63                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe64                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe65                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe66                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe67                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe68                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe69                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe70                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe71                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe72                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe73                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe74                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe75                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe76                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe77                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe78                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe79                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe80                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe81                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe82                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe83                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe84                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe85                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe86                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe87                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe88                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe89                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe90                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe91                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe92                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe93                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe94                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe95                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe96                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe97                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe98                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe99                                                                                                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                               ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe100                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe101                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe102                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe103                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe104                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe105                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe106                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe107                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe108                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe109                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe110                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe111                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe112                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe113                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe114                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe115                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe116                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe117                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe118                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe119                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe120                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe121                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe122                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe123                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe124                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe125                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe126                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe127                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe128                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe129                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe130                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe131                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe132                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe133                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe134                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe135                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe136                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe137                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe138                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe139                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe140                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe141                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe142                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe143                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe144                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe145                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe146                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe147                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe148                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe149                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe150                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe151                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe152                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe153                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe154                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe155                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe156                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe157                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe158                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe159                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe160                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe161                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe162                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe163                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe164                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe165                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe166                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe167                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe168                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe169                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe170                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe171                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe172                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe173                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe174                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe175                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe176                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe177                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe178                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe179                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe180                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe181                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe182                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe183                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe184                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe185                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe186                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe62                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe63                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe64                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe65                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe66                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe67                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe68                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe69                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe70                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe71                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe72                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe73                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe74                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe75                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe76                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe77                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe78                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe79                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe80                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe81                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe82                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe83                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe84                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe85                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe86                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe87                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe88                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe89                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe90                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe91                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe92                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe93                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe94                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe95                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe96                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe97                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe98                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe99                                                                                                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for m10_cnn1d:cnn1d|neuron_layer:neuron_layer|sp_ram:neuron_weights|altsyncram:altsyncram_component|altsyncram_rpj1:auto_generated ;
+---------------------------------+--------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value        ; From ; To                                                                                            ;
+---------------------------------+--------------+------+-----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; EXTRA_EFFORT ; -    ; -                                                                                             ;
+---------------------------------+--------------+------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for m10_cnn1d:cnn1d|neuron_layer:neuron_layer|sp_ram:neuron_biases|altsyncram:altsyncram_component|altsyncram_elj1:auto_generated ;
+---------------------------------+--------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value        ; From ; To                                                                                           ;
+---------------------------------+--------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; EXTRA_EFFORT ; -    ; -                                                                                            ;
+---------------------------------+--------------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                        ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe100                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe101                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe102                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe103                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe104                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe105                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe106                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe107                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe108                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe109                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe110                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe111                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe112                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe113                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe114                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe115                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe116                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe117                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe118                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe119                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe120                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe121                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe122                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe123                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe124                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe125                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe126                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe127                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe128                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe129                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe130                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe131                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe132                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe133                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe134                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe135                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe136                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe137                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe138                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe139                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe140                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe141                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe142                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe143                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe144                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe145                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe146                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe147                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe148                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe149                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe150                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe151                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe152                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe153                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe154                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe155                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe156                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe157                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe158                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe159                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe160                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe161                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe162                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe163                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe164                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe165                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe166                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe167                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe168                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe169                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe170                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe171                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe172                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe173                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe174                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe175                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe176                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe177                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe178                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe179                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe180                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe181                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe182                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe183                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe184                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe185                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe186                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe62                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe63                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe64                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe65                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe66                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe67                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe68                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe69                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe70                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe71                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe72                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe73                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe74                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe75                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe76                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe77                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe78                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe79                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe80                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe81                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe82                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe83                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe84                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe85                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe86                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe87                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe88                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe89                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe90                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe91                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe92                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe93                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe94                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe95                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe96                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe97                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe98                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe99                                                                                                                                                    ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                        ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe100                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe101                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe102                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe103                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe104                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe105                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe106                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe107                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe108                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe109                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe110                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe111                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe112                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe113                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe114                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe115                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe116                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe117                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe118                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe119                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe120                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe121                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe122                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe123                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe124                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe125                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe126                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe127                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe128                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe129                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe130                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe131                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe132                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe133                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe134                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe135                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe136                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe137                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe138                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe139                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe140                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe141                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe142                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe143                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe144                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe145                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe146                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe147                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe148                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe149                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe150                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe151                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe152                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe153                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe154                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe155                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe156                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe157                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe158                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe159                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe160                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe161                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe162                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe163                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe164                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe165                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe166                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe167                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe168                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe169                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe170                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe171                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe172                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe173                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe174                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe175                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe176                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe177                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe178                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe179                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe180                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe181                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe182                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe183                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe184                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe185                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe186                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe62                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe63                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe64                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe65                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe66                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe67                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe68                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe69                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe70                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe71                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe72                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe73                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe74                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe75                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe76                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe77                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe78                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe79                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe80                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe81                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe82                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe83                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe84                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe85                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe86                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe87                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe88                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe89                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe90                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe91                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe92                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe93                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe94                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe95                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe96                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe97                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe98                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe99                                                                                                                                                    ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Source assignments for adc:u0|adc_altpll_0:altpll_0 ;
+----------------+-------+------+---------------------+
; Assignment     ; Value ; From ; To                  ;
+----------------+-------+------+---------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg          ;
+----------------+-------+------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc:u0|adc_altpll_0:altpll_0|adc_altpll_0_stdsync_sv6:stdsync2|adc_altpll_0_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                  ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_do61:auto_generated|a_dpfifo_3k41:dpfifo|altsyncram_rmn1:FIFOram ;
+---------------------------------+--------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value        ; From ; To                                                                                                                                                                                                                                               ;
+---------------------------------+--------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; EXTRA_EFFORT ; -    ; -                                                                                                                                                                                                                                                ;
+---------------------------------+--------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for adc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                           ;
+-------------------+-------+------+------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d                               ;
+--------------------------+-----------------------------------------------+-----------------+
; Parameter Name           ; Value                                         ; Type            ;
+--------------------------+-----------------------------------------------+-----------------+
; DATA_WIDTH               ; 32                                            ; Signed Integer  ;
; CONV_WEIGHTS_INIT_FILE   ; ./../../test/weights/conv1d_weights_8I24F.hex ; String          ;
; CONV_BIASES_INIT_FILE    ; ./../../test/weights/conv1d_biases_8I24F.hex  ; String          ;
; NUM_FILTERS              ; 8                                             ; Signed Integer  ;
; FILTER_SIZE              ; 5                                             ; Signed Integer  ;
; PIPE_WIDTH               ; 4                                             ; Signed Integer  ;
; FRACTION                 ; 24                                            ; Signed Integer  ;
; POOL_SIZE                ; 256                                           ; Signed Integer  ;
; NEURON_WEIGHTS_INIT_FILE ; ./../../test/weights/fc_weights_8I24F.hex     ; String          ;
; NEURON_BIASES_INIT_FILE  ; ./../../test/weights/fc_biases_8I24F.hex      ; String          ;
; NUM_NEURONS              ; 2                                             ; Signed Integer  ;
; SUBSAMPLE_FACTOR         ; 400                                           ; Signed Integer  ;
; ADC_REF                  ; 2500                                          ; Signed Integer  ;
; SCALE_FACTOR             ; 00000000000010101010101010101011              ; Unsigned Binary ;
; BIAS                     ; 11111111111111111111101100011110              ; Unsigned Binary ;
+--------------------------+-----------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|subsample:subsample ;
+------------------+-------+-------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                  ;
+------------------+-------+-------------------------------------------------------+
; DATA_WIDTH       ; 12    ; Signed Integer                                        ;
; SUBSAMPLE_FACTOR ; 400   ; Signed Integer                                        ;
+------------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|adc2v:adc2v ;
+----------------+----------------------------------+----------------------+
; Parameter Name ; Value                            ; Type                 ;
+----------------+----------------------------------+----------------------+
; DATA_WIDTH     ; 32                               ; Signed Integer       ;
; FRACTION       ; 24                               ; Signed Integer       ;
; PIPE_WIDTH     ; 4                                ; Signed Integer       ;
; ADC_REF        ; 2500                             ; Signed Integer       ;
; SCALE_FACTOR   ; 00000000000010101010101010101011 ; Unsigned Binary      ;
; BIAS           ; 11111111111111111111101100011110 ; Unsigned Binary      ;
+----------------+----------------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                          ;
; PIPE_WIDTH     ; 4     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component ;
+------------------------------------------------+----------+------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                             ;
+------------------------------------------------+----------+------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                   ;
; LPM_WIDTHA                                     ; 32       ; Signed Integer                                                   ;
; LPM_WIDTHB                                     ; 32       ; Signed Integer                                                   ;
; LPM_WIDTHP                                     ; 64       ; Signed Integer                                                   ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                          ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                          ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                          ;
; LPM_PIPELINE                                   ; 4        ; Signed Integer                                                   ;
; LATENCY                                        ; 0        ; Untyped                                                          ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                          ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                          ;
; USE_EAB                                        ; OFF      ; Untyped                                                          ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                          ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                          ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                          ;
; CBXI_PARAMETER                                 ; mult_0ms ; Untyped                                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                          ;
+------------------------------------------------+----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                        ;
; PIPE_WIDTH     ; 4     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component ;
+------------------------------------------------+----------+----------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                           ;
+------------------------------------------------+----------+----------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                 ;
; LPM_WIDTHA                                     ; 32       ; Signed Integer                                                 ;
; LPM_WIDTHB                                     ; 32       ; Signed Integer                                                 ;
; LPM_WIDTHP                                     ; 64       ; Signed Integer                                                 ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                        ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                        ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                        ;
; LPM_PIPELINE                                   ; 4        ; Signed Integer                                                 ;
; LATENCY                                        ; 0        ; Untyped                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                        ;
; USE_EAB                                        ; OFF      ; Untyped                                                        ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                        ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                        ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                        ;
; CBXI_PARAMETER                                 ; mult_0ms ; Untyped                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                        ;
+------------------------------------------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer ;
+-------------------+-----------------------------------------------+--------------------+
; Parameter Name    ; Value                                         ; Type               ;
+-------------------+-----------------------------------------------+--------------------+
; DATA_WIDTH        ; 32                                            ; Signed Integer     ;
; WEIGHTS_INIT_FILE ; ./../../test/weights/conv1d_weights_8I24F.hex ; String             ;
; BIASES_INIT_FILE  ; ./../../test/weights/conv1d_biases_8I24F.hex  ; String             ;
; NUM_FILTERS       ; 8                                             ; Signed Integer     ;
; FILTER_SIZE       ; 5                                             ; Signed Integer     ;
; PIPE_WIDTH        ; 4                                             ; Signed Integer     ;
; FRACTION          ; 24                                            ; Signed Integer     ;
+-------------------+-----------------------------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|sp_ram:conv1d_weights ;
+----------------+-----------------------------------------------+---------------------------------------------+
; Parameter Name ; Value                                         ; Type                                        ;
+----------------+-----------------------------------------------+---------------------------------------------+
; WIDTH          ; 160                                           ; Signed Integer                              ;
; DEPTH          ; 8                                             ; Signed Integer                              ;
; INIT_FILE      ; ./../../test/weights/conv1d_weights_8I24F.hex ; String                                      ;
; ADDRESS_WIDTH  ; 3                                             ; Signed Integer                              ;
+----------------+-----------------------------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|sp_ram:conv1d_weights|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                                    ;
+------------------------------------+-----------------------------------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT                                   ; Untyped                                                 ;
; WIDTH_A                            ; 160                                           ; Signed Integer                                          ;
; WIDTHAD_A                          ; 3                                             ; Signed Integer                                          ;
; NUMWORDS_A                         ; 8                                             ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                                 ;
; WIDTH_B                            ; 1                                             ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                                             ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                                             ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                                             ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                                 ;
; INIT_FILE                          ; ./../../test/weights/conv1d_weights_8I24F.hex ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                        ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                        ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                                                 ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_a7k1                               ; Untyped                                                 ;
+------------------------------------+-----------------------------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|sp_ram:conv1d_biases ;
+----------------+----------------------------------------------+---------------------------------------------+
; Parameter Name ; Value                                        ; Type                                        ;
+----------------+----------------------------------------------+---------------------------------------------+
; WIDTH          ; 32                                           ; Signed Integer                              ;
; DEPTH          ; 8                                            ; Signed Integer                              ;
; INIT_FILE      ; ./../../test/weights/conv1d_biases_8I24F.hex ; String                                      ;
; ADDRESS_WIDTH  ; 3                                            ; Signed Integer                              ;
+----------------+----------------------------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|sp_ram:conv1d_biases|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                                        ; Type                                                    ;
+------------------------------------+----------------------------------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT                                  ; Untyped                                                 ;
; WIDTH_A                            ; 32                                           ; Signed Integer                                          ;
; WIDTHAD_A                          ; 3                                            ; Signed Integer                                          ;
; NUMWORDS_A                         ; 8                                            ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; CLOCK0                                       ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                                                 ;
; WIDTH_B                            ; 1                                            ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                                            ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                                            ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                       ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                                            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                 ;
; INIT_FILE                          ; ./../../test/weights/conv1d_biases_8I24F.hex ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                       ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                       ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                                                 ;
; DEVICE_FAMILY                      ; MAX 10                                       ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_k1k1                              ; Untyped                                                 ;
+------------------------------------+----------------------------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                ;
; FILTER_SIZE    ; 5     ; Signed Integer                                                                                ;
; PIPE_WIDTH     ; 4     ; Signed Integer                                                                                ;
; FRACTION       ; 24    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                       ;
; NUM_ELEMENTS   ; 5     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                            ;
; NUM_ELEMENTS   ; 5     ; Signed Integer                                                                                                            ;
; PIPE_WIDTH     ; 4     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult:multiplier ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                            ;
; PIPE_WIDTH     ; 4     ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                                                               ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                                                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                                                       ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                                                     ;
; LPM_WIDTHA                                     ; 32       ; Signed Integer                                                                                                                     ;
; LPM_WIDTHB                                     ; 32       ; Signed Integer                                                                                                                     ;
; LPM_WIDTHP                                     ; 64       ; Signed Integer                                                                                                                     ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                                                                            ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                                                            ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                                                                                            ;
; LPM_PIPELINE                                   ; 4        ; Signed Integer                                                                                                                     ;
; LATENCY                                        ; 0        ; Untyped                                                                                                                            ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                            ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                            ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                                                            ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                                                            ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                                                            ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                                                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                                                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                                                                                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                                                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                                                            ;
; CBXI_PARAMETER                                 ; mult_0ms ; Untyped                                                                                                                            ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                            ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                                                            ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                ;
; FILTER_SIZE    ; 5     ; Signed Integer                                                                                ;
; PIPE_WIDTH     ; 4     ; Signed Integer                                                                                ;
; FRACTION       ; 24    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|p2s:parallel_to_serial ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                       ;
; NUM_ELEMENTS   ; 5     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                            ;
; NUM_ELEMENTS   ; 5     ; Signed Integer                                                                                                            ;
; PIPE_WIDTH     ; 4     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|mult:multiplier ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                            ;
; PIPE_WIDTH     ; 4     ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                                                               ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                                                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                                                       ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                                                     ;
; LPM_WIDTHA                                     ; 32       ; Signed Integer                                                                                                                     ;
; LPM_WIDTHB                                     ; 32       ; Signed Integer                                                                                                                     ;
; LPM_WIDTHP                                     ; 64       ; Signed Integer                                                                                                                     ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                                                                            ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                                                            ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                                                                                            ;
; LPM_PIPELINE                                   ; 4        ; Signed Integer                                                                                                                     ;
; LATENCY                                        ; 0        ; Untyped                                                                                                                            ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                            ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                            ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                                                            ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                                                            ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                                                            ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                                                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                                                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                                                                                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                                                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                                                            ;
; CBXI_PARAMETER                                 ; mult_0ms ; Untyped                                                                                                                            ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                            ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                                                            ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                ;
; FILTER_SIZE    ; 5     ; Signed Integer                                                                                ;
; PIPE_WIDTH     ; 4     ; Signed Integer                                                                                ;
; FRACTION       ; 24    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|p2s:parallel_to_serial ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                       ;
; NUM_ELEMENTS   ; 5     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|mult_reduce:multiply_reduce ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                            ;
; NUM_ELEMENTS   ; 5     ; Signed Integer                                                                                                            ;
; PIPE_WIDTH     ; 4     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|mult_reduce:multiply_reduce|mult:multiplier ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                            ;
; PIPE_WIDTH     ; 4     ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                                                               ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                                                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                                                       ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                                                     ;
; LPM_WIDTHA                                     ; 32       ; Signed Integer                                                                                                                     ;
; LPM_WIDTHB                                     ; 32       ; Signed Integer                                                                                                                     ;
; LPM_WIDTHP                                     ; 64       ; Signed Integer                                                                                                                     ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                                                                            ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                                                            ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                                                                                            ;
; LPM_PIPELINE                                   ; 4        ; Signed Integer                                                                                                                     ;
; LATENCY                                        ; 0        ; Untyped                                                                                                                            ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                            ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                            ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                                                            ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                                                            ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                                                            ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                                                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                                                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                                                                                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                                                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                                                            ;
; CBXI_PARAMETER                                 ; mult_0ms ; Untyped                                                                                                                            ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                            ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                                                            ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                ;
; FILTER_SIZE    ; 5     ; Signed Integer                                                                                ;
; PIPE_WIDTH     ; 4     ; Signed Integer                                                                                ;
; FRACTION       ; 24    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|p2s:parallel_to_serial ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                       ;
; NUM_ELEMENTS   ; 5     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|mult_reduce:multiply_reduce ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                            ;
; NUM_ELEMENTS   ; 5     ; Signed Integer                                                                                                            ;
; PIPE_WIDTH     ; 4     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|mult_reduce:multiply_reduce|mult:multiplier ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                            ;
; PIPE_WIDTH     ; 4     ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                                                               ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                                                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                                                       ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                                                     ;
; LPM_WIDTHA                                     ; 32       ; Signed Integer                                                                                                                     ;
; LPM_WIDTHB                                     ; 32       ; Signed Integer                                                                                                                     ;
; LPM_WIDTHP                                     ; 64       ; Signed Integer                                                                                                                     ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                                                                            ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                                                            ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                                                                                            ;
; LPM_PIPELINE                                   ; 4        ; Signed Integer                                                                                                                     ;
; LATENCY                                        ; 0        ; Untyped                                                                                                                            ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                            ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                            ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                                                            ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                                                            ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                                                            ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                                                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                                                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                                                                                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                                                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                                                            ;
; CBXI_PARAMETER                                 ; mult_0ms ; Untyped                                                                                                                            ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                            ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                                                            ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                ;
; FILTER_SIZE    ; 5     ; Signed Integer                                                                                ;
; PIPE_WIDTH     ; 4     ; Signed Integer                                                                                ;
; FRACTION       ; 24    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|p2s:parallel_to_serial ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                       ;
; NUM_ELEMENTS   ; 5     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|mult_reduce:multiply_reduce ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                            ;
; NUM_ELEMENTS   ; 5     ; Signed Integer                                                                                                            ;
; PIPE_WIDTH     ; 4     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|mult_reduce:multiply_reduce|mult:multiplier ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                            ;
; PIPE_WIDTH     ; 4     ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                                                               ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                                                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                                                       ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                                                     ;
; LPM_WIDTHA                                     ; 32       ; Signed Integer                                                                                                                     ;
; LPM_WIDTHB                                     ; 32       ; Signed Integer                                                                                                                     ;
; LPM_WIDTHP                                     ; 64       ; Signed Integer                                                                                                                     ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                                                                            ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                                                            ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                                                                                            ;
; LPM_PIPELINE                                   ; 4        ; Signed Integer                                                                                                                     ;
; LATENCY                                        ; 0        ; Untyped                                                                                                                            ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                            ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                            ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                                                            ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                                                            ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                                                            ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                                                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                                                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                                                                                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                                                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                                                            ;
; CBXI_PARAMETER                                 ; mult_0ms ; Untyped                                                                                                                            ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                            ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                                                            ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                ;
; FILTER_SIZE    ; 5     ; Signed Integer                                                                                ;
; PIPE_WIDTH     ; 4     ; Signed Integer                                                                                ;
; FRACTION       ; 24    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|p2s:parallel_to_serial ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                       ;
; NUM_ELEMENTS   ; 5     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|mult_reduce:multiply_reduce ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                            ;
; NUM_ELEMENTS   ; 5     ; Signed Integer                                                                                                            ;
; PIPE_WIDTH     ; 4     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|mult_reduce:multiply_reduce|mult:multiplier ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                            ;
; PIPE_WIDTH     ; 4     ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                                                               ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                                                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                                                       ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                                                     ;
; LPM_WIDTHA                                     ; 32       ; Signed Integer                                                                                                                     ;
; LPM_WIDTHB                                     ; 32       ; Signed Integer                                                                                                                     ;
; LPM_WIDTHP                                     ; 64       ; Signed Integer                                                                                                                     ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                                                                            ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                                                            ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                                                                                            ;
; LPM_PIPELINE                                   ; 4        ; Signed Integer                                                                                                                     ;
; LATENCY                                        ; 0        ; Untyped                                                                                                                            ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                            ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                            ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                                                            ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                                                            ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                                                            ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                                                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                                                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                                                                                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                                                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                                                            ;
; CBXI_PARAMETER                                 ; mult_0ms ; Untyped                                                                                                                            ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                            ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                                                            ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                ;
; FILTER_SIZE    ; 5     ; Signed Integer                                                                                ;
; PIPE_WIDTH     ; 4     ; Signed Integer                                                                                ;
; FRACTION       ; 24    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|p2s:parallel_to_serial ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                       ;
; NUM_ELEMENTS   ; 5     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|mult_reduce:multiply_reduce ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                            ;
; NUM_ELEMENTS   ; 5     ; Signed Integer                                                                                                            ;
; PIPE_WIDTH     ; 4     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|mult_reduce:multiply_reduce|mult:multiplier ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                            ;
; PIPE_WIDTH     ; 4     ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                                                               ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                                                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                                                       ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                                                     ;
; LPM_WIDTHA                                     ; 32       ; Signed Integer                                                                                                                     ;
; LPM_WIDTHB                                     ; 32       ; Signed Integer                                                                                                                     ;
; LPM_WIDTHP                                     ; 64       ; Signed Integer                                                                                                                     ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                                                                            ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                                                            ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                                                                                            ;
; LPM_PIPELINE                                   ; 4        ; Signed Integer                                                                                                                     ;
; LATENCY                                        ; 0        ; Untyped                                                                                                                            ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                            ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                            ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                                                            ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                                                            ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                                                            ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                                                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                                                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                                                                                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                                                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                                                            ;
; CBXI_PARAMETER                                 ; mult_0ms ; Untyped                                                                                                                            ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                            ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                                                            ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                ;
; FILTER_SIZE    ; 5     ; Signed Integer                                                                                ;
; PIPE_WIDTH     ; 4     ; Signed Integer                                                                                ;
; FRACTION       ; 24    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|p2s:parallel_to_serial ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                       ;
; NUM_ELEMENTS   ; 5     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|mult_reduce:multiply_reduce ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                            ;
; NUM_ELEMENTS   ; 5     ; Signed Integer                                                                                                            ;
; PIPE_WIDTH     ; 4     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|mult_reduce:multiply_reduce|mult:multiplier ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                            ;
; PIPE_WIDTH     ; 4     ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                                                               ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                                                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                                                       ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                                                     ;
; LPM_WIDTHA                                     ; 32       ; Signed Integer                                                                                                                     ;
; LPM_WIDTHB                                     ; 32       ; Signed Integer                                                                                                                     ;
; LPM_WIDTHP                                     ; 64       ; Signed Integer                                                                                                                     ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                                                                            ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                                                            ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                                                                                            ;
; LPM_PIPELINE                                   ; 4        ; Signed Integer                                                                                                                     ;
; LATENCY                                        ; 0        ; Untyped                                                                                                                            ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                            ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                            ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                                                            ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                                                            ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                                                            ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                                                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                                                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                                                                                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                                                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                                                            ;
; CBXI_PARAMETER                                 ; mult_0ms ; Untyped                                                                                                                            ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                            ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                                                            ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|activation_layer:relu_layer ;
+---------------------+-------+------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                       ;
+---------------------+-------+------------------------------------------------------------+
; ACTIVATION_FUNCTION ; ReLU  ; String                                                     ;
; DATA_WIDTH          ; 32    ; Signed Integer                                             ;
; NUM_INPUTS          ; 8     ; Signed Integer                                             ;
+---------------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[0].relu ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[1].relu ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[2].relu ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[3].relu ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[4].relu ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[5].relu ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[6].relu ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[7].relu ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                    ;
; POOL_SIZE      ; 256   ; Signed Integer                                                    ;
; NUM_POOLS      ; 8     ; Signed Integer                                                    ;
; PIPE_WIDTH     ; 4     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                ;
; POOL_SIZE      ; 256   ; Signed Integer                                                                                                ;
; PIPE_WIDTH     ; 4     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                  ;
; POOL_SIZE      ; 256   ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[1].gavgpool ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                ;
; POOL_SIZE      ; 256   ; Signed Integer                                                                                                ;
; PIPE_WIDTH     ; 4     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[1].gavgpool|accum:accumulator ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                  ;
; POOL_SIZE      ; 256   ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[2].gavgpool ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                ;
; POOL_SIZE      ; 256   ; Signed Integer                                                                                                ;
; PIPE_WIDTH     ; 4     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[2].gavgpool|accum:accumulator ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                  ;
; POOL_SIZE      ; 256   ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[3].gavgpool ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                ;
; POOL_SIZE      ; 256   ; Signed Integer                                                                                                ;
; PIPE_WIDTH     ; 4     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[3].gavgpool|accum:accumulator ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                  ;
; POOL_SIZE      ; 256   ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[4].gavgpool ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                ;
; POOL_SIZE      ; 256   ; Signed Integer                                                                                                ;
; PIPE_WIDTH     ; 4     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[4].gavgpool|accum:accumulator ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                  ;
; POOL_SIZE      ; 256   ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[5].gavgpool ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                ;
; POOL_SIZE      ; 256   ; Signed Integer                                                                                                ;
; PIPE_WIDTH     ; 4     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[5].gavgpool|accum:accumulator ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                  ;
; POOL_SIZE      ; 256   ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[6].gavgpool ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                ;
; POOL_SIZE      ; 256   ; Signed Integer                                                                                                ;
; PIPE_WIDTH     ; 4     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[6].gavgpool|accum:accumulator ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                  ;
; POOL_SIZE      ; 256   ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[7].gavgpool ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                ;
; POOL_SIZE      ; 256   ; Signed Integer                                                                                                ;
; PIPE_WIDTH     ; 4     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[7].gavgpool|accum:accumulator ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                  ;
; POOL_SIZE      ; 256   ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|neuron_layer:neuron_layer ;
+-------------------+-------------------------------------------+------------------------+
; Parameter Name    ; Value                                     ; Type                   ;
+-------------------+-------------------------------------------+------------------------+
; DATA_WIDTH        ; 32                                        ; Signed Integer         ;
; WEIGHTS_INIT_FILE ; ./../../test/weights/fc_weights_8I24F.hex ; String                 ;
; BIASES_INIT_FILE  ; ./../../test/weights/fc_biases_8I24F.hex  ; String                 ;
; NUM_NEURONS       ; 2                                         ; Signed Integer         ;
; NEURON_INPUTS     ; 8                                         ; Signed Integer         ;
; PIPE_WIDTH        ; 4                                         ; Signed Integer         ;
; FRACTION          ; 24                                        ; Signed Integer         ;
+-------------------+-------------------------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|neuron_layer:neuron_layer|sp_ram:neuron_weights ;
+----------------+-------------------------------------------+-------------------------------------------------+
; Parameter Name ; Value                                     ; Type                                            ;
+----------------+-------------------------------------------+-------------------------------------------------+
; WIDTH          ; 64                                        ; Signed Integer                                  ;
; DEPTH          ; 8                                         ; Signed Integer                                  ;
; INIT_FILE      ; ./../../test/weights/fc_weights_8I24F.hex ; String                                          ;
; ADDRESS_WIDTH  ; 3                                         ; Signed Integer                                  ;
+----------------+-------------------------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|neuron_layer:neuron_layer|sp_ram:neuron_weights|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                                     ; Type                                                        ;
+------------------------------------+-------------------------------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                         ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                        ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                       ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                                        ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                       ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                                         ; Untyped                                                     ;
; OPERATION_MODE                     ; SINGLE_PORT                               ; Untyped                                                     ;
; WIDTH_A                            ; 64                                        ; Signed Integer                                              ;
; WIDTHAD_A                          ; 3                                         ; Signed Integer                                              ;
; NUMWORDS_A                         ; 8                                         ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; CLOCK0                                    ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                                      ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                                      ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                      ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                                      ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                                      ; Untyped                                                     ;
; WIDTH_B                            ; 1                                         ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                                         ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                                         ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1                                    ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                    ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                    ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                                    ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                              ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                    ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                                      ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                                      ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                                      ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                                      ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                                         ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                                         ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                      ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                                         ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                      ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                      ; Untyped                                                     ;
; INIT_FILE                          ; ./../../test/weights/fc_weights_8I24F.hex ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                    ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                                         ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                    ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                    ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                    ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                           ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                           ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                                     ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                     ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                         ; Untyped                                                     ;
; DEVICE_FAMILY                      ; MAX 10                                    ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_rpj1                           ; Untyped                                                     ;
+------------------------------------+-------------------------------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|neuron_layer:neuron_layer|sp_ram:neuron_biases ;
+----------------+------------------------------------------+-------------------------------------------------+
; Parameter Name ; Value                                    ; Type                                            ;
+----------------+------------------------------------------+-------------------------------------------------+
; WIDTH          ; 64                                       ; Signed Integer                                  ;
; DEPTH          ; 1                                        ; Signed Integer                                  ;
; INIT_FILE      ; ./../../test/weights/fc_biases_8I24F.hex ; String                                          ;
; ADDRESS_WIDTH  ; 1                                        ; Signed Integer                                  ;
+----------------+------------------------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|neuron_layer:neuron_layer|sp_ram:neuron_biases|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                                    ; Type                                                        ;
+------------------------------------+------------------------------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped                                                     ;
; OPERATION_MODE                     ; SINGLE_PORT                              ; Untyped                                                     ;
; WIDTH_A                            ; 64                                       ; Signed Integer                                              ;
; WIDTHAD_A                          ; 1                                        ; Signed Integer                                              ;
; NUMWORDS_A                         ; 1                                        ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; CLOCK0                                   ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped                                                     ;
; WIDTH_B                            ; 1                                        ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                                        ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                                        ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1                                   ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                   ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                   ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                                   ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                             ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                                        ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                     ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                                        ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                                     ;
; INIT_FILE                          ; ./../../test/weights/fc_biases_8I24F.hex ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                                        ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                   ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                   ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Untyped                                                     ;
; DEVICE_FAMILY                      ; MAX 10                                   ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_elj1                          ; Untyped                                                     ;
+------------------------------------+------------------------------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                         ;
; NUM_INPUTS     ; 8     ; Signed Integer                                                                         ;
; PIPE_WIDTH     ; 4     ; Signed Integer                                                                         ;
; FRACTION       ; 24    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                ;
; NUM_ELEMENTS   ; 8     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                     ;
; NUM_ELEMENTS   ; 8     ; Signed Integer                                                                                                     ;
; PIPE_WIDTH     ; 4     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|mult:multiplier ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                     ;
; PIPE_WIDTH     ; 4     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                                                        ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                                              ;
; LPM_WIDTHA                                     ; 32       ; Signed Integer                                                                                                              ;
; LPM_WIDTHB                                     ; 32       ; Signed Integer                                                                                                              ;
; LPM_WIDTHP                                     ; 64       ; Signed Integer                                                                                                              ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                                                                     ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                                                     ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                                                                                     ;
; LPM_PIPELINE                                   ; 4        ; Signed Integer                                                                                                              ;
; LATENCY                                        ; 0        ; Untyped                                                                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                     ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                                                     ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                                                     ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                                 ; mult_0ms ; Untyped                                                                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                                                     ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                         ;
; NUM_INPUTS     ; 8     ; Signed Integer                                                                         ;
; PIPE_WIDTH     ; 4     ; Signed Integer                                                                         ;
; FRACTION       ; 24    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|p2s:parallel_to_serial ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                ;
; NUM_ELEMENTS   ; 8     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                     ;
; NUM_ELEMENTS   ; 8     ; Signed Integer                                                                                                     ;
; PIPE_WIDTH     ; 4     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|mult:multiplier ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                     ;
; PIPE_WIDTH     ; 4     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                                                        ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                                              ;
; LPM_WIDTHA                                     ; 32       ; Signed Integer                                                                                                              ;
; LPM_WIDTHB                                     ; 32       ; Signed Integer                                                                                                              ;
; LPM_WIDTHP                                     ; 64       ; Signed Integer                                                                                                              ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                                                                     ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                                                     ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                                                                                     ;
; LPM_PIPELINE                                   ; 4        ; Signed Integer                                                                                                              ;
; LATENCY                                        ; 0        ; Untyped                                                                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                     ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                                                     ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                                                     ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                                 ; mult_0ms ; Untyped                                                                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                                                     ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc:u0|adc_modular_adc_0:modular_adc_0 ;
+-----------------------------+-------+-----------------------------------------------+
; Parameter Name              ; Value ; Type                                          ;
+-----------------------------+-------+-----------------------------------------------+
; is_this_first_or_second_adc ; 1     ; Signed Integer                                ;
+-----------------------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal ;
+---------------------------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                  ;
+---------------------------------+-------+---------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                        ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                        ;
; tsclksel                        ; 1     ; Signed Integer                                                                        ;
; prescalar                       ; 0     ; Signed Integer                                                                        ;
; refsel                          ; 0     ; Signed Integer                                                                        ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                        ;
; analog_input_pin_mask           ; 1     ; Signed Integer                                                                        ;
; hard_pwd                        ; 0     ; Signed Integer                                                                        ;
; dual_adc_mode                   ; 0     ; Signed Integer                                                                        ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                        ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                        ;
; simfilename_ch0                 ;       ; String                                                                                ;
; simfilename_ch1                 ;       ; String                                                                                ;
; simfilename_ch2                 ;       ; String                                                                                ;
; simfilename_ch3                 ;       ; String                                                                                ;
; simfilename_ch4                 ;       ; String                                                                                ;
; simfilename_ch5                 ;       ; String                                                                                ;
; simfilename_ch6                 ;       ; String                                                                                ;
; simfilename_ch7                 ;       ; String                                                                                ;
; simfilename_ch8                 ;       ; String                                                                                ;
; simfilename_ch9                 ;       ; String                                                                                ;
; simfilename_ch10                ;       ; String                                                                                ;
; simfilename_ch11                ;       ; String                                                                                ;
; simfilename_ch12                ;       ; String                                                                                ;
; simfilename_ch13                ;       ; String                                                                                ;
; simfilename_ch14                ;       ; String                                                                                ;
; simfilename_ch15                ;       ; String                                                                                ;
; simfilename_ch16                ;       ; String                                                                                ;
+---------------------------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                   ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; is_this_first_or_second_adc ; 1     ; Signed Integer                                                                                                                         ;
; dual_adc_mode               ; 0     ; Signed Integer                                                                                                                         ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                           ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                 ;
; lpm_width               ; 12          ; Signed Integer                                                                                                                                                                                                 ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                                                                                 ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                                                                                 ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                                        ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                                                        ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                                        ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                                        ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                                        ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                                        ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                        ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                        ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                                                                                        ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                                        ;
; CBXI_PARAMETER          ; scfifo_do61 ; Untyped                                                                                                                                                                                                        ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                            ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                                                  ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                                                  ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                  ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                  ;
; refsel                          ; 0     ; Signed Integer                                                                                                                  ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                          ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                  ;
; analog_input_pin_mask           ; 1     ; Signed Integer                                                                                                                  ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                  ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                                                  ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                                                                  ;
; simfilename_ch0                 ;       ; String                                                                                                                          ;
; simfilename_ch1                 ;       ; String                                                                                                                          ;
; simfilename_ch2                 ;       ; String                                                                                                                          ;
; simfilename_ch3                 ;       ; String                                                                                                                          ;
; simfilename_ch4                 ;       ; String                                                                                                                          ;
; simfilename_ch5                 ;       ; String                                                                                                                          ;
; simfilename_ch6                 ;       ; String                                                                                                                          ;
; simfilename_ch7                 ;       ; String                                                                                                                          ;
; simfilename_ch8                 ;       ; String                                                                                                                          ;
; simfilename_ch9                 ;       ; String                                                                                                                          ;
; simfilename_ch10                ;       ; String                                                                                                                          ;
; simfilename_ch11                ;       ; String                                                                                                                          ;
; simfilename_ch12                ;       ; String                                                                                                                          ;
; simfilename_ch13                ;       ; String                                                                                                                          ;
; simfilename_ch14                ;       ; String                                                                                                                          ;
; simfilename_ch15                ;       ; String                                                                                                                          ;
; simfilename_ch16                ;       ; String                                                                                                                          ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                  ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                                ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                        ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance ;
+---------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                                     ;
+---------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                                                                                                           ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                                                                                                           ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                                                                           ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                                                                           ;
; refsel                          ; 0     ; Signed Integer                                                                                                                                                                           ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                                                   ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                                           ;
; analog_input_pin_mask           ; 1     ; Signed Integer                                                                                                                                                                           ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                                                                           ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                                                                                                           ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                                                                                                                           ;
; simfilename_ch0                 ;       ; String                                                                                                                                                                                   ;
; simfilename_ch1                 ;       ; String                                                                                                                                                                                   ;
; simfilename_ch2                 ;       ; String                                                                                                                                                                                   ;
; simfilename_ch3                 ;       ; String                                                                                                                                                                                   ;
; simfilename_ch4                 ;       ; String                                                                                                                                                                                   ;
; simfilename_ch5                 ;       ; String                                                                                                                                                                                   ;
; simfilename_ch6                 ;       ; String                                                                                                                                                                                   ;
; simfilename_ch7                 ;       ; String                                                                                                                                                                                   ;
; simfilename_ch8                 ;       ; String                                                                                                                                                                                   ;
; simfilename_ch9                 ;       ; String                                                                                                                                                                                   ;
; simfilename_ch10                ;       ; String                                                                                                                                                                                   ;
; simfilename_ch11                ;       ; String                                                                                                                                                                                   ;
; simfilename_ch12                ;       ; String                                                                                                                                                                                   ;
; simfilename_ch13                ;       ; String                                                                                                                                                                                   ;
; simfilename_ch14                ;       ; String                                                                                                                                                                                   ;
; simfilename_ch15                ;       ; String                                                                                                                                                                                   ;
; simfilename_ch16                ;       ; String                                                                                                                                                                                   ;
+---------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                ;
+---------------------------+----------+-----------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                      ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                              ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                      ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                      ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                      ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                      ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                      ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                      ;
+---------------------------+----------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                              ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                     ; Type           ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                             ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                 ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                           ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                         ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                         ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                         ; Signed Integer ;
; sld_data_bits                                   ; 26                                                                                                                                                                                        ; Untyped        ;
; sld_trigger_bits                                ; 26                                                                                                                                                                                        ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                        ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                     ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                     ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                         ; Untyped        ;
; sld_sample_depth                                ; 16384                                                                                                                                                                                     ; Untyped        ;
; sld_segment_size                                ; 16384                                                                                                                                                                                     ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                      ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                        ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                         ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                         ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                         ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                         ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                         ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                         ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                         ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                         ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                         ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                  ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                         ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                         ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                         ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                         ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                         ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                      ; String         ;
; sld_inversion_mask_length                       ; 185                                                                                                                                                                                       ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                         ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                 ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                         ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                         ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                       ; Untyped        ;
; sld_storage_qualifier_bits                      ; 26                                                                                                                                                                                        ; Untyped        ;
; sld_storage_qualifier_gap_record                ; 1                                                                                                                                                                                         ; Untyped        ;
; sld_storage_qualifier_mode                      ; COMBINATIONAL                                                                                                                                                                             ; Untyped        ;
; sld_storage_qualifier_enable_advanced_condition ; 0                                                                                                                                                                                         ; Untyped        ;
; sld_storage_qualifier_inversion_mask_length     ; 79                                                                                                                                                                                        ; Untyped        ;
; sld_storage_qualifier_advanced_condition_entity ; basic,1,                                                                                                                                                                                  ; Untyped        ;
; sld_storage_qualifier_pipeline                  ; 1                                                                                                                                                                                         ; Untyped        ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                         ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                         ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                                            ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                                             ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 12                                                                                                                                                ;
; Entity Instance                       ; m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component                                                                   ;
;     -- LPM_WIDTHA                     ; 32                                                                                                                                                ;
;     -- LPM_WIDTHB                     ; 32                                                                                                                                                ;
;     -- LPM_WIDTHP                     ; 64                                                                                                                                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                ;
; Entity Instance                       ; m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component                                                                     ;
;     -- LPM_WIDTHA                     ; 32                                                                                                                                                ;
;     -- LPM_WIDTHB                     ; 32                                                                                                                                                ;
;     -- LPM_WIDTHP                     ; 64                                                                                                                                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                ;
; Entity Instance                       ; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 32                                                                                                                                                ;
;     -- LPM_WIDTHB                     ; 32                                                                                                                                                ;
;     -- LPM_WIDTHP                     ; 64                                                                                                                                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                ;
; Entity Instance                       ; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 32                                                                                                                                                ;
;     -- LPM_WIDTHB                     ; 32                                                                                                                                                ;
;     -- LPM_WIDTHP                     ; 64                                                                                                                                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                ;
; Entity Instance                       ; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[2].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 32                                                                                                                                                ;
;     -- LPM_WIDTHB                     ; 32                                                                                                                                                ;
;     -- LPM_WIDTHP                     ; 64                                                                                                                                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                ;
; Entity Instance                       ; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[3].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 32                                                                                                                                                ;
;     -- LPM_WIDTHB                     ; 32                                                                                                                                                ;
;     -- LPM_WIDTHP                     ; 64                                                                                                                                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                ;
; Entity Instance                       ; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[4].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 32                                                                                                                                                ;
;     -- LPM_WIDTHB                     ; 32                                                                                                                                                ;
;     -- LPM_WIDTHP                     ; 64                                                                                                                                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                ;
; Entity Instance                       ; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[5].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 32                                                                                                                                                ;
;     -- LPM_WIDTHB                     ; 32                                                                                                                                                ;
;     -- LPM_WIDTHP                     ; 64                                                                                                                                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                ;
; Entity Instance                       ; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[6].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 32                                                                                                                                                ;
;     -- LPM_WIDTHB                     ; 32                                                                                                                                                ;
;     -- LPM_WIDTHP                     ; 64                                                                                                                                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                ;
; Entity Instance                       ; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[7].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 32                                                                                                                                                ;
;     -- LPM_WIDTHB                     ; 32                                                                                                                                                ;
;     -- LPM_WIDTHP                     ; 64                                                                                                                                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                ;
; Entity Instance                       ; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component        ;
;     -- LPM_WIDTHA                     ; 32                                                                                                                                                ;
;     -- LPM_WIDTHB                     ; 32                                                                                                                                                ;
;     -- LPM_WIDTHP                     ; 64                                                                                                                                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                ;
; Entity Instance                       ; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component        ;
;     -- LPM_WIDTHA                     ; 32                                                                                                                                                ;
;     -- LPM_WIDTHB                     ; 32                                                                                                                                                ;
;     -- LPM_WIDTHP                     ; 64                                                                                                                                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                            ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                           ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                               ;
; Entity Instance                           ; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|sp_ram:conv1d_weights|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                     ;
;     -- WIDTH_A                            ; 160                                                                                             ;
;     -- NUMWORDS_A                         ; 8                                                                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                       ;
; Entity Instance                           ; m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|sp_ram:conv1d_biases|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                              ;
;     -- NUMWORDS_A                         ; 8                                                                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                       ;
; Entity Instance                           ; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|sp_ram:neuron_weights|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                     ;
;     -- WIDTH_A                            ; 64                                                                                              ;
;     -- NUMWORDS_A                         ; 8                                                                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                       ;
; Entity Instance                           ; m10_cnn1d:cnn1d|neuron_layer:neuron_layer|sp_ram:neuron_biases|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                     ;
;     -- WIDTH_A                            ; 64                                                                                              ;
;     -- NUMWORDS_A                         ; 1                                                                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                       ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                                                           ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                     ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                                                                                         ;
; Entity Instance            ; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                              ;
;     -- lpm_width           ; 12                                                                                                                                                                                                        ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                        ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                    ;
+----------+-------+----------+--------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                               ;
+----------+-------+----------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "adc:u0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+--------------------------------------+
; Port           ; Type   ; Severity ; Details                              ;
+----------------+--------+----------+--------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected               ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                         ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                         ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                         ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                         ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                         ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                         ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                         ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                         ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                         ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                         ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                         ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                         ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                         ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                         ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                         ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                         ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                         ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                         ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                         ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                         ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                         ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                         ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                         ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                         ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                         ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                         ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                         ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                         ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                         ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                         ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                         ;
+----------------+--------+----------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo" ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                           ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; full  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal" ;
+------------+--------+----------+-------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                       ;
+------------+--------+----------+-------------------------------------------------------------------------------+
; sync_valid ; Output ; Info     ; Explicitly unconnected                                                        ;
; sync_ready ; Input  ; Info     ; Stuck at GND                                                                  ;
+------------+--------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc:u0|adc_altpll_0:altpll_0|adc_altpll_0_altpll_6b92:sd1" ;
+----------+-------+----------+---------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                 ;
+----------+-------+----------+---------------------------------------------------------+
; inclk[1] ; Input ; Info     ; Stuck at GND                                            ;
+----------+-------+----------+---------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "adc:u0|adc_altpll_0:altpll_0"        ;
+--------------------+--------+----------+------------------------+
; Port               ; Type   ; Severity ; Details                ;
+--------------------+--------+----------+------------------------+
; scandone           ; Output ; Info     ; Explicitly unconnected ;
; scandataout        ; Output ; Info     ; Explicitly unconnected ;
; c2                 ; Output ; Info     ; Explicitly unconnected ;
; c3                 ; Output ; Info     ; Explicitly unconnected ;
; c4                 ; Output ; Info     ; Explicitly unconnected ;
; areset             ; Input  ; Info     ; Stuck at GND           ;
; phasedone          ; Output ; Info     ; Explicitly unconnected ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND           ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND           ;
; phasestep          ; Input  ; Info     ; Stuck at GND           ;
; scanclk            ; Input  ; Info     ; Stuck at GND           ;
; scanclkena         ; Input  ; Info     ; Stuck at GND           ;
; scandata           ; Input  ; Info     ; Stuck at GND           ;
; configupdate       ; Input  ; Info     ; Stuck at GND           ;
+--------------------+--------+----------+------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc:u0"                                                ;
+--------------------------------------+--------+----------+------------------------+
; Port                                 ; Type   ; Severity ; Details                ;
+--------------------------------------+--------+----------+------------------------+
; modular_adc_0_command_ready          ; Output ; Info     ; Explicitly unconnected ;
; modular_adc_0_response_channel       ; Output ; Info     ; Explicitly unconnected ;
; modular_adc_0_response_startofpacket ; Output ; Info     ; Explicitly unconnected ;
; modular_adc_0_response_endofpacket   ; Output ; Info     ; Explicitly unconnected ;
; altpll_0_pll_slave_read              ; Input  ; Info     ; Explicitly unconnected ;
; altpll_0_pll_slave_write             ; Input  ; Info     ; Explicitly unconnected ;
; altpll_0_pll_slave_address           ; Input  ; Info     ; Explicitly unconnected ;
; altpll_0_pll_slave_readdata          ; Output ; Info     ; Explicitly unconnected ;
; altpll_0_pll_slave_writedata         ; Input  ; Info     ; Explicitly unconnected ;
+--------------------------------------+--------+----------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce"               ;
+--------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                           ; Type   ; Severity ; Details                                                                             ;
+--------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; mult_reduce_result_out[63..56] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mult_reduce_result_out[23..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "m10_cnn1d:cnn1d|neuron_layer:neuron_layer|sp_ram:neuron_biases" ;
+------+-------+----------+------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                          ;
+------+-------+----------+------------------------------------------------------------------+
; data ; Input ; Info     ; Explicitly unconnected                                           ;
; rden ; Input ; Info     ; Stuck at VCC                                                     ;
; wren ; Input ; Info     ; Stuck at GND                                                     ;
+------+-------+----------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "m10_cnn1d:cnn1d|neuron_layer:neuron_layer|sp_ram:neuron_weights" ;
+------+-------+----------+-------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                           ;
+------+-------+----------+-------------------------------------------------------------------+
; data ; Input ; Info     ; Explicitly unconnected                                            ;
; rden ; Input ; Info     ; Stuck at VCC                                                      ;
; wren ; Input ; Info     ; Stuck at GND                                                      ;
+------+-------+----------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator" ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                      ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------+
; accum_data_out[7..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce"        ;
+--------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                           ; Type   ; Severity ; Details                                                                             ;
+--------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; mult_reduce_result_out[63..56] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mult_reduce_result_out[23..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|sp_ram:conv1d_biases" ;
+------+-------+----------+------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                          ;
+------+-------+----------+------------------------------------------------------------------+
; data ; Input ; Info     ; Explicitly unconnected                                           ;
; rden ; Input ; Info     ; Stuck at VCC                                                     ;
; wren ; Input ; Info     ; Stuck at GND                                                     ;
+------+-------+----------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|sp_ram:conv1d_weights" ;
+------+-------+----------+-------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                           ;
+------+-------+----------+-------------------------------------------------------------------+
; data ; Input ; Info     ; Explicitly unconnected                                            ;
; rden ; Input ; Info     ; Stuck at VCC                                                      ;
; wren ; Input ; Info     ; Stuck at GND                                                      ;
+------+-------+----------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier"                                            ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; datab[1..0]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab[31..20]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab[19]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab[18]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab[17]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab[16]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab[15]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab[14]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab[13]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab[12]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab[11]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab[10]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab[9]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab[8]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab[7]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab[6]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab[5]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab[4]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab[3]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab[2]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; result[63..32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier"                                         ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; dataa[31..12] ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab[8..6]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab[31..12] ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab[10..9]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab[5..3]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab[1..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab[11]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab[2]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; result[11..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "m10_cnn1d:cnn1d"                                                                            ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; cnn_ready_in ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 26                  ; 26               ; 16384        ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 10                          ;
; cycloneiii_ff         ; 6863                        ;
;     CLR               ; 31                          ;
;     CLR SCLR          ; 12                          ;
;     ENA               ; 4106                        ;
;     ENA CLR           ; 12                          ;
;     ENA CLR SCLR      ; 8                           ;
;     ENA SCLR          ; 2584                        ;
;     SCLR              ; 27                          ;
;     SLD               ; 2                           ;
;     plain             ; 81                          ;
; cycloneiii_lcell_comb ; 3648                        ;
;     arith             ; 2071                        ;
;         2 data inputs ; 166                         ;
;         3 data inputs ; 1905                        ;
;     normal            ; 1577                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 37                          ;
;         2 data inputs ; 73                          ;
;         3 data inputs ; 170                         ;
;         4 data inputs ; 1296                        ;
; cycloneiii_mac_mult   ; 47                          ;
; cycloneiii_mac_out    ; 47                          ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 320                         ;
; fiftyfivenm_adcblock  ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 6.50                        ;
; Average LUT depth     ; 2.47                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:10     ;
+----------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                    ;
+----------------------------------------------------------------------------+--------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------+---------+
; Name                                                                       ; Type         ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                          ; Details ;
+----------------------------------------------------------------------------+--------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------+---------+
; adc:u0|adc_altpll_0:altpll_0|adc_altpll_0_altpll_6b92:sd1|wire_pll7_clk[1] ; post-fitting ; connected ; Top                            ; post-synthesis    ; adc:u0|adc_altpll_0:altpll_0|adc_altpll_0_altpll_6b92:sd1|wire_pll7_clk[1] ; N/A     ;
; adc_response_data_r[0]                                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; adc_response_data_r[0]                                                     ; N/A     ;
; adc_response_data_r[0]                                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; adc_response_data_r[0]                                                     ; N/A     ;
; adc_response_data_r[0]                                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; adc_response_data_r[0]                                                     ; N/A     ;
; adc_response_data_r[10]                                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; adc_response_data_r[10]                                                    ; N/A     ;
; adc_response_data_r[10]                                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; adc_response_data_r[10]                                                    ; N/A     ;
; adc_response_data_r[10]                                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; adc_response_data_r[10]                                                    ; N/A     ;
; adc_response_data_r[11]                                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; adc_response_data_r[11]                                                    ; N/A     ;
; adc_response_data_r[11]                                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; adc_response_data_r[11]                                                    ; N/A     ;
; adc_response_data_r[11]                                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; adc_response_data_r[11]                                                    ; N/A     ;
; adc_response_data_r[1]                                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; adc_response_data_r[1]                                                     ; N/A     ;
; adc_response_data_r[1]                                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; adc_response_data_r[1]                                                     ; N/A     ;
; adc_response_data_r[1]                                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; adc_response_data_r[1]                                                     ; N/A     ;
; adc_response_data_r[2]                                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; adc_response_data_r[2]                                                     ; N/A     ;
; adc_response_data_r[2]                                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; adc_response_data_r[2]                                                     ; N/A     ;
; adc_response_data_r[2]                                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; adc_response_data_r[2]                                                     ; N/A     ;
; adc_response_data_r[3]                                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; adc_response_data_r[3]                                                     ; N/A     ;
; adc_response_data_r[3]                                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; adc_response_data_r[3]                                                     ; N/A     ;
; adc_response_data_r[3]                                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; adc_response_data_r[3]                                                     ; N/A     ;
; adc_response_data_r[4]                                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; adc_response_data_r[4]                                                     ; N/A     ;
; adc_response_data_r[4]                                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; adc_response_data_r[4]                                                     ; N/A     ;
; adc_response_data_r[4]                                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; adc_response_data_r[4]                                                     ; N/A     ;
; adc_response_data_r[5]                                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; adc_response_data_r[5]                                                     ; N/A     ;
; adc_response_data_r[5]                                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; adc_response_data_r[5]                                                     ; N/A     ;
; adc_response_data_r[5]                                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; adc_response_data_r[5]                                                     ; N/A     ;
; adc_response_data_r[6]                                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; adc_response_data_r[6]                                                     ; N/A     ;
; adc_response_data_r[6]                                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; adc_response_data_r[6]                                                     ; N/A     ;
; adc_response_data_r[6]                                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; adc_response_data_r[6]                                                     ; N/A     ;
; adc_response_data_r[7]                                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; adc_response_data_r[7]                                                     ; N/A     ;
; adc_response_data_r[7]                                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; adc_response_data_r[7]                                                     ; N/A     ;
; adc_response_data_r[7]                                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; adc_response_data_r[7]                                                     ; N/A     ;
; adc_response_data_r[8]                                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; adc_response_data_r[8]                                                     ; N/A     ;
; adc_response_data_r[8]                                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; adc_response_data_r[8]                                                     ; N/A     ;
; adc_response_data_r[8]                                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; adc_response_data_r[8]                                                     ; N/A     ;
; adc_response_data_r[9]                                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; adc_response_data_r[9]                                                     ; N/A     ;
; adc_response_data_r[9]                                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; adc_response_data_r[9]                                                     ; N/A     ;
; adc_response_data_r[9]                                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; adc_response_data_r[9]                                                     ; N/A     ;
; adc_response_valid_r                                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; adc_response_valid_r                                                       ; N/A     ;
; adc_response_valid_r                                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; adc_response_valid_r                                                       ; N/A     ;
; adc_response_valid_r                                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; adc_response_valid_r                                                       ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                        ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                        ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                        ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                        ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                        ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                        ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                        ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                        ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                        ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                        ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                        ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                        ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                        ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                        ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                        ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                        ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                        ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                        ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                        ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                        ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                        ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                        ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                        ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                        ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                        ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                        ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                        ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                        ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                        ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                        ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                        ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                        ; N/A     ;
; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[0]                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[0]                  ; N/A     ;
; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[0]                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[0]                  ; N/A     ;
; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[0]                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[0]                  ; N/A     ;
; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[10]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[10]                 ; N/A     ;
; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[10]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[10]                 ; N/A     ;
; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[10]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[10]                 ; N/A     ;
; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[11]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[11]                 ; N/A     ;
; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[11]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[11]                 ; N/A     ;
; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[11]                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[11]                 ; N/A     ;
; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[1]                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[1]                  ; N/A     ;
; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[1]                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[1]                  ; N/A     ;
; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[1]                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[1]                  ; N/A     ;
; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[2]                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[2]                  ; N/A     ;
; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[2]                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[2]                  ; N/A     ;
; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[2]                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[2]                  ; N/A     ;
; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[3]                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[3]                  ; N/A     ;
; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[3]                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[3]                  ; N/A     ;
; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[3]                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[3]                  ; N/A     ;
; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[4]                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[4]                  ; N/A     ;
; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[4]                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[4]                  ; N/A     ;
; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[4]                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[4]                  ; N/A     ;
; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[5]                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[5]                  ; N/A     ;
; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[5]                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[5]                  ; N/A     ;
; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[5]                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[5]                  ; N/A     ;
; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[6]                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[6]                  ; N/A     ;
; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[6]                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[6]                  ; N/A     ;
; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[6]                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[6]                  ; N/A     ;
; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[7]                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[7]                  ; N/A     ;
; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[7]                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[7]                  ; N/A     ;
; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[7]                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[7]                  ; N/A     ;
; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[8]                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[8]                  ; N/A     ;
; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[8]                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[8]                  ; N/A     ;
; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[8]                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[8]                  ; N/A     ;
; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[9]                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[9]                  ; N/A     ;
; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[9]                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[9]                  ; N/A     ;
; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[9]                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; m10_cnn1d:cnn1d|subsample:subsample|subsample_data_out[9]                  ; N/A     ;
; m10_cnn1d:cnn1d|subsample:subsample|subsample_valid_out                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; m10_cnn1d:cnn1d|subsample:subsample|subsample_valid_out                    ; N/A     ;
; m10_cnn1d:cnn1d|subsample:subsample|subsample_valid_out                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; m10_cnn1d:cnn1d|subsample:subsample|subsample_valid_out                    ; N/A     ;
; m10_cnn1d:cnn1d|subsample:subsample|subsample_valid_out                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; m10_cnn1d:cnn1d|subsample:subsample|subsample_valid_out                    ; N/A     ;
+----------------------------------------------------------------------------+--------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Mon Oct 14 11:28:44 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cnn_vibration_monitor_10M50 -c cnn_vibration_monitor_10M50
Info (16303): Aggressive Power optimization mode selected -- dynamic power will be prioritized at the potential cost of reduced timing performance and increased compilation time
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (12248): Elaborating Platform Designer system entity "adc.qsys"
Info (12250): 2024.10.14.11:28:58 Progress: Loading cnn_vibration_monitor_example_design_10M50/adc.qsys
Info (12250): 2024.10.14.11:28:59 Progress: Reading input file
Info (12250): 2024.10.14.11:28:59 Progress: Adding altpll_0 [altpll 23.1]
Info (12250): 2024.10.14.11:29:00 Progress: Parameterizing module altpll_0
Info (12250): 2024.10.14.11:29:00 Progress: Adding clk_0 [clock_source 23.1]
Info (12250): 2024.10.14.11:29:00 Progress: Parameterizing module clk_0
Info (12250): 2024.10.14.11:29:00 Progress: Adding modular_adc_0 [altera_modular_adc 23.1]
Info (12250): 2024.10.14.11:29:00 Progress: Parameterizing module modular_adc_0
Info (12250): 2024.10.14.11:29:00 Progress: Building connections
Info (12250): 2024.10.14.11:29:00 Progress: Parameterizing connections
Info (12250): 2024.10.14.11:29:00 Progress: Validating
Info (12250): 2024.10.14.11:29:01 Progress: Done reading input file
Info (12250): Adc: Generating adc "adc" for QUARTUS_SYNTH
Info (12250): Altpll_0: "adc" instantiated altpll "altpll_0"
Info (12250): Modular_adc_0: "adc" instantiated altera_modular_adc "modular_adc_0"
Info (12250): Rst_controller: "adc" instantiated altera_reset_controller "rst_controller"
Info (12250): Control_internal: "modular_adc_0" instantiated altera_modular_adc_control "control_internal"
Info (12250): Adc: Done "adc" with 5 modules, 13 files
Info (12249): Finished elaborating Platform Designer system entity "adc.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file /users/harry/onedrive - university of bath/vibeai/1dcnn/top/m10_cnn1d.sv
    Info (12023): Found entity 1: m10_cnn1d File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/top/m10_cnn1d.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /users/harry/onedrive - university of bath/vibeai/1dcnn/ip/sp_ram.v
    Info (12023): Found entity 1: sp_ram File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/ip/sp_ram.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/harry/onedrive - university of bath/vibeai/1dcnn/ip/mult.v
    Info (12023): Found entity 1: mult File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/ip/mult.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/harry/onedrive - university of bath/vibeai/1dcnn/src/subsample.sv
    Info (12023): Found entity 1: subsample File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/src/subsample.sv Line: 13
Info (12021): Found 0 design units, including 0 entities, in source file /users/harry/onedrive - university of bath/vibeai/1dcnn/src/softmax.sv
Info (12021): Found 1 design units, including 1 entities, in source file /users/harry/onedrive - university of bath/vibeai/1dcnn/src/relu.sv
    Info (12023): Found entity 1: relu File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/src/relu.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /users/harry/onedrive - university of bath/vibeai/1dcnn/src/p2s.sv
    Info (12023): Found entity 1: p2s File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/src/p2s.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /users/harry/onedrive - university of bath/vibeai/1dcnn/src/neuron_layer.sv
    Info (12023): Found entity 1: neuron_layer File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/src/neuron_layer.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /users/harry/onedrive - university of bath/vibeai/1dcnn/src/neuron.sv
    Info (12023): Found entity 1: neuron File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/src/neuron.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /users/harry/onedrive - university of bath/vibeai/1dcnn/src/mult_reduce.sv
    Info (12023): Found entity 1: mult_reduce File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/src/mult_reduce.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /users/harry/onedrive - university of bath/vibeai/1dcnn/src/gavgpool_layer.sv
    Info (12023): Found entity 1: gavgpool_layer File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/src/gavgpool_layer.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /users/harry/onedrive - university of bath/vibeai/1dcnn/src/gavgpool.sv
    Info (12023): Found entity 1: gavgpool File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/src/gavgpool.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /users/harry/onedrive - university of bath/vibeai/1dcnn/src/conv1d_layer.sv
    Info (12023): Found entity 1: conv1d_layer File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/src/conv1d_layer.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /users/harry/onedrive - university of bath/vibeai/1dcnn/src/conv1d.sv
    Info (12023): Found entity 1: conv1d File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/src/conv1d.sv Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /users/harry/onedrive - university of bath/vibeai/1dcnn/src/adc2v.sv
    Info (12023): Found entity 1: adc2v File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/src/adc2v.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /users/harry/onedrive - university of bath/vibeai/1dcnn/src/activation_layer.sv
    Info (12023): Found entity 1: activation_layer File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/src/activation_layer.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /users/harry/onedrive - university of bath/vibeai/1dcnn/src/accum.sv
    Info (12023): Found entity 1: accum File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/src/accum.sv Line: 19
Info (12021): Found 1 design units, including 0 entities, in source file /users/harry/onedrive - university of bath/vibeai/1dcnn/pkg/cnn1d_pkg.sv
    Info (12022): Found design unit 1: cnn1d_pkg (SystemVerilog) File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/pkg/cnn1d_pkg.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file cnn_vibration_monitor_10m50.sv
    Info (12023): Found entity 1: cnn_vibration_monitor_10M50 File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/cnn_vibration_monitor_10M50.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc/adc.v
    Info (12023): Found entity 1: adc File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/ip/adc/adc.v Line: 6
Info (12021): Found 4 design units, including 4 entities, in source file db/ip/adc/submodules/adc_altpll_0.v
    Info (12023): Found entity 1: adc_altpll_0_dffpipe_l2c File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/ip/adc/submodules/adc_altpll_0.v Line: 38
    Info (12023): Found entity 2: adc_altpll_0_stdsync_sv6 File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/ip/adc/submodules/adc_altpll_0.v Line: 99
    Info (12023): Found entity 3: adc_altpll_0_altpll_6b92 File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/ip/adc/submodules/adc_altpll_0.v Line: 131
    Info (12023): Found entity 4: adc_altpll_0 File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/ip/adc/submodules/adc_altpll_0.v Line: 218
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc/submodules/adc_modular_adc_0.v
    Info (12023): Found entity 1: adc_modular_adc_0 File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/ip/adc/submodules/adc_modular_adc_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc/submodules/altera_modular_adc_control.v
    Info (12023): Found entity 1: altera_modular_adc_control File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/ip/adc/submodules/altera_modular_adc_control.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v
    Info (12023): Found entity 1: altera_modular_adc_control_avrg_fifo File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc/submodules/altera_modular_adc_control_fsm.v
    Info (12023): Found entity 1: altera_modular_adc_control_fsm File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/ip/adc/submodules/altera_modular_adc_control_fsm.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/ip/adc/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/ip/adc/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc/submodules/chsel_code_converter_sw_to_hw.v
    Info (12023): Found entity 1: chsel_code_converter_sw_to_hw File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/ip/adc/submodules/chsel_code_converter_sw_to_hw.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc/submodules/fiftyfivenm_adcblock_primitive_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_primitive_wrapper File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/ip/adc/submodules/fiftyfivenm_adcblock_primitive_wrapper.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc/submodules/fiftyfivenm_adcblock_top_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_top_wrapper File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/ip/adc/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 31
Info (12127): Elaborating entity "cnn_vibration_monitor_10M50" for the top level hierarchy
Info (12128): Elaborating entity "m10_cnn1d" for hierarchy "m10_cnn1d:cnn1d" File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/cnn_vibration_monitor_10M50.sv Line: 169
Info (12128): Elaborating entity "subsample" for hierarchy "m10_cnn1d:cnn1d|subsample:subsample" File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/top/m10_cnn1d.sv Line: 113
Info (12128): Elaborating entity "adc2v" for hierarchy "m10_cnn1d:cnn1d|adc2v:adc2v" File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/top/m10_cnn1d.sv Line: 133
Info (12128): Elaborating entity "mult" for hierarchy "m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier" File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/src/adc2v.sv Line: 83
Info (12128): Elaborating entity "lpm_mult" for hierarchy "m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component" File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/ip/mult.v Line: 70
Info (12130): Elaborated megafunction instantiation "m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component" File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/ip/mult.v Line: 70
Info (12133): Instantiated megafunction "m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component" with the following parameter: File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/ip/mult.v Line: 70
    Info (12134): Parameter "lpm_hint" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5"
    Info (12134): Parameter "lpm_pipeline" = "4"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "32"
    Info (12134): Parameter "lpm_widthb" = "32"
    Info (12134): Parameter "lpm_widthp" = "64"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_0ms.tdf
    Info (12023): Found entity 1: mult_0ms File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/mult_0ms.tdf Line: 36
Info (12128): Elaborating entity "mult_0ms" for hierarchy "m10_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "conv1d_layer" for hierarchy "m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer" File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/top/m10_cnn1d.sv Line: 154
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "weights" into its bus
Info (12128): Elaborating entity "sp_ram" for hierarchy "m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|sp_ram:conv1d_weights" File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/src/conv1d_layer.sv Line: 124
Info (12128): Elaborating entity "altsyncram" for hierarchy "m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|sp_ram:conv1d_weights|altsyncram:altsyncram_component" File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/ip/sp_ram.v Line: 96
Info (12130): Elaborated megafunction instantiation "m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|sp_ram:conv1d_weights|altsyncram:altsyncram_component" File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/ip/sp_ram.v Line: 96
Info (12133): Instantiated megafunction "m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|sp_ram:conv1d_weights|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/ip/sp_ram.v Line: 96
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./../../test/weights/conv1d_weights_8I24F.hex"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "width_a" = "160"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a7k1.tdf
    Info (12023): Found entity 1: altsyncram_a7k1 File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/altsyncram_a7k1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_a7k1" for hierarchy "m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|sp_ram:conv1d_weights|altsyncram:altsyncram_component|altsyncram_a7k1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "sp_ram" for hierarchy "m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|sp_ram:conv1d_biases" File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/src/conv1d_layer.sv Line: 139
Info (12128): Elaborating entity "altsyncram" for hierarchy "m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|sp_ram:conv1d_biases|altsyncram:altsyncram_component" File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/ip/sp_ram.v Line: 96
Info (12130): Elaborated megafunction instantiation "m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|sp_ram:conv1d_biases|altsyncram:altsyncram_component" File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/ip/sp_ram.v Line: 96
Info (12133): Instantiated megafunction "m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|sp_ram:conv1d_biases|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/ip/sp_ram.v Line: 96
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./../../test/weights/conv1d_biases_8I24F.hex"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k1k1.tdf
    Info (12023): Found entity 1: altsyncram_k1k1 File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/altsyncram_k1k1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_k1k1" for hierarchy "m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|sp_ram:conv1d_biases|altsyncram:altsyncram_component|altsyncram_k1k1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "conv1d" for hierarchy "m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d" File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/src/conv1d_layer.sv Line: 210
Info (12128): Elaborating entity "p2s" for hierarchy "m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial" File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/src/conv1d.sv Line: 150
Info (12128): Elaborating entity "mult_reduce" for hierarchy "m10_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce" File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/src/conv1d.sv Line: 187
Info (12128): Elaborating entity "activation_layer" for hierarchy "m10_cnn1d:cnn1d|activation_layer:relu_layer" File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/top/m10_cnn1d.sv Line: 171
Info (12128): Elaborating entity "relu" for hierarchy "m10_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[0].relu" File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/src/activation_layer.sv Line: 72
Info (12128): Elaborating entity "gavgpool_layer" for hierarchy "m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer" File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/top/m10_cnn1d.sv Line: 189
Info (12128): Elaborating entity "gavgpool" for hierarchy "m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool" File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/src/gavgpool_layer.sv Line: 70
Info (12128): Elaborating entity "accum" for hierarchy "m10_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator" File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/src/gavgpool.sv Line: 75
Info (12128): Elaborating entity "neuron_layer" for hierarchy "m10_cnn1d:cnn1d|neuron_layer:neuron_layer" File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/top/m10_cnn1d.sv Line: 210
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "weights" into its bus
Info (12128): Elaborating entity "sp_ram" for hierarchy "m10_cnn1d:cnn1d|neuron_layer:neuron_layer|sp_ram:neuron_weights" File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/src/neuron_layer.sv Line: 122
Info (12128): Elaborating entity "altsyncram" for hierarchy "m10_cnn1d:cnn1d|neuron_layer:neuron_layer|sp_ram:neuron_weights|altsyncram:altsyncram_component" File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/ip/sp_ram.v Line: 96
Info (12130): Elaborated megafunction instantiation "m10_cnn1d:cnn1d|neuron_layer:neuron_layer|sp_ram:neuron_weights|altsyncram:altsyncram_component" File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/ip/sp_ram.v Line: 96
Info (12133): Instantiated megafunction "m10_cnn1d:cnn1d|neuron_layer:neuron_layer|sp_ram:neuron_weights|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/ip/sp_ram.v Line: 96
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./../../test/weights/fc_weights_8I24F.hex"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rpj1.tdf
    Info (12023): Found entity 1: altsyncram_rpj1 File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/altsyncram_rpj1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_rpj1" for hierarchy "m10_cnn1d:cnn1d|neuron_layer:neuron_layer|sp_ram:neuron_weights|altsyncram:altsyncram_component|altsyncram_rpj1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "sp_ram" for hierarchy "m10_cnn1d:cnn1d|neuron_layer:neuron_layer|sp_ram:neuron_biases" File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/src/neuron_layer.sv Line: 137
Info (12128): Elaborating entity "altsyncram" for hierarchy "m10_cnn1d:cnn1d|neuron_layer:neuron_layer|sp_ram:neuron_biases|altsyncram:altsyncram_component" File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/ip/sp_ram.v Line: 96
Info (12130): Elaborated megafunction instantiation "m10_cnn1d:cnn1d|neuron_layer:neuron_layer|sp_ram:neuron_biases|altsyncram:altsyncram_component" File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/ip/sp_ram.v Line: 96
Info (12133): Instantiated megafunction "m10_cnn1d:cnn1d|neuron_layer:neuron_layer|sp_ram:neuron_biases|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/ip/sp_ram.v Line: 96
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./../../test/weights/fc_biases_8I24F.hex"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "1"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_elj1.tdf
    Info (12023): Found entity 1: altsyncram_elj1 File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/altsyncram_elj1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_elj1" for hierarchy "m10_cnn1d:cnn1d|neuron_layer:neuron_layer|sp_ram:neuron_biases|altsyncram:altsyncram_component|altsyncram_elj1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (113007): Byte addressed memory initialization file "fc_biases_8I24F.hex" was read in the word-addressed format File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/test/weights/fc_biases_8I24F.hex Line: 1
Info (12128): Elaborating entity "neuron" for hierarchy "m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron" File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/src/neuron_layer.sv Line: 201
Info (12128): Elaborating entity "p2s" for hierarchy "m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial" File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/src/neuron.sv Line: 111
Info (12128): Elaborating entity "mult_reduce" for hierarchy "m10_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce" File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/src/neuron.sv Line: 148
Info (12128): Elaborating entity "adc" for hierarchy "adc:u0" File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/cnn_vibration_monitor_10M50.sv Line: 213
Info (12128): Elaborating entity "adc_altpll_0" for hierarchy "adc:u0|adc_altpll_0:altpll_0" File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/ip/adc/adc.v Line: 59
Info (12128): Elaborating entity "adc_altpll_0_stdsync_sv6" for hierarchy "adc:u0|adc_altpll_0:altpll_0|adc_altpll_0_stdsync_sv6:stdsync2" File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/ip/adc/submodules/adc_altpll_0.v Line: 289
Info (12128): Elaborating entity "adc_altpll_0_dffpipe_l2c" for hierarchy "adc:u0|adc_altpll_0:altpll_0|adc_altpll_0_stdsync_sv6:stdsync2|adc_altpll_0_dffpipe_l2c:dffpipe3" File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/ip/adc/submodules/adc_altpll_0.v Line: 117
Info (12128): Elaborating entity "adc_altpll_0_altpll_6b92" for hierarchy "adc:u0|adc_altpll_0:altpll_0|adc_altpll_0_altpll_6b92:sd1" File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/ip/adc/submodules/adc_altpll_0.v Line: 295
Info (12128): Elaborating entity "adc_modular_adc_0" for hierarchy "adc:u0|adc_modular_adc_0:modular_adc_0" File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/ip/adc/adc.v Line: 78
Info (12128): Elaborating entity "altera_modular_adc_control" for hierarchy "adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal" File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/ip/adc/submodules/adc_modular_adc_0.v Line: 92
Info (12128): Elaborating entity "altera_modular_adc_control_fsm" for hierarchy "adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm" File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/ip/adc/submodules/altera_modular_adc_control.v Line: 108
Warning (10036): Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(70): object "sync_ctrl_state_nxt" assigned a value but never read File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/ip/adc/submodules/altera_modular_adc_control_fsm.v Line: 70
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/ip/adc/submodules/altera_modular_adc_control_fsm.v Line: 156
Info (12130): Elaborated megafunction instantiation "adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/ip/adc/submodules/altera_modular_adc_control_fsm.v Line: 156
Info (12133): Instantiated megafunction "adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" with the following parameter: File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/ip/adc/submodules/altera_modular_adc_control_fsm.v Line: 156
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "altera_modular_adc_control_avrg_fifo" for hierarchy "adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo" File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/ip/adc/submodules/altera_modular_adc_control_fsm.v Line: 955
Info (12128): Elaborating entity "scfifo" for hierarchy "adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v Line: 91
Info (12130): Elaborated megafunction instantiation "adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v Line: 91
Info (12133): Instantiated megafunction "adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" with the following parameter: File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v Line: 91
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "12"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_do61.tdf
    Info (12023): Found entity 1: scfifo_do61 File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/scfifo_do61.tdf Line: 25
Info (12128): Elaborating entity "scfifo_do61" for hierarchy "adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_do61:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_3k41.tdf
    Info (12023): Found entity 1: a_dpfifo_3k41 File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/a_dpfifo_3k41.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_3k41" for hierarchy "adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_do61:auto_generated|a_dpfifo_3k41:dpfifo" File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/scfifo_do61.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf
    Info (12023): Found entity 1: a_fefifo_c6e File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/a_fefifo_c6e.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_c6e" for hierarchy "adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_do61:auto_generated|a_dpfifo_3k41:dpfifo|a_fefifo_c6e:fifo_state" File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/a_dpfifo_3k41.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337 File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/cntr_337.tdf Line: 26
Info (12128): Elaborating entity "cntr_337" for hierarchy "adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_do61:auto_generated|a_dpfifo_3k41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw" File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/a_fefifo_c6e.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rmn1.tdf
    Info (12023): Found entity 1: altsyncram_rmn1 File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/altsyncram_rmn1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_rmn1" for hierarchy "adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_do61:auto_generated|a_dpfifo_3k41:dpfifo|altsyncram_rmn1:FIFOram" File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/a_dpfifo_3k41.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/cntr_n2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_do61:auto_generated|a_dpfifo_3k41:dpfifo|cntr_n2b:rd_ptr_count" File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/a_dpfifo_3k41.tdf Line: 43
Info (12128): Elaborating entity "fiftyfivenm_adcblock_top_wrapper" for hierarchy "adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst" File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/ip/adc/submodules/altera_modular_adc_control.v Line: 152
Info (12128): Elaborating entity "chsel_code_converter_sw_to_hw" for hierarchy "adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder" File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/ip/adc/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 173
Info (12128): Elaborating entity "fiftyfivenm_adcblock_primitive_wrapper" for hierarchy "adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance" File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/ip/adc/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 191
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "adc:u0|altera_reset_controller:rst_controller" File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/ip/adc/adc.v Line: 141
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "adc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/ip/adc/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "adc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/ip/adc/submodules/altera_reset_controller.v Line: 220
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gl14.tdf
    Info (12023): Found entity 1: altsyncram_gl14 File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/altsyncram_gl14.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_97a.tdf
    Info (12023): Found entity 1: decode_97a File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/decode_97a.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_a3b.tdf
    Info (12023): Found entity 1: mux_a3b File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/mux_a3b.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_n7c.tdf
    Info (12023): Found entity 1: mux_n7c File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/mux_n7c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_3af.tdf
    Info (12023): Found entity 1: decode_3af File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/decode_3af.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_8rh.tdf
    Info (12023): Found entity 1: cntr_8rh File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/cntr_8rh.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf
    Info (12023): Found entity 1: cmpr_hrb File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/cmpr_hrb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1mi.tdf
    Info (12023): Found entity 1: cntr_1mi File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/cntr_1mi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_arh.tdf
    Info (12023): Found entity 1: cntr_arh File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/cntr_arh.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf
    Info (12023): Found entity 1: cntr_odi File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/cntr_odi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf
    Info (12023): Found entity 1: cmpr_drb File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/cmpr_drb.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.10.14.11:29:38 Progress: Loading sld5bfc5df9/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5bfc5df9/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/ip/sld5bfc5df9/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5bfc5df9/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/ip/sld5bfc5df9/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5bfc5df9/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/ip/sld5bfc5df9/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5bfc5df9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/ip/sld5bfc5df9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld5bfc5df9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/ip/sld5bfc5df9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/ip/sld5bfc5df9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5bfc5df9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/ip/sld5bfc5df9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (13014): Ignored 3124 buffer(s)
    Info (13019): Ignored 3124 SOFT buffer(s)
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_do61:auto_generated|a_dpfifo_3k41:dpfifo|altsyncram_rmn1:FIFOram|q_b[0]" File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/altsyncram_rmn1.tdf Line: 40
        Warning (14320): Synthesized away node "adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_do61:auto_generated|a_dpfifo_3k41:dpfifo|altsyncram_rmn1:FIFOram|q_b[1]" File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/altsyncram_rmn1.tdf Line: 70
        Warning (14320): Synthesized away node "adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_do61:auto_generated|a_dpfifo_3k41:dpfifo|altsyncram_rmn1:FIFOram|q_b[2]" File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/altsyncram_rmn1.tdf Line: 100
        Warning (14320): Synthesized away node "adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_do61:auto_generated|a_dpfifo_3k41:dpfifo|altsyncram_rmn1:FIFOram|q_b[3]" File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/altsyncram_rmn1.tdf Line: 130
        Warning (14320): Synthesized away node "adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_do61:auto_generated|a_dpfifo_3k41:dpfifo|altsyncram_rmn1:FIFOram|q_b[4]" File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/altsyncram_rmn1.tdf Line: 160
        Warning (14320): Synthesized away node "adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_do61:auto_generated|a_dpfifo_3k41:dpfifo|altsyncram_rmn1:FIFOram|q_b[5]" File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/altsyncram_rmn1.tdf Line: 190
        Warning (14320): Synthesized away node "adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_do61:auto_generated|a_dpfifo_3k41:dpfifo|altsyncram_rmn1:FIFOram|q_b[6]" File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/altsyncram_rmn1.tdf Line: 220
        Warning (14320): Synthesized away node "adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_do61:auto_generated|a_dpfifo_3k41:dpfifo|altsyncram_rmn1:FIFOram|q_b[7]" File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/altsyncram_rmn1.tdf Line: 250
        Warning (14320): Synthesized away node "adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_do61:auto_generated|a_dpfifo_3k41:dpfifo|altsyncram_rmn1:FIFOram|q_b[8]" File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/altsyncram_rmn1.tdf Line: 280
        Warning (14320): Synthesized away node "adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_do61:auto_generated|a_dpfifo_3k41:dpfifo|altsyncram_rmn1:FIFOram|q_b[9]" File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/altsyncram_rmn1.tdf Line: 310
        Warning (14320): Synthesized away node "adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_do61:auto_generated|a_dpfifo_3k41:dpfifo|altsyncram_rmn1:FIFOram|q_b[10]" File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/altsyncram_rmn1.tdf Line: 340
        Warning (14320): Synthesized away node "adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_do61:auto_generated|a_dpfifo_3k41:dpfifo|altsyncram_rmn1:FIFOram|q_b[11]" File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/altsyncram_rmn1.tdf Line: 370
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|mac_mult7" File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/mult_0ms.tdf Line: 74
        Warning (14320): Synthesized away node "m10_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|mac_out8" File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/mult_0ms.tdf Line: 98
Info (13000): Registers with preset signals will power-up high File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/db/ip/adc/submodules/altera_modular_adc_control_fsm.v Line: 42
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 282 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/output_files/cnn_vibration_monitor_10M50.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 111 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 10618 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 6 output pins
    Info (21061): Implemented 10133 logic cells
    Info (21064): Implemented 374 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 94 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings
    Info: Peak virtual memory: 5016 megabytes
    Info: Processing ended: Mon Oct 14 11:30:06 2024
    Info: Elapsed time: 00:01:22
    Info: Total CPU time (on all processors): 00:00:55


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M50/output_files/cnn_vibration_monitor_10M50.map.smsg.


