strict digraph "" {
	node [label="\N"];
	"1452:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fb43032afd0>",
		clk_sens=True,
		fillcolor=gold,
		label="1452:AL",
		sens="['MRxClk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'RxEndFrm_d', 'GenerateRxEndFrm', 'DribbleRxEndFrm']"];
	"1453:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fb4302cb190>",
		fillcolor=turquoise,
		label="1453:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1452:AL" -> "1453:BL"	 [cond="[]",
		lineno=None];
	"1454:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fb4302cb1d0>",
		fillcolor=springgreen,
		label="1454:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1453:BL" -> "1454:IF"	 [cond="[]",
		lineno=None];
	"1455:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fb4302cb550>",
		fillcolor=turquoise,
		label="1455:BL
RxEndFrm_d <= 1'b0;
RxEndFrm <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb4302cb590>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7fb4302cb6d0>]",
		style=filled,
		typ=Block];
	"Leaf_1452:AL"	 [def_var="['RxEndFrm_d', 'RxEndFrm']",
		label="Leaf_1452:AL"];
	"1455:BL" -> "Leaf_1452:AL"	 [cond="[]",
		lineno=None];
	"1454:IF" -> "1455:BL"	 [cond="['Reset']",
		label=Reset,
		lineno=1454];
	"1460:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fb4302cb210>",
		fillcolor=turquoise,
		label="1460:BL
RxEndFrm_d <= GenerateRxEndFrm;
RxEndFrm <= RxEndFrm_d | DribbleRxEndFrm;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb4302cb250>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7fb4302cb390>]",
		style=filled,
		typ=Block];
	"1454:IF" -> "1460:BL"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=1454];
	"1460:BL" -> "Leaf_1452:AL"	 [cond="[]",
		lineno=None];
}
