/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* UH */
.set UH__0__DR, CYREG_GPIO_PRT1_DR
.set UH__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set UH__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set UH__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set UH__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set UH__0__HSIOM_MASK, 0x00F00000
.set UH__0__HSIOM_SHIFT, 20
.set UH__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set UH__0__INTR, CYREG_GPIO_PRT1_INTR
.set UH__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set UH__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set UH__0__MASK, 0x20
.set UH__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set UH__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set UH__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set UH__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set UH__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set UH__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set UH__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set UH__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set UH__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set UH__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set UH__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set UH__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set UH__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set UH__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set UH__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set UH__0__PC, CYREG_GPIO_PRT1_PC
.set UH__0__PC2, CYREG_GPIO_PRT1_PC2
.set UH__0__PORT, 1
.set UH__0__PS, CYREG_GPIO_PRT1_PS
.set UH__0__SHIFT, 5
.set UH__DR, CYREG_GPIO_PRT1_DR
.set UH__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set UH__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set UH__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set UH__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set UH__INTR, CYREG_GPIO_PRT1_INTR
.set UH__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set UH__INTSTAT, CYREG_GPIO_PRT1_INTR
.set UH__MASK, 0x20
.set UH__PA__CFG0, CYREG_UDB_PA1_CFG0
.set UH__PA__CFG1, CYREG_UDB_PA1_CFG1
.set UH__PA__CFG10, CYREG_UDB_PA1_CFG10
.set UH__PA__CFG11, CYREG_UDB_PA1_CFG11
.set UH__PA__CFG12, CYREG_UDB_PA1_CFG12
.set UH__PA__CFG13, CYREG_UDB_PA1_CFG13
.set UH__PA__CFG14, CYREG_UDB_PA1_CFG14
.set UH__PA__CFG2, CYREG_UDB_PA1_CFG2
.set UH__PA__CFG3, CYREG_UDB_PA1_CFG3
.set UH__PA__CFG4, CYREG_UDB_PA1_CFG4
.set UH__PA__CFG5, CYREG_UDB_PA1_CFG5
.set UH__PA__CFG6, CYREG_UDB_PA1_CFG6
.set UH__PA__CFG7, CYREG_UDB_PA1_CFG7
.set UH__PA__CFG8, CYREG_UDB_PA1_CFG8
.set UH__PA__CFG9, CYREG_UDB_PA1_CFG9
.set UH__PC, CYREG_GPIO_PRT1_PC
.set UH__PC2, CYREG_GPIO_PRT1_PC2
.set UH__PORT, 1
.set UH__PS, CYREG_GPIO_PRT1_PS
.set UH__SHIFT, 5

/* UL */
.set UL__0__DR, CYREG_GPIO_PRT1_DR
.set UL__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set UL__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set UL__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set UL__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set UL__0__HSIOM_MASK, 0x000F0000
.set UL__0__HSIOM_SHIFT, 16
.set UL__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set UL__0__INTR, CYREG_GPIO_PRT1_INTR
.set UL__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set UL__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set UL__0__MASK, 0x10
.set UL__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set UL__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set UL__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set UL__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set UL__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set UL__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set UL__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set UL__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set UL__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set UL__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set UL__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set UL__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set UL__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set UL__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set UL__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set UL__0__PC, CYREG_GPIO_PRT1_PC
.set UL__0__PC2, CYREG_GPIO_PRT1_PC2
.set UL__0__PORT, 1
.set UL__0__PS, CYREG_GPIO_PRT1_PS
.set UL__0__SHIFT, 4
.set UL__DR, CYREG_GPIO_PRT1_DR
.set UL__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set UL__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set UL__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set UL__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set UL__INTR, CYREG_GPIO_PRT1_INTR
.set UL__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set UL__INTSTAT, CYREG_GPIO_PRT1_INTR
.set UL__MASK, 0x10
.set UL__PA__CFG0, CYREG_UDB_PA1_CFG0
.set UL__PA__CFG1, CYREG_UDB_PA1_CFG1
.set UL__PA__CFG10, CYREG_UDB_PA1_CFG10
.set UL__PA__CFG11, CYREG_UDB_PA1_CFG11
.set UL__PA__CFG12, CYREG_UDB_PA1_CFG12
.set UL__PA__CFG13, CYREG_UDB_PA1_CFG13
.set UL__PA__CFG14, CYREG_UDB_PA1_CFG14
.set UL__PA__CFG2, CYREG_UDB_PA1_CFG2
.set UL__PA__CFG3, CYREG_UDB_PA1_CFG3
.set UL__PA__CFG4, CYREG_UDB_PA1_CFG4
.set UL__PA__CFG5, CYREG_UDB_PA1_CFG5
.set UL__PA__CFG6, CYREG_UDB_PA1_CFG6
.set UL__PA__CFG7, CYREG_UDB_PA1_CFG7
.set UL__PA__CFG8, CYREG_UDB_PA1_CFG8
.set UL__PA__CFG9, CYREG_UDB_PA1_CFG9
.set UL__PC, CYREG_GPIO_PRT1_PC
.set UL__PC2, CYREG_GPIO_PRT1_PC2
.set UL__PORT, 1
.set UL__PS, CYREG_GPIO_PRT1_PS
.set UL__SHIFT, 4

/* VH */
.set VH__0__DR, CYREG_GPIO_PRT1_DR
.set VH__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set VH__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set VH__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set VH__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set VH__0__HSIOM_MASK, 0x0000F000
.set VH__0__HSIOM_SHIFT, 12
.set VH__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set VH__0__INTR, CYREG_GPIO_PRT1_INTR
.set VH__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set VH__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set VH__0__MASK, 0x08
.set VH__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set VH__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set VH__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set VH__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set VH__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set VH__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set VH__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set VH__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set VH__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set VH__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set VH__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set VH__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set VH__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set VH__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set VH__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set VH__0__PC, CYREG_GPIO_PRT1_PC
.set VH__0__PC2, CYREG_GPIO_PRT1_PC2
.set VH__0__PORT, 1
.set VH__0__PS, CYREG_GPIO_PRT1_PS
.set VH__0__SHIFT, 3
.set VH__DR, CYREG_GPIO_PRT1_DR
.set VH__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set VH__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set VH__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set VH__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set VH__INTR, CYREG_GPIO_PRT1_INTR
.set VH__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set VH__INTSTAT, CYREG_GPIO_PRT1_INTR
.set VH__MASK, 0x08
.set VH__PA__CFG0, CYREG_UDB_PA1_CFG0
.set VH__PA__CFG1, CYREG_UDB_PA1_CFG1
.set VH__PA__CFG10, CYREG_UDB_PA1_CFG10
.set VH__PA__CFG11, CYREG_UDB_PA1_CFG11
.set VH__PA__CFG12, CYREG_UDB_PA1_CFG12
.set VH__PA__CFG13, CYREG_UDB_PA1_CFG13
.set VH__PA__CFG14, CYREG_UDB_PA1_CFG14
.set VH__PA__CFG2, CYREG_UDB_PA1_CFG2
.set VH__PA__CFG3, CYREG_UDB_PA1_CFG3
.set VH__PA__CFG4, CYREG_UDB_PA1_CFG4
.set VH__PA__CFG5, CYREG_UDB_PA1_CFG5
.set VH__PA__CFG6, CYREG_UDB_PA1_CFG6
.set VH__PA__CFG7, CYREG_UDB_PA1_CFG7
.set VH__PA__CFG8, CYREG_UDB_PA1_CFG8
.set VH__PA__CFG9, CYREG_UDB_PA1_CFG9
.set VH__PC, CYREG_GPIO_PRT1_PC
.set VH__PC2, CYREG_GPIO_PRT1_PC2
.set VH__PORT, 1
.set VH__PS, CYREG_GPIO_PRT1_PS
.set VH__SHIFT, 3

/* VL */
.set VL__0__DR, CYREG_GPIO_PRT1_DR
.set VL__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set VL__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set VL__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set VL__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set VL__0__HSIOM_MASK, 0x00000F00
.set VL__0__HSIOM_SHIFT, 8
.set VL__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set VL__0__INTR, CYREG_GPIO_PRT1_INTR
.set VL__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set VL__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set VL__0__MASK, 0x04
.set VL__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set VL__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set VL__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set VL__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set VL__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set VL__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set VL__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set VL__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set VL__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set VL__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set VL__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set VL__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set VL__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set VL__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set VL__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set VL__0__PC, CYREG_GPIO_PRT1_PC
.set VL__0__PC2, CYREG_GPIO_PRT1_PC2
.set VL__0__PORT, 1
.set VL__0__PS, CYREG_GPIO_PRT1_PS
.set VL__0__SHIFT, 2
.set VL__DR, CYREG_GPIO_PRT1_DR
.set VL__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set VL__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set VL__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set VL__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set VL__INTR, CYREG_GPIO_PRT1_INTR
.set VL__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set VL__INTSTAT, CYREG_GPIO_PRT1_INTR
.set VL__MASK, 0x04
.set VL__PA__CFG0, CYREG_UDB_PA1_CFG0
.set VL__PA__CFG1, CYREG_UDB_PA1_CFG1
.set VL__PA__CFG10, CYREG_UDB_PA1_CFG10
.set VL__PA__CFG11, CYREG_UDB_PA1_CFG11
.set VL__PA__CFG12, CYREG_UDB_PA1_CFG12
.set VL__PA__CFG13, CYREG_UDB_PA1_CFG13
.set VL__PA__CFG14, CYREG_UDB_PA1_CFG14
.set VL__PA__CFG2, CYREG_UDB_PA1_CFG2
.set VL__PA__CFG3, CYREG_UDB_PA1_CFG3
.set VL__PA__CFG4, CYREG_UDB_PA1_CFG4
.set VL__PA__CFG5, CYREG_UDB_PA1_CFG5
.set VL__PA__CFG6, CYREG_UDB_PA1_CFG6
.set VL__PA__CFG7, CYREG_UDB_PA1_CFG7
.set VL__PA__CFG8, CYREG_UDB_PA1_CFG8
.set VL__PA__CFG9, CYREG_UDB_PA1_CFG9
.set VL__PC, CYREG_GPIO_PRT1_PC
.set VL__PC2, CYREG_GPIO_PRT1_PC2
.set VL__PORT, 1
.set VL__PS, CYREG_GPIO_PRT1_PS
.set VL__SHIFT, 2

/* WH */
.set WH__0__DR, CYREG_GPIO_PRT1_DR
.set WH__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set WH__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set WH__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set WH__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set WH__0__HSIOM_MASK, 0x000000F0
.set WH__0__HSIOM_SHIFT, 4
.set WH__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set WH__0__INTR, CYREG_GPIO_PRT1_INTR
.set WH__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set WH__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set WH__0__MASK, 0x02
.set WH__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set WH__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set WH__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set WH__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set WH__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set WH__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set WH__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set WH__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set WH__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set WH__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set WH__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set WH__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set WH__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set WH__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set WH__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set WH__0__PC, CYREG_GPIO_PRT1_PC
.set WH__0__PC2, CYREG_GPIO_PRT1_PC2
.set WH__0__PORT, 1
.set WH__0__PS, CYREG_GPIO_PRT1_PS
.set WH__0__SHIFT, 1
.set WH__DR, CYREG_GPIO_PRT1_DR
.set WH__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set WH__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set WH__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set WH__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set WH__INTR, CYREG_GPIO_PRT1_INTR
.set WH__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set WH__INTSTAT, CYREG_GPIO_PRT1_INTR
.set WH__MASK, 0x02
.set WH__PA__CFG0, CYREG_UDB_PA1_CFG0
.set WH__PA__CFG1, CYREG_UDB_PA1_CFG1
.set WH__PA__CFG10, CYREG_UDB_PA1_CFG10
.set WH__PA__CFG11, CYREG_UDB_PA1_CFG11
.set WH__PA__CFG12, CYREG_UDB_PA1_CFG12
.set WH__PA__CFG13, CYREG_UDB_PA1_CFG13
.set WH__PA__CFG14, CYREG_UDB_PA1_CFG14
.set WH__PA__CFG2, CYREG_UDB_PA1_CFG2
.set WH__PA__CFG3, CYREG_UDB_PA1_CFG3
.set WH__PA__CFG4, CYREG_UDB_PA1_CFG4
.set WH__PA__CFG5, CYREG_UDB_PA1_CFG5
.set WH__PA__CFG6, CYREG_UDB_PA1_CFG6
.set WH__PA__CFG7, CYREG_UDB_PA1_CFG7
.set WH__PA__CFG8, CYREG_UDB_PA1_CFG8
.set WH__PA__CFG9, CYREG_UDB_PA1_CFG9
.set WH__PC, CYREG_GPIO_PRT1_PC
.set WH__PC2, CYREG_GPIO_PRT1_PC2
.set WH__PORT, 1
.set WH__PS, CYREG_GPIO_PRT1_PS
.set WH__SHIFT, 1

/* WL */
.set WL__0__DR, CYREG_GPIO_PRT1_DR
.set WL__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set WL__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set WL__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set WL__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set WL__0__HSIOM_MASK, 0x0000000F
.set WL__0__HSIOM_SHIFT, 0
.set WL__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set WL__0__INTR, CYREG_GPIO_PRT1_INTR
.set WL__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set WL__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set WL__0__MASK, 0x01
.set WL__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set WL__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set WL__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set WL__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set WL__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set WL__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set WL__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set WL__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set WL__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set WL__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set WL__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set WL__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set WL__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set WL__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set WL__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set WL__0__PC, CYREG_GPIO_PRT1_PC
.set WL__0__PC2, CYREG_GPIO_PRT1_PC2
.set WL__0__PORT, 1
.set WL__0__PS, CYREG_GPIO_PRT1_PS
.set WL__0__SHIFT, 0
.set WL__DR, CYREG_GPIO_PRT1_DR
.set WL__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set WL__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set WL__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set WL__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set WL__INTR, CYREG_GPIO_PRT1_INTR
.set WL__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set WL__INTSTAT, CYREG_GPIO_PRT1_INTR
.set WL__MASK, 0x01
.set WL__PA__CFG0, CYREG_UDB_PA1_CFG0
.set WL__PA__CFG1, CYREG_UDB_PA1_CFG1
.set WL__PA__CFG10, CYREG_UDB_PA1_CFG10
.set WL__PA__CFG11, CYREG_UDB_PA1_CFG11
.set WL__PA__CFG12, CYREG_UDB_PA1_CFG12
.set WL__PA__CFG13, CYREG_UDB_PA1_CFG13
.set WL__PA__CFG14, CYREG_UDB_PA1_CFG14
.set WL__PA__CFG2, CYREG_UDB_PA1_CFG2
.set WL__PA__CFG3, CYREG_UDB_PA1_CFG3
.set WL__PA__CFG4, CYREG_UDB_PA1_CFG4
.set WL__PA__CFG5, CYREG_UDB_PA1_CFG5
.set WL__PA__CFG6, CYREG_UDB_PA1_CFG6
.set WL__PA__CFG7, CYREG_UDB_PA1_CFG7
.set WL__PA__CFG8, CYREG_UDB_PA1_CFG8
.set WL__PA__CFG9, CYREG_UDB_PA1_CFG9
.set WL__PC, CYREG_GPIO_PRT1_PC
.set WL__PC2, CYREG_GPIO_PRT1_PC2
.set WL__PORT, 1
.set WL__PS, CYREG_GPIO_PRT1_PS
.set WL__SHIFT, 0

/* CAN */
.set CAN_CanIP__BUFFER_STATUS, CYREG_CAN1_BUFFER_STATUS
.set CAN_CanIP__CAN_RX0_ACR, CYREG_CAN1_CAN_RX0_ACR
.set CAN_CanIP__CAN_RX0_ACR_DATA, CYREG_CAN1_CAN_RX0_ACR_DATA
.set CAN_CanIP__CAN_RX0_AMR, CYREG_CAN1_CAN_RX0_AMR
.set CAN_CanIP__CAN_RX0_AMR_DATA, CYREG_CAN1_CAN_RX0_AMR_DATA
.set CAN_CanIP__CAN_RX0_CONTROL, CYREG_CAN1_CAN_RX0_CONTROL
.set CAN_CanIP__CAN_RX0_DATA_HIGH, CYREG_CAN1_CAN_RX0_DATA_HIGH
.set CAN_CanIP__CAN_RX0_DATA_LOW, CYREG_CAN1_CAN_RX0_DATA_LOW
.set CAN_CanIP__CAN_RX0_ID, CYREG_CAN1_CAN_RX0_ID
.set CAN_CanIP__CAN_RX1_ACR, CYREG_CAN1_CAN_RX1_ACR
.set CAN_CanIP__CAN_RX1_ACR_DATA, CYREG_CAN1_CAN_RX1_ACR_DATA
.set CAN_CanIP__CAN_RX1_AMR, CYREG_CAN1_CAN_RX1_AMR
.set CAN_CanIP__CAN_RX1_AMR_DATA, CYREG_CAN1_CAN_RX1_AMR_DATA
.set CAN_CanIP__CAN_RX1_CONTROL, CYREG_CAN1_CAN_RX1_CONTROL
.set CAN_CanIP__CAN_RX1_DATA_HIGH, CYREG_CAN1_CAN_RX1_DATA_HIGH
.set CAN_CanIP__CAN_RX1_DATA_LOW, CYREG_CAN1_CAN_RX1_DATA_LOW
.set CAN_CanIP__CAN_RX1_ID, CYREG_CAN1_CAN_RX1_ID
.set CAN_CanIP__CAN_RX10_ACR, CYREG_CAN1_CAN_RX10_ACR
.set CAN_CanIP__CAN_RX10_ACR_DATA, CYREG_CAN1_CAN_RX10_ACR_DATA
.set CAN_CanIP__CAN_RX10_AMR, CYREG_CAN1_CAN_RX10_AMR
.set CAN_CanIP__CAN_RX10_AMR_DATA, CYREG_CAN1_CAN_RX10_AMR_DATA
.set CAN_CanIP__CAN_RX10_CONTROL, CYREG_CAN1_CAN_RX10_CONTROL
.set CAN_CanIP__CAN_RX10_DATA_HIGH, CYREG_CAN1_CAN_RX10_DATA_HIGH
.set CAN_CanIP__CAN_RX10_DATA_LOW, CYREG_CAN1_CAN_RX10_DATA_LOW
.set CAN_CanIP__CAN_RX10_ID, CYREG_CAN1_CAN_RX10_ID
.set CAN_CanIP__CAN_RX11_ACR, CYREG_CAN1_CAN_RX11_ACR
.set CAN_CanIP__CAN_RX11_ACR_DATA, CYREG_CAN1_CAN_RX11_ACR_DATA
.set CAN_CanIP__CAN_RX11_AMR, CYREG_CAN1_CAN_RX11_AMR
.set CAN_CanIP__CAN_RX11_AMR_DATA, CYREG_CAN1_CAN_RX11_AMR_DATA
.set CAN_CanIP__CAN_RX11_CONTROL, CYREG_CAN1_CAN_RX11_CONTROL
.set CAN_CanIP__CAN_RX11_DATA_HIGH, CYREG_CAN1_CAN_RX11_DATA_HIGH
.set CAN_CanIP__CAN_RX11_DATA_LOW, CYREG_CAN1_CAN_RX11_DATA_LOW
.set CAN_CanIP__CAN_RX11_ID, CYREG_CAN1_CAN_RX11_ID
.set CAN_CanIP__CAN_RX12_ACR, CYREG_CAN1_CAN_RX12_ACR
.set CAN_CanIP__CAN_RX12_ACR_DATA, CYREG_CAN1_CAN_RX12_ACR_DATA
.set CAN_CanIP__CAN_RX12_AMR, CYREG_CAN1_CAN_RX12_AMR
.set CAN_CanIP__CAN_RX12_AMR_DATA, CYREG_CAN1_CAN_RX12_AMR_DATA
.set CAN_CanIP__CAN_RX12_CONTROL, CYREG_CAN1_CAN_RX12_CONTROL
.set CAN_CanIP__CAN_RX12_DATA_HIGH, CYREG_CAN1_CAN_RX12_DATA_HIGH
.set CAN_CanIP__CAN_RX12_DATA_LOW, CYREG_CAN1_CAN_RX12_DATA_LOW
.set CAN_CanIP__CAN_RX12_ID, CYREG_CAN1_CAN_RX12_ID
.set CAN_CanIP__CAN_RX13_ACR, CYREG_CAN1_CAN_RX13_ACR
.set CAN_CanIP__CAN_RX13_ACR_DATA, CYREG_CAN1_CAN_RX13_ACR_DATA
.set CAN_CanIP__CAN_RX13_AMR, CYREG_CAN1_CAN_RX13_AMR
.set CAN_CanIP__CAN_RX13_AMR_DATA, CYREG_CAN1_CAN_RX13_AMR_DATA
.set CAN_CanIP__CAN_RX13_CONTROL, CYREG_CAN1_CAN_RX13_CONTROL
.set CAN_CanIP__CAN_RX13_DATA_HIGH, CYREG_CAN1_CAN_RX13_DATA_HIGH
.set CAN_CanIP__CAN_RX13_DATA_LOW, CYREG_CAN1_CAN_RX13_DATA_LOW
.set CAN_CanIP__CAN_RX13_ID, CYREG_CAN1_CAN_RX13_ID
.set CAN_CanIP__CAN_RX14_ACR, CYREG_CAN1_CAN_RX14_ACR
.set CAN_CanIP__CAN_RX14_ACR_DATA, CYREG_CAN1_CAN_RX14_ACR_DATA
.set CAN_CanIP__CAN_RX14_AMR, CYREG_CAN1_CAN_RX14_AMR
.set CAN_CanIP__CAN_RX14_AMR_DATA, CYREG_CAN1_CAN_RX14_AMR_DATA
.set CAN_CanIP__CAN_RX14_CONTROL, CYREG_CAN1_CAN_RX14_CONTROL
.set CAN_CanIP__CAN_RX14_DATA_HIGH, CYREG_CAN1_CAN_RX14_DATA_HIGH
.set CAN_CanIP__CAN_RX14_DATA_LOW, CYREG_CAN1_CAN_RX14_DATA_LOW
.set CAN_CanIP__CAN_RX14_ID, CYREG_CAN1_CAN_RX14_ID
.set CAN_CanIP__CAN_RX15_ACR, CYREG_CAN1_CAN_RX15_ACR
.set CAN_CanIP__CAN_RX15_ACR_DATA, CYREG_CAN1_CAN_RX15_ACR_DATA
.set CAN_CanIP__CAN_RX15_AMR, CYREG_CAN1_CAN_RX15_AMR
.set CAN_CanIP__CAN_RX15_AMR_DATA, CYREG_CAN1_CAN_RX15_AMR_DATA
.set CAN_CanIP__CAN_RX15_CONTROL, CYREG_CAN1_CAN_RX15_CONTROL
.set CAN_CanIP__CAN_RX15_DATA_HIGH, CYREG_CAN1_CAN_RX15_DATA_HIGH
.set CAN_CanIP__CAN_RX15_DATA_LOW, CYREG_CAN1_CAN_RX15_DATA_LOW
.set CAN_CanIP__CAN_RX15_ID, CYREG_CAN1_CAN_RX15_ID
.set CAN_CanIP__CAN_RX2_ACR, CYREG_CAN1_CAN_RX2_ACR
.set CAN_CanIP__CAN_RX2_ACR_DATA, CYREG_CAN1_CAN_RX2_ACR_DATA
.set CAN_CanIP__CAN_RX2_AMR, CYREG_CAN1_CAN_RX2_AMR
.set CAN_CanIP__CAN_RX2_AMR_DATA, CYREG_CAN1_CAN_RX2_AMR_DATA
.set CAN_CanIP__CAN_RX2_CONTROL, CYREG_CAN1_CAN_RX2_CONTROL
.set CAN_CanIP__CAN_RX2_DATA_HIGH, CYREG_CAN1_CAN_RX2_DATA_HIGH
.set CAN_CanIP__CAN_RX2_DATA_LOW, CYREG_CAN1_CAN_RX2_DATA_LOW
.set CAN_CanIP__CAN_RX2_ID, CYREG_CAN1_CAN_RX2_ID
.set CAN_CanIP__CAN_RX3_ACR, CYREG_CAN1_CAN_RX3_ACR
.set CAN_CanIP__CAN_RX3_ACR_DATA, CYREG_CAN1_CAN_RX3_ACR_DATA
.set CAN_CanIP__CAN_RX3_AMR, CYREG_CAN1_CAN_RX3_AMR
.set CAN_CanIP__CAN_RX3_AMR_DATA, CYREG_CAN1_CAN_RX3_AMR_DATA
.set CAN_CanIP__CAN_RX3_CONTROL, CYREG_CAN1_CAN_RX3_CONTROL
.set CAN_CanIP__CAN_RX3_DATA_HIGH, CYREG_CAN1_CAN_RX3_DATA_HIGH
.set CAN_CanIP__CAN_RX3_DATA_LOW, CYREG_CAN1_CAN_RX3_DATA_LOW
.set CAN_CanIP__CAN_RX3_ID, CYREG_CAN1_CAN_RX3_ID
.set CAN_CanIP__CAN_RX4_ACR, CYREG_CAN1_CAN_RX4_ACR
.set CAN_CanIP__CAN_RX4_ACR_DATA, CYREG_CAN1_CAN_RX4_ACR_DATA
.set CAN_CanIP__CAN_RX4_AMR, CYREG_CAN1_CAN_RX4_AMR
.set CAN_CanIP__CAN_RX4_AMR_DATA, CYREG_CAN1_CAN_RX4_AMR_DATA
.set CAN_CanIP__CAN_RX4_CONTROL, CYREG_CAN1_CAN_RX4_CONTROL
.set CAN_CanIP__CAN_RX4_DATA_HIGH, CYREG_CAN1_CAN_RX4_DATA_HIGH
.set CAN_CanIP__CAN_RX4_DATA_LOW, CYREG_CAN1_CAN_RX4_DATA_LOW
.set CAN_CanIP__CAN_RX4_ID, CYREG_CAN1_CAN_RX4_ID
.set CAN_CanIP__CAN_RX5_ACR, CYREG_CAN1_CAN_RX5_ACR
.set CAN_CanIP__CAN_RX5_ACR_DATA, CYREG_CAN1_CAN_RX5_ACR_DATA
.set CAN_CanIP__CAN_RX5_AMR, CYREG_CAN1_CAN_RX5_AMR
.set CAN_CanIP__CAN_RX5_AMR_DATA, CYREG_CAN1_CAN_RX5_AMR_DATA
.set CAN_CanIP__CAN_RX5_CONTROL, CYREG_CAN1_CAN_RX5_CONTROL
.set CAN_CanIP__CAN_RX5_DATA_HIGH, CYREG_CAN1_CAN_RX5_DATA_HIGH
.set CAN_CanIP__CAN_RX5_DATA_LOW, CYREG_CAN1_CAN_RX5_DATA_LOW
.set CAN_CanIP__CAN_RX5_ID, CYREG_CAN1_CAN_RX5_ID
.set CAN_CanIP__CAN_RX6_ACR, CYREG_CAN1_CAN_RX6_ACR
.set CAN_CanIP__CAN_RX6_ACR_DATA, CYREG_CAN1_CAN_RX6_ACR_DATA
.set CAN_CanIP__CAN_RX6_AMR, CYREG_CAN1_CAN_RX6_AMR
.set CAN_CanIP__CAN_RX6_AMR_DATA, CYREG_CAN1_CAN_RX6_AMR_DATA
.set CAN_CanIP__CAN_RX6_CONTROL, CYREG_CAN1_CAN_RX6_CONTROL
.set CAN_CanIP__CAN_RX6_DATA_HIGH, CYREG_CAN1_CAN_RX6_DATA_HIGH
.set CAN_CanIP__CAN_RX6_DATA_LOW, CYREG_CAN1_CAN_RX6_DATA_LOW
.set CAN_CanIP__CAN_RX6_ID, CYREG_CAN1_CAN_RX6_ID
.set CAN_CanIP__CAN_RX7_ACR, CYREG_CAN1_CAN_RX7_ACR
.set CAN_CanIP__CAN_RX7_ACR_DATA, CYREG_CAN1_CAN_RX7_ACR_DATA
.set CAN_CanIP__CAN_RX7_AMR, CYREG_CAN1_CAN_RX7_AMR
.set CAN_CanIP__CAN_RX7_AMR_DATA, CYREG_CAN1_CAN_RX7_AMR_DATA
.set CAN_CanIP__CAN_RX7_CONTROL, CYREG_CAN1_CAN_RX7_CONTROL
.set CAN_CanIP__CAN_RX7_DATA_HIGH, CYREG_CAN1_CAN_RX7_DATA_HIGH
.set CAN_CanIP__CAN_RX7_DATA_LOW, CYREG_CAN1_CAN_RX7_DATA_LOW
.set CAN_CanIP__CAN_RX7_ID, CYREG_CAN1_CAN_RX7_ID
.set CAN_CanIP__CAN_RX8_ACR, CYREG_CAN1_CAN_RX8_ACR
.set CAN_CanIP__CAN_RX8_ACR_DATA, CYREG_CAN1_CAN_RX8_ACR_DATA
.set CAN_CanIP__CAN_RX8_AMR, CYREG_CAN1_CAN_RX8_AMR
.set CAN_CanIP__CAN_RX8_AMR_DATA, CYREG_CAN1_CAN_RX8_AMR_DATA
.set CAN_CanIP__CAN_RX8_CONTROL, CYREG_CAN1_CAN_RX8_CONTROL
.set CAN_CanIP__CAN_RX8_DATA_HIGH, CYREG_CAN1_CAN_RX8_DATA_HIGH
.set CAN_CanIP__CAN_RX8_DATA_LOW, CYREG_CAN1_CAN_RX8_DATA_LOW
.set CAN_CanIP__CAN_RX8_ID, CYREG_CAN1_CAN_RX8_ID
.set CAN_CanIP__CAN_RX9_ACR, CYREG_CAN1_CAN_RX9_ACR
.set CAN_CanIP__CAN_RX9_ACR_DATA, CYREG_CAN1_CAN_RX9_ACR_DATA
.set CAN_CanIP__CAN_RX9_AMR, CYREG_CAN1_CAN_RX9_AMR
.set CAN_CanIP__CAN_RX9_AMR_DATA, CYREG_CAN1_CAN_RX9_AMR_DATA
.set CAN_CanIP__CAN_RX9_CONTROL, CYREG_CAN1_CAN_RX9_CONTROL
.set CAN_CanIP__CAN_RX9_DATA_HIGH, CYREG_CAN1_CAN_RX9_DATA_HIGH
.set CAN_CanIP__CAN_RX9_DATA_LOW, CYREG_CAN1_CAN_RX9_DATA_LOW
.set CAN_CanIP__CAN_RX9_ID, CYREG_CAN1_CAN_RX9_ID
.set CAN_CanIP__CAN_TX0_CONTROL, CYREG_CAN1_CAN_TX0_CONTROL
.set CAN_CanIP__CAN_TX0_DATA_HIGH, CYREG_CAN1_CAN_TX0_DATA_HIGH
.set CAN_CanIP__CAN_TX0_DATA_LOW, CYREG_CAN1_CAN_TX0_DATA_LOW
.set CAN_CanIP__CAN_TX0_ID, CYREG_CAN1_CAN_TX0_ID
.set CAN_CanIP__CAN_TX1_CONTROL, CYREG_CAN1_CAN_TX1_CONTROL
.set CAN_CanIP__CAN_TX1_DATA_HIGH, CYREG_CAN1_CAN_TX1_DATA_HIGH
.set CAN_CanIP__CAN_TX1_DATA_LOW, CYREG_CAN1_CAN_TX1_DATA_LOW
.set CAN_CanIP__CAN_TX1_ID, CYREG_CAN1_CAN_TX1_ID
.set CAN_CanIP__CAN_TX2_CONTROL, CYREG_CAN1_CAN_TX2_CONTROL
.set CAN_CanIP__CAN_TX2_DATA_HIGH, CYREG_CAN1_CAN_TX2_DATA_HIGH
.set CAN_CanIP__CAN_TX2_DATA_LOW, CYREG_CAN1_CAN_TX2_DATA_LOW
.set CAN_CanIP__CAN_TX2_ID, CYREG_CAN1_CAN_TX2_ID
.set CAN_CanIP__CAN_TX3_CONTROL, CYREG_CAN1_CAN_TX3_CONTROL
.set CAN_CanIP__CAN_TX3_DATA_HIGH, CYREG_CAN1_CAN_TX3_DATA_HIGH
.set CAN_CanIP__CAN_TX3_DATA_LOW, CYREG_CAN1_CAN_TX3_DATA_LOW
.set CAN_CanIP__CAN_TX3_ID, CYREG_CAN1_CAN_TX3_ID
.set CAN_CanIP__CAN_TX4_CONTROL, CYREG_CAN1_CAN_TX4_CONTROL
.set CAN_CanIP__CAN_TX4_DATA_HIGH, CYREG_CAN1_CAN_TX4_DATA_HIGH
.set CAN_CanIP__CAN_TX4_DATA_LOW, CYREG_CAN1_CAN_TX4_DATA_LOW
.set CAN_CanIP__CAN_TX4_ID, CYREG_CAN1_CAN_TX4_ID
.set CAN_CanIP__CAN_TX5_CONTROL, CYREG_CAN1_CAN_TX5_CONTROL
.set CAN_CanIP__CAN_TX5_DATA_HIGH, CYREG_CAN1_CAN_TX5_DATA_HIGH
.set CAN_CanIP__CAN_TX5_DATA_LOW, CYREG_CAN1_CAN_TX5_DATA_LOW
.set CAN_CanIP__CAN_TX5_ID, CYREG_CAN1_CAN_TX5_ID
.set CAN_CanIP__CAN_TX6_CONTROL, CYREG_CAN1_CAN_TX6_CONTROL
.set CAN_CanIP__CAN_TX6_DATA_HIGH, CYREG_CAN1_CAN_TX6_DATA_HIGH
.set CAN_CanIP__CAN_TX6_DATA_LOW, CYREG_CAN1_CAN_TX6_DATA_LOW
.set CAN_CanIP__CAN_TX6_ID, CYREG_CAN1_CAN_TX6_ID
.set CAN_CanIP__CAN_TX7_CONTROL, CYREG_CAN1_CAN_TX7_CONTROL
.set CAN_CanIP__CAN_TX7_DATA_HIGH, CYREG_CAN1_CAN_TX7_DATA_HIGH
.set CAN_CanIP__CAN_TX7_DATA_LOW, CYREG_CAN1_CAN_TX7_DATA_LOW
.set CAN_CanIP__CAN_TX7_ID, CYREG_CAN1_CAN_TX7_ID
.set CAN_CanIP__CNTL, CYREG_CAN1_CNTL
.set CAN_CanIP__COMMAND, CYREG_CAN1_COMMAND
.set CAN_CanIP__CONFIG, CYREG_CAN1_CONFIG
.set CAN_CanIP__ECR, CYREG_CAN1_ECR
.set CAN_CanIP__ERROR_STATUS, CYREG_CAN1_ERROR_STATUS
.set CAN_CanIP__INT_EBL, CYREG_CAN1_INT_EBL
.set CAN_CanIP__INT_STATUS, CYREG_CAN1_INT_STATUS
.set CAN_CanIP__INTR_CAN, CYREG_CAN1_INTR_CAN
.set CAN_CanIP__INTR_CAN_MASK, CYREG_CAN1_INTR_CAN_MASK
.set CAN_CanIP__INTR_CAN_MASKED, CYREG_CAN1_INTR_CAN_MASKED
.set CAN_CanIP__INTR_CAN_SET, CYREG_CAN1_INTR_CAN_SET
.set CAN_CanIP__TTCAN_CAPTURE, CYREG_CAN1_TTCAN_CAPTURE
.set CAN_CanIP__TTCAN_COMPARE, CYREG_CAN1_TTCAN_COMPARE
.set CAN_CanIP__TTCAN_COUNTER, CYREG_CAN1_TTCAN_COUNTER
.set CAN_CanIP__TTCAN_TIMING, CYREG_CAN1_TTCAN_TIMING
.set CAN_HFCLK__DIV_ID, 0x00000040
.set CAN_HFCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set CAN_HFCLK__PA_DIV_ID, 0x000000FF
.set CAN_isr__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set CAN_isr__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set CAN_isr__INTC_MASK, 0x20000000
.set CAN_isr__INTC_NUMBER, 29
.set CAN_isr__INTC_PRIOR_MASK, 0xC000
.set CAN_isr__INTC_PRIOR_NUM, 3
.set CAN_isr__INTC_PRIOR_REG, CYREG_CM0_IPR7
.set CAN_isr__INTC_SET_EN_REG, CYREG_CM0_ISER
.set CAN_isr__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* RX_1 */
.set RX_1__0__DR, CYREG_GPIO_PRT0_DR
.set RX_1__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set RX_1__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set RX_1__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set RX_1__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set RX_1__0__HSIOM_MASK, 0x0000000F
.set RX_1__0__HSIOM_SHIFT, 0
.set RX_1__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set RX_1__0__INTR, CYREG_GPIO_PRT0_INTR
.set RX_1__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set RX_1__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set RX_1__0__MASK, 0x01
.set RX_1__0__PA__CFG0, CYREG_UDB_PA4_CFG0
.set RX_1__0__PA__CFG1, CYREG_UDB_PA4_CFG1
.set RX_1__0__PA__CFG10, CYREG_UDB_PA4_CFG10
.set RX_1__0__PA__CFG11, CYREG_UDB_PA4_CFG11
.set RX_1__0__PA__CFG12, CYREG_UDB_PA4_CFG12
.set RX_1__0__PA__CFG13, CYREG_UDB_PA4_CFG13
.set RX_1__0__PA__CFG14, CYREG_UDB_PA4_CFG14
.set RX_1__0__PA__CFG2, CYREG_UDB_PA4_CFG2
.set RX_1__0__PA__CFG3, CYREG_UDB_PA4_CFG3
.set RX_1__0__PA__CFG4, CYREG_UDB_PA4_CFG4
.set RX_1__0__PA__CFG5, CYREG_UDB_PA4_CFG5
.set RX_1__0__PA__CFG6, CYREG_UDB_PA4_CFG6
.set RX_1__0__PA__CFG7, CYREG_UDB_PA4_CFG7
.set RX_1__0__PA__CFG8, CYREG_UDB_PA4_CFG8
.set RX_1__0__PA__CFG9, CYREG_UDB_PA4_CFG9
.set RX_1__0__PC, CYREG_GPIO_PRT0_PC
.set RX_1__0__PC2, CYREG_GPIO_PRT0_PC2
.set RX_1__0__PORT, 0
.set RX_1__0__PS, CYREG_GPIO_PRT0_PS
.set RX_1__0__SHIFT, 0
.set RX_1__DR, CYREG_GPIO_PRT0_DR
.set RX_1__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set RX_1__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set RX_1__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set RX_1__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set RX_1__INTR, CYREG_GPIO_PRT0_INTR
.set RX_1__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set RX_1__INTSTAT, CYREG_GPIO_PRT0_INTR
.set RX_1__MASK, 0x01
.set RX_1__PA__CFG0, CYREG_UDB_PA4_CFG0
.set RX_1__PA__CFG1, CYREG_UDB_PA4_CFG1
.set RX_1__PA__CFG10, CYREG_UDB_PA4_CFG10
.set RX_1__PA__CFG11, CYREG_UDB_PA4_CFG11
.set RX_1__PA__CFG12, CYREG_UDB_PA4_CFG12
.set RX_1__PA__CFG13, CYREG_UDB_PA4_CFG13
.set RX_1__PA__CFG14, CYREG_UDB_PA4_CFG14
.set RX_1__PA__CFG2, CYREG_UDB_PA4_CFG2
.set RX_1__PA__CFG3, CYREG_UDB_PA4_CFG3
.set RX_1__PA__CFG4, CYREG_UDB_PA4_CFG4
.set RX_1__PA__CFG5, CYREG_UDB_PA4_CFG5
.set RX_1__PA__CFG6, CYREG_UDB_PA4_CFG6
.set RX_1__PA__CFG7, CYREG_UDB_PA4_CFG7
.set RX_1__PA__CFG8, CYREG_UDB_PA4_CFG8
.set RX_1__PA__CFG9, CYREG_UDB_PA4_CFG9
.set RX_1__PC, CYREG_GPIO_PRT0_PC
.set RX_1__PC2, CYREG_GPIO_PRT0_PC2
.set RX_1__PORT, 0
.set RX_1__PS, CYREG_GPIO_PRT0_PS
.set RX_1__SHIFT, 0

/* TX_1 */
.set TX_1__0__DR, CYREG_GPIO_PRT0_DR
.set TX_1__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set TX_1__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set TX_1__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set TX_1__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set TX_1__0__HSIOM_MASK, 0x000000F0
.set TX_1__0__HSIOM_SHIFT, 4
.set TX_1__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set TX_1__0__INTR, CYREG_GPIO_PRT0_INTR
.set TX_1__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set TX_1__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set TX_1__0__MASK, 0x02
.set TX_1__0__OUT_SEL, CYREG_UDB_PA4_CFG10
.set TX_1__0__OUT_SEL_SHIFT, 2
.set TX_1__0__OUT_SEL_VAL, -1
.set TX_1__0__PA__CFG0, CYREG_UDB_PA4_CFG0
.set TX_1__0__PA__CFG1, CYREG_UDB_PA4_CFG1
.set TX_1__0__PA__CFG10, CYREG_UDB_PA4_CFG10
.set TX_1__0__PA__CFG11, CYREG_UDB_PA4_CFG11
.set TX_1__0__PA__CFG12, CYREG_UDB_PA4_CFG12
.set TX_1__0__PA__CFG13, CYREG_UDB_PA4_CFG13
.set TX_1__0__PA__CFG14, CYREG_UDB_PA4_CFG14
.set TX_1__0__PA__CFG2, CYREG_UDB_PA4_CFG2
.set TX_1__0__PA__CFG3, CYREG_UDB_PA4_CFG3
.set TX_1__0__PA__CFG4, CYREG_UDB_PA4_CFG4
.set TX_1__0__PA__CFG5, CYREG_UDB_PA4_CFG5
.set TX_1__0__PA__CFG6, CYREG_UDB_PA4_CFG6
.set TX_1__0__PA__CFG7, CYREG_UDB_PA4_CFG7
.set TX_1__0__PA__CFG8, CYREG_UDB_PA4_CFG8
.set TX_1__0__PA__CFG9, CYREG_UDB_PA4_CFG9
.set TX_1__0__PC, CYREG_GPIO_PRT0_PC
.set TX_1__0__PC2, CYREG_GPIO_PRT0_PC2
.set TX_1__0__PORT, 0
.set TX_1__0__PS, CYREG_GPIO_PRT0_PS
.set TX_1__0__SHIFT, 1
.set TX_1__DR, CYREG_GPIO_PRT0_DR
.set TX_1__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set TX_1__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set TX_1__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set TX_1__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set TX_1__INTR, CYREG_GPIO_PRT0_INTR
.set TX_1__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set TX_1__INTSTAT, CYREG_GPIO_PRT0_INTR
.set TX_1__MASK, 0x02
.set TX_1__PA__CFG0, CYREG_UDB_PA4_CFG0
.set TX_1__PA__CFG1, CYREG_UDB_PA4_CFG1
.set TX_1__PA__CFG10, CYREG_UDB_PA4_CFG10
.set TX_1__PA__CFG11, CYREG_UDB_PA4_CFG11
.set TX_1__PA__CFG12, CYREG_UDB_PA4_CFG12
.set TX_1__PA__CFG13, CYREG_UDB_PA4_CFG13
.set TX_1__PA__CFG14, CYREG_UDB_PA4_CFG14
.set TX_1__PA__CFG2, CYREG_UDB_PA4_CFG2
.set TX_1__PA__CFG3, CYREG_UDB_PA4_CFG3
.set TX_1__PA__CFG4, CYREG_UDB_PA4_CFG4
.set TX_1__PA__CFG5, CYREG_UDB_PA4_CFG5
.set TX_1__PA__CFG6, CYREG_UDB_PA4_CFG6
.set TX_1__PA__CFG7, CYREG_UDB_PA4_CFG7
.set TX_1__PA__CFG8, CYREG_UDB_PA4_CFG8
.set TX_1__PA__CFG9, CYREG_UDB_PA4_CFG9
.set TX_1__PC, CYREG_GPIO_PRT0_PC
.set TX_1__PC2, CYREG_GPIO_PRT0_PC2
.set TX_1__PORT, 0
.set TX_1__PS, CYREG_GPIO_PRT0_PS
.set TX_1__SHIFT, 1

/* UART */
.set UART_rx__0__DR, CYREG_GPIO_PRT3_DR
.set UART_rx__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set UART_rx__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set UART_rx__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set UART_rx__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set UART_rx__0__HSIOM_GPIO, 0
.set UART_rx__0__HSIOM_I2C, 14
.set UART_rx__0__HSIOM_I2C_SCL, 14
.set UART_rx__0__HSIOM_MASK, 0x0000000F
.set UART_rx__0__HSIOM_SHIFT, 0
.set UART_rx__0__HSIOM_SPI, 15
.set UART_rx__0__HSIOM_SPI_MOSI, 15
.set UART_rx__0__HSIOM_UART, 9
.set UART_rx__0__HSIOM_UART_RX, 9
.set UART_rx__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set UART_rx__0__INTR, CYREG_GPIO_PRT3_INTR
.set UART_rx__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set UART_rx__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set UART_rx__0__MASK, 0x01
.set UART_rx__0__PA__CFG0, CYREG_UDB_PA7_CFG0
.set UART_rx__0__PA__CFG1, CYREG_UDB_PA7_CFG1
.set UART_rx__0__PA__CFG10, CYREG_UDB_PA7_CFG10
.set UART_rx__0__PA__CFG11, CYREG_UDB_PA7_CFG11
.set UART_rx__0__PA__CFG12, CYREG_UDB_PA7_CFG12
.set UART_rx__0__PA__CFG13, CYREG_UDB_PA7_CFG13
.set UART_rx__0__PA__CFG14, CYREG_UDB_PA7_CFG14
.set UART_rx__0__PA__CFG2, CYREG_UDB_PA7_CFG2
.set UART_rx__0__PA__CFG3, CYREG_UDB_PA7_CFG3
.set UART_rx__0__PA__CFG4, CYREG_UDB_PA7_CFG4
.set UART_rx__0__PA__CFG5, CYREG_UDB_PA7_CFG5
.set UART_rx__0__PA__CFG6, CYREG_UDB_PA7_CFG6
.set UART_rx__0__PA__CFG7, CYREG_UDB_PA7_CFG7
.set UART_rx__0__PA__CFG8, CYREG_UDB_PA7_CFG8
.set UART_rx__0__PA__CFG9, CYREG_UDB_PA7_CFG9
.set UART_rx__0__PC, CYREG_GPIO_PRT3_PC
.set UART_rx__0__PC2, CYREG_GPIO_PRT3_PC2
.set UART_rx__0__PORT, 3
.set UART_rx__0__PS, CYREG_GPIO_PRT3_PS
.set UART_rx__0__SHIFT, 0
.set UART_rx__DR, CYREG_GPIO_PRT3_DR
.set UART_rx__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set UART_rx__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set UART_rx__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set UART_rx__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set UART_rx__INTR, CYREG_GPIO_PRT3_INTR
.set UART_rx__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set UART_rx__INTSTAT, CYREG_GPIO_PRT3_INTR
.set UART_rx__MASK, 0x01
.set UART_rx__PA__CFG0, CYREG_UDB_PA7_CFG0
.set UART_rx__PA__CFG1, CYREG_UDB_PA7_CFG1
.set UART_rx__PA__CFG10, CYREG_UDB_PA7_CFG10
.set UART_rx__PA__CFG11, CYREG_UDB_PA7_CFG11
.set UART_rx__PA__CFG12, CYREG_UDB_PA7_CFG12
.set UART_rx__PA__CFG13, CYREG_UDB_PA7_CFG13
.set UART_rx__PA__CFG14, CYREG_UDB_PA7_CFG14
.set UART_rx__PA__CFG2, CYREG_UDB_PA7_CFG2
.set UART_rx__PA__CFG3, CYREG_UDB_PA7_CFG3
.set UART_rx__PA__CFG4, CYREG_UDB_PA7_CFG4
.set UART_rx__PA__CFG5, CYREG_UDB_PA7_CFG5
.set UART_rx__PA__CFG6, CYREG_UDB_PA7_CFG6
.set UART_rx__PA__CFG7, CYREG_UDB_PA7_CFG7
.set UART_rx__PA__CFG8, CYREG_UDB_PA7_CFG8
.set UART_rx__PA__CFG9, CYREG_UDB_PA7_CFG9
.set UART_rx__PC, CYREG_GPIO_PRT3_PC
.set UART_rx__PC2, CYREG_GPIO_PRT3_PC2
.set UART_rx__PORT, 3
.set UART_rx__PS, CYREG_GPIO_PRT3_PS
.set UART_rx__SHIFT, 0
.set UART_SCB__CTRL, CYREG_SCB1_CTRL
.set UART_SCB__EZ_DATA0, CYREG_SCB1_EZ_DATA0
.set UART_SCB__EZ_DATA1, CYREG_SCB1_EZ_DATA1
.set UART_SCB__EZ_DATA10, CYREG_SCB1_EZ_DATA10
.set UART_SCB__EZ_DATA11, CYREG_SCB1_EZ_DATA11
.set UART_SCB__EZ_DATA12, CYREG_SCB1_EZ_DATA12
.set UART_SCB__EZ_DATA13, CYREG_SCB1_EZ_DATA13
.set UART_SCB__EZ_DATA14, CYREG_SCB1_EZ_DATA14
.set UART_SCB__EZ_DATA15, CYREG_SCB1_EZ_DATA15
.set UART_SCB__EZ_DATA16, CYREG_SCB1_EZ_DATA16
.set UART_SCB__EZ_DATA17, CYREG_SCB1_EZ_DATA17
.set UART_SCB__EZ_DATA18, CYREG_SCB1_EZ_DATA18
.set UART_SCB__EZ_DATA19, CYREG_SCB1_EZ_DATA19
.set UART_SCB__EZ_DATA2, CYREG_SCB1_EZ_DATA2
.set UART_SCB__EZ_DATA20, CYREG_SCB1_EZ_DATA20
.set UART_SCB__EZ_DATA21, CYREG_SCB1_EZ_DATA21
.set UART_SCB__EZ_DATA22, CYREG_SCB1_EZ_DATA22
.set UART_SCB__EZ_DATA23, CYREG_SCB1_EZ_DATA23
.set UART_SCB__EZ_DATA24, CYREG_SCB1_EZ_DATA24
.set UART_SCB__EZ_DATA25, CYREG_SCB1_EZ_DATA25
.set UART_SCB__EZ_DATA26, CYREG_SCB1_EZ_DATA26
.set UART_SCB__EZ_DATA27, CYREG_SCB1_EZ_DATA27
.set UART_SCB__EZ_DATA28, CYREG_SCB1_EZ_DATA28
.set UART_SCB__EZ_DATA29, CYREG_SCB1_EZ_DATA29
.set UART_SCB__EZ_DATA3, CYREG_SCB1_EZ_DATA3
.set UART_SCB__EZ_DATA30, CYREG_SCB1_EZ_DATA30
.set UART_SCB__EZ_DATA31, CYREG_SCB1_EZ_DATA31
.set UART_SCB__EZ_DATA4, CYREG_SCB1_EZ_DATA4
.set UART_SCB__EZ_DATA5, CYREG_SCB1_EZ_DATA5
.set UART_SCB__EZ_DATA6, CYREG_SCB1_EZ_DATA6
.set UART_SCB__EZ_DATA7, CYREG_SCB1_EZ_DATA7
.set UART_SCB__EZ_DATA8, CYREG_SCB1_EZ_DATA8
.set UART_SCB__EZ_DATA9, CYREG_SCB1_EZ_DATA9
.set UART_SCB__I2C_CFG, CYREG_SCB1_I2C_CFG
.set UART_SCB__I2C_CTRL, CYREG_SCB1_I2C_CTRL
.set UART_SCB__I2C_M_CMD, CYREG_SCB1_I2C_M_CMD
.set UART_SCB__I2C_S_CMD, CYREG_SCB1_I2C_S_CMD
.set UART_SCB__I2C_STATUS, CYREG_SCB1_I2C_STATUS
.set UART_SCB__INTR_CAUSE, CYREG_SCB1_INTR_CAUSE
.set UART_SCB__INTR_I2C_EC, CYREG_SCB1_INTR_I2C_EC
.set UART_SCB__INTR_I2C_EC_MASK, CYREG_SCB1_INTR_I2C_EC_MASK
.set UART_SCB__INTR_I2C_EC_MASKED, CYREG_SCB1_INTR_I2C_EC_MASKED
.set UART_SCB__INTR_M, CYREG_SCB1_INTR_M
.set UART_SCB__INTR_M_MASK, CYREG_SCB1_INTR_M_MASK
.set UART_SCB__INTR_M_MASKED, CYREG_SCB1_INTR_M_MASKED
.set UART_SCB__INTR_M_SET, CYREG_SCB1_INTR_M_SET
.set UART_SCB__INTR_RX, CYREG_SCB1_INTR_RX
.set UART_SCB__INTR_RX_MASK, CYREG_SCB1_INTR_RX_MASK
.set UART_SCB__INTR_RX_MASKED, CYREG_SCB1_INTR_RX_MASKED
.set UART_SCB__INTR_RX_SET, CYREG_SCB1_INTR_RX_SET
.set UART_SCB__INTR_S, CYREG_SCB1_INTR_S
.set UART_SCB__INTR_S_MASK, CYREG_SCB1_INTR_S_MASK
.set UART_SCB__INTR_S_MASKED, CYREG_SCB1_INTR_S_MASKED
.set UART_SCB__INTR_S_SET, CYREG_SCB1_INTR_S_SET
.set UART_SCB__INTR_SPI_EC, CYREG_SCB1_INTR_SPI_EC
.set UART_SCB__INTR_SPI_EC_MASK, CYREG_SCB1_INTR_SPI_EC_MASK
.set UART_SCB__INTR_SPI_EC_MASKED, CYREG_SCB1_INTR_SPI_EC_MASKED
.set UART_SCB__INTR_TX, CYREG_SCB1_INTR_TX
.set UART_SCB__INTR_TX_MASK, CYREG_SCB1_INTR_TX_MASK
.set UART_SCB__INTR_TX_MASKED, CYREG_SCB1_INTR_TX_MASKED
.set UART_SCB__INTR_TX_SET, CYREG_SCB1_INTR_TX_SET
.set UART_SCB__RX_CTRL, CYREG_SCB1_RX_CTRL
.set UART_SCB__RX_FIFO_CTRL, CYREG_SCB1_RX_FIFO_CTRL
.set UART_SCB__RX_FIFO_RD, CYREG_SCB1_RX_FIFO_RD
.set UART_SCB__RX_FIFO_RD_SILENT, CYREG_SCB1_RX_FIFO_RD_SILENT
.set UART_SCB__RX_FIFO_STATUS, CYREG_SCB1_RX_FIFO_STATUS
.set UART_SCB__RX_MATCH, CYREG_SCB1_RX_MATCH
.set UART_SCB__SPI_CTRL, CYREG_SCB1_SPI_CTRL
.set UART_SCB__SPI_STATUS, CYREG_SCB1_SPI_STATUS
.set UART_SCB__SS0_POSISTION, 0
.set UART_SCB__SS1_POSISTION, 1
.set UART_SCB__SS2_POSISTION, 2
.set UART_SCB__SS3_POSISTION, 3
.set UART_SCB__STATUS, CYREG_SCB1_STATUS
.set UART_SCB__TX_CTRL, CYREG_SCB1_TX_CTRL
.set UART_SCB__TX_FIFO_CTRL, CYREG_SCB1_TX_FIFO_CTRL
.set UART_SCB__TX_FIFO_STATUS, CYREG_SCB1_TX_FIFO_STATUS
.set UART_SCB__TX_FIFO_WR, CYREG_SCB1_TX_FIFO_WR
.set UART_SCB__UART_CTRL, CYREG_SCB1_UART_CTRL
.set UART_SCB__UART_FLOW_CTRL, CYREG_SCB1_UART_FLOW_CTRL
.set UART_SCB__UART_RX_CTRL, CYREG_SCB1_UART_RX_CTRL
.set UART_SCB__UART_RX_STATUS, CYREG_SCB1_UART_RX_STATUS
.set UART_SCB__UART_TX_CTRL, CYREG_SCB1_UART_TX_CTRL
.set UART_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL3
.set UART_SCBCLK__DIV_ID, 0x00000041
.set UART_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL1
.set UART_SCBCLK__PA_DIV_ID, 0x000000FF
.set UART_tx__0__DR, CYREG_GPIO_PRT3_DR
.set UART_tx__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set UART_tx__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set UART_tx__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set UART_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set UART_tx__0__HSIOM_GPIO, 0
.set UART_tx__0__HSIOM_I2C, 14
.set UART_tx__0__HSIOM_I2C_SDA, 14
.set UART_tx__0__HSIOM_MASK, 0x000000F0
.set UART_tx__0__HSIOM_SHIFT, 4
.set UART_tx__0__HSIOM_SPI, 15
.set UART_tx__0__HSIOM_SPI_MISO, 15
.set UART_tx__0__HSIOM_UART, 9
.set UART_tx__0__HSIOM_UART_TX, 9
.set UART_tx__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set UART_tx__0__INTR, CYREG_GPIO_PRT3_INTR
.set UART_tx__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set UART_tx__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set UART_tx__0__MASK, 0x02
.set UART_tx__0__OUT_SEL, CYREG_UDB_PA7_CFG10
.set UART_tx__0__OUT_SEL_SHIFT, 2
.set UART_tx__0__OUT_SEL_VAL, -1
.set UART_tx__0__PA__CFG0, CYREG_UDB_PA7_CFG0
.set UART_tx__0__PA__CFG1, CYREG_UDB_PA7_CFG1
.set UART_tx__0__PA__CFG10, CYREG_UDB_PA7_CFG10
.set UART_tx__0__PA__CFG11, CYREG_UDB_PA7_CFG11
.set UART_tx__0__PA__CFG12, CYREG_UDB_PA7_CFG12
.set UART_tx__0__PA__CFG13, CYREG_UDB_PA7_CFG13
.set UART_tx__0__PA__CFG14, CYREG_UDB_PA7_CFG14
.set UART_tx__0__PA__CFG2, CYREG_UDB_PA7_CFG2
.set UART_tx__0__PA__CFG3, CYREG_UDB_PA7_CFG3
.set UART_tx__0__PA__CFG4, CYREG_UDB_PA7_CFG4
.set UART_tx__0__PA__CFG5, CYREG_UDB_PA7_CFG5
.set UART_tx__0__PA__CFG6, CYREG_UDB_PA7_CFG6
.set UART_tx__0__PA__CFG7, CYREG_UDB_PA7_CFG7
.set UART_tx__0__PA__CFG8, CYREG_UDB_PA7_CFG8
.set UART_tx__0__PA__CFG9, CYREG_UDB_PA7_CFG9
.set UART_tx__0__PC, CYREG_GPIO_PRT3_PC
.set UART_tx__0__PC2, CYREG_GPIO_PRT3_PC2
.set UART_tx__0__PORT, 3
.set UART_tx__0__PS, CYREG_GPIO_PRT3_PS
.set UART_tx__0__SHIFT, 1
.set UART_tx__DR, CYREG_GPIO_PRT3_DR
.set UART_tx__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set UART_tx__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set UART_tx__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set UART_tx__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set UART_tx__INTR, CYREG_GPIO_PRT3_INTR
.set UART_tx__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set UART_tx__INTSTAT, CYREG_GPIO_PRT3_INTR
.set UART_tx__MASK, 0x02
.set UART_tx__PA__CFG0, CYREG_UDB_PA7_CFG0
.set UART_tx__PA__CFG1, CYREG_UDB_PA7_CFG1
.set UART_tx__PA__CFG10, CYREG_UDB_PA7_CFG10
.set UART_tx__PA__CFG11, CYREG_UDB_PA7_CFG11
.set UART_tx__PA__CFG12, CYREG_UDB_PA7_CFG12
.set UART_tx__PA__CFG13, CYREG_UDB_PA7_CFG13
.set UART_tx__PA__CFG14, CYREG_UDB_PA7_CFG14
.set UART_tx__PA__CFG2, CYREG_UDB_PA7_CFG2
.set UART_tx__PA__CFG3, CYREG_UDB_PA7_CFG3
.set UART_tx__PA__CFG4, CYREG_UDB_PA7_CFG4
.set UART_tx__PA__CFG5, CYREG_UDB_PA7_CFG5
.set UART_tx__PA__CFG6, CYREG_UDB_PA7_CFG6
.set UART_tx__PA__CFG7, CYREG_UDB_PA7_CFG7
.set UART_tx__PA__CFG8, CYREG_UDB_PA7_CFG8
.set UART_tx__PA__CFG9, CYREG_UDB_PA7_CFG9
.set UART_tx__PC, CYREG_GPIO_PRT3_PC
.set UART_tx__PC2, CYREG_GPIO_PRT3_PC2
.set UART_tx__PORT, 3
.set UART_tx__PS, CYREG_GPIO_PRT3_PS
.set UART_tx__SHIFT, 1

/* HALL1 */
.set HALL1__0__DR, CYREG_GPIO_PRT2_DR
.set HALL1__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set HALL1__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set HALL1__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set HALL1__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set HALL1__0__HSIOM_MASK, 0x000F0000
.set HALL1__0__HSIOM_SHIFT, 16
.set HALL1__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set HALL1__0__INTR, CYREG_GPIO_PRT2_INTR
.set HALL1__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set HALL1__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set HALL1__0__MASK, 0x10
.set HALL1__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set HALL1__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set HALL1__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set HALL1__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set HALL1__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set HALL1__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set HALL1__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set HALL1__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set HALL1__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set HALL1__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set HALL1__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set HALL1__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set HALL1__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set HALL1__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set HALL1__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set HALL1__0__PC, CYREG_GPIO_PRT2_PC
.set HALL1__0__PC2, CYREG_GPIO_PRT2_PC2
.set HALL1__0__PORT, 2
.set HALL1__0__PS, CYREG_GPIO_PRT2_PS
.set HALL1__0__SHIFT, 4
.set HALL1__DR, CYREG_GPIO_PRT2_DR
.set HALL1__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set HALL1__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set HALL1__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set HALL1__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set HALL1__INTR, CYREG_GPIO_PRT2_INTR
.set HALL1__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set HALL1__INTSTAT, CYREG_GPIO_PRT2_INTR
.set HALL1__MASK, 0x10
.set HALL1__PA__CFG0, CYREG_UDB_PA2_CFG0
.set HALL1__PA__CFG1, CYREG_UDB_PA2_CFG1
.set HALL1__PA__CFG10, CYREG_UDB_PA2_CFG10
.set HALL1__PA__CFG11, CYREG_UDB_PA2_CFG11
.set HALL1__PA__CFG12, CYREG_UDB_PA2_CFG12
.set HALL1__PA__CFG13, CYREG_UDB_PA2_CFG13
.set HALL1__PA__CFG14, CYREG_UDB_PA2_CFG14
.set HALL1__PA__CFG2, CYREG_UDB_PA2_CFG2
.set HALL1__PA__CFG3, CYREG_UDB_PA2_CFG3
.set HALL1__PA__CFG4, CYREG_UDB_PA2_CFG4
.set HALL1__PA__CFG5, CYREG_UDB_PA2_CFG5
.set HALL1__PA__CFG6, CYREG_UDB_PA2_CFG6
.set HALL1__PA__CFG7, CYREG_UDB_PA2_CFG7
.set HALL1__PA__CFG8, CYREG_UDB_PA2_CFG8
.set HALL1__PA__CFG9, CYREG_UDB_PA2_CFG9
.set HALL1__PC, CYREG_GPIO_PRT2_PC
.set HALL1__PC2, CYREG_GPIO_PRT2_PC2
.set HALL1__PORT, 2
.set HALL1__PS, CYREG_GPIO_PRT2_PS
.set HALL1__SHIFT, 4

/* HALL2 */
.set HALL2__0__DR, CYREG_GPIO_PRT2_DR
.set HALL2__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set HALL2__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set HALL2__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set HALL2__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set HALL2__0__HSIOM_MASK, 0x0000F000
.set HALL2__0__HSIOM_SHIFT, 12
.set HALL2__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set HALL2__0__INTR, CYREG_GPIO_PRT2_INTR
.set HALL2__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set HALL2__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set HALL2__0__MASK, 0x08
.set HALL2__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set HALL2__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set HALL2__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set HALL2__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set HALL2__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set HALL2__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set HALL2__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set HALL2__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set HALL2__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set HALL2__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set HALL2__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set HALL2__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set HALL2__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set HALL2__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set HALL2__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set HALL2__0__PC, CYREG_GPIO_PRT2_PC
.set HALL2__0__PC2, CYREG_GPIO_PRT2_PC2
.set HALL2__0__PORT, 2
.set HALL2__0__PS, CYREG_GPIO_PRT2_PS
.set HALL2__0__SHIFT, 3
.set HALL2__DR, CYREG_GPIO_PRT2_DR
.set HALL2__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set HALL2__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set HALL2__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set HALL2__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set HALL2__INTR, CYREG_GPIO_PRT2_INTR
.set HALL2__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set HALL2__INTSTAT, CYREG_GPIO_PRT2_INTR
.set HALL2__MASK, 0x08
.set HALL2__PA__CFG0, CYREG_UDB_PA2_CFG0
.set HALL2__PA__CFG1, CYREG_UDB_PA2_CFG1
.set HALL2__PA__CFG10, CYREG_UDB_PA2_CFG10
.set HALL2__PA__CFG11, CYREG_UDB_PA2_CFG11
.set HALL2__PA__CFG12, CYREG_UDB_PA2_CFG12
.set HALL2__PA__CFG13, CYREG_UDB_PA2_CFG13
.set HALL2__PA__CFG14, CYREG_UDB_PA2_CFG14
.set HALL2__PA__CFG2, CYREG_UDB_PA2_CFG2
.set HALL2__PA__CFG3, CYREG_UDB_PA2_CFG3
.set HALL2__PA__CFG4, CYREG_UDB_PA2_CFG4
.set HALL2__PA__CFG5, CYREG_UDB_PA2_CFG5
.set HALL2__PA__CFG6, CYREG_UDB_PA2_CFG6
.set HALL2__PA__CFG7, CYREG_UDB_PA2_CFG7
.set HALL2__PA__CFG8, CYREG_UDB_PA2_CFG8
.set HALL2__PA__CFG9, CYREG_UDB_PA2_CFG9
.set HALL2__PC, CYREG_GPIO_PRT2_PC
.set HALL2__PC2, CYREG_GPIO_PRT2_PC2
.set HALL2__PORT, 2
.set HALL2__PS, CYREG_GPIO_PRT2_PS
.set HALL2__SHIFT, 3

/* HALL3 */
.set HALL3__0__DR, CYREG_GPIO_PRT2_DR
.set HALL3__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set HALL3__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set HALL3__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set HALL3__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set HALL3__0__HSIOM_MASK, 0x00F00000
.set HALL3__0__HSIOM_SHIFT, 20
.set HALL3__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set HALL3__0__INTR, CYREG_GPIO_PRT2_INTR
.set HALL3__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set HALL3__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set HALL3__0__MASK, 0x20
.set HALL3__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set HALL3__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set HALL3__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set HALL3__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set HALL3__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set HALL3__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set HALL3__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set HALL3__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set HALL3__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set HALL3__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set HALL3__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set HALL3__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set HALL3__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set HALL3__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set HALL3__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set HALL3__0__PC, CYREG_GPIO_PRT2_PC
.set HALL3__0__PC2, CYREG_GPIO_PRT2_PC2
.set HALL3__0__PORT, 2
.set HALL3__0__PS, CYREG_GPIO_PRT2_PS
.set HALL3__0__SHIFT, 5
.set HALL3__DR, CYREG_GPIO_PRT2_DR
.set HALL3__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set HALL3__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set HALL3__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set HALL3__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set HALL3__INTR, CYREG_GPIO_PRT2_INTR
.set HALL3__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set HALL3__INTSTAT, CYREG_GPIO_PRT2_INTR
.set HALL3__MASK, 0x20
.set HALL3__PA__CFG0, CYREG_UDB_PA2_CFG0
.set HALL3__PA__CFG1, CYREG_UDB_PA2_CFG1
.set HALL3__PA__CFG10, CYREG_UDB_PA2_CFG10
.set HALL3__PA__CFG11, CYREG_UDB_PA2_CFG11
.set HALL3__PA__CFG12, CYREG_UDB_PA2_CFG12
.set HALL3__PA__CFG13, CYREG_UDB_PA2_CFG13
.set HALL3__PA__CFG14, CYREG_UDB_PA2_CFG14
.set HALL3__PA__CFG2, CYREG_UDB_PA2_CFG2
.set HALL3__PA__CFG3, CYREG_UDB_PA2_CFG3
.set HALL3__PA__CFG4, CYREG_UDB_PA2_CFG4
.set HALL3__PA__CFG5, CYREG_UDB_PA2_CFG5
.set HALL3__PA__CFG6, CYREG_UDB_PA2_CFG6
.set HALL3__PA__CFG7, CYREG_UDB_PA2_CFG7
.set HALL3__PA__CFG8, CYREG_UDB_PA2_CFG8
.set HALL3__PA__CFG9, CYREG_UDB_PA2_CFG9
.set HALL3__PC, CYREG_GPIO_PRT2_PC
.set HALL3__PC2, CYREG_GPIO_PRT2_PC2
.set HALL3__PORT, 2
.set HALL3__PS, CYREG_GPIO_PRT2_PS
.set HALL3__SHIFT, 5

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 40000000
.set CYDEV_BCLK__HFCLK__KHZ, 40000
.set CYDEV_BCLK__HFCLK__MHZ, 40
.set CYDEV_BCLK__SYSCLK__HZ, 40000000
.set CYDEV_BCLK__SYSCLK__KHZ, 40000
.set CYDEV_BCLK__SYSCLK__MHZ, 40
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x101111A0
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4L
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4L_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_Disallowed
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 8
.set CYDEV_DFT_SELECT_CLK1, 9
.set CYDEV_DMA_CHANNELS_AVAILABLE, 32
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_INTR_NUMBER_DMA, 14
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VBUS_MV, 5000
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDIO_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYIPBLOCK_m0s8can_VERSION, 1
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8csd_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8srssv2_VERSION, 2
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8udb_VERSION, 1
.set CYIPBLOCK_m0s8usbdss_VERSION, 2
.set CYIPBLOCK_m0s8wco_VERSION, 1
.set CYIPBLOCK_s8pass4al_VERSION, 1
.set DMA_CHANNELS_USED__MASK, 0
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
