/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az550-480
+ date
Tue Oct 24 03:14:40 UTC 2023
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=2
+ CACTUS_NUM_PROCS=2
+ export CACTUS_NUM_THREADS=1
+ CACTUS_NUM_THREADS=1
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=1
+ OMP_NUM_THREADS=1
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1698117280
+ CACTUS_STARTTIME=1698117280
+ '[' 2 = 1 ']'
+ mpirun -np 2 /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.14.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.14.0
Compile date:      Oct 24 2023 (02:34:31)
Run date:          Oct 24 2023 (03:14:41+0000)
Run host:          fv-az550-480.zxyhtvnanule1pjzxi0ckf0wjc.jx.internal.cloudapp.net (pid=139109)
Working directory: /home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.7.0, API version 0x20500
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 2
MPI hosts:
  0: fv-az550-480
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 2
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7088112KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=9e6c7922-8e17-6d46-b8ea-de16059acfce, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/runner-provisioner.service, OSName=Linux, OSRelease=6.2.0-1014-azure, OSVersion="#14~22.04.1-Ubuntu SMP Wed Sep 13 16:15:26 UTC 2023", HostName=fv-az550-480, Architecture=x86_64, hwlocVersion=2.7.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7088112KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=63, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v3 @ 2.40GHz", CPUStepping=2)
    L3Cache L#0: (P#0, size=30720KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#0, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 31457280 linesize 64 associativity 20 stride 1572864, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00296149 sec
      iterations=10000000... time=0.0298052 sec
      iterations=100000000... time=0.304733 sec
      iterations=400000000... time=1.2133 sec
      iterations=400000000... time=0.923348 sec
      result: 2.75905 GHz
    CPU floating point performance:
      iterations=1000000... time=0.0031865 sec
      iterations=10000000... time=0.0329594 sec
      iterations=100000000... time=0.369525 sec
      iterations=300000000... time=0.989733 sec
      iterations=600000000... time=1.99204 sec
      result: 9.63835 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00202833 sec
      iterations=10000000... time=0.020415 sec
      iterations=100000000... time=0.199711 sec
      iterations=600000000... time=1.49318 sec
      result: 6.42922 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000144509 sec
      iterations=10000... time=0.0015572 sec
      iterations=100000... time=0.0148609 sec
      iterations=1000000... time=0.154126 sec
      iterations=7000000... time=1.06408 sec
      result: 1.52012 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000565235 sec
      iterations=10000... time=0.00458469 sec
      iterations=100000... time=0.0480451 sec
      iterations=1000000... time=0.500186 sec
      iterations=2000000... time=0.977414 sec
      iterations=4000000... time=1.94812 sec
      result: 4.87029 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=1.1e-06 sec
      iterations=10... time=3.7e-06 sec
      iterations=100... time=2.9202e-05 sec
      iterations=1000... time=0.000284618 sec
      iterations=10000... time=0.00298789 sec
      iterations=100000... time=0.0291457 sec
      iterations=1000000... time=0.304422 sec
      iterations=4000000... time=1.2401 sec
      result: 79.2712 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=8.201e-06 sec
      iterations=10... time=5.0703e-05 sec
      iterations=100... time=0.000489231 sec
      iterations=1000... time=0.00469449 sec
      iterations=10000... time=0.0473563 sec
      iterations=100000... time=0.488306 sec
      iterations=200000... time=0.980099 sec
      iterations=400000... time=1.93795 sec
      result: 40.5806 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.8e-06 sec
      iterations=10000... time=3.0402e-05 sec
      iterations=100000... time=0.000306219 sec
      iterations=1000000... time=0.00306159 sec
      iterations=10000000... time=0.0296021 sec
      iterations=100000000... time=0.301393 sec
      iterations=400000000... time=1.21232 sec
      result: 0.378849 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=2.1601e-05 sec
      iterations=10000... time=0.000183411 sec
      iterations=100000... time=0.00188052 sec
      iterations=1000000... time=0.0180142 sec
      iterations=10000000... time=0.182443 sec
      iterations=60000000... time=1.13949 sec
      result: 2.37394 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=1.2e-06 sec
      iterations=10... time=6.401e-06 sec
      iterations=100... time=5.8603e-05 sec
      iterations=1000... time=0.000579936 sec
      iterations=10000... time=0.00581417 sec
      iterations=100000... time=0.0635779 sec
      iterations=1000000... time=0.59904 sec
      iterations=2000000... time=1.1957 sec
      result: 41.1072 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=8.601e-06 sec
      iterations=10... time=8.2205e-05 sec
      iterations=100... time=0.000820052 sec
      iterations=1000... time=0.00824502 sec
      iterations=10000... time=0.0843804 sec
      iterations=100000... time=0.867512 sec
      iterations=200000... time=1.68439 sec
      result: 23.3447 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=1.5601e-05 sec
      iterations=10... time=0.000213514 sec
      iterations=100... time=0.00224414 sec
      iterations=1000... time=0.0228268 sec
      iterations=10000... time=0.22822 sec
      iterations=50000... time=1.15138 sec
      result: 0.0750404 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=3.0102e-05 sec
      iterations=10... time=0.000364322 sec
      iterations=100... time=0.00348381 sec
      iterations=1000... time=0.0357317 sec
      iterations=10000... time=0.367903 sec
      iterations=30000... time=1.13932 sec
      result: 0.320377 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*114^3 grid points, 1*23704704 bytes):
      iterations=1... time=0.00438557 sec
      iterations=10... time=0.0436362 sec
      iterations=100... time=0.441457 sec
      iterations=200... time=0.895076 sec
      iterations=400... time=1.73533 sec
      result: 0.341501 Gupdates/sec
  Single-node measurements (using 2 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00355036 sec
      iterations=10000000... time=0.0300049 sec
      iterations=100000000... time=0.304661 sec
      iterations=400000000... time=1.21744 sec
      iterations=400000000... time=0.919757 sec
      result: 2.68744 GHz
    CPU floating point performance:
      iterations=1000000... time=0.0032052 sec
      iterations=10000000... time=0.0348044 sec
      iterations=100000000... time=0.329065 sec
      iterations=300000000... time=0.995965 sec
      iterations=600000000... time=2.00078 sec
      result: 9.59626 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00203198 sec
      iterations=10000000... time=0.0203049 sec
      iterations=100000000... time=0.203778 sec
      iterations=500000000... time=1.00839 sec
      result: 7.93345 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000149809 sec
      iterations=10000... time=0.00144539 sec
      iterations=100000... time=0.0148856 sec
      iterations=1000000... time=0.148966 sec
      iterations=7000000... time=1.05427 sec
      result: 1.50609 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.000482831 sec
      iterations=10000... time=0.00488056 sec
      iterations=100000... time=0.0500418 sec
      iterations=1000000... time=0.503064 sec
      iterations=2000000... time=1.03192 sec
      result: 5.15962 nsec
    Read latency of L3 cache (for 2 PUs) (using 2*23592960 bytes):
      [skipped -- too much memory requested]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=1.15e-06 sec
      iterations=10... time=3.55e-06 sec
      iterations=100... time=3.0052e-05 sec
      iterations=1000... time=0.000295268 sec
      iterations=10000... time=0.00422962 sec
      iterations=100000... time=0.0302973 sec
      iterations=1000000... time=0.30865 sec
      iterations=4000000... time=1.21046 sec
      result: 81.2124 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=7.901e-06 sec
      iterations=10... time=0.00016081 sec
      iterations=100... time=0.000521783 sec
      iterations=1000... time=0.00519098 sec
      iterations=10000... time=0.0542801 sec
      iterations=100000... time=0.532841 sec
      iterations=200000... time=1.0708 sec
      result: 36.7218 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 2*23592960 bytes):
      [skipped -- too much memory requested]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=4.05e-06 sec
      iterations=10000... time=3.04515e-05 sec
      iterations=100000... time=0.000297769 sec
      iterations=1000000... time=0.00289748 sec
      iterations=10000000... time=0.0294674 sec
      iterations=100000000... time=0.304785 sec
      iterations=400000000... time=1.24282 sec
      result: 0.388382 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=2.29015e-05 sec
      iterations=10000... time=0.000210064 sec
      iterations=100000... time=0.00210323 sec
      iterations=1000000... time=0.0228008 sec
      iterations=10000000... time=0.215594 sec
      iterations=50000000... time=1.08738 sec
      result: 2.71845 nsec
    Write latency of L3 cache (for 2 PUs) (using 2*23592960 bytes):
      [skipped -- too much memory requested]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=1e-06 sec
      iterations=10... time=4.9505e-06 sec
      iterations=100... time=4.4652e-05 sec
      iterations=1000... time=0.000453678 sec
      iterations=10000... time=0.00435398 sec
      iterations=100000... time=0.0441335 sec
      iterations=1000000... time=0.459504 sec
      iterations=2000000... time=0.908471 sec
      iterations=4000000... time=1.83926 sec
      result: 53.4476 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=8.701e-06 sec
      iterations=10... time=8.3355e-05 sec
      iterations=100... time=0.000860753 sec
      iterations=1000... time=0.00860953 sec
      iterations=10000... time=0.0886764 sec
      iterations=100000... time=0.848681 sec
      iterations=200000... time=1.68657 sec
      result: 23.3145 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 2*23592960 bytes):
      [skipped -- too much memory requested]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=9.0505e-06 sec
      iterations=10... time=8.1755e-05 sec
      iterations=100... time=0.000836601 sec
      iterations=1000... time=0.00824496 sec
      iterations=10000... time=0.0859201 sec
      iterations=100000... time=0.847047 sec
      iterations=200000... time=1.704 sec
      result: 0.0855632 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=4.6203e-05 sec
      iterations=10... time=0.000464378 sec
      iterations=100... time=0.00452903 sec
      iterations=1000... time=0.0468334 sec
      iterations=10000... time=0.456249 sec
      iterations=20000... time=0.94135 sec
      iterations=40000... time=1.88808 sec
      result: 0.123554 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*114^3 grid points, 1*23704704 bytes):
      [skipped -- too many MPI processes]
  Single-node measurements:
    MPI latency: 1000 nsec
    MPI bandwidth: 3.51787 GByte/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 2 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 2 x 1 x 1
INFO (PUGH):   Local load: 600   [6 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Tue Oct 24 03:15:41 UTC 2023
+ echo Done.
Done.
  Elapsed time: 61.1 s
