{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1705868731072 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705868731078 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 21 22:25:30 2024 " "Processing started: Sun Jan 21 22:25:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705868731078 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868731078 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off QP -c QP " "Command: quartus_map --read_settings_files=on --write_settings_files=off QP -c QP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868731078 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1705868731894 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1705868731894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/es.v 1 1 " "Found 1 design units, including 1 entities, in source file es/synthesis/es.v" { { "Info" "ISGN_ENTITY_NAME" "1 ES " "Found entity 1: ES" {  } { { "ES/synthesis/ES.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/ES.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868741264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868741264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file es/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "ES/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868741269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868741269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file es/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "ES/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868741273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868741273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/es_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file es/synthesis/submodules/es_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ES_irq_mapper " "Found entity 1: ES_irq_mapper" {  } { { "ES/synthesis/submodules/ES_irq_mapper.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868741276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868741276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/es_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file es/synthesis/submodules/es_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ES_mm_interconnect_0 " "Found entity 1: ES_mm_interconnect_0" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868741284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868741284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/es_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file es/synthesis/submodules/es_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ES_mm_interconnect_0_avalon_st_adapter " "Found entity 1: ES_mm_interconnect_0_avalon_st_adapter" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868741288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868741288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/es_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file es/synthesis/submodules/es_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ES_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: ES_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868741292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868741292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/es_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file es/synthesis/submodules/es_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ES_mm_interconnect_0_rsp_mux_001 " "Found entity 1: ES_mm_interconnect_0_rsp_mux_001" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868741296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868741296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file es/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "ES/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868741300 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "ES/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868741300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868741300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/es_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file es/synthesis/submodules/es_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ES_mm_interconnect_0_rsp_mux " "Found entity 1: ES_mm_interconnect_0_rsp_mux" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868741304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868741304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/es_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file es/synthesis/submodules/es_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ES_mm_interconnect_0_rsp_demux_002 " "Found entity 1: ES_mm_interconnect_0_rsp_demux_002" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868741308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868741308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/es_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file es/synthesis/submodules/es_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ES_mm_interconnect_0_rsp_demux " "Found entity 1: ES_mm_interconnect_0_rsp_demux" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868741312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868741312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/es_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file es/synthesis/submodules/es_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ES_mm_interconnect_0_cmd_mux_002 " "Found entity 1: ES_mm_interconnect_0_cmd_mux_002" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868741317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868741317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/es_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file es/synthesis/submodules/es_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ES_mm_interconnect_0_cmd_mux " "Found entity 1: ES_mm_interconnect_0_cmd_mux" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868741321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868741321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/es_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file es/synthesis/submodules/es_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ES_mm_interconnect_0_cmd_demux_001 " "Found entity 1: ES_mm_interconnect_0_cmd_demux_001" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868741326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868741326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/es_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file es/synthesis/submodules/es_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ES_mm_interconnect_0_cmd_demux " "Found entity 1: ES_mm_interconnect_0_cmd_demux" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868741330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868741330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file es/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "ES/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868741334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868741334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file es/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "ES/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868741340 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "ES/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868741340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868741340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file es/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "ES/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868741345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868741345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file es/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "ES/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868741349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868741349 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ES_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at ES_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705868741352 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ES_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at ES_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705868741353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/es_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file es/synthesis/submodules/es_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ES_mm_interconnect_0_router_004_default_decode " "Found entity 1: ES_mm_interconnect_0_router_004_default_decode" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868741355 ""} { "Info" "ISGN_ENTITY_NAME" "2 ES_mm_interconnect_0_router_004 " "Found entity 2: ES_mm_interconnect_0_router_004" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868741355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868741355 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ES_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at ES_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705868741358 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ES_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at ES_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705868741358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/es_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file es/synthesis/submodules/es_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ES_mm_interconnect_0_router_002_default_decode " "Found entity 1: ES_mm_interconnect_0_router_002_default_decode" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868741360 ""} { "Info" "ISGN_ENTITY_NAME" "2 ES_mm_interconnect_0_router_002 " "Found entity 2: ES_mm_interconnect_0_router_002" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868741360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868741360 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ES_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at ES_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705868741363 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ES_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at ES_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705868741363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/es_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file es/synthesis/submodules/es_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ES_mm_interconnect_0_router_001_default_decode " "Found entity 1: ES_mm_interconnect_0_router_001_default_decode" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868741365 ""} { "Info" "ISGN_ENTITY_NAME" "2 ES_mm_interconnect_0_router_001 " "Found entity 2: ES_mm_interconnect_0_router_001" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868741365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868741365 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ES_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at ES_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0_router.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705868741369 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ES_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at ES_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0_router.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705868741369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/es_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file es/synthesis/submodules/es_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ES_mm_interconnect_0_router_default_decode " "Found entity 1: ES_mm_interconnect_0_router_default_decode" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0_router.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868741371 ""} { "Info" "ISGN_ENTITY_NAME" "2 ES_mm_interconnect_0_router " "Found entity 2: ES_mm_interconnect_0_router" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0_router.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868741371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868741371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file es/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "ES/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868741375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868741375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file es/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "ES/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868741379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868741379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file es/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "ES/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868741384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868741384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file es/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "ES/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868741389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868741389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file es/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "ES/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868741394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868741394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/reg32_avalon_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file es/synthesis/submodules/reg32_avalon_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg32_avalon_interface " "Found entity 1: reg32_avalon_interface" {  } { { "ES/synthesis/submodules/reg32_avalon_interface.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/reg32_avalon_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868741399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868741399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/reg32.v 1 1 " "Found 1 design units, including 1 entities, in source file es/synthesis/submodules/reg32.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "ES/synthesis/submodules/reg32.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/reg32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868741404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868741404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/es_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file es/synthesis/submodules/es_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ES_onchip_memory2_0 " "Found entity 1: ES_onchip_memory2_0" {  } { { "ES/synthesis/submodules/ES_onchip_memory2_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868741409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868741409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/es_nios2_qsys_0.v 27 27 " "Found 27 design units, including 27 entities, in source file es/synthesis/submodules/es_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ES_nios2_qsys_0_ic_data_module " "Found entity 1: ES_nios2_qsys_0_ic_data_module" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868742059 ""} { "Info" "ISGN_ENTITY_NAME" "2 ES_nios2_qsys_0_ic_tag_module " "Found entity 2: ES_nios2_qsys_0_ic_tag_module" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868742059 ""} { "Info" "ISGN_ENTITY_NAME" "3 ES_nios2_qsys_0_bht_module " "Found entity 3: ES_nios2_qsys_0_bht_module" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868742059 ""} { "Info" "ISGN_ENTITY_NAME" "4 ES_nios2_qsys_0_register_bank_a_module " "Found entity 4: ES_nios2_qsys_0_register_bank_a_module" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868742059 ""} { "Info" "ISGN_ENTITY_NAME" "5 ES_nios2_qsys_0_register_bank_b_module " "Found entity 5: ES_nios2_qsys_0_register_bank_b_module" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868742059 ""} { "Info" "ISGN_ENTITY_NAME" "6 ES_nios2_qsys_0_dc_tag_module " "Found entity 6: ES_nios2_qsys_0_dc_tag_module" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868742059 ""} { "Info" "ISGN_ENTITY_NAME" "7 ES_nios2_qsys_0_dc_data_module " "Found entity 7: ES_nios2_qsys_0_dc_data_module" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868742059 ""} { "Info" "ISGN_ENTITY_NAME" "8 ES_nios2_qsys_0_dc_victim_module " "Found entity 8: ES_nios2_qsys_0_dc_victim_module" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 490 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868742059 ""} { "Info" "ISGN_ENTITY_NAME" "9 ES_nios2_qsys_0_nios2_oci_debug " "Found entity 9: ES_nios2_qsys_0_nios2_oci_debug" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 558 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868742059 ""} { "Info" "ISGN_ENTITY_NAME" "10 ES_nios2_qsys_0_ociram_sp_ram_module " "Found entity 10: ES_nios2_qsys_0_ociram_sp_ram_module" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868742059 ""} { "Info" "ISGN_ENTITY_NAME" "11 ES_nios2_qsys_0_nios2_ocimem " "Found entity 11: ES_nios2_qsys_0_nios2_ocimem" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 764 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868742059 ""} { "Info" "ISGN_ENTITY_NAME" "12 ES_nios2_qsys_0_nios2_avalon_reg " "Found entity 12: ES_nios2_qsys_0_nios2_avalon_reg" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 948 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868742059 ""} { "Info" "ISGN_ENTITY_NAME" "13 ES_nios2_qsys_0_nios2_oci_break " "Found entity 13: ES_nios2_qsys_0_nios2_oci_break" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 1041 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868742059 ""} { "Info" "ISGN_ENTITY_NAME" "14 ES_nios2_qsys_0_nios2_oci_xbrk " "Found entity 14: ES_nios2_qsys_0_nios2_oci_xbrk" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 1336 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868742059 ""} { "Info" "ISGN_ENTITY_NAME" "15 ES_nios2_qsys_0_nios2_oci_dbrk " "Found entity 15: ES_nios2_qsys_0_nios2_oci_dbrk" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 1597 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868742059 ""} { "Info" "ISGN_ENTITY_NAME" "16 ES_nios2_qsys_0_nios2_oci_itrace " "Found entity 16: ES_nios2_qsys_0_nios2_oci_itrace" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 1786 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868742059 ""} { "Info" "ISGN_ENTITY_NAME" "17 ES_nios2_qsys_0_nios2_oci_td_mode " "Found entity 17: ES_nios2_qsys_0_nios2_oci_td_mode" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 2170 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868742059 ""} { "Info" "ISGN_ENTITY_NAME" "18 ES_nios2_qsys_0_nios2_oci_dtrace " "Found entity 18: ES_nios2_qsys_0_nios2_oci_dtrace" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 2238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868742059 ""} { "Info" "ISGN_ENTITY_NAME" "19 ES_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Found entity 19: ES_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 2333 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868742059 ""} { "Info" "ISGN_ENTITY_NAME" "20 ES_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Found entity 20: ES_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 2405 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868742059 ""} { "Info" "ISGN_ENTITY_NAME" "21 ES_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Found entity 21: ES_nios2_qsys_0_nios2_oci_fifo_cnt_inc" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 2448 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868742059 ""} { "Info" "ISGN_ENTITY_NAME" "22 ES_nios2_qsys_0_nios2_oci_fifo " "Found entity 22: ES_nios2_qsys_0_nios2_oci_fifo" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 2495 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868742059 ""} { "Info" "ISGN_ENTITY_NAME" "23 ES_nios2_qsys_0_nios2_oci_pib " "Found entity 23: ES_nios2_qsys_0_nios2_oci_pib" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 2997 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868742059 ""} { "Info" "ISGN_ENTITY_NAME" "24 ES_nios2_qsys_0_nios2_oci_im " "Found entity 24: ES_nios2_qsys_0_nios2_oci_im" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 3066 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868742059 ""} { "Info" "ISGN_ENTITY_NAME" "25 ES_nios2_qsys_0_nios2_performance_monitors " "Found entity 25: ES_nios2_qsys_0_nios2_performance_monitors" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 3183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868742059 ""} { "Info" "ISGN_ENTITY_NAME" "26 ES_nios2_qsys_0_nios2_oci " "Found entity 26: ES_nios2_qsys_0_nios2_oci" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 3200 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868742059 ""} { "Info" "ISGN_ENTITY_NAME" "27 ES_nios2_qsys_0 " "Found entity 27: ES_nios2_qsys_0" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 3776 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868742059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868742059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/es_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file es/synthesis/submodules/es_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 ES_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: ES_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868742065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868742065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/es_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file es/synthesis/submodules/es_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 ES_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: ES_nios2_qsys_0_jtag_debug_module_tck" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868742072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868742072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/es_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file es/synthesis/submodules/es_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 ES_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: ES_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868742078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868742078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/es_nios2_qsys_0_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file es/synthesis/submodules/es_nios2_qsys_0_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 ES_nios2_qsys_0_mult_cell " "Found entity 1: ES_nios2_qsys_0_mult_cell" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0_mult_cell.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868742084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868742084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/es_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file es/synthesis/submodules/es_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 ES_nios2_qsys_0_oci_test_bench " "Found entity 1: ES_nios2_qsys_0_oci_test_bench" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868742092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868742092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/es_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file es/synthesis/submodules/es_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 ES_nios2_qsys_0_test_bench " "Found entity 1: ES_nios2_qsys_0_test_bench" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0_test_bench.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868742099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868742099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/es_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file es/synthesis/submodules/es_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ES_jtag_uart_0_sim_scfifo_w " "Found entity 1: ES_jtag_uart_0_sim_scfifo_w" {  } { { "ES/synthesis/submodules/ES_jtag_uart_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868742112 ""} { "Info" "ISGN_ENTITY_NAME" "2 ES_jtag_uart_0_scfifo_w " "Found entity 2: ES_jtag_uart_0_scfifo_w" {  } { { "ES/synthesis/submodules/ES_jtag_uart_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868742112 ""} { "Info" "ISGN_ENTITY_NAME" "3 ES_jtag_uart_0_sim_scfifo_r " "Found entity 3: ES_jtag_uart_0_sim_scfifo_r" {  } { { "ES/synthesis/submodules/ES_jtag_uart_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868742112 ""} { "Info" "ISGN_ENTITY_NAME" "4 ES_jtag_uart_0_scfifo_r " "Found entity 4: ES_jtag_uart_0_scfifo_r" {  } { { "ES/synthesis/submodules/ES_jtag_uart_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868742112 ""} { "Info" "ISGN_ENTITY_NAME" "5 ES_jtag_uart_0 " "Found entity 5: ES_jtag_uart_0" {  } { { "ES/synthesis/submodules/ES_jtag_uart_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868742112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868742112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bimee/onedrive/soc/course_task/verilog_files/qp.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bimee/onedrive/soc/course_task/verilog_files/qp.v" { { "Info" "ISGN_ENTITY_NAME" "1 QP " "Found entity 1: QP" {  } { { "../Verilog_files/QP.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Verilog_files/QP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868742117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868742117 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "selector.v(14) " "Verilog HDL information at selector.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "../Verilog_files/selector.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Verilog_files/selector.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1705868742123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bimee/onedrive/soc/course_task/verilog_files/selector.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bimee/onedrive/soc/course_task/verilog_files/selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 selector " "Found entity 1: selector" {  } { { "../Verilog_files/selector.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Verilog_files/selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868742126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868742126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bimee/onedrive/soc/course_task/verilog_files/seg_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bimee/onedrive/soc/course_task/verilog_files/seg_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_decode " "Found entity 1: seg_decode" {  } { { "../Verilog_files/seg_decode.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Verilog_files/seg_decode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868742133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868742133 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../Verilog_files/reg16_avalon_interface.v " "Can't analyze file -- file ../Verilog_files/reg16_avalon_interface.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1705868742138 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../Verilog_files/reg16.v " "Can't analyze file -- file ../Verilog_files/reg16.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1705868742141 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ES_nios2_qsys_0.v(2138) " "Verilog HDL or VHDL warning at ES_nios2_qsys_0.v(2138): conditional expression evaluates to a constant" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 2138 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1705868742157 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ES_nios2_qsys_0.v(2140) " "Verilog HDL or VHDL warning at ES_nios2_qsys_0.v(2140): conditional expression evaluates to a constant" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 2140 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1705868742157 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ES_nios2_qsys_0.v(2298) " "Verilog HDL or VHDL warning at ES_nios2_qsys_0.v(2298): conditional expression evaluates to a constant" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 2298 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1705868742157 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ES_nios2_qsys_0.v(3128) " "Verilog HDL or VHDL warning at ES_nios2_qsys_0.v(3128): conditional expression evaluates to a constant" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 3128 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1705868742160 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "QP " "Elaborating entity \"QP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1705868742244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ES ES:ES_inst " "Elaborating entity \"ES\" for hierarchy \"ES:ES_inst\"" {  } { { "../Verilog_files/QP.v" "ES_inst" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Verilog_files/QP.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868742258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ES_jtag_uart_0 ES:ES_inst\|ES_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"ES_jtag_uart_0\" for hierarchy \"ES:ES_inst\|ES_jtag_uart_0:jtag_uart_0\"" {  } { { "ES/synthesis/ES.v" "jtag_uart_0" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/ES.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868742283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ES_jtag_uart_0_scfifo_w ES:ES_inst\|ES_jtag_uart_0:jtag_uart_0\|ES_jtag_uart_0_scfifo_w:the_ES_jtag_uart_0_scfifo_w " "Elaborating entity \"ES_jtag_uart_0_scfifo_w\" for hierarchy \"ES:ES_inst\|ES_jtag_uart_0:jtag_uart_0\|ES_jtag_uart_0_scfifo_w:the_ES_jtag_uart_0_scfifo_w\"" {  } { { "ES/synthesis/submodules/ES_jtag_uart_0.v" "the_ES_jtag_uart_0_scfifo_w" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868742299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ES:ES_inst\|ES_jtag_uart_0:jtag_uart_0\|ES_jtag_uart_0_scfifo_w:the_ES_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"ES:ES_inst\|ES_jtag_uart_0:jtag_uart_0\|ES_jtag_uart_0_scfifo_w:the_ES_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "ES/synthesis/submodules/ES_jtag_uart_0.v" "wfifo" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868742523 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ES:ES_inst\|ES_jtag_uart_0:jtag_uart_0\|ES_jtag_uart_0_scfifo_w:the_ES_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"ES:ES_inst\|ES_jtag_uart_0:jtag_uart_0\|ES_jtag_uart_0_scfifo_w:the_ES_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "ES/synthesis/submodules/ES_jtag_uart_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868742537 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ES:ES_inst\|ES_jtag_uart_0:jtag_uart_0\|ES_jtag_uart_0_scfifo_w:the_ES_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"ES:ES_inst\|ES_jtag_uart_0:jtag_uart_0\|ES_jtag_uart_0_scfifo_w:the_ES_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705868742537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705868742537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705868742537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705868742537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705868742537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705868742537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705868742537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705868742537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705868742537 ""}  } { { "ES/synthesis/submodules/ES_jtag_uart_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705868742537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868742592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868742592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 ES:ES_inst\|ES_jtag_uart_0:jtag_uart_0\|ES_jtag_uart_0_scfifo_w:the_ES_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"ES:ES_inst\|ES_jtag_uart_0:jtag_uart_0\|ES_jtag_uart_0_scfifo_w:the_ES_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868742596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868742640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868742640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 ES:ES_inst\|ES_jtag_uart_0:jtag_uart_0\|ES_jtag_uart_0_scfifo_w:the_ES_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"ES:ES_inst\|ES_jtag_uart_0:jtag_uart_0\|ES_jtag_uart_0_scfifo_w:the_ES_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868742645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868742673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868742673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf ES:ES_inst\|ES_jtag_uart_0:jtag_uart_0\|ES_jtag_uart_0_scfifo_w:the_ES_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"ES:ES_inst\|ES_jtag_uart_0:jtag_uart_0\|ES_jtag_uart_0_scfifo_w:the_ES_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868742680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868742723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868742723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 ES:ES_inst\|ES_jtag_uart_0:jtag_uart_0\|ES_jtag_uart_0_scfifo_w:the_ES_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"ES:ES_inst\|ES_jtag_uart_0:jtag_uart_0\|ES_jtag_uart_0_scfifo_w:the_ES_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868742741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868742800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868742800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 ES:ES_inst\|ES_jtag_uart_0:jtag_uart_0\|ES_jtag_uart_0_scfifo_w:the_ES_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"ES:ES_inst\|ES_jtag_uart_0:jtag_uart_0\|ES_jtag_uart_0_scfifo_w:the_ES_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868742806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868742865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868742865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb ES:ES_inst\|ES_jtag_uart_0:jtag_uart_0\|ES_jtag_uart_0_scfifo_w:the_ES_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"ES:ES_inst\|ES_jtag_uart_0:jtag_uart_0\|ES_jtag_uart_0_scfifo_w:the_ES_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868742872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ES_jtag_uart_0_scfifo_r ES:ES_inst\|ES_jtag_uart_0:jtag_uart_0\|ES_jtag_uart_0_scfifo_r:the_ES_jtag_uart_0_scfifo_r " "Elaborating entity \"ES_jtag_uart_0_scfifo_r\" for hierarchy \"ES:ES_inst\|ES_jtag_uart_0:jtag_uart_0\|ES_jtag_uart_0_scfifo_r:the_ES_jtag_uart_0_scfifo_r\"" {  } { { "ES/synthesis/submodules/ES_jtag_uart_0.v" "the_ES_jtag_uart_0_scfifo_r" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868742907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic ES:ES_inst\|ES_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ES_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"ES:ES_inst\|ES_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ES_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "ES/synthesis/submodules/ES_jtag_uart_0.v" "ES_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868743255 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ES:ES_inst\|ES_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ES_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"ES:ES_inst\|ES_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ES_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "ES/synthesis/submodules/ES_jtag_uart_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868743279 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ES:ES_inst\|ES_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ES_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"ES:ES_inst\|ES_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ES_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705868743279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705868743279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705868743279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705868743279 ""}  } { { "ES/synthesis/submodules/ES_jtag_uart_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705868743279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ES:ES_inst\|ES_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ES_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ES:ES_inst\|ES_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ES_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868743847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ES:ES_inst\|ES_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ES_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ES:ES_inst\|ES_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ES_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868744006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ES_nios2_qsys_0 ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"ES_nios2_qsys_0\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\"" {  } { { "ES/synthesis/ES.v" "nios2_qsys_0" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/ES.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868744116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ES_nios2_qsys_0_test_bench ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_test_bench:the_ES_nios2_qsys_0_test_bench " "Elaborating entity \"ES_nios2_qsys_0_test_bench\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_test_bench:the_ES_nios2_qsys_0_test_bench\"" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "the_ES_nios2_qsys_0_test_bench" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 6128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868744485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ES_nios2_qsys_0_ic_data_module ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_ic_data_module:ES_nios2_qsys_0_ic_data " "Elaborating entity \"ES_nios2_qsys_0_ic_data_module\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_ic_data_module:ES_nios2_qsys_0_ic_data\"" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "ES_nios2_qsys_0_ic_data" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 7153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868744539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_ic_data_module:ES_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_ic_data_module:ES_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\"" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868744652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/altsyncram_spj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868744739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868744739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_ic_data_module:ES_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_ic_data_module:ES_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868744743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ES_nios2_qsys_0_ic_tag_module ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_ic_tag_module:ES_nios2_qsys_0_ic_tag " "Elaborating entity \"ES_nios2_qsys_0_ic_tag_module\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_ic_tag_module:ES_nios2_qsys_0_ic_tag\"" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "ES_nios2_qsys_0_ic_tag" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 7219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868744815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_ic_tag_module:ES_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_ic_tag_module:ES_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868744837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sgn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sgn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sgn1 " "Found entity 1: altsyncram_sgn1" {  } { { "db/altsyncram_sgn1.tdf" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/altsyncram_sgn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868744915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868744915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sgn1 ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_ic_tag_module:ES_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_sgn1:auto_generated " "Elaborating entity \"altsyncram_sgn1\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_ic_tag_module:ES_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_sgn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868744916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ES_nios2_qsys_0_bht_module ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_bht_module:ES_nios2_qsys_0_bht " "Elaborating entity \"ES_nios2_qsys_0_bht_module\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_bht_module:ES_nios2_qsys_0_bht\"" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "ES_nios2_qsys_0_bht" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 7423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868745112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_bht_module:ES_nios2_qsys_0_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_bht_module:ES_nios2_qsys_0_bht\|altsyncram:the_altsyncram\"" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868745133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j4n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j4n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j4n1 " "Found entity 1: altsyncram_j4n1" {  } { { "db/altsyncram_j4n1.tdf" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/altsyncram_j4n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868745216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868745216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j4n1 ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_bht_module:ES_nios2_qsys_0_bht\|altsyncram:the_altsyncram\|altsyncram_j4n1:auto_generated " "Elaborating entity \"altsyncram_j4n1\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_bht_module:ES_nios2_qsys_0_bht\|altsyncram:the_altsyncram\|altsyncram_j4n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868745223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ES_nios2_qsys_0_register_bank_a_module ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_register_bank_a_module:ES_nios2_qsys_0_register_bank_a " "Elaborating entity \"ES_nios2_qsys_0_register_bank_a_module\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_register_bank_a_module:ES_nios2_qsys_0_register_bank_a\"" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "ES_nios2_qsys_0_register_bank_a" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 7598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868745303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_register_bank_a_module:ES_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_register_bank_a_module:ES_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868745328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jim1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jim1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jim1 " "Found entity 1: altsyncram_jim1" {  } { { "db/altsyncram_jim1.tdf" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/altsyncram_jim1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868745411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868745411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jim1 ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_register_bank_a_module:ES_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_jim1:auto_generated " "Elaborating entity \"altsyncram_jim1\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_register_bank_a_module:ES_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_jim1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868745415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ES_nios2_qsys_0_register_bank_b_module ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_register_bank_b_module:ES_nios2_qsys_0_register_bank_b " "Elaborating entity \"ES_nios2_qsys_0_register_bank_b_module\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_register_bank_b_module:ES_nios2_qsys_0_register_bank_b\"" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "ES_nios2_qsys_0_register_bank_b" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 7619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868745745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_register_bank_b_module:ES_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_register_bank_b_module:ES_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868745767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kim1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kim1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kim1 " "Found entity 1: altsyncram_kim1" {  } { { "db/altsyncram_kim1.tdf" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/altsyncram_kim1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868745843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868745843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kim1 ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_register_bank_b_module:ES_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_kim1:auto_generated " "Elaborating entity \"altsyncram_kim1\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_register_bank_b_module:ES_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_kim1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868745853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ES_nios2_qsys_0_dc_tag_module ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_dc_tag_module:ES_nios2_qsys_0_dc_tag " "Elaborating entity \"ES_nios2_qsys_0_dc_tag_module\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_dc_tag_module:ES_nios2_qsys_0_dc_tag\"" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "ES_nios2_qsys_0_dc_tag" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 7938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868746192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_dc_tag_module:ES_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_dc_tag_module:ES_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868746216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hmm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hmm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hmm1 " "Found entity 1: altsyncram_hmm1" {  } { { "db/altsyncram_hmm1.tdf" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/altsyncram_hmm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868746295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868746295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hmm1 ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_dc_tag_module:ES_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_hmm1:auto_generated " "Elaborating entity \"altsyncram_hmm1\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_dc_tag_module:ES_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_hmm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868746299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ES_nios2_qsys_0_dc_data_module ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_dc_data_module:ES_nios2_qsys_0_dc_data " "Elaborating entity \"ES_nios2_qsys_0_dc_data_module\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_dc_data_module:ES_nios2_qsys_0_dc_data\"" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "ES_nios2_qsys_0_dc_data" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 7995 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868746438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_dc_data_module:ES_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_dc_data_module:ES_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\"" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868746463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40j1 " "Found entity 1: altsyncram_40j1" {  } { { "db/altsyncram_40j1.tdf" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/altsyncram_40j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868746548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868746548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_40j1 ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_dc_data_module:ES_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_40j1:auto_generated " "Elaborating entity \"altsyncram_40j1\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_dc_data_module:ES_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_40j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868746552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ES_nios2_qsys_0_dc_victim_module ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_dc_victim_module:ES_nios2_qsys_0_dc_victim " "Elaborating entity \"ES_nios2_qsys_0_dc_victim_module\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_dc_victim_module:ES_nios2_qsys_0_dc_victim\"" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "ES_nios2_qsys_0_dc_victim" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 8125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868746633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_dc_victim_module:ES_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_dc_victim_module:ES_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868746658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/altsyncram_baj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868746745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868746745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_dc_victim_module:ES_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_dc_victim_module:ES_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868746750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ES_nios2_qsys_0_mult_cell ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell " "Elaborating entity \"ES_nios2_qsys_0_mult_cell\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell\"" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "the_ES_nios2_qsys_0_mult_cell" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 9806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868746788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0_mult_cell.v" "the_altmult_add_part_1" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0_mult_cell.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868746836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_ujt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_ujt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_ujt2 " "Found entity 1: altera_mult_add_ujt2" {  } { { "db/altera_mult_add_ujt2.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/altera_mult_add_ujt2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868746907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868746907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_ujt2 ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated " "Elaborating entity \"altera_mult_add_ujt2\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868746917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_ujt2.v" "altera_mult_add_rtl1" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/altera_mult_add_ujt2.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868747052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868747116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868747164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868747191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868747267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868747485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868747515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868747590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868747676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868747714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868747749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868747835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868748401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868748558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868748589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868748651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868748683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868748759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868748834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0_mult_cell.v" "the_altmult_add_part_2" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0_mult_cell.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868748874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_0kt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_0kt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_0kt2 " "Found entity 1: altera_mult_add_0kt2" {  } { { "db/altera_mult_add_0kt2.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/altera_mult_add_0kt2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868748946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868748946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_0kt2 ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated " "Elaborating entity \"altera_mult_add_0kt2\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868748959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_0kt2.v" "altera_mult_add_rtl1" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/altera_mult_add_0kt2.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868748989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ES_nios2_qsys_0_nios2_oci ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci " "Elaborating entity \"ES_nios2_qsys_0_nios2_oci\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci\"" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "the_ES_nios2_qsys_0_nios2_oci" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 10095 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868750544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ES_nios2_qsys_0_nios2_oci_debug ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci\|ES_nios2_qsys_0_nios2_oci_debug:the_ES_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"ES_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci\|ES_nios2_qsys_0_nios2_oci_debug:the_ES_nios2_qsys_0_nios2_oci_debug\"" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "the_ES_nios2_qsys_0_nios2_oci_debug" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 3423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868750608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci\|ES_nios2_qsys_0_nios2_oci_debug:the_ES_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci\|ES_nios2_qsys_0_nios2_oci_debug:the_ES_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868750663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ES_nios2_qsys_0_nios2_ocimem ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci\|ES_nios2_qsys_0_nios2_ocimem:the_ES_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"ES_nios2_qsys_0_nios2_ocimem\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci\|ES_nios2_qsys_0_nios2_ocimem:the_ES_nios2_qsys_0_nios2_ocimem\"" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "the_ES_nios2_qsys_0_nios2_ocimem" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 3443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868750709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ES_nios2_qsys_0_ociram_sp_ram_module ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci\|ES_nios2_qsys_0_nios2_ocimem:the_ES_nios2_qsys_0_nios2_ocimem\|ES_nios2_qsys_0_ociram_sp_ram_module:ES_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"ES_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci\|ES_nios2_qsys_0_nios2_ocimem:the_ES_nios2_qsys_0_nios2_ocimem\|ES_nios2_qsys_0_ociram_sp_ram_module:ES_nios2_qsys_0_ociram_sp_ram\"" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "ES_nios2_qsys_0_ociram_sp_ram" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868750792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci\|ES_nios2_qsys_0_nios2_ocimem:the_ES_nios2_qsys_0_nios2_ocimem\|ES_nios2_qsys_0_ociram_sp_ram_module:ES_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci\|ES_nios2_qsys_0_nios2_ocimem:the_ES_nios2_qsys_0_nios2_ocimem\|ES_nios2_qsys_0_ociram_sp_ram_module:ES_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868750813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tse1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tse1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tse1 " "Found entity 1: altsyncram_tse1" {  } { { "db/altsyncram_tse1.tdf" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/altsyncram_tse1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868750893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868750893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tse1 ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci\|ES_nios2_qsys_0_nios2_ocimem:the_ES_nios2_qsys_0_nios2_ocimem\|ES_nios2_qsys_0_ociram_sp_ram_module:ES_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_tse1:auto_generated " "Elaborating entity \"altsyncram_tse1\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci\|ES_nios2_qsys_0_nios2_ocimem:the_ES_nios2_qsys_0_nios2_ocimem\|ES_nios2_qsys_0_ociram_sp_ram_module:ES_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_tse1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868750898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ES_nios2_qsys_0_nios2_avalon_reg ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci\|ES_nios2_qsys_0_nios2_avalon_reg:the_ES_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"ES_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci\|ES_nios2_qsys_0_nios2_avalon_reg:the_ES_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "the_ES_nios2_qsys_0_nios2_avalon_reg" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 3462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868751249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ES_nios2_qsys_0_nios2_oci_break ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci\|ES_nios2_qsys_0_nios2_oci_break:the_ES_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"ES_nios2_qsys_0_nios2_oci_break\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci\|ES_nios2_qsys_0_nios2_oci_break:the_ES_nios2_qsys_0_nios2_oci_break\"" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "the_ES_nios2_qsys_0_nios2_oci_break" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 3493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868751293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ES_nios2_qsys_0_nios2_oci_xbrk ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci\|ES_nios2_qsys_0_nios2_oci_xbrk:the_ES_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"ES_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci\|ES_nios2_qsys_0_nios2_oci_xbrk:the_ES_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "the_ES_nios2_qsys_0_nios2_oci_xbrk" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 3516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868751370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ES_nios2_qsys_0_nios2_oci_dbrk ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci\|ES_nios2_qsys_0_nios2_oci_dbrk:the_ES_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"ES_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci\|ES_nios2_qsys_0_nios2_oci_dbrk:the_ES_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "the_ES_nios2_qsys_0_nios2_oci_dbrk" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 3543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868751413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ES_nios2_qsys_0_nios2_oci_itrace ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci\|ES_nios2_qsys_0_nios2_oci_itrace:the_ES_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"ES_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci\|ES_nios2_qsys_0_nios2_oci_itrace:the_ES_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "the_ES_nios2_qsys_0_nios2_oci_itrace" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 3584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868751455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ES_nios2_qsys_0_nios2_oci_dtrace ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci\|ES_nios2_qsys_0_nios2_oci_dtrace:the_ES_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"ES_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci\|ES_nios2_qsys_0_nios2_oci_dtrace:the_ES_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "the_ES_nios2_qsys_0_nios2_oci_dtrace" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 3599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868751544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ES_nios2_qsys_0_nios2_oci_td_mode ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci\|ES_nios2_qsys_0_nios2_oci_dtrace:the_ES_nios2_qsys_0_nios2_oci_dtrace\|ES_nios2_qsys_0_nios2_oci_td_mode:ES_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"ES_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci\|ES_nios2_qsys_0_nios2_oci_dtrace:the_ES_nios2_qsys_0_nios2_oci_dtrace\|ES_nios2_qsys_0_nios2_oci_td_mode:ES_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "ES_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 2287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868751667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ES_nios2_qsys_0_nios2_oci_fifo ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci\|ES_nios2_qsys_0_nios2_oci_fifo:the_ES_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"ES_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci\|ES_nios2_qsys_0_nios2_oci_fifo:the_ES_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "the_ES_nios2_qsys_0_nios2_oci_fifo" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 3618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868751717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ES_nios2_qsys_0_nios2_oci_compute_input_tm_cnt ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci\|ES_nios2_qsys_0_nios2_oci_fifo:the_ES_nios2_qsys_0_nios2_oci_fifo\|ES_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_ES_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"ES_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci\|ES_nios2_qsys_0_nios2_oci_fifo:the_ES_nios2_qsys_0_nios2_oci_fifo\|ES_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_ES_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\"" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "the_ES_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 2622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868751793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ES_nios2_qsys_0_nios2_oci_fifo_wrptr_inc ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci\|ES_nios2_qsys_0_nios2_oci_fifo:the_ES_nios2_qsys_0_nios2_oci_fifo\|ES_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_ES_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"ES_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci\|ES_nios2_qsys_0_nios2_oci_fifo:the_ES_nios2_qsys_0_nios2_oci_fifo\|ES_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_ES_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\"" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "the_ES_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 2631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868751838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ES_nios2_qsys_0_nios2_oci_fifo_cnt_inc ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci\|ES_nios2_qsys_0_nios2_oci_fifo:the_ES_nios2_qsys_0_nios2_oci_fifo\|ES_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_ES_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Elaborating entity \"ES_nios2_qsys_0_nios2_oci_fifo_cnt_inc\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci\|ES_nios2_qsys_0_nios2_oci_fifo:the_ES_nios2_qsys_0_nios2_oci_fifo\|ES_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_ES_nios2_qsys_0_nios2_oci_fifo_cnt_inc\"" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "the_ES_nios2_qsys_0_nios2_oci_fifo_cnt_inc" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 2640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868751888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ES_nios2_qsys_0_oci_test_bench ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci\|ES_nios2_qsys_0_nios2_oci_fifo:the_ES_nios2_qsys_0_nios2_oci_fifo\|ES_nios2_qsys_0_oci_test_bench:the_ES_nios2_qsys_0_oci_test_bench " "Elaborating entity \"ES_nios2_qsys_0_oci_test_bench\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci\|ES_nios2_qsys_0_nios2_oci_fifo:the_ES_nios2_qsys_0_nios2_oci_fifo\|ES_nios2_qsys_0_oci_test_bench:the_ES_nios2_qsys_0_oci_test_bench\"" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "the_ES_nios2_qsys_0_oci_test_bench" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 2648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868751900 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "ES_nios2_qsys_0_oci_test_bench " "Entity \"ES_nios2_qsys_0_oci_test_bench\" contains only dangling pins" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "the_ES_nios2_qsys_0_oci_test_bench" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 2648 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1705868751900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ES_nios2_qsys_0_nios2_oci_pib ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci\|ES_nios2_qsys_0_nios2_oci_pib:the_ES_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"ES_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci\|ES_nios2_qsys_0_nios2_oci_pib:the_ES_nios2_qsys_0_nios2_oci_pib\"" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "the_ES_nios2_qsys_0_nios2_oci_pib" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 3628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868751955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ES_nios2_qsys_0_nios2_oci_im ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci\|ES_nios2_qsys_0_nios2_oci_im:the_ES_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"ES_nios2_qsys_0_nios2_oci_im\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci\|ES_nios2_qsys_0_nios2_oci_im:the_ES_nios2_qsys_0_nios2_oci_im\"" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "the_ES_nios2_qsys_0_nios2_oci_im" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 3649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868752001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ES_nios2_qsys_0_jtag_debug_module_wrapper ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci\|ES_nios2_qsys_0_jtag_debug_module_wrapper:the_ES_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"ES_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci\|ES_nios2_qsys_0_jtag_debug_module_wrapper:the_ES_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "the_ES_nios2_qsys_0_jtag_debug_module_wrapper" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 3754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868752024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ES_nios2_qsys_0_jtag_debug_module_tck ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci\|ES_nios2_qsys_0_jtag_debug_module_wrapper:the_ES_nios2_qsys_0_jtag_debug_module_wrapper\|ES_nios2_qsys_0_jtag_debug_module_tck:the_ES_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"ES_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci\|ES_nios2_qsys_0_jtag_debug_module_wrapper:the_ES_nios2_qsys_0_jtag_debug_module_wrapper\|ES_nios2_qsys_0_jtag_debug_module_tck:the_ES_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_ES_nios2_qsys_0_jtag_debug_module_tck" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0_jtag_debug_module_wrapper.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868752038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ES_nios2_qsys_0_jtag_debug_module_sysclk ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci\|ES_nios2_qsys_0_jtag_debug_module_wrapper:the_ES_nios2_qsys_0_jtag_debug_module_wrapper\|ES_nios2_qsys_0_jtag_debug_module_sysclk:the_ES_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"ES_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci\|ES_nios2_qsys_0_jtag_debug_module_wrapper:the_ES_nios2_qsys_0_jtag_debug_module_wrapper\|ES_nios2_qsys_0_jtag_debug_module_sysclk:the_ES_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_ES_nios2_qsys_0_jtag_debug_module_sysclk" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0_jtag_debug_module_wrapper.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868752105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci\|ES_nios2_qsys_0_jtag_debug_module_wrapper:the_ES_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:ES_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci\|ES_nios2_qsys_0_jtag_debug_module_wrapper:the_ES_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:ES_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0_jtag_debug_module_wrapper.v" "ES_nios2_qsys_0_jtag_debug_module_phy" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868752216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci\|ES_nios2_qsys_0_jtag_debug_module_wrapper:the_ES_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:ES_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci\|ES_nios2_qsys_0_jtag_debug_module_wrapper:the_ES_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:ES_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868752238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci\|ES_nios2_qsys_0_jtag_debug_module_wrapper:the_ES_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:ES_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci\|ES_nios2_qsys_0_jtag_debug_module_wrapper:the_ES_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:ES_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868752258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci\|ES_nios2_qsys_0_jtag_debug_module_wrapper:the_ES_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:ES_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ES:ES_inst\|ES_nios2_qsys_0:nios2_qsys_0\|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci\|ES_nios2_qsys_0_jtag_debug_module_wrapper:the_ES_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:ES_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868752276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ES_onchip_memory2_0 ES:ES_inst\|ES_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"ES_onchip_memory2_0\" for hierarchy \"ES:ES_inst\|ES_onchip_memory2_0:onchip_memory2_0\"" {  } { { "ES/synthesis/ES.v" "onchip_memory2_0" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/ES.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868752304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ES:ES_inst\|ES_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ES:ES_inst\|ES_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "ES/synthesis/submodules/ES_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868752323 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ES:ES_inst\|ES_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ES:ES_inst\|ES_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "ES/synthesis/submodules/ES_onchip_memory2_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868752335 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ES:ES_inst\|ES_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"ES:ES_inst\|ES_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705868752335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ES_onchip_memory2_0.hex " "Parameter \"init_file\" = \"ES_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705868752335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705868752335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 25000 " "Parameter \"maximum_depth\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705868752335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 25000 " "Parameter \"numwords_a\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705868752335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705868752335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705868752335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705868752335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705868752335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705868752335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705868752335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705868752335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705868752335 ""}  } { { "ES/synthesis/submodules/ES_onchip_memory2_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705868752335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jtm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jtm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jtm1 " "Found entity 1: altsyncram_jtm1" {  } { { "db/altsyncram_jtm1.tdf" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/altsyncram_jtm1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868752416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868752416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jtm1 ES:ES_inst\|ES_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_jtm1:auto_generated " "Elaborating entity \"altsyncram_jtm1\" for hierarchy \"ES:ES_inst\|ES_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_jtm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868752416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/decode_8la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868753278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868753278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la ES:ES_inst\|ES_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_jtm1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"ES:ES_inst\|ES_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_jtm1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_jtm1.tdf" "decode3" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/altsyncram_jtm1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868753284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/mux_5hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868753344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868753344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb ES:ES_inst\|ES_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_jtm1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"ES:ES_inst\|ES_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_jtm1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_jtm1.tdf" "mux2" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/altsyncram_jtm1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868753350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32_avalon_interface ES:ES_inst\|reg32_avalon_interface:reg32_avalon_interface_0 " "Elaborating entity \"reg32_avalon_interface\" for hierarchy \"ES:ES_inst\|reg32_avalon_interface:reg32_avalon_interface_0\"" {  } { { "ES/synthesis/ES.v" "reg32_avalon_interface_0" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/ES.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868753982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32 ES:ES_inst\|reg32_avalon_interface:reg32_avalon_interface_0\|reg32:U1 " "Elaborating entity \"reg32\" for hierarchy \"ES:ES_inst\|reg32_avalon_interface:reg32_avalon_interface_0\|reg32:U1\"" {  } { { "ES/synthesis/submodules/reg32_avalon_interface.v" "U1" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/reg32_avalon_interface.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868753997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ES_mm_interconnect_0 ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"ES_mm_interconnect_0\" for hierarchy \"ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\"" {  } { { "ES/synthesis/ES.v" "mm_interconnect_0" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/ES.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868754009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0.v" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868754149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0.v" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868754166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0.v" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868754186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:reg32_avalon_interface_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:reg32_avalon_interface_0_avalon_slave_0_translator\"" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0.v" "reg32_avalon_interface_0_avalon_slave_0_translator" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0.v" 635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868754205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_translator" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0.v" 699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868754226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0.v" 763 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868754244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent\"" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0.v" "nios2_qsys_0_data_master_agent" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0.v" 844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868754262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent\"" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_agent" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0.v" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868754277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0.v" 1009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868754294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "ES/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868754315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0.v" 1050 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868754333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ES_mm_interconnect_0_router ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|ES_mm_interconnect_0_router:router " "Elaborating entity \"ES_mm_interconnect_0_router\" for hierarchy \"ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|ES_mm_interconnect_0_router:router\"" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0.v" "router" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0.v" 1441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868754400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ES_mm_interconnect_0_router_default_decode ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|ES_mm_interconnect_0_router:router\|ES_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"ES_mm_interconnect_0_router_default_decode\" for hierarchy \"ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|ES_mm_interconnect_0_router:router\|ES_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868754416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ES_mm_interconnect_0_router_001 ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|ES_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"ES_mm_interconnect_0_router_001\" for hierarchy \"ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|ES_mm_interconnect_0_router_001:router_001\"" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0.v" "router_001" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0.v" 1457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868754434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ES_mm_interconnect_0_router_001_default_decode ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|ES_mm_interconnect_0_router_001:router_001\|ES_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"ES_mm_interconnect_0_router_001_default_decode\" for hierarchy \"ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|ES_mm_interconnect_0_router_001:router_001\|ES_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868754455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ES_mm_interconnect_0_router_002 ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|ES_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"ES_mm_interconnect_0_router_002\" for hierarchy \"ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|ES_mm_interconnect_0_router_002:router_002\"" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0.v" "router_002" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0.v" 1473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868754465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ES_mm_interconnect_0_router_002_default_decode ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|ES_mm_interconnect_0_router_002:router_002\|ES_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"ES_mm_interconnect_0_router_002_default_decode\" for hierarchy \"ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|ES_mm_interconnect_0_router_002:router_002\|ES_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868754477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ES_mm_interconnect_0_router_004 ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|ES_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"ES_mm_interconnect_0_router_004\" for hierarchy \"ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|ES_mm_interconnect_0_router_004:router_004\"" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0.v" "router_004" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0.v" 1505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868754495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ES_mm_interconnect_0_router_004_default_decode ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|ES_mm_interconnect_0_router_004:router_004\|ES_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"ES_mm_interconnect_0_router_004_default_decode\" for hierarchy \"ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|ES_mm_interconnect_0_router_004:router_004\|ES_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868754509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_qsys_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_qsys_0_data_master_limiter\"" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0.v" "nios2_qsys_0_data_master_limiter" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0.v" 1571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868754523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ES_mm_interconnect_0_cmd_demux ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|ES_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"ES_mm_interconnect_0_cmd_demux\" for hierarchy \"ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|ES_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0.v" 1656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868754550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ES_mm_interconnect_0_cmd_demux_001 ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|ES_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"ES_mm_interconnect_0_cmd_demux_001\" for hierarchy \"ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|ES_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0.v" 1679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868754565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ES_mm_interconnect_0_cmd_mux ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|ES_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"ES_mm_interconnect_0_cmd_mux\" for hierarchy \"ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|ES_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0.v" 1696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868754573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ES_mm_interconnect_0_cmd_mux_002 ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|ES_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"ES_mm_interconnect_0_cmd_mux_002\" for hierarchy \"ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|ES_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0.v" 1736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868754593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|ES_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|ES_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868754610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|ES_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|ES_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "ES/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868754616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ES_mm_interconnect_0_rsp_demux ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|ES_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"ES_mm_interconnect_0_rsp_demux\" for hierarchy \"ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|ES_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0.v" 1776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868754644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ES_mm_interconnect_0_rsp_demux_002 ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|ES_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"ES_mm_interconnect_0_rsp_demux_002\" for hierarchy \"ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|ES_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0.v" 1816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868754663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ES_mm_interconnect_0_rsp_mux ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|ES_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"ES_mm_interconnect_0_rsp_mux\" for hierarchy \"ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|ES_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0.v" 1874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868754680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|ES_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|ES_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868754701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|ES_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|ES_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "ES/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868754711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ES_mm_interconnect_0_rsp_mux_001 ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|ES_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"ES_mm_interconnect_0_rsp_mux_001\" for hierarchy \"ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|ES_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0.v" 1897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868754716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|ES_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|ES_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868754739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ES_mm_interconnect_0_avalon_st_adapter ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|ES_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"ES_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|ES_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0.v" 1926 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868754754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ES_mm_interconnect_0_avalon_st_adapter_error_adapter_0 ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|ES_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|ES_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"ES_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"ES:ES_inst\|ES_mm_interconnect_0:mm_interconnect_0\|ES_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|ES_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868754766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ES_irq_mapper ES:ES_inst\|ES_irq_mapper:irq_mapper " "Elaborating entity \"ES_irq_mapper\" for hierarchy \"ES:ES_inst\|ES_irq_mapper:irq_mapper\"" {  } { { "ES/synthesis/ES.v" "irq_mapper" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/ES.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868754796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller ES:ES_inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"ES:ES_inst\|altera_reset_controller:rst_controller\"" {  } { { "ES/synthesis/ES.v" "rst_controller" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/ES.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868754805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer ES:ES_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"ES:ES_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "ES/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868754816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer ES:ES_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"ES:ES_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "ES/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868754829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector selector:selector_inst " "Elaborating entity \"selector\" for hierarchy \"selector:selector_inst\"" {  } { { "../Verilog_files/QP.v" "selector_inst" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Verilog_files/QP.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868754839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_decode selector:selector_inst\|seg_decode:seg_decode_inst " "Elaborating entity \"seg_decode\" for hierarchy \"selector:selector_inst\|seg_decode:seg_decode_inst\"" {  } { { "../Verilog_files/selector.v" "seg_decode_inst" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Verilog_files/selector.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868754857 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_ES_nios2_qsys_0_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_ES_nios2_qsys_0_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "the_ES_nios2_qsys_0_nios2_oci_itrace" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 3584 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705868755633 "|QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_oci_itrace:the_ES_nios2_qsys_0_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1705868756357 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.01.21.22:26:00 Progress: Loading sld232c2bee/alt_sld_fab_wrapper_hw.tcl " "2024.01.21.22:26:00 Progress: Loading sld232c2bee/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868760216 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868762930 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868763102 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868766266 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868766370 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868766492 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868766628 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868766632 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868766633 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1705868767356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld232c2bee/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld232c2bee/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld232c2bee/alt_sld_fab.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/ip/sld232c2bee/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868767605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868767605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld232c2bee/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld232c2bee/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld232c2bee/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/ip/sld232c2bee/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868767715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868767715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld232c2bee/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld232c2bee/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld232c2bee/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/ip/sld232c2bee/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868767738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868767738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld232c2bee/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld232c2bee/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld232c2bee/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/ip/sld232c2bee/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868767812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868767812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld232c2bee/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld232c2bee/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld232c2bee/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/ip/sld232c2bee/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868767916 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld232c2bee/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/ip/sld232c2bee/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868767916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868767916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld232c2bee/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld232c2bee/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld232c2bee/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/ip/sld232c2bee/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868768015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868768015 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1705868772423 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1705868772423 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1705868772468 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1705868772468 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1705868772468 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1705868772468 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1705868772468 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1705868772479 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868774326 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "28 " "28 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1705868775898 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868776154 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868776548 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/output_files/QP.map.smsg " "Generated suppressed messages file C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/output_files/QP.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868777193 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1705868780098 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705868780098 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3738 " "Implemented 3738 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1705868780689 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1705868780689 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3357 " "Implemented 3357 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1705868780689 ""} { "Info" "ICUT_CUT_TM_RAMS" "361 " "Implemented 361 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1705868780689 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1705868780689 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1705868780689 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5000 " "Peak virtual memory: 5000 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705868780741 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 21 22:26:20 2024 " "Processing ended: Sun Jan 21 22:26:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705868780741 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705868780741 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:11 " "Total CPU time (on all processors): 00:01:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705868780741 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868780741 ""}
