#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Apr 10 01:06:45 2023
# Process ID: 21388
# Current directory: C:/zybo_project/Lab6/radio_periph_lab/vivado/radio_periph_lab.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: C:/zybo_project/Lab6/radio_periph_lab/vivado/radio_periph_lab.runs/impl_1/design_1_wrapper.vdi
# Journal file: C:/zybo_project/Lab6/radio_periph_lab/vivado/radio_periph_lab.runs/impl_1\vivado.jou
# Running On: MasterPC, OS: Windows, CPU Frequency: 3600 MHz, CPU Physical cores: 8, Host memory: 34274 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/zybo_project/Lab6/radio_periph_lab/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/zybo_project/Lab6/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0.dcp' for cell 'design_1_i/axi_iic_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/zybo_project/Lab6/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_full_radio_0_0/design_1_full_radio_0_0.dcp' for cell 'design_1_i/full_radio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/zybo_project/Lab6/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_lowlevel_dac_intfc_0_0/design_1_lowlevel_dac_intfc_0_0.dcp' for cell 'design_1_i/lowlevel_dac_intfc_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/zybo_project/Lab6/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/zybo_project/Lab6/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_125M_0/design_1_rst_ps7_0_125M_0.dcp' for cell 'design_1_i/rst_ps7_0_125M'
INFO: [Project 1-454] Reading design checkpoint 'c:/zybo_project/Lab6/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0.dcp' for cell 'design_1_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/zybo_project/Lab6/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_xpm_cdc_gen_0_0/design_1_xpm_cdc_gen_0_0.dcp' for cell 'design_1_i/xpm_cdc_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/zybo_project/Lab6/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/zybo_project/Lab6/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'c:/zybo_project/Lab6/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1.dcp' for cell 'design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'c:/zybo_project/Lab6/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.303 . Memory (MB): peak = 1636.051 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 769 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: design_1_i/system_ila_0/U0/ila_lib UUID: e0698dbb-7e4f-5bce-a82c-fc5d3d48baa4 
Parsing XDC File [c:/zybo_project/Lab6/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0_board.xdc] for cell 'design_1_i/axi_iic_0/U0'
Finished Parsing XDC File [c:/zybo_project/Lab6/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0_board.xdc] for cell 'design_1_i/axi_iic_0/U0'
Parsing XDC File [c:/zybo_project/Lab6/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/zybo_project/Lab6/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/zybo_project/Lab6/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_125M_0/design_1_rst_ps7_0_125M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_125M/U0'
Finished Parsing XDC File [c:/zybo_project/Lab6/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_125M_0/design_1_rst_ps7_0_125M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_125M/U0'
Parsing XDC File [c:/zybo_project/Lab6/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_125M_0/design_1_rst_ps7_0_125M_0.xdc] for cell 'design_1_i/rst_ps7_0_125M/U0'
Finished Parsing XDC File [c:/zybo_project/Lab6/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_125M_0/design_1_rst_ps7_0_125M_0.xdc] for cell 'design_1_i/rst_ps7_0_125M/U0'
Parsing XDC File [c:/zybo_project/Lab6/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/system_ila_0/U0/ila_lib/U0'
Finished Parsing XDC File [c:/zybo_project/Lab6/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/system_ila_0/U0/ila_lib/U0'
Parsing XDC File [c:/zybo_project/Lab6/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_0/U0/ila_lib/U0'
Finished Parsing XDC File [c:/zybo_project/Lab6/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_0/U0/ila_lib/U0'
Parsing XDC File [c:/zybo_project/Lab6/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_full_radio_0_0/src/fir_1/constraints/fir_compiler_v7_2.xdc] for cell 'design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/uut_fir_imag/uut_fir_1/U0'
Finished Parsing XDC File [c:/zybo_project/Lab6/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_full_radio_0_0/src/fir_1/constraints/fir_compiler_v7_2.xdc] for cell 'design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/uut_fir_imag/uut_fir_1/U0'
Parsing XDC File [c:/zybo_project/Lab6/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_full_radio_0_0/src/fir_1/constraints/fir_compiler_v7_2.xdc] for cell 'design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/uut_fir_real/uut_fir_1/U0'
Finished Parsing XDC File [c:/zybo_project/Lab6/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_full_radio_0_0/src/fir_1/constraints/fir_compiler_v7_2.xdc] for cell 'design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/uut_fir_real/uut_fir_1/U0'
Parsing XDC File [c:/zybo_project/Lab6/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_full_radio_0_0/src/fir_2/constraints/fir_compiler_v7_2.xdc] for cell 'design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/uut_fir_imag/uut_fir_2/U0'
Finished Parsing XDC File [c:/zybo_project/Lab6/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_full_radio_0_0/src/fir_2/constraints/fir_compiler_v7_2.xdc] for cell 'design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/uut_fir_imag/uut_fir_2/U0'
Parsing XDC File [c:/zybo_project/Lab6/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_full_radio_0_0/src/fir_2/constraints/fir_compiler_v7_2.xdc] for cell 'design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/uut_fir_real/uut_fir_2/U0'
Finished Parsing XDC File [c:/zybo_project/Lab6/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_full_radio_0_0/src/fir_2/constraints/fir_compiler_v7_2.xdc] for cell 'design_1_i/full_radio_0/U0/full_radio_v1_0_S00_AXI_inst/uut_fir_real/uut_fir_2/U0'
Parsing XDC File [C:/zybo_project/Lab6/radio_periph_lab/src/toplevel.xdc]
WARNING: [Vivado 12-584] No ports matched 'UART_1_0_txd'. [C:/zybo_project/Lab6/radio_periph_lab/src/toplevel.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/zybo_project/Lab6/radio_periph_lab/src/toplevel.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_1_0_rxd'. [C:/zybo_project/Lab6/radio_periph_lab/src/toplevel.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/zybo_project/Lab6/radio_periph_lab/src/toplevel.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/zybo_project/Lab6/radio_periph_lab/src/toplevel.xdc]
Parsing XDC File [c:/zybo_project/Lab6/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc] for cell 'design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/zybo_project/Lab6/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/zybo_project/Lab6/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [c:/zybo_project/Lab6/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [c:/zybo_project/Lab6/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc:17]
Finished Parsing XDC File [c:/zybo_project/Lab6/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc] for cell 'design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst'
Parsing XDC File [c:/zybo_project/Lab6/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_clocks.xdc] for cell 'design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/zybo_project/Lab6/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/zybo_project/Lab6/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [c:/zybo_project/Lab6/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [c:/zybo_project/Lab6/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_clocks.xdc:17]
Finished Parsing XDC File [c:/zybo_project/Lab6/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_clocks.xdc] for cell 'design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst'
INFO: [Project 1-1714] 31 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 4 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2041.215 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 420 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 312 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 106 instances

24 Infos, 10 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2041.215 ; gain = 405.164
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.825 . Memory (MB): peak = 2041.215 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 18d737ed3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.586 . Memory (MB): peak = 2041.215 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 86e3c3efb7dca25d.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2368.754 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 11715b9ea

Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 2368.754 ; gain = 44.883

Phase 2 Retarget
INFO: [Opt 31-1287] Pulled Inverter design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1 into driver instance design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_3, which resulted in an inversion of 14 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 22e8ab06c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 2368.754 ; gain = 44.883
INFO: [Opt 31-389] Phase Retarget created 172 cells and removed 205 cells
INFO: [Opt 31-1021] In phase Retarget, 65 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1472d36c7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 2368.754 ; gain = 44.883
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 142 cells
INFO: [Opt 31-1021] In phase Constant propagation, 72 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 22d549bc6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 2368.754 ; gain = 44.883
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 270 cells
INFO: [Opt 31-1021] In phase Sweep, 1126 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG clk125_IBUF_BUFG_inst to drive 7928 load(s) on clock net clk125_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 5 BUFG optimization | Checksum: 19f2ccdff

Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 2368.754 ; gain = 44.883
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 19f2ccdff

Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 2368.754 ; gain = 44.883
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 19f2ccdff

Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 2368.754 ; gain = 44.883
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             172  |             205  |                                             65  |
|  Constant propagation         |               0  |             142  |                                             72  |
|  Sweep                        |               0  |             270  |                                           1126  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2368.754 ; gain = 0.000
Ending Logic Optimization Task | Checksum: cd78eaf0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 2368.754 ; gain = 44.883

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 12 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 0 Total Ports: 24
Ending PowerOpt Patch Enables Task | Checksum: 19f752673

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 2556.035 ; gain = 0.000
Ending Power Optimization Task | Checksum: 19f752673

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2556.035 ; gain = 187.281

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 19f752673

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2556.035 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2556.035 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 16abd9b7d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2556.035 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 10 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 2556.035 ; gain = 514.820
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 2556.035 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/zybo_project/Lab6/radio_periph_lab/vivado/radio_periph_lab.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/zybo_project/Lab6/radio_periph_lab/vivado/radio_periph_lab.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2556.035 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: aa77c8c9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2556.035 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2556.035 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: aed6ba39

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2556.035 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: e3a21afe

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2556.035 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: e3a21afe

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2556.035 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: e3a21afe

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2556.035 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 188346adb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2556.035 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1208c2447

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2556.035 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1208c2447

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2556.035 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 326 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 145 nets or LUTs. Breaked 0 LUT, combined 145 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2556.035 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            145  |                   145  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            145  |                   145  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1f7d0feed

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2556.035 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 24595ba26

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2556.035 ; gain = 0.000
Phase 2 Global Placement | Checksum: 24595ba26

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2556.035 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 23fe455e8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2556.035 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1cb4b1064

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2556.035 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 24ad721f9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2556.035 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 23e2cbfb4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2556.035 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1cdc690cf

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2556.035 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1f64978e1

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2556.035 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 200df4ba0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2556.035 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 200df4ba0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2556.035 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b1fb69fe

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.200 | TNS=-0.571 |
Phase 1 Physical Synthesis Initialization | Checksum: 1dce0195e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.430 . Memory (MB): peak = 2556.035 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1c7561b3a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.512 . Memory (MB): peak = 2556.035 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b1fb69fe

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2556.035 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.695. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 18bb23403

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2556.035 ; gain = 0.000

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2556.035 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 18bb23403

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2556.035 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 18bb23403

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2556.035 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 18bb23403

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2556.035 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 18bb23403

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2556.035 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2556.035 ; gain = 0.000

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2556.035 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11d8fc2e6

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2556.035 ; gain = 0.000
Ending Placer Task | Checksum: aa46e41a

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2556.035 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
97 Infos, 10 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 2556.035 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.805 . Memory (MB): peak = 2556.035 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/zybo_project/Lab6/radio_periph_lab/vivado/radio_periph_lab.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 2556.035 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 2556.035 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
106 Infos, 10 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.807 . Memory (MB): peak = 2556.035 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/zybo_project/Lab6/radio_periph_lab/vivado/radio_periph_lab.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: a6ba3005 ConstDB: 0 ShapeSum: 38cb415 RouteDB: 0
Post Restoration Checksum: NetGraph: c3731b8c NumContArr: f58490f2 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 1b8f7ac7e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2603.590 ; gain = 47.555

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1b8f7ac7e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2610.340 ; gain = 54.305

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1b8f7ac7e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2610.340 ; gain = 54.305
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1e46afad2

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 2636.207 ; gain = 80.172
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.759  | TNS=0.000  | WHS=-0.358 | THS=-434.137|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 1e18fd660

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 2725.875 ; gain = 169.840
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.759  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 2173c41ee

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 2725.875 ; gain = 169.840

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 11732
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 11732
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1d38c01f5

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 2725.875 ; gain = 169.840

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1d38c01f5

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 2725.875 ; gain = 169.840
Phase 3 Initial Routing | Checksum: 10e4d8114

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 2725.875 ; gain = 169.840

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 799
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.046  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: bf390ff9

Time (s): cpu = 00:00:43 ; elapsed = 00:00:34 . Memory (MB): peak = 2725.875 ; gain = 169.840

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.046  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 11a45fdf3

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 2725.875 ; gain = 169.840
Phase 4 Rip-up And Reroute | Checksum: 11a45fdf3

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 2725.875 ; gain = 169.840

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 10306e8d2

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 2725.875 ; gain = 169.840
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.177  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 14eff5609

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 2725.875 ; gain = 169.840

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 14eff5609

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 2725.875 ; gain = 169.840
Phase 5 Delay and Skew Optimization | Checksum: 14eff5609

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 2725.875 ; gain = 169.840

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a8be1032

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 2725.875 ; gain = 169.840
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.177  | TNS=0.000  | WHS=0.025  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 162679885

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 2725.875 ; gain = 169.840
Phase 6 Post Hold Fix | Checksum: 162679885

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 2725.875 ; gain = 169.840

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.05131 %
  Global Horizontal Routing Utilization  = 2.59153 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 18e6cce87

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 2725.875 ; gain = 169.840

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 18e6cce87

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 2725.875 ; gain = 169.840

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e0143abf

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 2725.875 ; gain = 169.840

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.177  | TNS=0.000  | WHS=0.025  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1e0143abf

Time (s): cpu = 00:00:47 ; elapsed = 00:00:37 . Memory (MB): peak = 2725.875 ; gain = 169.840
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:47 ; elapsed = 00:00:37 . Memory (MB): peak = 2725.875 ; gain = 169.840

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
123 Infos, 10 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:40 . Memory (MB): peak = 2725.875 ; gain = 169.840
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.909 . Memory (MB): peak = 2727.488 ; gain = 1.613
INFO: [Common 17-1381] The checkpoint 'C:/zybo_project/Lab6/radio_periph_lab/vivado/radio_periph_lab.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/zybo_project/Lab6/radio_periph_lab/vivado/radio_periph_lab.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/zybo_project/Lab6/radio_periph_lab/vivado/radio_periph_lab.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
135 Infos, 10 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Apr 10 01:09:09 2023...
