// Seed: 1801429475
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    access,
    module_0,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  integer id_10;
endmodule
module module_1 #(
    parameter id_3 = 32'd50
) (
    id_1,
    id_2,
    _id_3
);
  output wire _id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
  logic [id_3 : ""] id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_5,
      id_4,
      id_2,
      id_4
  );
endmodule
