/*
 * Copyright (c) 2023-2023 Huawei Technologies Co., Ltd.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 */
#ifndef __CLOCK_H
#define __CLOCK_H

/* clk_crgctrl */
enum clk_crgctrl {
	CLKIN_SYS,
	CLKIN_SYS_SERDES,
	CLKIN_REF,
	CLK_FLL_SRC,
	CLK_PPLL1,
	CLK_PPLL2,
	CLK_PPLL2_B,
	CLK_PPLL3,
	CLK_PPLL5,
	CLK_PPLL7,
	CLK_SPLL,
	CLK_ULPPLL_1,
	CLK_AUPLL,
	CLK_PPLL_PCIE,
	CLK_SDPLL,
	PCLK,
	CLK_GATE_PPLL1,
	CLK_GATE_PPLL2,
	CLK_GATE_PPLL2_B,
	CLK_GATE_PPLL3,
	CLK_GATE_PPLL7,
	CLK_GATE_PPLL0_MEDIA,
	CLK_GATE_PPLL1_MEDIA,
	CLK_GATE_PPLL2_MEDIA,
	CLK_GATE_PPLL2B_MEDIA,
	CLK_GATE_FLL_MEDIA,
	CLK_GATE_PPLL0_M2,
	CLK_GATE_PPLL1_M2,
	CLK_GATE_PPLL2_M2,
	CLK_GATE_PPLL2B_M2,
	CLK_GATE_PPLL7_M2,
	CLK_GATE_FLL_M2,
	CLK_SYS_INI,
	CLK_DIV_SYSBUS,
	PCLK_GATE_WD0_HIGH,
	CLK_GATE_WD0_HIGH,
	PCLK_GATE_WD0,
	PCLK_GATE_WD1,
	CLK_DIV_AOBUS_334M,
	CLK_DIV_AOBUS,
	CLK_GATE_TIMER5_B,
	CLK_ANDGT_HSDT1_USBDP,
	CLK_DIV_HSDT1_USBDP,
	CLK_GATE_HSDT1_USBDP,
	PCLK_GATE_IOC,
	CLK_ATDVFS,
	ATCLK,
	ATCLK_TO_CPU,
	PCLK_DBG,
	PCLK_DIV_DBG,
	CLK_GATE_TIME_STAMP_GT,
	CLK_DIV_TIME_STAMP,
	CLK_GATE_TIME_STAMP,
	ACLK_GATE_PERF_STAT,
	PCLK_GATE_PERF_STAT,
	CLK_DIV_PERF_STAT,
	CLK_PERF_DIV_GT,
	CLK_GATE_PERF_STAT,
	CLK_GATE_PERF_CTRL,
	CLK_DIV_CSSYSDBG,
	CLK_GATE_CSSYSDBG,
	CLK_DIV_DMABUS,
	CLK_GATE_DMAC,
	CLK_GATE_SDIO,
	HCLK_GATE_SDIO,
	CLK_DIV_HSDT1BUS,
	CLK_ANDGT_SD_PERI,
	CLK_DIV_SD_PERI,
	CLK_GATE_SD_PERI,
	CLK_SD_SYS,
	CLK_MUX_A53HPM,
	CLK_A53HPM_ANDGT,
	CLK_DIV_A53HPM,
	CLK_320M_PLL_GT,
	CLK_DIV_320M,
	CLK_GATE_UART4,
	PCLK_GATE_UART4,
	CLK_MUX_UARTH,
	CLK_DIV_UARTH,
	CLK_ANDGT_UARTH,
	CLK_GATE_UART5,
	PCLK_GATE_UART5,
	CLK_MUX_UARTL,
	CLK_DIV_UARTL,
	CLK_ANDGT_UARTL,
	CLK_GATE_UART0,
	PCLK_GATE_UART0,
	CLK_MUX_UART0,
	CLK_DIV_UART0,
	CLK_ANDGT_UART0,
	CLK_FACTOR_UART0,
	CLK_UART6,
	CLK_GATE_I2C2_ACPU,
	CLK_GATE_I2C3,
	CLK_GATE_I2C4,
	CLK_GATE_I2C6_ACPU,
	CLK_GATE_I2C7,
	CLK_DIV_I2C,
	CLK_MUX_I2C,
	CLK_ANDGT_I3C4,
	CLK_DIV_I3C4,
	CLK_GATE_I3C4,
	CLK_ANDGT_SPI1,
	CLK_DIV_SPI1,
	CLK_MUX_SPI1,
	CLK_GATE_SPI1,
	PCLK_GATE_SPI1,
	CLK_ANDGT_SPI6,
	CLK_DIV_SPI6,
	CLK_MUX_SPI6,
	CLK_GATE_SPI6,
	PCLK_GATE_SPI6,
	CLK_USB3_32K_DIV,
	CLK_USB2PHY_REF_DIV,
	CLK_GATE_PCIEPHY_REF,
	CLK_HSDT_SUBSYS_INI,
	CLK_GATE_UFSIO_REF,
	SEL_UFS_DFA_SYS,
	GT_CLK_UFS_DFA_SYS,
	DIV_UFS_DFA_SYS,
	CLK_UFS_DFA_SYS,
	CLK_GATE_AO_ASP,
	CLK_DIV_AO_ASP,
	CLK_MUX_AO_ASP,
	CLK_DIV_AO_ASP_GT,
	PCLK_GATE_PCTRL,
	CLK_ANDGT_PTP,
	CLK_DIV_PTP,
	CLK_GATE_BLPWM3,
	CLK_GATE_BLPWM4,
	CLK_GATE_BLPWM1,
	CLK_GATE_BLPWM,
	CLK_SYSCNT_DIV,
	CLK_GATE_GPS_REF,
	CLK_MUX_GPS_REF,
	CLK_GATE_MDM2GPS0,
	CLK_GATE_MDM2GPS1,
	CLK_GATE_MDM2GPS2,
	PERI_VOLT_NO_AVS_L,
	PERI_VOLT_HOLD,
	PERI_VOLT_MIDDLE,
	PERI_VOLT_LOW,
	EPS_VOLT_HIGH,
	EPS_VOLT_MIDDLE,
	EPS_VOLT_LOW,
	VENC_VOLT_HOLD,
	VDEC_VOLT_HOLD,
	EDC_VOLT_HOLD,
	EFUSE_VOLT_HOLD,
	LDI0_VOLT_HOLD,
	SEPLAT_VOLT_HOLD,
	ACLK_GATE_ISP,
	CLK_CSI_IDI,
	CLK_GATE_AO_TOF,
	CLK_GATE_ISP_SNCLK1,
	CLK_ISP_SNCLK_MUX1,
	CLK_ISP_SNCLK_DIV1,
	CLK_ISP_SNCLK_FAC,
	CLK_ISP_SNCLK_ANGT,
	CLK_GATE_RXDPHY_CFG,
	CLK_GATE_RXDPHY0_CFG,
	CLK_GATE_RXDPHY1_CFG,
	CLK_GATE_RXDPHY2_CFG,
	CLK_GATE_RXDPHY3_CFG,
	CLK_GATE_RXDPHY4_CFG,
	CLK_GATE_RXDPHY5_CFG,
	CLK_GATE_TXDPHY0_CFG,
	CLK_GATE_TXDPHY0_REF,
	CLKANDGT_RXDPHY_FLL,
	CLK_RXDPHY_FLL_DIV,
	CLK_MUX_RXDPHY_CFG,
	PCLK_GATE_LOADMONITOR,
	CLK_GATE_LOADMONITOR,
	CLK_DIV_LOADMONITOR,
	CLK_GT_LOADMONITOR,
	PCLK_GATE_LOADMONITOR_L,
	CLK_GATE_LOADMONITOR_L,
	CLK_GATE_MEDIA2_TCXO,
	CLK_GATE_ODT_ACPU,
	CLK_GATE_TCLK_ODT,
	CLK_MUX_PFA_TFT,
	CLK_PFA_TFT_GT,
	CLK_DIV_PFA_TFT,
	CLK_PFA_TFT_FREQ,
	HCLK_GATE_PFA_TFT,
	CLK_MUX_PFA,
	CLK_GATE_PFA_GT,
	CLK_DIV_PFA,
	CLK_GATE_PFA_REF,
	HCLK_GATE_PFA,
	CLK_PFA_FREQ,
	CLK_GATE_DRA_REF,
	ACLK_GATE_DRA,
	OSC32K,
	OSC19M,
	CLK_480M,
	CLK_INVALID,
	AUTODIV_SYSBUS,
	AUTODIV_HSDT1BUS,
	AUTODIV_CFGBUS,
	AUTODIV_DMABUS,
	AUTODIV_ISP_DVFS,
	AUTODIV_ISP,
	CLK_GATE_ATDIV_HSDT1BUS,
	CLK_GATE_ATDIV_DMA,
	CLK_GATE_ATDIV_CFG,
	CLK_GATE_ATDIV_SYS,
	CLK_FPGA_1P92,
	CLK_FPGA_2M,
	CLK_FPGA_10M,
	CLK_FPGA_19M,
	CLK_FPGA_20M,
	CLK_FPGA_24M,
	CLK_FPGA_26M,
	CLK_FPGA_27M,
	CLK_FPGA_32M,
	CLK_FPGA_40M,
	CLK_FPGA_48M,
	CLK_FPGA_50M,
	CLK_FPGA_57M,
	CLK_FPGA_60M,
	CLK_FPGA_64M,
	CLK_FPGA_80M,
	CLK_FPGA_100M,
	CLK_FPGA_160M,
};

/* clk_hsdt_crg */
enum clk_hsdt_crg {
	CLK_GATE_PCIE0PLL,
	CLK_GATE_PCIEPLL,
	PCLK_GATE_PCIE_SYS,
	PCLK_GATE_PCIE_PHY,
	ACLK_GATE_PCIE,
	CLK_GATE_HSDT_TCU,
	CLK_GATE_HSDT_TBU,
	CLK_GATE_UFS0PHY_REF,
};

/* clk_hsdt1_crg */
enum clk_hsdt1_crg {
	CLK_GATE_SDPLL,
	CLK_GATE_SD,
	HCLK_GATE_SD,
	CLK_MUX_SD_SYS,
	CLK_ANDGT_SDPLL,
	CLK_DIV_SDPLL,
	CLK_SD_SYS_GT,
	CLK_GATE_HI_USB3_SUSPEND,
	CLK_GATE_HI_USB3_SYS,
	ACLK_GATE_HI_USB3,
	PCLK_GATE_USB2PHY,
	CLK_GATE_HI_USB3CTRL_REF,
	PCLK_GATE_USB_SCTRL,
	CLK_ANDGT_USB2PHY_REF,
	CLK_GATE_USB2PHY_REF,
	CLK_GATE_QIC_USB3,
	CLK_GATE_QIC_H1_APB,
};

/* clk_aocrg */
enum clk_aocrg {
	CLK_GATE_AUPLL,
	CLK_GATE_TIMER5,
	CLK_ANDGT_SPI3_ULPPLL,
	CLK_DIV_SPI3_ULPPLL,
	CLK_ANDGT_SPI3,
	CLK_DIV_SPI3,
	CLK_MUX_SPI3,
	CLK_GATE_SPI,
	PCLK_GATE_SPI,
	CLK_ANDGT_SPI5_ULPPLL,
	CLK_DIV_SPI5_ULPPLL,
	CLK_ANDGT_SPI5,
	CLK_DIV_SPI5,
	CLK_MUX_SPI5,
	CLK_GATE_SPI5,
	PCLK_GATE_SPI5,
	CLK_ANDGT_32KPLL_PCIEAUX,
	CLK_DIV_32KPLL_PCIEAUX,
	CLK_MUX_PCIEAUX,
	CLK_GATE_HSDT0_PCIEAUX,
	CLK_GATE_PCIEAUX,
	PCLK_GATE_RTC,
	CLK_ANDGT_BLPWM2,
	CLK_DIV_BLPWM2,
	CLK_GATE_BLPWM2,
	PCLK_GATE_SYSCNT,
	CLK_GATE_SYSCNT,
	CLKMUX_SYSCNT,
	CLKGT_ASP_CODEC,
	CLKDIV_ASP_CODEC,
	CLK_GATE_ASP_CODEC,
	CLK_ASP_CODEC,
	CLK_GATE_ASP_SUBSYS,
	CLK_MUX_ASP_PLL,
	CLK_AO_ASP_32KPLL_MUX,
	CLK_GATE_ASP_TCXO,
	CLK_GATE_DP_AUDIO_PLL,
	CLKDIV_DP_AUDIO_PLL_AO,
	CLKGT_DP_AUDIO_PLL_AO,
	CLK_MUX_AO_CAMERA,
	CLK_ANDGT_AO_CAMERA,
	CLK_DIV_AO_CAMERA,
	CLK_GATE_AO_CAMERA,
	CLK_MUX_AO_CAMERA1,
	CLK_ANDGT_AO_CAMERA1,
	CLK_DIV_AO_CAMERA1,
	CLK_GATE_AO_CAMERA1,
	CLK_GATE_ISP_SNCLK0,
	CLK_ISP_SNCLK_MUX0,
	CLK_ISP_SNCLK_PMUX0,
	CLK_ISP_SNCLK_DIV0,
	CLK_ANDGT_ISP_SNCLK0,
	CLK_GATE_ISP_SNCLK2,
	CLK_ISP_SNCLK_MUX2,
	CLK_ISP_SNCLK_PMUX2,
	CLK_ISP_SNCLK_DIV2,
	CLK_ANDGT_ISP_SNCLK2,
	CLK_GATE_ISP_SNCLK3,
	CLK_ISP_SNCLK_MUX3,
	CLK_ISP_SNCLK_PMUX3,
	CLK_ISP_SNCLK_DIV3,
	CLK_ANDGT_ISP_SNCLK3,
	CLK_ISP_CAM_DIV,
	CLK_ANDGT_ISP_SNCLK,
	PCLK_GATE_AO_LOADMONITOR,
	CLK_GATE_AO_LOADMONITOR,
	CLK_DIV_AO_LOADMONITOR,
	CLK_GT_AO_LOADMONITOR,
	CLK_MUX_OUT0,
	CLK_ANDGT_OUT0,
	CLK_DIV_OUT0,
	CLK_GATE_OUT0,
	CLK_SIF_OUT,
};

/* clk_media1_crg */
enum clk_media1_crg {
	CLK_MUX_VIVOBUS,
	CLK_GATE_VIVOBUS_ANDGT,
	CLK_DIV_VIVOBUS,
	CLK_GATE_VIVOBUS,
	CLK_GATE_ATDIV_VIVO,
	CLK_GATE_ATDIV_VDEC,
	CLK_GATE_ATDIV_VENC,
};

/* clk_media2_crg */
enum clk_media2_crg {
	CLK_GATE_VCODECBUS,
	CLK_GATE_VCODECBUS2DDR,
	CLK_DIV_VCODECBUS,
	CLK_GATE_VCODECBUS_GT,
	CLK_MUX_VCODECBUS,
	CLK_GATE_ISP_SYS,
	CLK_MUX_ISPCPU,
	CLK_ANDGT_ISPCPU,
	CLK_DIV_ISPCPU,
	CLK_GATE_ISPCPUFREQ,
	CLK_DIV_ISP_I2C,
	CLK_GATE_ISP_I2C,
	CLK_DIV_ISP_I3C,
	CLK_GATE_ISP_I3C,
	CLK_GATE_AUTODIV_VCODECBUS,
};

/* clk_pctrl */
/* clk_xfreqclk */
enum clk_xfreqclk {
	CLK_CLUSTER0,
	CLK_CLUSTER1,
	CLK_G3D0,
	CLK_DDRC_FREQ0,
	CLK_DDRC_MAX0,
	CLK_DDRC_MIN0,
	CLK_L1BUS_MIN0,
};

/* clk_pmuctrl */
enum clk_pmuctrl {
	CLK_GATE_ABB_192,
	CLK_PMU32KA,
	CLK_PMU32KB,
	CLK_UWB_32K,
	CLK_RF0,
	CLK_SERDES,
	CLK_WIFI,
	CLK_NFC,
};

/* clk_interactive */
enum clk_interactive {
	CLK_TCXO_VOTE,
};

/* clk_dvfs */
enum clk_dvfs {
	CLK_GATE_EDC0_M1,
	CLK_GATE_VDEC_M1,
	CLK_GATE_VENC_M1,
	CLK_GATE_ISPFUNC_P,
	CLK_GATE_IPP_P,
	CLK_GATE_PFA_TFT,
	CLK_GATE_PFA,
	CLK_GATE_EDC0,
	CLK_GATE_VDEC,
	CLK_GATE_VENC,
	CLK_GATE_IPP,
	CLK_GATE_ISPCPU,
	CLK_GATE_ISPFUNC,
};

/* clk_fast_dvfs_media1 */
enum clk_fast_dvfs_media1 {
	CLK_GATE_EDC0FREQ,
	CLK_GATE_VDECFREQ,
	CLK_GATE_VENCFREQ,
};

/* clk_fast_dvfs_media2 */
enum clk_fast_dvfs_media2 {
	CLK_GATE_ISPFUNCFREQ,
	CLK_GATE_IPPFREQ,
};

#endif /* __CLOCK_H */
