
---------- Begin Simulation Statistics ----------
final_tick                                 3063621000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 165335                       # Simulator instruction rate (inst/s)
host_mem_usage                                 651364                       # Number of bytes of host memory used
host_op_rate                                   190425                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.17                       # Real time elapsed on the host
host_tick_rate                            18111325861                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       27943                       # Number of instructions simulated
sim_ops                                         32208                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003064                       # Number of seconds simulated
sim_ticks                                  3063621000                       # Number of ticks simulated
system.cpu.Branches                              5593                       # Number of branches fetched
system.cpu.committedInsts                       27943                       # Number of instructions committed
system.cpu.committedOps                         32208                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                          6127242                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               6127241.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads               111977                       # number of times the CC registers were read
system.cpu.num_cc_register_writes               16725                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts         3929                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                        1022                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses                 27891                       # Number of integer alu accesses
system.cpu.num_int_insts                        27891                       # number of integer instructions
system.cpu.num_int_register_reads               44694                       # number of times the integer registers were read
system.cpu.num_int_register_writes              19457                       # number of times the integer registers were written
system.cpu.num_load_insts                        5196                       # Number of load instructions
system.cpu.num_mem_refs                          9943                       # number of memory refs
system.cpu.num_store_insts                       4747                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                  42                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                 13                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                     22344     68.65%     68.65% # Class of executed instruction
system.cpu.op_class::IntMult                      242      0.74%     69.39% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     69.39% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     69.39% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     69.39% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     69.39% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     69.39% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     69.39% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     69.39% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     69.39% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     69.39% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     69.39% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     69.39% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     69.39% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     69.39% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     69.39% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     69.39% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     69.39% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     69.39% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     69.39% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     69.39% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     69.39% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     69.39% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     69.39% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     69.39% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     69.39% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     69.39% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     69.39% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                 21      0.06%     69.45% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     69.45% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     69.45% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     69.45% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     69.45% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     69.45% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     69.45% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     69.45% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     69.45% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     69.45% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     69.45% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     69.45% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     69.45% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     69.45% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     69.45% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     69.45% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     69.45% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     69.45% # Class of executed instruction
system.cpu.op_class::MemRead                     5196     15.96%     85.42% # Class of executed instruction
system.cpu.op_class::MemWrite                    4747     14.58%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                      32550                       # Class of executed instruction
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3063621000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3063621000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3063621000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3063621000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   3063621000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.cpu.inst::samples     32754.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4804.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004158740250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            6                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            6                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               80219                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 90                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       37842                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       4578                       # Number of write requests accepted
system.mem_ctrls.readBursts                     37842                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     4578                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    412                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4450                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      28.26                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                   622                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                    73                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                 36089                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                  1058                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                  154                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                   53                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                 4140                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                  231                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   37392                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples            6                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    5409.333333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   2363.109960                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   9101.382042                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            1     16.67%     16.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            2     33.33%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            2     33.33%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::23552-24063            1     16.67%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             6                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            6                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                6    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             6                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   26368                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  153588                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                18668                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     50.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      6.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    3063453000                       # Total gap between requests
system.mem_ctrls.avgGap                      72217.19                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       131016                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data        20924                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.cpu.data          385                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 42765080.928744122386                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 6829826.535331883468                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.cpu.data 125668.285992294739                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        32754                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         5088                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.cpu.data         4578                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst   1586817000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    224766000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.cpu.data  44065861000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     48446.51                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     44175.71                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.cpu.data   9625570.34                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       131016                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data        22572                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        153588                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       131016                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       131016                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.cpu.data        18668                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        18668                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        32754                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         5088                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          37842                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.cpu.data         4578                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          4578                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     42765081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      7367752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         50132833                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     42765081                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     42765081                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.cpu.data      6093443                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         6093443                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     42765081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     13461195                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        56226276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                37430                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                  96                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         4183                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2149                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          877                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         9391                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3107                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2729                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        11033                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         3961                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            1                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            8                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3           30                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4           17                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5           21                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           15                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               829045500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             187150000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1811583000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                22149.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           48399.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                   2                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                 78                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate             0.01                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           81.25                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        37446                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean    64.136730                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    64.042573                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev     8.469902                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        37431     99.96%     99.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255            5      0.01%     99.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383            2      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511            3      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639            3      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        37446                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2395520                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten               6144                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              781.924396                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                2.005470                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    6.12                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                6.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate                0.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3063621000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy               0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy               0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy              0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy             0                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower            0                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    649355160                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    165690000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   2248575840                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3063621000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               37739                       # Transaction distribution
system.membus.trans_dist::ReadResp              37813                       # Transaction distribution
system.membus.trans_dist::WriteReq               4504                       # Transaction distribution
system.membus.trans_dist::WriteResp              4504                       # Transaction distribution
system.membus.trans_dist::SoftPFReq                29                       # Transaction distribution
system.membus.trans_dist::SoftPFResp               29                       # Transaction distribution
system.membus.trans_dist::LoadLockedReq            74                       # Transaction distribution
system.membus.trans_dist::StoreCondReq             74                       # Transaction distribution
system.membus.trans_dist::StoreCondResp            74                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port        65508                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port        19332                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  84840                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port       131016                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port        41240                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  172256                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             42420                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   42420    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               42420                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3063621000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            46998000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           90072000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.9                       # Layer utilization (%)
system.membus.respLayer2.occupancy           18261000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
