{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1561643505129 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DirectDigitalSynthesizer EP2C5Q208C8 " "Selected device EP2C5Q208C8 for design \"DirectDigitalSynthesizer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1561643505160 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1561643505201 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1561643505201 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1561643505276 ""}
{ "Info" "IFITCC_FITCC_QIC_PARTITION_SUMMARY" "36.72 1 0 4 " "Fitter is preserving placement for 36.72 percent of the design from 1 Post-Fit partitions and 0 imported partitions of 4 total partitions" {  } {  } 0 171122 "Fitter is preserving placement for %1!s! percent of the design from %2!d! Post-Fit partitions and %3!d! imported partitions of %4!d! total partitions" 0 0 "Fitter" 0 -1 1561643505528 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Device EP2C5Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1561643505550 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208C8 " "Device EP2C8Q208C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1561643505550 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Device EP2C8Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1561643505550 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1561643505550 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "c:/programfiles/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/m1899/Desktop/DDSProject/" { { 0 { 0 ""} 0 2792 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1561643505550 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "c:/programfiles/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/13.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/m1899/Desktop/DDSProject/" { { 0 { 0 ""} 0 2793 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1561643505550 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 108 " "Pin ~LVDS41p/nCEO~ is reserved at location 108" {  } { { "c:/programfiles/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/13.0/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/m1899/Desktop/DDSProject/" { { 0 { 0 ""} 0 2794 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1561643505550 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1561643505550 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1561643505565 ""}
{ "Info" "IFMAG_FMAG_ENA_REGISTER_MODE_NONE_FROM_NON_DQS_IO" "ClockGenerator:C1\|Step\[31\]~1clkctrl 0 ClockGenerator:C1\|Step\[31\]~1 " "Clock Control Block ClockGenerator:C1\|Step\[31\]~1clkctrl has its enable register mode parameter set to NONE, but its inclk\[0\] port is driven by block ClockGenerator:C1\|Step\[31\]~1. De-asserting the ena signal on the Clock Control during a high-pulse of the specified clock input signal can cause a glitch on the clock output." {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 -1 0 } } { "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClockGenerator:C1|Step[31]~1clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/m1899/Desktop/DDSProject/" { { 0 { 0 ""} 0 1174 9224 9983 0}  }  } }  } 0 172077 "Clock Control Block %1!s! has its enable register mode parameter set to NONE, but its inclk\[%2!d!\] port is driven by block %3!s!. De-asserting the ena signal on the Clock Control during a high-pulse of the specified clock input signal can cause a glitch on the clock output." 0 0 "Fitter" 0 -1 1561643505597 ""}
{ "Info" "IFMAG_FMAG_ENA_REGISTER_MODE_NONE_FROM_NON_DQS_IO" "Button:B1\|PWMDuty\[31\]~0clkctrl 0 Button:B1\|PWMDuty\[31\]~0 " "Clock Control Block Button:B1\|PWMDuty\[31\]~0clkctrl has its enable register mode parameter set to NONE, but its inclk\[0\] port is driven by block Button:B1\|PWMDuty\[31\]~0. De-asserting the ena signal on the Clock Control during a high-pulse of the specified clock input signal can cause a glitch on the clock output." {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 61 -1 0 } } { "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Button:B1|PWMDuty[31]~0clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/m1899/Desktop/DDSProject/" { { 0 { 0 ""} 0 1175 9224 9983 0}  }  } }  } 0 172077 "Clock Control Block %1!s! has its enable register mode parameter set to NONE, but its inclk\[%2!d!\] port is driven by block %3!s!. De-asserting the ena signal on the Clock Control during a high-pulse of the specified clock input signal can cause a glitch on the clock output." 0 0 "Fitter" 0 -1 1561643505597 ""}
{ "Info" "IFMAG_FMAG_ENA_REGISTER_MODE_NONE_FROM_NON_DQS_IO" "phase:phaseControler\|phase\[31\]~0clkctrl 0 phase:phaseControler\|phase\[31\]~0 " "Clock Control Block phase:phaseControler\|phase\[31\]~0clkctrl has its enable register mode parameter set to NONE, but its inclk\[0\] port is driven by block phase:phaseControler\|phase\[31\]~0. De-asserting the ena signal on the Clock Control during a high-pulse of the specified clock input signal can cause a glitch on the clock output." {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 -1 0 } } { "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { phase:phaseControler|phase[31]~0clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/m1899/Desktop/DDSProject/" { { 0 { 0 ""} 0 1176 9224 9983 0}  }  } }  } 0 172077 "Clock Control Block %1!s! has its enable register mode parameter set to NONE, but its inclk\[%2!d!\] port is driven by block %3!s!. De-asserting the ena signal on the Clock Control during a high-pulse of the specified clock input signal can cause a glitch on the clock output." 0 0 "Fitter" 0 -1 1561643505597 ""}
{ "Info" "IFMAG_FMAG_ENA_REGISTER_MODE_NONE_FROM_NON_DQS_IO" "clk~clkctrl 0 clk " "Clock Control Block clk~clkctrl has its enable register mode parameter set to NONE, but its inclk\[0\] port is driven by block clk. De-asserting the ena signal on the Clock Control during a high-pulse of the specified clock input signal can cause a glitch on the clock output." {  } { { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 1 0 0 } } { "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/m1899/Desktop/DDSProject/" { { 0 { 0 ""} 0 1177 9224 9983 0}  }  } }  } 0 172077 "Clock Control Block %1!s! has its enable register mode parameter set to NONE, but its inclk\[%2!d!\] port is driven by block %3!s!. De-asserting the ena signal on the Clock Control during a high-pulse of the specified clock input signal can cause a glitch on the clock output." 0 0 "Fitter" 0 -1 1561643505597 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "99 " "TimeQuest Timing Analyzer is analyzing 99 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1561643505797 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1561643505797 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1561643505797 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1561643505797 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1561643505797 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DirectDigitalSynthesizer.sdc " "Synopsys Design Constraints File file not found: 'DirectDigitalSynthesizer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1561643505797 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561643505797 "|top|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FreqPhaseSelect " "Node: FreqPhaseSelect was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561643505797 "|top|FreqPhaseSelect"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reset " "Node: reset was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561643505813 "|top|reset"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Button:B1\|Phaseadd " "Node: Button:B1\|Phaseadd was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561643505813 "|top|Button:B1|Phaseadd"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1561643505813 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1561643505813 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1561643505813 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1561643505813 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1561643505813 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "Button:B1\|PWMDuty\[31\]~0  " "Promoted node Button:B1\|PWMDuty\[31\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "Button:B1\|PWMDuty\[31\]~0clkctrl Global Clock " "Promoted Button:B1\|PWMDuty\[31\]~0clkctrl to use location or clock signal Global Clock" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 61 -1 0 } } { "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Button:B1|PWMDuty[31]~0clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/m1899/Desktop/DDSProject/" { { 0 { 0 ""} 0 1175 9224 9983 0}  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1561643505851 ""}  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 61 -1 0 } } { "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Button:B1|PWMDuty[31]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/m1899/Desktop/DDSProject/" { { 0 { 0 ""} 0 536 9224 9983 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561643505851 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "clk (placed in PIN 132 (CLK4, LVDSCLK2p, Input)) " "Promoted node clk (placed in PIN 132 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "clk~clkctrl Global Clock CLKCTRL_G6 " "Promoted clk~clkctrl to use location or clock signal Global Clock CLKCTRL_G6" {  } { { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 1 0 0 } } { "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/m1899/Desktop/DDSProject/" { { 0 { 0 ""} 0 1177 9224 9983 0}  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1561643505851 ""}  } { { "c:/programfiles/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/13.0/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/programfiles/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 1 0 0 } } { "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/m1899/Desktop/DDSProject/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561643505851 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "ClockGenerator:C1\|Step\[31\]~1  " "Promoted node ClockGenerator:C1\|Step\[31\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "ClockGenerator:C1\|Step\[31\]~1clkctrl Global Clock " "Promoted ClockGenerator:C1\|Step\[31\]~1clkctrl to use location or clock signal Global Clock" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 -1 0 } } { "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClockGenerator:C1|Step[31]~1clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/m1899/Desktop/DDSProject/" { { 0 { 0 ""} 0 1174 9224 9983 0}  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1561643505851 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 -1 0 } } { "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClockGenerator:C1|Step[31]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/m1899/Desktop/DDSProject/" { { 0 { 0 ""} 0 788 9224 9983 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561643505851 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "phase:phaseControler\|phase\[31\]~0  " "Promoted node phase:phaseControler\|phase\[31\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "phase:phaseControler\|phase\[31\]~0clkctrl Global Clock " "Promoted phase:phaseControler\|phase\[31\]~0clkctrl to use location or clock signal Global Clock" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 -1 0 } } { "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { phase:phaseControler|phase[31]~0clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/m1899/Desktop/DDSProject/" { { 0 { 0 ""} 0 1176 9224 9983 0}  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1561643505851 ""}  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 -1 0 } } { "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { phase:phaseControler|phase[31]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/m1899/Desktop/DDSProject/" { { 0 { 0 ""} 0 714 9224 9983 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561643505851 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "altera_internal_jtag~TCKUTAPclkctrl Global Clock " "Automatically promoted altera_internal_jtag~TCKUTAPclkctrl to use location or clock signal Global Clock" {  } { { "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/m1899/Desktop/DDSProject/" { { 0 { 0 ""} 0 1202 9224 9983 0}  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1561643505851 ""}  } { { "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/m1899/Desktop/DDSProject/" { { 0 { 0 ""} 0 1190 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561643505851 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1561643505851 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~2 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~2" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/programfiles/altera/13.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/m1899/Desktop/DDSProject/" { { 0 { 0 ""} 0 2379 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1561643505851 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~3 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~3" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/programfiles/altera/13.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/m1899/Desktop/DDSProject/" { { 0 { 0 ""} 0 2439 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1561643505851 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/programfiles/altera/13.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/m1899/Desktop/DDSProject/" { { 0 { 0 ""} 0 1676 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1561643505851 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1561643505851 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/programfiles/altera/13.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/m1899/Desktop/DDSProject/" { { 0 { 0 ""} 0 2019 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561643505851 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1561643505866 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/programfiles/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/m1899/Desktop/DDSProject/" { { 0 { 0 ""} 0 1516 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1561643505866 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/programfiles/altera/13.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/m1899/Desktop/DDSProject/" { { 0 { 0 ""} 0 2268 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1561643505866 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1561643505866 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/programfiles/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/programfiles/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/m1899/Desktop/DDSProject/" { { 0 { 0 ""} 0 1310 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561643505866 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1561643505866 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/programfiles/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/m1899/Desktop/DDSProject/" { { 0 { 0 ""} 0 1413 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1561643505866 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/programfiles/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/m1899/Desktop/DDSProject/" { { 0 { 0 ""} 0 1414 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1561643505866 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/programfiles/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/m1899/Desktop/DDSProject/" { { 0 { 0 ""} 0 1517 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1561643505866 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1561643505866 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/programfiles/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/m1899/Desktop/DDSProject/" { { 0 { 0 ""} 0 1219 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561643505866 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1561643505998 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1561643505998 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1561643505998 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1561643506014 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1561643506014 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1561643506014 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1561643506014 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1561643506014 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1561643506014 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1561643506014 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1561643506014 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561643506051 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1561643506430 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561643506669 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1561643506669 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1561643506985 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561643506985 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1561643507133 ""}
{ "Info" "IFITAPI_FITAPI_VPR_RCF_NUM_ROUTES_CONSTRAINED" "38.27 " "Router is attempting to preserve 38.27 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." {  } {  } 0 170239 "Router is attempting to preserve %1!s! percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." 0 0 "Fitter" 0 -1 1561643507371 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y0 X13_Y14 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } { { "loc" "" { Generic "C:/Users/m1899/Desktop/DDSProject/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} 0 0 14 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1561643508875 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1561643508875 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561643508960 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1561643508960 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1561643508960 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1561643508960 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.25 " "Total time spent on timing analysis during the Fitter is 0.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1561643509007 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1561643509007 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "16 " "Found 16 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SignalOut\[0\] 0 " "Pin \"SignalOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561643509023 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SignalOut\[1\] 0 " "Pin \"SignalOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561643509023 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SignalOut\[2\] 0 " "Pin \"SignalOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561643509023 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SignalOut\[3\] 0 " "Pin \"SignalOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561643509023 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SignalOut\[4\] 0 " "Pin \"SignalOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561643509023 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SignalOut\[5\] 0 " "Pin \"SignalOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561643509023 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SignalOut\[6\] 0 " "Pin \"SignalOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561643509023 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SignalOut\[7\] 0 " "Pin \"SignalOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561643509023 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SignalOut\[8\] 0 " "Pin \"SignalOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561643509023 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SignalOut\[9\] 0 " "Pin \"SignalOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561643509023 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SignalOut\[10\] 0 " "Pin \"SignalOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561643509023 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SignalOut\[11\] 0 " "Pin \"SignalOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561643509023 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SignalOut\[12\] 0 " "Pin \"SignalOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561643509023 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SignalOut\[13\] 0 " "Pin \"SignalOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561643509023 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SignalOut\[14\] 0 " "Pin \"SignalOut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561643509023 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SignalOut\[15\] 0 " "Pin \"SignalOut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561643509023 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1561643509023 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1561643509212 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1561643509286 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1561643509467 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561643509622 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1561643509637 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1561643509684 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/m1899/Desktop/DDSProject/output_files/DirectDigitalSynthesizer.fit.smsg " "Generated suppressed messages file C:/Users/m1899/Desktop/DDSProject/output_files/DirectDigitalSynthesizer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1561643509838 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5257 " "Peak virtual memory: 5257 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1561643510302 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 27 21:51:50 2019 " "Processing ended: Thu Jun 27 21:51:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1561643510302 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1561643510302 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1561643510302 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1561643510302 ""}
