INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 17:06:37 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.002ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.635ns period=7.270ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.635ns period=7.270ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.270ns  (clk rise@7.270ns - clk rise@0.000ns)
  Data Path Delay:        6.913ns  (logic 2.061ns (29.815%)  route 4.852ns (70.185%))
  Logic Levels:           21  (CARRY4=9 LUT3=4 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.753 - 7.270 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2492, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X43Y196        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y196        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/Q
                         net (fo=52, routed)          0.429     1.153    lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q
    SLICE_X42Y195        LUT5 (Prop_lut5_I0_O)        0.043     1.196 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7/O
                         net (fo=1, routed)           0.000     1.196    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7_n_0
    SLICE_X42Y195        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     1.442 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.442    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X42Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.492 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.492    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X42Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.542 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.542    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3_n_0
    SLICE_X42Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.592 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_15_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.592    lsq1/handshake_lsq_lsq1_core/ldq_alloc_15_q_reg_i_3_n_0
    SLICE_X42Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.642 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.001     1.642    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4_n_0
    SLICE_X42Y200        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     1.750 f  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4/O[2]
                         net (fo=6, routed)           0.293     2.043    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4_n_5
    SLICE_X43Y201        LUT3 (Prop_lut3_I0_O)        0.126     2.169 r  lsq1/handshake_lsq_lsq1_core/dataReg[30]_i_14/O
                         net (fo=32, routed)          0.589     2.758    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/oldest_entry_allocated_per_port_6
    SLICE_X42Y205        LUT6 (Prop_lut6_I0_O)        0.043     2.801 r  lsq1/handshake_lsq_lsq1_core/dataReg[9]_i_6/O
                         net (fo=1, routed)           0.521     3.322    lsq1/handshake_lsq_lsq1_core/dataReg[9]_i_6_n_0
    SLICE_X46Y204        LUT6 (Prop_lut6_I4_O)        0.043     3.365 r  lsq1/handshake_lsq_lsq1_core/dataReg[9]_i_1/O
                         net (fo=2, routed)           0.267     3.632    load2/data_tehb/control/lsq1_ldData_0[9]
    SLICE_X47Y204        LUT3 (Prop_lut3_I2_O)        0.043     3.675 r  load2/data_tehb/control/level4_c1[12]_i_2/O
                         net (fo=9, routed)           0.712     4.388    load2/data_tehb/control/level4_c1[12]_i_2_n_0
    SLICE_X52Y204        LUT6 (Prop_lut6_I0_O)        0.043     4.431 r  load2/data_tehb/control/ltOp_carry__2_i_31/O
                         net (fo=1, routed)           0.232     4.663    load2/data_tehb/control/ltOp_carry__2_i_31_n_0
    SLICE_X51Y205        LUT6 (Prop_lut6_I5_O)        0.043     4.706 r  load2/data_tehb/control/ltOp_carry__2_i_10/O
                         net (fo=5, routed)           0.362     5.068    load1/data_tehb/control/signR_c1_reg_3
    SLICE_X50Y205        LUT3 (Prop_lut3_I1_O)        0.043     5.111 r  load1/data_tehb/control/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     5.111    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X50Y205        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     5.284 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.284    addf0/operator/ltOp_carry__2_n_0
    SLICE_X50Y206        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     5.406 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=77, routed)          0.359     5.765    load2/data_tehb/control/CO[0]
    SLICE_X49Y206        LUT4 (Prop_lut4_I3_O)        0.133     5.898 r  load2/data_tehb/control/i__carry_i_4/O
                         net (fo=1, routed)           0.000     5.898    addf0/operator/ps_c1_reg[3][0]
    SLICE_X49Y206        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.232     6.130 r  addf0/operator/_inferred__1/i__carry/O[2]
                         net (fo=2, routed)           0.420     6.550    addf0/operator/RightShifterComponent/O[1]
    SLICE_X48Y207        LUT4 (Prop_lut4_I0_O)        0.118     6.668 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=8, routed)           0.188     6.855    load2/data_tehb/control/ps_c1_reg[3]
    SLICE_X48Y208        LUT5 (Prop_lut5_I0_O)        0.043     6.898 f  load2/data_tehb/control/level4_c1[9]_i_4/O
                         net (fo=11, routed)          0.175     7.073    load2/data_tehb/control/level4_c1[9]_i_4_n_0
    SLICE_X49Y208        LUT3 (Prop_lut3_I1_O)        0.043     7.116 r  load2/data_tehb/control/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.304     7.421    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X51Y209        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.270     7.270 r  
                                                      0.000     7.270 r  clk (IN)
                         net (fo=2492, unset)         0.483     7.753    addf0/operator/RightShifterComponent/clk
    SLICE_X51Y209        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/C
                         clock pessimism              0.000     7.753    
                         clock uncertainty           -0.035     7.717    
    SLICE_X51Y209        FDRE (Setup_fdre_C_R)       -0.295     7.422    addf0/operator/RightShifterComponent/level4_c1_reg[10]
  -------------------------------------------------------------------
                         required time                          7.422    
                         arrival time                          -7.421    
  -------------------------------------------------------------------
                         slack                                  0.002    




