{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1737658061596 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737658061596 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 23 19:47:41 2025 " "Processing started: Thu Jan 23 19:47:41 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737658061596 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1737658061596 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Parser_UDP_datagrama -c Parser_UDP_datagrama " "Command: quartus_sta Parser_UDP_datagrama -c Parser_UDP_datagrama" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1737658061596 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1737658061815 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1737658062128 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1737658062128 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1737658062207 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1737658062207 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1737658062442 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Parser_UDP_datagrama.sdc " "Synopsys Design Constraints File file not found: 'Parser_UDP_datagrama.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1737658062489 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1737658062489 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1737658062489 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name s_state.DATA s_state.DATA " "create_clock -period 1.000 -name s_state.DATA s_state.DATA" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1737658062489 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737658062489 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "next_counter\[31\]~64\|combout " "Node \"next_counter\[31\]~64\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737658062489 ""} { "Warning" "WSTA_SCC_NODE" "Add0~61\|datad " "Node \"Add0~61\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737658062489 ""} { "Warning" "WSTA_SCC_NODE" "Add0~61\|combout " "Node \"Add0~61\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737658062489 ""} { "Warning" "WSTA_SCC_NODE" "next_counter\[31\]~64\|datad " "Node \"next_counter\[31\]~64\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737658062489 ""}  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 -1 0 } } { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 53 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1737658062489 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~59\|combout " "Node \"Add0~59\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737658062489 ""} { "Warning" "WSTA_SCC_NODE" "Add0~59\|datab " "Node \"Add0~59\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737658062489 ""}  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 53 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1737658062489 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~57\|dataa " "Node \"Add0~57\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737658062489 ""} { "Warning" "WSTA_SCC_NODE" "Add0~57\|combout " "Node \"Add0~57\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737658062489 ""}  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 53 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1737658062489 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~55\|datab " "Node \"Add0~55\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737658062489 ""} { "Warning" "WSTA_SCC_NODE" "Add0~55\|combout " "Node \"Add0~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737658062489 ""}  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 53 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1737658062489 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~53\|combout " "Node \"Add0~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737658062489 ""} { "Warning" "WSTA_SCC_NODE" "Add0~53\|dataa " "Node \"Add0~53\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737658062489 ""}  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 53 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1737658062489 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~51\|datab " "Node \"Add0~51\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737658062489 ""} { "Warning" "WSTA_SCC_NODE" "Add0~51\|combout " "Node \"Add0~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737658062489 ""}  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 53 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1737658062489 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~49\|datab " "Node \"Add0~49\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737658062505 ""} { "Warning" "WSTA_SCC_NODE" "Add0~49\|combout " "Node \"Add0~49\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737658062505 ""}  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 53 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1737658062505 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~47\|datab " "Node \"Add0~47\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737658062505 ""} { "Warning" "WSTA_SCC_NODE" "Add0~47\|combout " "Node \"Add0~47\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737658062505 ""}  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 53 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1737658062505 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~45\|datab " "Node \"Add0~45\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737658062505 ""} { "Warning" "WSTA_SCC_NODE" "Add0~45\|combout " "Node \"Add0~45\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737658062505 ""}  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 53 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1737658062505 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~43\|dataa " "Node \"Add0~43\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737658062505 ""} { "Warning" "WSTA_SCC_NODE" "Add0~43\|combout " "Node \"Add0~43\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737658062505 ""}  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 53 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1737658062505 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~41\|dataa " "Node \"Add0~41\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737658062505 ""} { "Warning" "WSTA_SCC_NODE" "Add0~41\|combout " "Node \"Add0~41\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737658062505 ""}  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 53 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1737658062505 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~39\|datab " "Node \"Add0~39\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737658062505 ""} { "Warning" "WSTA_SCC_NODE" "Add0~39\|combout " "Node \"Add0~39\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737658062505 ""}  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 53 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1737658062505 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~37\|dataa " "Node \"Add0~37\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737658062505 ""} { "Warning" "WSTA_SCC_NODE" "Add0~37\|combout " "Node \"Add0~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737658062505 ""}  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 53 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1737658062505 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~35\|combout " "Node \"Add0~35\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737658062505 ""} { "Warning" "WSTA_SCC_NODE" "Add0~35\|dataa " "Node \"Add0~35\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737658062505 ""}  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 53 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1737658062505 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~33\|datab " "Node \"Add0~33\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737658062505 ""} { "Warning" "WSTA_SCC_NODE" "Add0~33\|combout " "Node \"Add0~33\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737658062505 ""}  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 53 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1737658062505 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~31\|combout " "Node \"Add0~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737658062505 ""} { "Warning" "WSTA_SCC_NODE" "Add0~31\|dataa " "Node \"Add0~31\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737658062505 ""}  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 53 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1737658062505 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~29\|dataa " "Node \"Add0~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737658062505 ""} { "Warning" "WSTA_SCC_NODE" "Add0~29\|combout " "Node \"Add0~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737658062505 ""}  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 53 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1737658062505 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~27\|datab " "Node \"Add0~27\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737658062505 ""} { "Warning" "WSTA_SCC_NODE" "Add0~27\|combout " "Node \"Add0~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737658062505 ""}  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 53 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1737658062505 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~25\|dataa " "Node \"Add0~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737658062505 ""} { "Warning" "WSTA_SCC_NODE" "Add0~25\|combout " "Node \"Add0~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737658062505 ""}  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 53 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1737658062505 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~23\|datab " "Node \"Add0~23\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737658062505 ""} { "Warning" "WSTA_SCC_NODE" "Add0~23\|combout " "Node \"Add0~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737658062505 ""}  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 53 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1737658062505 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~21\|dataa " "Node \"Add0~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737658062505 ""} { "Warning" "WSTA_SCC_NODE" "Add0~21\|combout " "Node \"Add0~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737658062505 ""}  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 53 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1737658062505 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~19\|combout " "Node \"Add0~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737658062505 ""} { "Warning" "WSTA_SCC_NODE" "Add0~19\|datab " "Node \"Add0~19\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737658062505 ""}  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 53 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1737658062505 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~17\|combout " "Node \"Add0~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737658062505 ""} { "Warning" "WSTA_SCC_NODE" "Add0~17\|dataa " "Node \"Add0~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737658062505 ""}  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 53 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1737658062505 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~15\|datab " "Node \"Add0~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737658062505 ""} { "Warning" "WSTA_SCC_NODE" "Add0~15\|combout " "Node \"Add0~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737658062505 ""}  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 53 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1737658062505 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~13\|datab " "Node \"Add0~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737658062505 ""} { "Warning" "WSTA_SCC_NODE" "Add0~13\|combout " "Node \"Add0~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737658062505 ""}  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 53 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1737658062505 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~11\|dataa " "Node \"Add0~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737658062505 ""} { "Warning" "WSTA_SCC_NODE" "Add0~11\|combout " "Node \"Add0~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737658062505 ""}  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 53 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1737658062505 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~9\|dataa " "Node \"Add0~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737658062505 ""} { "Warning" "WSTA_SCC_NODE" "Add0~9\|combout " "Node \"Add0~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737658062505 ""}  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 53 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1737658062505 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~7\|datab " "Node \"Add0~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737658062505 ""} { "Warning" "WSTA_SCC_NODE" "Add0~7\|combout " "Node \"Add0~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737658062505 ""}  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 53 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1737658062505 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~5\|dataa " "Node \"Add0~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737658062505 ""} { "Warning" "WSTA_SCC_NODE" "Add0~5\|combout " "Node \"Add0~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737658062505 ""}  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 53 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1737658062505 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~3\|datab " "Node \"Add0~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737658062505 ""} { "Warning" "WSTA_SCC_NODE" "Add0~3\|combout " "Node \"Add0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737658062505 ""}  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 53 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1737658062505 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~1\|datab " "Node \"Add0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737658062505 ""} { "Warning" "WSTA_SCC_NODE" "Add0~1\|combout " "Node \"Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737658062505 ""} { "Warning" "WSTA_SCC_NODE" "next_counter\[1\]~63\|datac " "Node \"next_counter\[1\]~63\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737658062505 ""} { "Warning" "WSTA_SCC_NODE" "next_counter\[1\]~63\|combout " "Node \"next_counter\[1\]~63\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737658062505 ""}  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 53 -1 0 } } { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1737658062505 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "next_counter\[0\]~62\|combout " "Node \"next_counter\[0\]~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737658062505 ""} { "Warning" "WSTA_SCC_NODE" "next_counter\[0\]~62\|datad " "Node \"next_counter\[0\]~62\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737658062505 ""}  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1737658062505 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1737658062505 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737658062505 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1737658062505 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1737658062536 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1737658062598 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1737658062598 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.762 " "Worst-case setup slack is -8.762" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737658062614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737658062614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.762            -969.554 clk  " "   -8.762            -969.554 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737658062614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.408              -3.233 s_state.DATA  " "   -0.408              -3.233 s_state.DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737658062614 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737658062614 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.356 " "Worst-case hold slack is 0.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737658062645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737658062645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 clk  " "    0.356               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737658062645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.367               0.000 s_state.DATA  " "    0.367               0.000 s_state.DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737658062645 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737658062645 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737658062677 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737658062677 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737658062692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737658062692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -191.000 clk  " "   -3.000            -191.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737658062692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 s_state.DATA  " "    0.408               0.000 s_state.DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737658062692 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737658062692 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1737658062802 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1737658062833 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1737658063459 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737658063569 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1737658063585 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1737658063585 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.780 " "Worst-case setup slack is -7.780" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737658063600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737658063600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.780            -859.501 clk  " "   -7.780            -859.501 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737658063600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.391              -3.105 s_state.DATA  " "   -0.391              -3.105 s_state.DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737658063600 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737658063600 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.310 " "Worst-case hold slack is 0.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737658063600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737658063600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 clk  " "    0.310               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737658063600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 s_state.DATA  " "    0.454               0.000 s_state.DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737658063600 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737658063600 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737658063616 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737658063631 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737658063631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737658063631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -191.000 clk  " "   -3.000            -191.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737658063631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.486               0.000 s_state.DATA  " "    0.486               0.000 s_state.DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737658063631 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737658063631 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1737658063741 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737658063898 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1737658063898 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1737658063898 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.524 " "Worst-case setup slack is -4.524" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737658063909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737658063909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.524            -476.155 clk  " "   -4.524            -476.155 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737658063909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.034               0.000 s_state.DATA  " "    0.034               0.000 s_state.DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737658063909 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737658063909 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737658063914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737658063914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 clk  " "    0.186               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737658063914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 s_state.DATA  " "    0.349               0.000 s_state.DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737658063914 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737658063914 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737658063929 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737658063929 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737658063929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737658063929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -203.312 clk  " "   -3.000            -203.312 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737658063929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388               0.000 s_state.DATA  " "    0.388               0.000 s_state.DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737658063929 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737658063929 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1737658064782 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1737658064797 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 106 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 106 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737658064970 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 23 19:47:44 2025 " "Processing ended: Thu Jan 23 19:47:44 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737658064970 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737658064970 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737658064970 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1737658064970 ""}
