Release 14.5 - xst P.58f (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> 
Reading design: polyDecimDemodFilter2_Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "polyDecimDemodFilter2_Top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "polyDecimDemodFilter2_Top"
Output Format                      : NGC
Target Device                      : xc6slx45-2-fgg484

---- Source Options
Top Module Name                    : polyDecimDemodFilter2_Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/nick/polyDecimDemodFilter2/ipcore_dir/polyDecimator.vhd" into library work
Parsing entity <polyDecimator>.
Parsing architecture <polyDecimator_a> of entity <polydecimator>.
Parsing VHDL file "/home/nick/polyDecimDemodFilter2/ipcore_dir/fifo_clk_to_decim.vhd" into library work
Parsing entity <fifo_clk_to_decim>.
Parsing architecture <fifo_clk_to_decim_a> of entity <fifo_clk_to_decim>.
Parsing VHDL file "/home/nick/polyDecimDemodFilter2/ipcore_dir/ncoTest.vhd" into library work
Parsing entity <ncoTest>.
Parsing architecture <ncoTest_a> of entity <ncotest>.
Parsing VHDL file "/home/nick/polyDecimDemodFilter2/ipcore_dir/mul16by20.vhd" into library work
Parsing entity <mul16by20>.
Parsing architecture <mul16by20_a> of entity <mul16by20>.
Parsing VHDL file "/home/nick/polyDecimDemodFilter2/ipcore_dir/c_mul32by40.vhd" into library work
Parsing entity <c_mul32by40>.
Parsing architecture <c_mul32by40_a> of entity <c_mul32by40>.
Parsing VHDL file "/home/nick/polyDecimDemodFilter2/ipcore_dir/acc40.vhd" into library work
Parsing entity <acc40>.
Parsing architecture <acc40_a> of entity <acc40>.
Parsing VHDL file "/home/nick/polyDecimDemodFilter2/ipcore_dir/block_ram32.vhd" into library work
Parsing entity <block_ram32>.
Parsing architecture <block_ram32_a> of entity <block_ram32>.
Parsing VHDL file "/home/nick/polyDecimDemodFilter2/ipcore_dir/block_ram16.vhd" into library work
Parsing entity <block_ram16>.
Parsing architecture <block_ram16_a> of entity <block_ram16>.
Parsing VHDL file "/home/nick/polyDecimDemodFilter2/ipcore_dir/block_ram50.vhd" into library work
Parsing entity <block_ram50>.
Parsing architecture <block_ram50_a> of entity <block_ram50>.
Parsing VHDL file "/home/nick/polyDecimDemodFilter2/ShiftRegister.vhd" into library work
Parsing entity <ShiftRegister>.
Parsing architecture <arch> of entity <shiftregister>.
Parsing VHDL file "/home/nick/polyDecimDemodFilter2/okLibrary.vhd" into library work
Parsing entity <okHost>.
Parsing architecture <archHost> of entity <okhost>.
Parsing entity <okWireOR>.
Parsing architecture <archWireOR> of entity <okwireor>.
Parsing package <FRONTPANEL>.
Parsing VHDL file "/home/nick/polyDecimDemodFilter2/mac16_top.vhd" into library work
Parsing entity <mac16_top>.
Parsing architecture <arch> of entity <mac16_top>.
Parsing VHDL file "/home/nick/polyDecimDemodFilter2/firFilter_top.vhd" into library work
Parsing entity <firFilter_top>.
Parsing architecture <arch> of entity <firfilter_top>.
Parsing VHDL file "/home/nick/polyDecimDemodFilter2/digitalDemodTest_top.vhd" into library work
Parsing entity <digitalDemodTest_top>.
Parsing architecture <arch> of entity <digitaldemodtest_top>.
WARNING:HDLCompiler:946 - "/home/nick/polyDecimDemodFilter2/digitalDemodTest_top.vhd" Line 62: Actual for formal port aresetn is neither a static name nor a globally static expression
Parsing VHDL file "/home/nick/polyDecimDemodFilter2/clk_div_top.vhd" into library work
Parsing entity <clk_div_top>.
Parsing architecture <arch> of entity <clk_div_top>.
Parsing VHDL file "/home/nick/polyDecimDemodFilter2/butter_quantized_20bit.vhd" into library work
Parsing entity <butter_quantized_20bit>.
Parsing architecture <rtl> of entity <butter_quantized_20bit>.
Parsing VHDL file "/home/nick/polyDecimDemodFilter2/block_ram_probe_top.vhd" into library work
Parsing entity <block_ram_probe>.
Parsing architecture <arch> of entity <block_ram_probe>.
Parsing VHDL file "/home/nick/polyDecimDemodFilter2/polyDecimDemodFilter2_top.vhd" into library work
Parsing entity <polyDecimDemodFilter2_Top>.
Parsing architecture <Behavioral> of entity <polydecimdemodfilter2_top>.
WARNING:HDLCompiler:946 - "/home/nick/polyDecimDemodFilter2/polyDecimDemodFilter2_top.vhd" Line 357: Actual for formal port rd_en is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/nick/polyDecimDemodFilter2/polyDecimDemodFilter2_top.vhd" Line 377: Actual for formal port tvalidin is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/nick/polyDecimDemodFilter2/polyDecimDemodFilter2_top.vhd" Line 411: Actual for formal port reset is neither a static name nor a globally static expression

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <polyDecimDemodFilter2_Top> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "/home/nick/polyDecimDemodFilter2/polyDecimDemodFilter2_top.vhd" Line 64: Using initial value 1 for max_count since it is never assigned
WARNING:HDLCompiler:1127 - "/home/nick/polyDecimDemodFilter2/polyDecimDemodFilter2_top.vhd" Line 162: Assignment to fircoefwriteaddr ignored, since the identifier is never used

Elaborating entity <okHost> (architecture <archHost>) from library <work>.
WARNING:HDLCompiler:89 - "/home/nick/polyDecimDemodFilter2/okLibrary.vhd" Line 40: <fdre> remains a black-box since it has no binding entity.

Elaborating entity <okWireOR> (architecture <archWireOR>) with generics from library <work>.

Elaborating entity <block_ram16> (architecture <block_ram16_a>) from library <work>.

Elaborating entity <block_ram32> (architecture <block_ram32_a>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/nick/polyDecimDemodFilter2/polyDecimDemodFilter2_top.vhd" Line 330: Assignment to throwawaybits ignored, since the identifier is never used

Elaborating entity <firFilter_top> (architecture <arch>) from library <work>.

Elaborating entity <polyDecimator> (architecture <polyDecimator_a>) from library <work>.
WARNING:HDLCompiler:634 - "/home/nick/polyDecimDemodFilter2/firFilter_top.vhd" Line 43: Net <tValidConfig> does not have a driver.
WARNING:HDLCompiler:634 - "/home/nick/polyDecimDemodFilter2/firFilter_top.vhd" Line 45: Net <configData[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/nick/polyDecimDemodFilter2/firFilter_top.vhd" Line 48: Net <tValidReload> does not have a driver.
WARNING:HDLCompiler:634 - "/home/nick/polyDecimDemodFilter2/firFilter_top.vhd" Line 50: Net <tlastReload> does not have a driver.

Elaborating entity <clk_div_top> (architecture <arch>) from library <work>.

Elaborating entity <fifo_clk_to_decim> (architecture <fifo_clk_to_decim_a>) from library <work>.

Elaborating entity <digitalDemodTest_top> (architecture <arch>) with generics from library <work>.
WARNING:HDLCompiler:871 - "/home/nick/polyDecimDemodFilter2/digitalDemodTest_top.vhd" Line 38: Using initial value 2.0 for bit_growth since it is never assigned
WARNING:HDLCompiler:1127 - "/home/nick/polyDecimDemodFilter2/digitalDemodTest_top.vhd" Line 50: Assignment to pad ignored, since the identifier is never used

Elaborating entity <ncoTest> (architecture <ncoTest_a>) from library <work>.

Elaborating entity <mul16by20> (architecture <mul16by20_a>) from library <work>.

Elaborating entity <ShiftRegister> (architecture <arch>) with generics from library <work>.
WARNING:HDLCompiler:746 - "/home/nick/polyDecimDemodFilter2/ShiftRegister.vhd" Line 32: Range is empty (null range)

Elaborating entity <block_ram_probe> (architecture <arch>) with generics from library <work>.

Elaborating entity <butter_quantized_20bit> (architecture <rtl>) from library <work>.

Elaborating entity <ShiftRegister> (architecture <arch>) with generics from library <work>.

Elaborating entity <mac16_top> (architecture <arch>) from library <work>.

Elaborating entity <c_mul32by40> (architecture <c_mul32by40_a>) from library <work>.

Elaborating entity <acc40> (architecture <acc40_a>) from library <work>.
WARNING:HDLCompiler:634 - "/home/nick/polyDecimDemodFilter2/mac16_top.vhd" Line 55: Net <inputA[47]> does not have a driver.

Elaborating entity <block_ram50> (architecture <block_ram50_a>) from library <work>.
WARNING:HDLCompiler:634 - "/home/nick/polyDecimDemodFilter2/polyDecimDemodFilter2_top.vhd" Line 51: Net <acc_padRe[63]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/nick/polyDecimDemodFilter2/polyDecimDemodFilter2_top.vhd" Line 52: Net <acc_padIm[63]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/nick/polyDecimDemodFilter2/polyDecimDemodFilter2_top.vhd" Line 67: Net <wireFIRCoefData[15]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <polyDecimDemodFilter2_Top>.
    Related source file is "/home/nick/polyDecimDemodFilter2/polyDecimDemodFilter2_top.vhd".
INFO:Xst:3210 - "/home/nick/polyDecimDemodFilter2/polyDecimDemodFilter2_top.vhd" line 210: Output port <ep_dataout> of the instance <ep08> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nick/polyDecimDemodFilter2/polyDecimDemodFilter2_top.vhd" line 213: Output port <ep_dataout> of the instance <ep0E> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nick/polyDecimDemodFilter2/polyDecimDemodFilter2_top.vhd" line 350: Output port <full> of the instance <fifo_decim_demod> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nick/polyDecimDemodFilter2/polyDecimDemodFilter2_top.vhd" line 368: Output port <tValidOut_NCO> of the instance <mydigitalDemod> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <acc_padRe<63:50>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <acc_padIm<63:50>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <wireFIRCoefData> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 12-bit register for signal <coefReadAddr>.
    Found 12-bit register for signal <outSigWriteAddr>.
    Found 12-bit register for signal <inSigReadAddr>.
    Found 1-bit register for signal <writeEn_acc>.
    Found 1-bit register for signal <tValidIn_mul>.
    Found 12-bit adder for signal <inSigReadAddr[11]_GND_7_o_add_6_OUT> created at line 272.
    Found 12-bit adder for signal <coefReadAddr[11]_GND_7_o_add_16_OUT> created at line 308.
    Found 12-bit adder for signal <outSigWriteAddr[11]_GND_7_o_add_22_OUT> created at line 446.
    Found 1-bit tristate buffer for signal <i2c_sda> created at line 188
    Found 1-bit tristate buffer for signal <i2c_scl> created at line 189
    Found 12-bit comparator greater for signal <outSigWriteAddr[11]_GND_7_o_LessThan_22_o> created at line 444
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  38 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
	inferred   2 Tristate(s).
Unit <polyDecimDemodFilter2_Top> synthesized.

Synthesizing Unit <okHost>.
    Related source file is "/home/nick/polyDecimDemodFilter2/okLibrary.vhd".
    Set property "IOB = TRUE" for instance <delays[0].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[0].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[0].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[1].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[1].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[1].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[2].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[2].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[2].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[3].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[3].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[3].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[4].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[4].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[4].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[5].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[5].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[5].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[6].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[6].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[6].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[7].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[7].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[7].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[8].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[8].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[8].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[9].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[9].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[9].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[10].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[10].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[10].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[11].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[11].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[11].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[12].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[12].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[12].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[13].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[13].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[13].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[14].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[14].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[14].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[15].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[15].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[15].fdreout1>.
    Summary:
	no macro.
Unit <okHost> synthesized.

Synthesizing Unit <okWireOR>.
    Related source file is "/home/nick/polyDecimDemodFilter2/okLibrary.vhd".
        N = 9
    Summary:
	no macro.
Unit <okWireOR> synthesized.

Synthesizing Unit <firFilter_top>.
    Related source file is "/home/nick/polyDecimDemodFilter2/firFilter_top.vhd".
    Set property "incremental_synthesis = yes".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <runFilter> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reloadCoef> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/nick/polyDecimDemodFilter2/firFilter_top.vhd" line 59: Output port <s_axis_data_tready> of the instance <myfirFilterTest> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nick/polyDecimDemodFilter2/firFilter_top.vhd" line 59: Output port <s_axis_config_tready> of the instance <myfirFilterTest> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nick/polyDecimDemodFilter2/firFilter_top.vhd" line 59: Output port <s_axis_reload_tready> of the instance <myfirFilterTest> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nick/polyDecimDemodFilter2/firFilter_top.vhd" line 59: Output port <event_s_reload_tlast_missing> of the instance <myfirFilterTest> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nick/polyDecimDemodFilter2/firFilter_top.vhd" line 59: Output port <event_s_reload_tlast_unexpected> of the instance <myfirFilterTest> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <configData> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <tValidConfig> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <tValidReload> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <tlastReload> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <firFilter_top> synthesized.

Synthesizing Unit <clk_div_top>.
    Related source file is "/home/nick/polyDecimDemodFilter2/clk_div_top.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <temp_clk>.
    Found 4-bit register for signal <clk_div_counter>.
    Found 4-bit adder for signal <clk_div_counter[3]_GND_278_o_add_0_OUT> created at line 30.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
Unit <clk_div_top> synthesized.

Synthesizing Unit <digitalDemodTest_top>.
    Related source file is "/home/nick/polyDecimDemodFilter2/digitalDemodTest_top.vhd".
        decimFactor = 4
    Set property "incremental_synthesis = yes".
    Summary:
	no macro.
Unit <digitalDemodTest_top> synthesized.

Synthesizing Unit <ShiftRegister_1>.
    Related source file is "/home/nick/polyDecimDemodFilter2/ShiftRegister.vhd".
        n = 1
    Set property "incremental_synthesis = yes".
    Found 1-bit register for signal <reg>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <ShiftRegister_1> synthesized.

Synthesizing Unit <block_ram_probe>.
    Related source file is "/home/nick/polyDecimDemodFilter2/block_ram_probe_top.vhd".
        data_width = 16
        ram_depth = 1024
        addr_width = 12
    Set property "incremental_synthesis = yes".
    Found 12-bit register for signal <writeAddr>.
    Found 1-bit register for signal <ramWriteEn>.
    Found 12-bit adder for signal <writeAddr[11]_GND_314_o_add_0_OUT> created at line 45.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
Unit <block_ram_probe> synthesized.

Synthesizing Unit <butter_quantized_20bit>.
    Related source file is "/home/nick/polyDecimDemodFilter2/butter_quantized_20bit.vhd".
    Set property "incremental_synthesis = yes".
    Found 20-bit register for signal <input_register_im>.
    Found 20-bit register for signal <output_register_re>.
    Found 20-bit register for signal <output_register_im>.
    Found 20-bit register for signal <input_register_re>.
    Found 16-bit register for signal <delay_section1_re<0>>.
    Found 16-bit register for signal <delay_section1_re<1>>.
    Found 16-bit register for signal <delay_section1_im<0>>.
    Found 16-bit register for signal <delay_section1_im<1>>.
    Found 16-bit register for signal <delay_section2_re<0>>.
    Found 16-bit register for signal <delay_section2_re<1>>.
    Found 16-bit register for signal <delay_section2_im<0>>.
    Found 16-bit register for signal <delay_section2_im<1>>.
    Found 16-bit register for signal <delay_section3_re>.
    Found 16-bit register for signal <delay_section3_im>.
    Found 41-bit adder for signal <n0206> created at line 289.
    Found 41-bit adder for signal <n0207> created at line 290.
    Found 30-bit adder for signal <n0216> created at line 294.
    Found 30-bit adder for signal <n0217> created at line 295.
    Found 41-bit adder for signal <add_temp> created at line 358.
    Found 41-bit adder for signal <add_temp_1> created at line 363.
    Found 41-bit adder for signal <add_temp_2> created at line 368.
    Found 41-bit adder for signal <add_temp_3> created at line 373.
    Found 34-bit adder for signal <n0260> created at line 376.
    Found 34-bit adder for signal <n0261> created at line 377.
    Found 41-bit adder for signal <n0266> created at line 385.
    Found 41-bit adder for signal <n0267> created at line 386.
    Found 30-bit adder for signal <n0276> created at line 390.
    Found 30-bit adder for signal <n0277> created at line 391.
    Found 41-bit adder for signal <add_temp_4> created at line 454.
    Found 41-bit adder for signal <add_temp_5> created at line 459.
    Found 41-bit adder for signal <add_temp_6> created at line 464.
    Found 41-bit adder for signal <add_temp_7> created at line 469.
    Found 34-bit adder for signal <n0320> created at line 472.
    Found 34-bit adder for signal <n0321> created at line 473.
    Found 41-bit adder for signal <n0326> created at line 481.
    Found 41-bit adder for signal <n0327> created at line 482.
    Found 30-bit adder for signal <n0332> created at line 486.
    Found 30-bit adder for signal <n0333> created at line 487.
    Found 41-bit adder for signal <add_temp_8> created at line 530.
    Found 41-bit adder for signal <add_temp_9> created at line 535.
    Found 34-bit adder for signal <n0358> created at line 538.
    Found 34-bit adder for signal <n0359> created at line 539.
    Found 40-bit subtractor for signal <sub_temp<39:0>> created at line 139.
    Found 40-bit subtractor for signal <sub_temp_1<39:0>> created at line 142.
    Found 40-bit subtractor for signal <sub_temp_2<39:0>> created at line 145.
    Found 40-bit subtractor for signal <sub_temp_3<39:0>> created at line 148.
    Found 40-bit subtractor for signal <sub_temp_4<39:0>> created at line 198.
    Found 40-bit subtractor for signal <sub_temp_5<39:0>> created at line 201.
    Found 40-bit subtractor for signal <sub_temp_6<39:0>> created at line 204.
    Found 40-bit subtractor for signal <sub_temp_7<39:0>> created at line 207.
    Found 40-bit subtractor for signal <sub_temp_8<39:0>> created at line 249.
    Found 40-bit subtractor for signal <sub_temp_9<39:0>> created at line 252.
    Found 20x13-bit multiplier for signal <n0204[32:0]> created at line 283.
    Found 20x13-bit multiplier for signal <n0205[32:0]> created at line 286.
    Found 16x16-bit multiplier for signal <a2mul1_re> created at line 315.
    Found 16x16-bit multiplier for signal <a2mul1_im> created at line 317.
    Found 16x15-bit multiplier for signal <n0226[30:0]> created at line 319.
    Found 16x15-bit multiplier for signal <n0227[30:0]> created at line 321.
    Found 16x13-bit multiplier for signal <n0264[28:0]> created at line 379.
    Found 16x13-bit multiplier for signal <n0265[28:0]> created at line 382.
    Found 16x16-bit multiplier for signal <a2mul2_re> created at line 411.
    Found 16x16-bit multiplier for signal <a2mul2_im> created at line 413.
    Found 16x15-bit multiplier for signal <n0286[30:0]> created at line 415.
    Found 16x15-bit multiplier for signal <n0287[30:0]> created at line 417.
    Found 16x16-bit multiplier for signal <mul_temp_4> created at line 475.
    Found 16x16-bit multiplier for signal <mul_temp_5> created at line 478.
    Found 16x15-bit multiplier for signal <n0338[30:0]> created at line 505.
    Found 16x15-bit multiplier for signal <n0339[30:0]> created at line 507.
    Summary:
	inferred  16 Multiplier(s).
	inferred  38 Adder/Subtractor(s).
	inferred 240 D-type flip-flop(s).
Unit <butter_quantized_20bit> synthesized.

Synthesizing Unit <ShiftRegister_2>.
    Related source file is "/home/nick/polyDecimDemodFilter2/ShiftRegister.vhd".
        n = 9
    Set property "incremental_synthesis = yes".
    Found 9-bit register for signal <reg>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <ShiftRegister_2> synthesized.

Synthesizing Unit <mac16_top>.
    Related source file is "/home/nick/polyDecimDemodFilter2/mac16_top.vhd".
    Set property "incremental_synthesis = yes".
WARNING:Xst:647 - Input <clk_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'inputA<47:44>', unconnected in block 'mac16_top', is tied to its initial value (0000).
WARNING:Xst:2935 - Signal 'inputA<23:20>', unconnected in block 'mac16_top', is tied to its initial value (0000).
    Summary:
	no macro.
Unit <mac16_top> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 16
 16x13-bit multiplier                                  : 2
 16x15-bit multiplier                                  : 6
 16x16-bit multiplier                                  : 6
 20x13-bit multiplier                                  : 2
# Adders/Subtractors                                   : 43
 12-bit adder                                          : 4
 30-bit adder                                          : 6
 34-bit adder                                          : 6
 4-bit adder                                           : 1
 40-bit subtractor                                     : 10
 41-bit adder                                          : 16
# Registers                                            : 25
 1-bit register                                        : 5
 12-bit register                                       : 4
 16-bit register                                       : 10
 20-bit register                                       : 4
 4-bit register                                        : 1
 9-bit register                                        : 1
# Comparators                                          : 1
 12-bit comparator greater                             : 1
# Multiplexers                                         : 1
 1-bit 2-to-1 multiplexer                              : 1
# Tristates                                            : 2
 1-bit tristate buffer                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/block_ram16.ngc>.
Reading core <ipcore_dir/fifo_clk_to_decim.ngc>.
Reading core <okWireIn.ngc>.
Reading core <okTriggerIn.ngc>.
Reading core <okWireOut.ngc>.
Reading core <ipcore_dir/block_ram32.ngc>.
Reading core <ipcore_dir/block_ram50.ngc>.
Reading core <okCoreHarness.ngc>.
Reading core <TFIFO64x8a_64x8b.ngc>.
Reading core <ipcore_dir/polyDecimator.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <ipcore_dir/ncoTest.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <ipcore_dir/mul16by20.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <ipcore_dir/c_mul32by40.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <ipcore_dir/acc40.ngc>.
Reading Secure Unit <blk00000001>.
Loading core <block_ram16> for timing and area information for instance <inputSignal_blockram>.
Loading core <block_ram16> for timing and area information for instance <reloadFIR_blockram>.
Loading core <fifo_clk_to_decim> for timing and area information for instance <fifo_decim_demod>.
Loading core <okWireIn> for timing and area information for instance <ep00>.
Loading core <okWireIn> for timing and area information for instance <ep01>.
Loading core <okWireIn> for timing and area information for instance <ep02>.
Loading core <okWireIn> for timing and area information for instance <ep03>.
Loading core <okWireIn> for timing and area information for instance <ep04>.
Loading core <okWireIn> for timing and area information for instance <ep05>.
Loading core <okWireIn> for timing and area information for instance <ep06>.
Loading core <okWireIn> for timing and area information for instance <ep07>.
Loading core <okWireIn> for timing and area information for instance <ep08>.
Loading core <okWireIn> for timing and area information for instance <ep09>.
Loading core <okWireIn> for timing and area information for instance <ep0E>.
Loading core <okTriggerIn> for timing and area information for instance <oktriggerLines>.
Loading core <okWireOut> for timing and area information for instance <ep20>.
Loading core <okWireOut> for timing and area information for instance <ep21>.
Loading core <okWireOut> for timing and area information for instance <ep22>.
Loading core <okWireOut> for timing and area information for instance <ep23>.
Loading core <okWireOut> for timing and area information for instance <ep24>.
Loading core <okWireOut> for timing and area information for instance <ep25>.
Loading core <okWireOut> for timing and area information for instance <ep26>.
Loading core <okWireOut> for timing and area information for instance <ep27>.
Loading core <okWireOut> for timing and area information for instance <ep28>.
Loading core <block_ram32> for timing and area information for instance <mac_coef_blockram>.
Loading core <block_ram50> for timing and area information for instance <myReacc50>.
Loading core <block_ram50> for timing and area information for instance <myImacc50>.
Loading core <TFIFO64x8a_64x8b> for timing and area information for instance <core0/a0/cb0>.
Loading core <okCoreHarness> for timing and area information for instance <core0>.
Loading core <polyDecimator> for timing and area information for instance <myfirFilterTest>.
Loading core <block_ram16> for timing and area information for instance <myprobe>.
Loading core <ncoTest> for timing and area information for instance <myncotest>.
Loading core <mul16by20> for timing and area information for instance <mynewmul16by20Re>.
Loading core <mul16by20> for timing and area information for instance <mynewmul16by20Im>.
Loading core <c_mul32by40> for timing and area information for instance <myc_mul32by40>.
Loading core <acc40> for timing and area information for instance <myacc40Re>.
Loading core <acc40> for timing and area information for instance <myacc40Im>.

Synthesizing (advanced) Unit <block_ram_probe>.
The following registers are absorbed into counter <writeAddr>: 1 register on signal <writeAddr>.
Unit <block_ram_probe> synthesized (advanced).

Synthesizing (advanced) Unit <butter_quantized_20bit>.
	Multiplier <Mmult_n0338[30:0]> in block <butter_quantized_20bit> and adder/subtractor <Msub_sub_temp_8<39:0>_Madd> in block <butter_quantized_20bit> are combined into a MAC<Maddsub_n0338[30:0]>.
	Multiplier <Mmult_n0339[30:0]> in block <butter_quantized_20bit> and adder/subtractor <Msub_sub_temp_9<39:0>_Madd> in block <butter_quantized_20bit> are combined into a MAC<Maddsub_n0339[30:0]>.
	Multiplier <Mmult_n0286[30:0]> in block <butter_quantized_20bit> and adder/subtractor <Msub_sub_temp_6<39:0>_Madd> in block <butter_quantized_20bit> are combined into a MAC<Maddsub_n0286[30:0]>.
	Multiplier <Mmult_n0287[30:0]> in block <butter_quantized_20bit> and adder/subtractor <Msub_sub_temp_7<39:0>_Madd> in block <butter_quantized_20bit> are combined into a MAC<Maddsub_n0287[30:0]>.
	Multiplier <Mmult_a2mul2_re> in block <butter_quantized_20bit> and adder/subtractor <Msub_sub_temp_4<39:0>_Madd> in block <butter_quantized_20bit> are combined into a MAC<Maddsub_a2mul2_re>.
	Multiplier <Mmult_a2mul2_im> in block <butter_quantized_20bit> and adder/subtractor <Msub_sub_temp_5<39:0>_Madd> in block <butter_quantized_20bit> are combined into a MAC<Maddsub_a2mul2_im>.
	Multiplier <Mmult_n0226[30:0]> in block <butter_quantized_20bit> and adder/subtractor <Msub_sub_temp_2<39:0>_Madd> in block <butter_quantized_20bit> are combined into a MAC<Maddsub_n0226[30:0]>.
	Multiplier <Mmult_n0227[30:0]> in block <butter_quantized_20bit> and adder/subtractor <Msub_sub_temp_3<39:0>_Madd> in block <butter_quantized_20bit> are combined into a MAC<Maddsub_n0227[30:0]>.
	Multiplier <Mmult_a2mul1_re> in block <butter_quantized_20bit> and adder/subtractor <Msub_sub_temp<39:0>_Madd> in block <butter_quantized_20bit> are combined into a MAC<Maddsub_a2mul1_re>.
	Multiplier <Mmult_a2mul1_im> in block <butter_quantized_20bit> and adder/subtractor <Msub_sub_temp_1<39:0>_Madd> in block <butter_quantized_20bit> are combined into a MAC<Maddsub_a2mul1_im>.
Unit <butter_quantized_20bit> synthesized (advanced).

Synthesizing (advanced) Unit <clk_div_top>.
The following registers are absorbed into counter <clk_div_counter>: 1 register on signal <clk_div_counter>.
Unit <clk_div_top> synthesized (advanced).

Synthesizing (advanced) Unit <polyDecimDemodFilter2_Top>.
The following registers are absorbed into counter <inSigReadAddr>: 1 register on signal <inSigReadAddr>.
The following registers are absorbed into counter <coefReadAddr>: 1 register on signal <coefReadAddr>.
The following registers are absorbed into counter <outSigWriteAddr>: 1 register on signal <outSigWriteAddr>.
Unit <polyDecimDemodFilter2_Top> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 10
 16x15-to-30-bit MAC                                   : 6
 16x16-to-30-bit MAC                                   : 4
# Multipliers                                          : 6
 16x13-bit multiplier                                  : 2
 16x16-bit multiplier                                  : 2
 20x13-bit multiplier                                  : 2
# Adders/Subtractors                                   : 28
 30-bit adder                                          : 6
 34-bit adder                                          : 16
 38-bit adder                                          : 6
# Counters                                             : 5
 12-bit up counter                                     : 4
 4-bit up counter                                      : 1
# Registers                                            : 306
 Flip-Flops                                            : 306
# Comparators                                          : 1
 12-bit comparator greater                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <tValidIn_mul> in Unit <polyDecimDemodFilter2_Top> is equivalent to the following FF/Latch, which will be removed : <myblkram_probe/ramWriteEn> 
INFO:Xst:2261 - The FF/Latch <output_register_re_16> in Unit <butter_quantized_20bit> is equivalent to the following 3 FFs/Latches, which will be removed : <output_register_re_17> <output_register_re_18> <output_register_re_19> 
INFO:Xst:2261 - The FF/Latch <output_register_im_16> in Unit <butter_quantized_20bit> is equivalent to the following 3 FFs/Latches, which will be removed : <output_register_im_17> <output_register_im_18> <output_register_im_19> 

Optimizing unit <ShiftRegister_2> ...

Optimizing unit <polyDecimDemodFilter2_Top> ...

Optimizing unit <okHost> ...

Optimizing unit <butter_quantized_20bit> ...
WARNING:Xst:1710 - FF/Latch <coefReadAddr_10> (without init value) has a constant value of 0 in block <polyDecimDemodFilter2_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <coefReadAddr_11> (without init value) has a constant value of 0 in block <polyDecimDemodFilter2_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <outSigWriteAddr_10> has a constant value of 0 in block <polyDecimDemodFilter2_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <outSigWriteAddr_11> has a constant value of 0 in block <polyDecimDemodFilter2_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <myblkram_probe/writeAddr_10> (without init value) has a constant value of 0 in block <polyDecimDemodFilter2_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <myblkram_probe/writeAddr_11> (without init value) has a constant value of 0 in block <polyDecimDemodFilter2_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_clk_div/clk_div_counter_1> has a constant value of 0 in block <polyDecimDemodFilter2_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_clk_div/clk_div_counter_2> has a constant value of 0 in block <polyDecimDemodFilter2_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_clk_div/clk_div_counter_3> has a constant value of 0 in block <polyDecimDemodFilter2_Top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <outSigWriteAddr_0> in Unit <polyDecimDemodFilter2_Top> is equivalent to the following 2 FFs/Latches, which will be removed : <coefReadAddr_0> <myblkram_probe/writeAddr_0> 
INFO:Xst:2261 - The FF/Latch <outSigWriteAddr_1> in Unit <polyDecimDemodFilter2_Top> is equivalent to the following 2 FFs/Latches, which will be removed : <coefReadAddr_1> <myblkram_probe/writeAddr_1> 
INFO:Xst:2261 - The FF/Latch <outSigWriteAddr_2> in Unit <polyDecimDemodFilter2_Top> is equivalent to the following 2 FFs/Latches, which will be removed : <coefReadAddr_2> <myblkram_probe/writeAddr_2> 
INFO:Xst:2261 - The FF/Latch <outSigWriteAddr_3> in Unit <polyDecimDemodFilter2_Top> is equivalent to the following 2 FFs/Latches, which will be removed : <coefReadAddr_3> <myblkram_probe/writeAddr_3> 
INFO:Xst:2261 - The FF/Latch <outSigWriteAddr_4> in Unit <polyDecimDemodFilter2_Top> is equivalent to the following 2 FFs/Latches, which will be removed : <coefReadAddr_4> <myblkram_probe/writeAddr_4> 
INFO:Xst:2261 - The FF/Latch <outSigWriteAddr_5> in Unit <polyDecimDemodFilter2_Top> is equivalent to the following 2 FFs/Latches, which will be removed : <coefReadAddr_5> <myblkram_probe/writeAddr_5> 
INFO:Xst:2261 - The FF/Latch <outSigWriteAddr_6> in Unit <polyDecimDemodFilter2_Top> is equivalent to the following 2 FFs/Latches, which will be removed : <coefReadAddr_6> <myblkram_probe/writeAddr_6> 
INFO:Xst:2261 - The FF/Latch <outSigWriteAddr_7> in Unit <polyDecimDemodFilter2_Top> is equivalent to the following 2 FFs/Latches, which will be removed : <coefReadAddr_7> <myblkram_probe/writeAddr_7> 
INFO:Xst:2261 - The FF/Latch <outSigWriteAddr_8> in Unit <polyDecimDemodFilter2_Top> is equivalent to the following 2 FFs/Latches, which will be removed : <coefReadAddr_8> <myblkram_probe/writeAddr_8> 
INFO:Xst:2261 - The FF/Latch <outSigWriteAddr_9> in Unit <polyDecimDemodFilter2_Top> is equivalent to the following 2 FFs/Latches, which will be removed : <coefReadAddr_9> <myblkram_probe/writeAddr_9> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block polyDecimDemodFilter2_Top, actual ratio is 8.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_decim_demod> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_decim_demod> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <fifo_decim_demod> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_decim_demod> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <core0/a0/pc0/sync_interrupt_flop> in Unit <okHI/core0> is equivalent to the following FF/Latch : <core0/a0/pc0/sync_sleep_flop> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_decim_demod> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_decim_demod> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <fifo_decim_demod> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_decim_demod> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <core0/a0/pc0/sync_interrupt_flop> in Unit <okHI/core0> is equivalent to the following FF/Latch : <core0/a0/pc0/sync_sleep_flop> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> 

Final Macro Processing ...

Processing Unit <polyDecimDemodFilter2_Top> :
INFO:Xst:741 - HDL ADVISOR - A 10-bit shift register was found for signal <iir_to_mac_handshake/reg_0> and currently occupies 10 logic cells (5 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <polyDecimDemodFilter2_Top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 322
 Flip-Flops                                            : 322

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : polyDecimDemodFilter2_Top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2780
#      GND                         : 20
#      INV                         : 67
#      LUT1                        : 234
#      LUT2                        : 423
#      LUT3                        : 229
#      LUT4                        : 263
#      LUT5                        : 106
#      LUT6                        : 349
#      LUT6_2                      : 50
#      MUXCY                       : 590
#      MUXF7                       : 2
#      VCC                         : 9
#      XORCY                       : 438
# FlipFlops/Latches                : 1545
#      FD                          : 142
#      FDC                         : 400
#      FDCE                        : 201
#      FDE                         : 87
#      FDP                         : 46
#      FDPE                        : 10
#      FDR                         : 62
#      FDRE                        : 590
#      FDS                         : 5
#      FDSE                        : 2
# RAMS                             : 66
#      RAM128X1S                   : 8
#      RAM32M                      : 4
#      RAM64M                      : 2
#      RAM64X1D                    : 2
#      RAMB16BWER                  : 46
#      RAMB8BWER                   : 4
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 38
#      IBUF                        : 7
#      IBUFG                       : 1
#      IOBUF                       : 17
#      OBUF                        : 11
#      OBUFT                       : 2
# DCMs                             : 1
#      DCM_SP                      : 1
# DSPs                             : 22
#      DSP48A1                     : 22
# Others                           : 17
#      DNA_PORT                    : 1
#      IODELAY2                    : 16

Device utilization summary:
---------------------------

Selected Device : 6slx45fgg484-2 


Slice Logic Utilization: 
 Number of Slice Registers:            1497  out of  54576     2%  
 Number of Slice LUTs:                 1766  out of  27288     6%  
    Number used as Logic:              1721  out of  27288     6%  
    Number used as Memory:               45  out of   6408     0%  
       Number used as RAM:               44
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2641
   Number with an unused Flip Flop:    1144  out of   2641    43%  
   Number with an unused LUT:           875  out of   2641    33%  
   Number of fully used LUT-FF pairs:   622  out of   2641    23%  
   Number of unique control sets:        98

IO Utilization: 
 Number of IOs:                          39
 Number of bonded IOBs:                  39  out of    316    12%  
    IOB Flip Flops/Latches:              48

Specific Feature Utilization:
 Number of Block RAM/FIFO:               48  out of    116    41%  
    Number using Block RAM only:         48
 Number of BUFG/BUFGCTRL/BUFHCEs:         3  out of     16    18%  
 Number of DSP48A1s:                     22  out of     58    37%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                      | Load  |
-----------------------------------+------------------------------------------------------------+-------+
my_clk_div/temp_clk                | BUFG                                                       | 1011  |
clk1                               | BUFGP                                                      | 1022  |
hi_in<0>                           | DCM_SP:CLK0                                                | 1163  |
coefReadAddr<10>                   | NONE(mybutterworth20bit/Madd_n03331)                       | 6     |
okHI/core0/okCH<1>                 | NONE(okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom)| 1     |
-----------------------------------+------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 75.135ns (Maximum Frequency: 13.309MHz)
   Minimum input arrival time before clock: 7.073ns
   Maximum output required time after clock: 6.665ns
   Maximum combinational path delay: 1.328ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_clk_div/temp_clk'
  Clock period: 75.135ns (frequency: 13.309MHz)
  Total number of paths / destination ports: 114915759451283277819395585343488 / 3196
-------------------------------------------------------------------------
Delay:               75.135ns (Levels of Logic = 199)
  Source:            mybutterworth20bit/input_register_im_16 (FF)
  Destination:       mybutterworth20bit/output_register_im_16 (FF)
  Source Clock:      my_clk_div/temp_clk rising
  Destination Clock: my_clk_div/temp_clk rising

  Data Path: mybutterworth20bit/input_register_im_16 to mybutterworth20bit/output_register_im_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.525   0.681  mybutterworth20bit/input_register_im_16 (mybutterworth20bit/input_register_im_16)
     DSP48A1:B16->M21      1   3.894   0.682  mybutterworth20bit/Mmult_n0205[32:0]_submult_0 (mybutterworth20bit/Mmult_n0205[32:0]_submult_0_21)
     LUT2:I1->O            1   0.254   0.000  mybutterworth20bit/Mmult_n0205[32:0]0_Madd_lut<21> (mybutterworth20bit/Mmult_n0205[32:0]0_Madd_lut<21>)
     MUXCY:S->O            1   0.215   0.000  mybutterworth20bit/Mmult_n0205[32:0]0_Madd_cy<21> (mybutterworth20bit/Mmult_n0205[32:0]0_Madd_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Mmult_n0205[32:0]0_Madd_cy<22> (mybutterworth20bit/Mmult_n0205[32:0]0_Madd_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Mmult_n0205[32:0]0_Madd_cy<23> (mybutterworth20bit/Mmult_n0205[32:0]0_Madd_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Mmult_n0205[32:0]0_Madd_cy<24> (mybutterworth20bit/Mmult_n0205[32:0]0_Madd_cy<24>)
     XORCY:CI->O          26   0.206   1.420  mybutterworth20bit/Mmult_n0205[32:0]0_Madd_xor<25> (mybutterworth20bit/n0205[32:0]<25>)
     LUT2:I1->O            1   0.254   0.000  mybutterworth20bit/Madd_n0207_Madd_lut<0> (mybutterworth20bit/Madd_n0207_Madd_lut<0>)
     MUXCY:S->O            1   0.215   0.000  mybutterworth20bit/Madd_n0207_Madd_cy<0> (mybutterworth20bit/Madd_n0207_Madd_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0207_Madd_cy<1> (mybutterworth20bit/Madd_n0207_Madd_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0207_Madd_cy<2> (mybutterworth20bit/Madd_n0207_Madd_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0207_Madd_cy<3> (mybutterworth20bit/Madd_n0207_Madd_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0207_Madd_cy<4> (mybutterworth20bit/Madd_n0207_Madd_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0207_Madd_cy<5> (mybutterworth20bit/Madd_n0207_Madd_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0207_Madd_cy<6> (mybutterworth20bit/Madd_n0207_Madd_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0207_Madd_cy<7> (mybutterworth20bit/Madd_n0207_Madd_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0207_Madd_cy<8> (mybutterworth20bit/Madd_n0207_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0207_Madd_cy<9> (mybutterworth20bit/Madd_n0207_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0207_Madd_cy<10> (mybutterworth20bit/Madd_n0207_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0207_Madd_cy<11> (mybutterworth20bit/Madd_n0207_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0207_Madd_cy<12> (mybutterworth20bit/Madd_n0207_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0207_Madd_cy<13> (mybutterworth20bit/Madd_n0207_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0207_Madd_cy<14> (mybutterworth20bit/Madd_n0207_Madd_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0207_Madd_cy<15> (mybutterworth20bit/Madd_n0207_Madd_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0207_Madd_cy<16> (mybutterworth20bit/Madd_n0207_Madd_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0207_Madd_cy<17> (mybutterworth20bit/Madd_n0207_Madd_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0207_Madd_cy<18> (mybutterworth20bit/Madd_n0207_Madd_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0207_Madd_cy<19> (mybutterworth20bit/Madd_n0207_Madd_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0207_Madd_cy<20> (mybutterworth20bit/Madd_n0207_Madd_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0207_Madd_cy<21> (mybutterworth20bit/Madd_n0207_Madd_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0207_Madd_cy<22> (mybutterworth20bit/Madd_n0207_Madd_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0207_Madd_cy<23> (mybutterworth20bit/Madd_n0207_Madd_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0207_Madd_cy<24> (mybutterworth20bit/Madd_n0207_Madd_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0207_Madd_cy<25> (mybutterworth20bit/Madd_n0207_Madd_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0207_Madd_cy<26> (mybutterworth20bit/Madd_n0207_Madd_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0207_Madd_cy<27> (mybutterworth20bit/Madd_n0207_Madd_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0207_Madd_cy<28> (mybutterworth20bit/Madd_n0207_Madd_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0207_Madd_cy<29> (mybutterworth20bit/Madd_n0207_Madd_cy<29>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0207_Madd_cy<30> (mybutterworth20bit/Madd_n0207_Madd_cy<30>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0207_Madd_cy<31> (mybutterworth20bit/Madd_n0207_Madd_cy<31>)
     MUXCY:CI->O           0   0.023   0.000  mybutterworth20bit/Madd_n0207_Madd_cy<32> (mybutterworth20bit/Madd_n0207_Madd_cy<32>)
     XORCY:CI->O          23   0.206   1.357  mybutterworth20bit/Madd_n0207_Madd_xor<33> (mybutterworth20bit/n0207<33>)
     DSP48A1:C25->PCOUT47    1   3.149   0.000  mybutterworth20bit/Maddsub_a2mul1_im (mybutterworth20bit/Maddsub_a2mul1_im_PCOUT_to_Maddsub_n0227[30:0]_PCIN_47)
     DSP48A1:PCIN47->P14    2   2.645   0.725  mybutterworth20bit/Maddsub_n0227[30:0] (mybutterworth20bit/sub_temp_3<14>)
     INV:I->O             13   0.255   1.097  mybutterworth20bit/a1sum1_im[14]_INV_132_o1_INV_0 (mybutterworth20bit/a1sum1_im[14]_INV_132_o)
     DSP48A1:B0->P15       3   3.651   0.994  mybutterworth20bit/Madd_n02171 (mybutterworth20bit/n0217<15>)
     LUT3:I0->O            1   0.235   0.682  mybutterworth20bit/Madd_add_temp_3_Madd1 (mybutterworth20bit/Madd_add_temp_3_Madd1)
     LUT4:I3->O            1   0.254   0.000  mybutterworth20bit/Madd_add_temp_3_Madd_lut<0>2 (mybutterworth20bit/Madd_add_temp_3_Madd_lut<0>2)
     MUXCY:S->O            1   0.215   0.000  mybutterworth20bit/Madd_add_temp_3_Madd_cy<0>_14 (mybutterworth20bit/Madd_add_temp_3_Madd_cy<0>15)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_add_temp_3_Madd_cy<0>_15 (mybutterworth20bit/Madd_add_temp_3_Madd_cy<0>16)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_add_temp_3_Madd_cy<0>_16 (mybutterworth20bit/Madd_add_temp_3_Madd_cy<0>17)
     XORCY:CI->O           9   0.206   0.976  mybutterworth20bit/Madd_add_temp_3_Madd_xor<0>_17 (mybutterworth20bit/add_temp_3<18>)
     LUT2:I1->O            1   0.254   0.000  mybutterworth20bit/Madd_n0261_lut<1> (mybutterworth20bit/Madd_n0261_lut<1>)
     MUXCY:S->O            1   0.215   0.000  mybutterworth20bit/Madd_n0261_cy<1> (mybutterworth20bit/Madd_n0261_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0261_cy<2> (mybutterworth20bit/Madd_n0261_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0261_cy<3> (mybutterworth20bit/Madd_n0261_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0261_cy<4> (mybutterworth20bit/Madd_n0261_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0261_cy<5> (mybutterworth20bit/Madd_n0261_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0261_cy<6> (mybutterworth20bit/Madd_n0261_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0261_cy<7> (mybutterworth20bit/Madd_n0261_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0261_cy<8> (mybutterworth20bit/Madd_n0261_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0261_cy<9> (mybutterworth20bit/Madd_n0261_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0261_cy<10> (mybutterworth20bit/Madd_n0261_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0261_cy<11> (mybutterworth20bit/Madd_n0261_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0261_cy<12> (mybutterworth20bit/Madd_n0261_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0261_cy<13> (mybutterworth20bit/Madd_n0261_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0261_cy<14> (mybutterworth20bit/Madd_n0261_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0261_cy<15> (mybutterworth20bit/Madd_n0261_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0261_cy<16> (mybutterworth20bit/Madd_n0261_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0261_cy<17> (mybutterworth20bit/Madd_n0261_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0261_cy<18> (mybutterworth20bit/Madd_n0261_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0261_cy<19> (mybutterworth20bit/Madd_n0261_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0261_cy<20> (mybutterworth20bit/Madd_n0261_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0261_cy<21> (mybutterworth20bit/Madd_n0261_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0261_cy<22> (mybutterworth20bit/Madd_n0261_cy<22>)
     MUXCY:CI->O           0   0.023   0.000  mybutterworth20bit/Madd_n0261_cy<23> (mybutterworth20bit/Madd_n0261_cy<23>)
     XORCY:CI->O           3   0.206   0.765  mybutterworth20bit/Madd_n0261_xor<24> (mybutterworth20bit/n0261<33>)
     DSP48A1:B15->M16     17   3.894   1.209  mybutterworth20bit/Mmult_n0265[28:0] (mybutterworth20bit/n0265[28:0]<16>)
     LUT2:I1->O            1   0.254   0.000  mybutterworth20bit/Madd_n0267_Madd_lut<2> (mybutterworth20bit/Madd_n0267_Madd_lut<2>)
     MUXCY:S->O            1   0.215   0.000  mybutterworth20bit/Madd_n0267_Madd_cy<2> (mybutterworth20bit/Madd_n0267_Madd_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0267_Madd_cy<3> (mybutterworth20bit/Madd_n0267_Madd_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0267_Madd_cy<4> (mybutterworth20bit/Madd_n0267_Madd_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0267_Madd_cy<5> (mybutterworth20bit/Madd_n0267_Madd_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0267_Madd_cy<6> (mybutterworth20bit/Madd_n0267_Madd_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0267_Madd_cy<7> (mybutterworth20bit/Madd_n0267_Madd_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0267_Madd_cy<8> (mybutterworth20bit/Madd_n0267_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0267_Madd_cy<9> (mybutterworth20bit/Madd_n0267_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0267_Madd_cy<10> (mybutterworth20bit/Madd_n0267_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0267_Madd_cy<11> (mybutterworth20bit/Madd_n0267_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0267_Madd_cy<12> (mybutterworth20bit/Madd_n0267_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0267_Madd_cy<13> (mybutterworth20bit/Madd_n0267_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0267_Madd_cy<14> (mybutterworth20bit/Madd_n0267_Madd_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0267_Madd_cy<15> (mybutterworth20bit/Madd_n0267_Madd_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0267_Madd_cy<16> (mybutterworth20bit/Madd_n0267_Madd_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0267_Madd_cy<17> (mybutterworth20bit/Madd_n0267_Madd_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0267_Madd_cy<18> (mybutterworth20bit/Madd_n0267_Madd_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0267_Madd_cy<19> (mybutterworth20bit/Madd_n0267_Madd_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0267_Madd_cy<20> (mybutterworth20bit/Madd_n0267_Madd_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0267_Madd_cy<21> (mybutterworth20bit/Madd_n0267_Madd_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0267_Madd_cy<22> (mybutterworth20bit/Madd_n0267_Madd_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0267_Madd_cy<23> (mybutterworth20bit/Madd_n0267_Madd_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0267_Madd_cy<24> (mybutterworth20bit/Madd_n0267_Madd_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0267_Madd_cy<25> (mybutterworth20bit/Madd_n0267_Madd_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0267_Madd_cy<26> (mybutterworth20bit/Madd_n0267_Madd_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0267_Madd_cy<27> (mybutterworth20bit/Madd_n0267_Madd_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0267_Madd_cy<28> (mybutterworth20bit/Madd_n0267_Madd_cy<28>)
     MUXCY:CI->O           0   0.023   0.000  mybutterworth20bit/Madd_n0267_Madd_cy<29> (mybutterworth20bit/Madd_n0267_Madd_cy<29>)
     XORCY:CI->O          19   0.206   1.260  mybutterworth20bit/Madd_n0267_Madd_xor<30> (mybutterworth20bit/n0267<37>)
     DSP48A1:C29->PCOUT47    1   3.149   0.000  mybutterworth20bit/Maddsub_a2mul2_im (mybutterworth20bit/Maddsub_a2mul2_im_PCOUT_to_Maddsub_n0287[30:0]_PCIN_47)
     DSP48A1:PCIN47->P14    2   2.645   0.725  mybutterworth20bit/Maddsub_n0287[30:0] (mybutterworth20bit/sub_temp_7<14>)
     INV:I->O             13   0.255   1.097  mybutterworth20bit/a1sum2_im[14]_INV_375_o1_INV_0 (mybutterworth20bit/a1sum2_im[14]_INV_375_o)
     DSP48A1:B0->P15       3   3.651   0.994  mybutterworth20bit/Madd_n02771 (mybutterworth20bit/n0277<15>)
     LUT3:I0->O            1   0.235   0.682  mybutterworth20bit/Madd_add_temp_7_Madd1 (mybutterworth20bit/Madd_add_temp_7_Madd1)
     LUT4:I3->O            1   0.254   0.000  mybutterworth20bit/Madd_add_temp_7_Madd_lut<0>2 (mybutterworth20bit/Madd_add_temp_7_Madd_lut<0>2)
     MUXCY:S->O            1   0.215   0.000  mybutterworth20bit/Madd_add_temp_7_Madd_cy<0>_14 (mybutterworth20bit/Madd_add_temp_7_Madd_cy<0>15)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_add_temp_7_Madd_cy<0>_15 (mybutterworth20bit/Madd_add_temp_7_Madd_cy<0>16)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_add_temp_7_Madd_cy<0>_16 (mybutterworth20bit/Madd_add_temp_7_Madd_cy<0>17)
     XORCY:CI->O           9   0.206   0.976  mybutterworth20bit/Madd_add_temp_7_Madd_xor<0>_17 (mybutterworth20bit/add_temp_7<18>)
     LUT2:I1->O            1   0.254   0.000  mybutterworth20bit/Madd_n0321_lut<1> (mybutterworth20bit/Madd_n0321_lut<1>)
     MUXCY:S->O            1   0.215   0.000  mybutterworth20bit/Madd_n0321_cy<1> (mybutterworth20bit/Madd_n0321_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0321_cy<2> (mybutterworth20bit/Madd_n0321_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0321_cy<3> (mybutterworth20bit/Madd_n0321_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0321_cy<4> (mybutterworth20bit/Madd_n0321_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0321_cy<5> (mybutterworth20bit/Madd_n0321_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0321_cy<6> (mybutterworth20bit/Madd_n0321_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0321_cy<7> (mybutterworth20bit/Madd_n0321_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0321_cy<8> (mybutterworth20bit/Madd_n0321_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0321_cy<9> (mybutterworth20bit/Madd_n0321_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0321_cy<10> (mybutterworth20bit/Madd_n0321_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0321_cy<11> (mybutterworth20bit/Madd_n0321_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0321_cy<12> (mybutterworth20bit/Madd_n0321_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0321_cy<13> (mybutterworth20bit/Madd_n0321_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0321_cy<14> (mybutterworth20bit/Madd_n0321_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0321_cy<15> (mybutterworth20bit/Madd_n0321_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0321_cy<16> (mybutterworth20bit/Madd_n0321_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0321_cy<17> (mybutterworth20bit/Madd_n0321_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0321_cy<18> (mybutterworth20bit/Madd_n0321_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0321_cy<19> (mybutterworth20bit/Madd_n0321_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0321_cy<20> (mybutterworth20bit/Madd_n0321_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0321_cy<21> (mybutterworth20bit/Madd_n0321_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0321_cy<22> (mybutterworth20bit/Madd_n0321_cy<22>)
     MUXCY:CI->O           0   0.023   0.000  mybutterworth20bit/Madd_n0321_cy<23> (mybutterworth20bit/Madd_n0321_cy<23>)
     XORCY:CI->O           3   0.206   0.765  mybutterworth20bit/Madd_n0321_xor<24> (mybutterworth20bit/n0321<33>)
     DSP48A1:B15->M16     17   3.894   1.209  mybutterworth20bit/Mmult_mul_temp_5 (mybutterworth20bit/mul_temp_5<16>)
     LUT2:I1->O            1   0.254   0.000  mybutterworth20bit/Madd_n0327_Madd_lut<2> (mybutterworth20bit/Madd_n0327_Madd_lut<2>)
     MUXCY:S->O            1   0.215   0.000  mybutterworth20bit/Madd_n0327_Madd_cy<2> (mybutterworth20bit/Madd_n0327_Madd_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0327_Madd_cy<3> (mybutterworth20bit/Madd_n0327_Madd_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0327_Madd_cy<4> (mybutterworth20bit/Madd_n0327_Madd_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0327_Madd_cy<5> (mybutterworth20bit/Madd_n0327_Madd_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0327_Madd_cy<6> (mybutterworth20bit/Madd_n0327_Madd_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0327_Madd_cy<7> (mybutterworth20bit/Madd_n0327_Madd_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0327_Madd_cy<8> (mybutterworth20bit/Madd_n0327_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0327_Madd_cy<9> (mybutterworth20bit/Madd_n0327_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0327_Madd_cy<10> (mybutterworth20bit/Madd_n0327_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0327_Madd_cy<11> (mybutterworth20bit/Madd_n0327_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0327_Madd_cy<12> (mybutterworth20bit/Madd_n0327_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0327_Madd_cy<13> (mybutterworth20bit/Madd_n0327_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0327_Madd_cy<14> (mybutterworth20bit/Madd_n0327_Madd_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0327_Madd_cy<15> (mybutterworth20bit/Madd_n0327_Madd_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0327_Madd_cy<16> (mybutterworth20bit/Madd_n0327_Madd_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0327_Madd_cy<17> (mybutterworth20bit/Madd_n0327_Madd_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0327_Madd_cy<18> (mybutterworth20bit/Madd_n0327_Madd_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0327_Madd_cy<19> (mybutterworth20bit/Madd_n0327_Madd_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0327_Madd_cy<20> (mybutterworth20bit/Madd_n0327_Madd_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0327_Madd_cy<21> (mybutterworth20bit/Madd_n0327_Madd_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0327_Madd_cy<22> (mybutterworth20bit/Madd_n0327_Madd_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0327_Madd_cy<23> (mybutterworth20bit/Madd_n0327_Madd_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0327_Madd_cy<24> (mybutterworth20bit/Madd_n0327_Madd_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0327_Madd_cy<25> (mybutterworth20bit/Madd_n0327_Madd_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0327_Madd_cy<26> (mybutterworth20bit/Madd_n0327_Madd_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0327_Madd_cy<27> (mybutterworth20bit/Madd_n0327_Madd_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0327_Madd_cy<28> (mybutterworth20bit/Madd_n0327_Madd_cy<28>)
     MUXCY:CI->O           0   0.023   0.000  mybutterworth20bit/Madd_n0327_Madd_cy<29> (mybutterworth20bit/Madd_n0327_Madd_cy<29>)
     XORCY:CI->O          19   0.206   1.260  mybutterworth20bit/Madd_n0327_Madd_xor<30> (mybutterworth20bit/n0327<37>)
     DSP48A1:C29->P14      2   3.141   0.725  mybutterworth20bit/Maddsub_n0339[30:0] (mybutterworth20bit/sub_temp_9<14>)
     INV:I->O             13   0.255   1.097  mybutterworth20bit/a1sum3_im[14]_INV_483_o1_INV_0 (mybutterworth20bit/a1sum3_im[14]_INV_483_o)
     DSP48A1:B0->P14       2   3.651   0.726  mybutterworth20bit/Madd_n03331 (mybutterworth20bit/n0333<14>)
     LUT2:I1->O            1   0.254   0.000  mybutterworth20bit/Madd_add_temp_9_Madd_lut<2> (mybutterworth20bit/Madd_add_temp_9_Madd_lut<2>)
     MUXCY:S->O            1   0.215   0.000  mybutterworth20bit/Madd_add_temp_9_Madd_cy<2> (mybutterworth20bit/Madd_add_temp_9_Madd_cy<2>)
     XORCY:CI->O           2   0.206   0.726  mybutterworth20bit/Madd_add_temp_9_Madd_xor<3> (mybutterworth20bit/add_temp_9<14>)
     LUT2:I1->O            1   0.254   0.000  mybutterworth20bit/Madd_n0359_lut<2> (mybutterworth20bit/Madd_n0359_lut<2>)
     MUXCY:S->O            1   0.215   0.000  mybutterworth20bit/Madd_n0359_cy<2> (mybutterworth20bit/Madd_n0359_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0359_cy<3> (mybutterworth20bit/Madd_n0359_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0359_cy<4> (mybutterworth20bit/Madd_n0359_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0359_cy<5> (mybutterworth20bit/Madd_n0359_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0359_cy<6> (mybutterworth20bit/Madd_n0359_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0359_cy<7> (mybutterworth20bit/Madd_n0359_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0359_cy<8> (mybutterworth20bit/Madd_n0359_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0359_cy<9> (mybutterworth20bit/Madd_n0359_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0359_cy<10> (mybutterworth20bit/Madd_n0359_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0359_cy<11> (mybutterworth20bit/Madd_n0359_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0359_cy<12> (mybutterworth20bit/Madd_n0359_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0359_cy<13> (mybutterworth20bit/Madd_n0359_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0359_cy<14> (mybutterworth20bit/Madd_n0359_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0359_cy<15> (mybutterworth20bit/Madd_n0359_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0359_cy<16> (mybutterworth20bit/Madd_n0359_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  mybutterworth20bit/Madd_n0359_cy<17> (mybutterworth20bit/Madd_n0359_cy<17>)
     MUXCY:CI->O           0   0.023   0.000  mybutterworth20bit/Madd_n0359_cy<18> (mybutterworth20bit/Madd_n0359_cy<18>)
     XORCY:CI->O           1   0.206   0.000  mybutterworth20bit/Madd_n0359_xor<19> (mybutterworth20bit/n0359<30>)
     FDC:D                     0.074          mybutterworth20bit/output_register_im_16
    ----------------------------------------
    Total                     75.135ns (52.305ns logic, 22.830ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk1'
  Clock period: 4.652ns (frequency: 214.961MHz)
  Total number of paths / destination ports: 4265 / 2933
-------------------------------------------------------------------------
Delay:               4.652ns (Levels of Logic = 2)
  Source:            inSigReadAddr_8 (FF)
  Destination:       inSigReadAddr_0 (FF)
  Source Clock:      clk1 rising
  Destination Clock: clk1 rising

  Data Path: inSigReadAddr_8 to inSigReadAddr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            10   0.525   1.463  inSigReadAddr_8 (inSigReadAddr_8)
     LUT6:I0->O            1   0.254   0.790  _n0120_inv1 (_n0120_inv1)
     LUT3:I1->O           12   0.250   1.068  _n0120_inv3 (_n0120_inv)
     FDCE:CE                   0.302          inSigReadAddr_0
    ----------------------------------------
    Total                      4.652ns (1.331ns logic, 3.321ns route)
                                       (28.6% logic, 71.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hi_in<0>'
  Clock period: 9.010ns (frequency: 110.982MHz)
  Total number of paths / destination ports: 22408 / 3330
-------------------------------------------------------------------------
Delay:               9.010ns (Levels of Logic = 9)
  Source:            okHI/core0/core0/ti_addr_1 (FF)
  Destination:       okHI/delays[11].fdreout0 (FF)
  Source Clock:      hi_in<0> rising
  Destination Clock: hi_in<0> rising

  Data Path: okHI/core0/core0/ti_addr_1 to okHI/delays[11].fdreout0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             27   0.525   1.866  core0/ti_addr_1 (ok1<17>)
     end scope: 'okHI/core0:ok1<17>'
     begin scope: 'ep25:ok1<17>'
     LUT6:I1->O            1   0.254   1.137  ti_addr[7]_ep_addr[7]_equal_2_o81 (ti_addr[7]_ep_addr[7]_equal_2_o8)
     LUT6:I0->O           16   0.254   1.290  ti_addr[7]_ep_addr[7]_equal_2_o83 (ti_addr[7]_ep_addr[7]_equal_2_o)
     LUT2:I0->O            1   0.250   0.958  Mmux_ok2<15:0>161 (ok2<9>)
     end scope: 'ep25:ok2<9>'
     LUT4:I0->O            1   0.254   0.682  okWO/ok2_int<94>_SW0 (N18)
     LUT6:I5->O            1   0.254   0.958  okWO/ok2_int<94> (ok2<9>)
     begin scope: 'okHI/core0:ok2<9>'
     LUT4:I0->O            1   0.254   0.000  core0/Mmux_hi_dataout711 (okCH<12>)
     end scope: 'okHI/core0:okCH<12>'
     FDRE:D                    0.074          okHI/delays[9].fdreout0
    ----------------------------------------
    Total                      9.010ns (2.119ns logic, 6.891ns route)
                                       (23.5% logic, 76.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'okHI/core0/okCH<1>'
  Clock period: 3.081ns (frequency: 324.570MHz)
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Delay:               3.081ns (Levels of Logic = 0)
  Source:            okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:       okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Source Clock:      okHI/core0/okCH<1> rising
  Destination Clock: okHI/core0/okCH<1> rising

  Data Path: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom to okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKB->DOB15    1   2.100   0.681  core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (core0/a0/pm0/n0016<15>)
     RAMB16BWER:DIB15          0.300          core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    ----------------------------------------
    Total                      3.081ns (2.400ns logic, 0.681ns route)
                                       (77.9% logic, 22.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'hi_in<0>'
  Total number of paths / destination ports: 1092 / 278
-------------------------------------------------------------------------
Offset:              7.073ns (Levels of Logic = 6)
  Source:            hi_in<7> (PAD)
  Destination:       okHI/core0/core0/ti_dataout_15 (FF)
  Destination Clock: hi_in<0> rising

  Data Path: hi_in<7> to okHI/core0/core0/ti_dataout_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.328   1.610  hi_in_7_IBUF (hi_in_7_IBUF)
     begin scope: 'okHI/core0:okHC<7>'
     LUT4:I0->O            2   0.254   0.726  core0/hi_addr[3]_hi_addr[3]_OR_157_o1 (core0/hi_addr[3]_hi_addr[3]_OR_157_o)
     LUT4:I3->O            1   0.254   0.682  core0/state[31]_ti_dataout[15]_select_93_OUT<0>13 (core0/state[31]_ti_dataout[15]_select_93_OUT<0>13)
     LUT5:I4->O           16   0.254   1.637  core0/state[31]_ti_dataout[15]_select_93_OUT<0>14 (core0/state[31]_ti_dataout[15]_select_93_OUT<0>1)
     LUT6:I0->O            1   0.254   0.000  core0/state[31]_ti_dataout[15]_select_93_OUT<3>1 (core0/state[31]_ti_dataout[15]_select_93_OUT<3>)
     FDE:D                     0.074          core0/ti_dataout_3
    ----------------------------------------
    Total                      7.073ns (2.418ns logic, 4.655ns route)
                                       (34.2% logic, 65.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hi_in<0>'
  Total number of paths / destination ports: 46 / 29
-------------------------------------------------------------------------
Offset:              6.665ns (Levels of Logic = 3)
  Source:            ep00/ep_dataout_0 (FF)
  Destination:       led<0> (PAD)
  Source Clock:      hi_in<0> rising

  Data Path: ep00/ep_dataout_0 to led<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q           113   0.525   2.248  ep_dataout_0 (ep_dataout<0>)
     end scope: 'ep00:ep_dataout<0>'
     INV:I->O              2   0.255   0.725  led<0>1_INV_0 (led_0_OBUF)
     OBUF:I->O                 2.912          led_0_OBUF (led<0>)
    ----------------------------------------
    Total                      6.665ns (3.692ns logic, 2.973ns route)
                                       (55.4% logic, 44.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Delay:               1.328ns (Levels of Logic = 1)
  Source:            hi_inout<15> (PAD)
  Destination:       okHI/delays[15].iodelay_inst:IDATAIN (PAD)

  Data Path: hi_inout<15> to okHI/delays[15].iodelay_inst:IDATAIN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           0   1.328   0.000  okHI/delays[15].iobf0 (okHI/iobf0_hi_datain<15>)
    IODELAY2:IDATAIN           0.000          okHI/delays[15].iodelay_inst
    ----------------------------------------
    Total                      1.328ns (1.328ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk1
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
clk1               |    4.652|         |         |         |
hi_in<0>           |    3.232|         |         |         |
my_clk_div/temp_clk|    1.280|         |         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock coefReadAddr<10>
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
my_clk_div/temp_clk|   68.236|         |         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock hi_in<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |    9.010|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_clk_div/temp_clk
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
clk1               |    1.280|         |         |         |
hi_in<0>           |    4.763|         |         |         |
my_clk_div/temp_clk|   75.135|         |         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock okHI/core0/okCH<1>
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
okHI/core0/okCH<1>|    3.081|         |         |         |
------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 34.00 secs
Total CPU time to Xst completion: 32.75 secs
 
--> 


Total memory usage is 473748 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   43 (   0 filtered)
Number of infos    :   46 (   0 filtered)

