[2025-09-17 23:09:37] START suite=cs trace=cloud9_phase2_core1
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase2_core1.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2509884 heartbeat IPC: 3.984 cumulative IPC: 3.984 (Simulation time: 00 hr 00 min 26 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 4851087 cumulative IPC: 4.123 (Simulation time: 00 hr 00 min 43 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 4851087 cumulative IPC: 4.123 (Simulation time: 00 hr 00 min 43 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 4851088 heartbeat IPC: 4.271 cumulative IPC: 5 (Simulation time: 00 hr 00 min 43 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 15090530 heartbeat IPC: 0.9766 cumulative IPC: 0.9766 (Simulation time: 00 hr 01 min 20 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 27046323 heartbeat IPC: 0.8364 cumulative IPC: 0.9011 (Simulation time: 00 hr 02 min 01 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 38738478 heartbeat IPC: 0.8553 cumulative IPC: 0.8853 (Simulation time: 00 hr 02 min 45 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 53564185 heartbeat IPC: 0.6745 cumulative IPC: 0.8211 (Simulation time: 00 hr 03 min 35 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 69552265 heartbeat IPC: 0.6255 cumulative IPC: 0.7728 (Simulation time: 00 hr 04 min 33 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 78497316 heartbeat IPC: 1.118 cumulative IPC: 0.8147 (Simulation time: 00 hr 05 min 21 sec)
Heartbeat CPU 0 instructions: 90000018 cycles: 88627517 heartbeat IPC: 0.9871 cumulative IPC: 0.8356 (Simulation time: 00 hr 05 min 55 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase2_core1.trace.xz")
Heartbeat CPU 0 instructions: 100000018 cycles: 99507183 heartbeat IPC: 0.9191 cumulative IPC: 0.8452 (Simulation time: 00 hr 06 min 30 sec)
Heartbeat CPU 0 instructions: 110000021 cycles: 110472551 heartbeat IPC: 0.912 cumulative IPC: 0.8521 (Simulation time: 00 hr 07 min 06 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 116572458 cumulative IPC: 0.8578 (Simulation time: 00 hr 07 min 41 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 116572458 cumulative IPC: 0.8578 (Simulation time: 00 hr 07 min 41 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase2_core1.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.8578 instructions: 100000000 cycles: 116572458
CPU 0 Branch Prediction Accuracy: 99.03% MPKI: 0.1779 Average ROB Occupancy at Mispredict: 8169
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1474
BRANCH_INDIRECT: 0.00654
BRANCH_CONDITIONAL: 0.02388
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 1482726
LQ_STALL: 7605
SQ_STALL: 49599


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 167.80327
REPLAY_LOAD: 99.83752
NON_REPLAY_LOAD: 24.994476

== Total ==
ADDR_TRANS: 308758
REPLAY_LOAD: 282640
NON_REPLAY_LOAD: 891328

== Counts ==
ADDR_TRANS: 1840
REPLAY_LOAD: 2831
NON_REPLAY_LOAD: 35661

cpu0->cpu0_STLB TOTAL        ACCESS:     481708 HIT:     445432 MISS:      36276 MSHR_MERGE:          1
cpu0->cpu0_STLB LOAD         ACCESS:     481708 HIT:     445432 MISS:      36276 MSHR_MERGE:          1
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 297.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1430164 HIT:     759951 MISS:     670213 MSHR_MERGE:      87815
cpu0->cpu0_L2C LOAD         ACCESS:     616284 HIT:     257854 MISS:     358430 MSHR_MERGE:      12162
cpu0->cpu0_L2C RFO          ACCESS:     127976 HIT:      22279 MISS:     105697 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     236946 HIT:      93122 MISS:     143824 MSHR_MERGE:      75653
cpu0->cpu0_L2C WRITE        ACCESS:     385791 HIT:     385174 MISS:        617 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      63167 HIT:       1522 MISS:      61645 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     178044 ISSUED:     178044 USEFUL:      46640 USELESS:       3693
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 110.4 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    9231664 HIT:    9101258 MISS:     130406 MSHR_MERGE:      28551
cpu0->cpu0_L1I LOAD         ACCESS:    9231664 HIT:    9101258 MISS:     130406 MSHR_MERGE:      28551
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.94 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   20396464 HIT:   19008432 MISS:    1388032 MSHR_MERGE:     623536
cpu0->cpu0_L1D LOAD         ACCESS:   12740374 HIT:   11954158 MISS:     786216 MSHR_MERGE:     271787
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     516196 HIT:     392825 MISS:     123371 MSHR_MERGE:      64452
cpu0->cpu0_L1D WRITE        ACCESS:    7065417 HIT:    6650654 MISS:     414763 MSHR_MERGE:     286782
cpu0->cpu0_L1D TRANSLATION  ACCESS:      74477 HIT:      10795 MISS:      63682 MSHR_MERGE:        515
cpu0->cpu0_L1D PREFETCH REQUESTED:     545029 ISSUED:     516196 USEFUL:      26350 USELESS:       8965
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 92.67 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    7703168 HIT:    7584862 MISS:     118306 MSHR_MERGE:      56773
cpu0->cpu0_ITLB LOAD         ACCESS:    7703168 HIT:    7584862 MISS:     118306 MSHR_MERGE:      56773
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.849 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   19463657 HIT:   18907515 MISS:     556142 MSHR_MERGE:     135967
cpu0->cpu0_DTLB LOAD         ACCESS:   19463657 HIT:   18907515 MISS:     556142 MSHR_MERGE:     135967
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 30.25 cycles
cpu0->LLC TOTAL        ACCESS:     898673 HIT:     428171 MISS:     470502 MSHR_MERGE:       5539
cpu0->LLC LOAD         ACCESS:     346268 HIT:      72378 MISS:     273890 MSHR_MERGE:         95
cpu0->LLC RFO          ACCESS:     105697 HIT:       7525 MISS:      98172 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      68170 HIT:      20339 MISS:      47831 MSHR_MERGE:       5444
cpu0->LLC WRITE        ACCESS:     316893 HIT:     316387 MISS:        506 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      61645 HIT:      11542 MISS:      50103 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 101.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       6489
  ROW_BUFFER_MISS:     457939
  AVG DBUS CONGESTED CYCLE: 7.764
Channel 0 WQ ROW_BUFFER_HIT:      55328
  ROW_BUFFER_MISS:     216264
  FULL:          0
Channel 0 REFRESHES ISSUED:       9714

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       183594        50289        42107        88366
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           10          211         4331        10385
  STLB miss resolved @ L2C                0           14           89          553         1699
  STLB miss resolved @ LLC                0           42          212         3910         7840
  STLB miss resolved @ MEM                0           51          740         9289        40197

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             108823         2466         5899           17          140
---------------------------------------------------------------
  STLB miss resolved @ L1D               17            3            4            4           96
  STLB miss resolved @ L2C                8            0            0            4           13
  STLB miss resolved @ LLC               11            0            0            7           23
  STLB miss resolved @ MEM               52            4            2            8          390
[2025-09-17 23:17:18] END   suite=cs trace=cloud9_phase2_core1 (rc=0)
