<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: SIShrinkInstructions.cpp Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_4d9c1978b5f07b6adb33a8870a898946.html">llvm3.6</a></li><li class="navelem"><a class="el" href="dir_5fa7ecd8d95c317b32615506984470d8.html">lib</a></li><li class="navelem"><a class="el" href="dir_e05b01359e968234de0369341286fe1b.html">Target</a></li><li class="navelem"><a class="el" href="dir_425160c7594ba0b571d934f7a8c32ff5.html">R600</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">SIShrinkInstructions.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="SIShrinkInstructions_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- SIShrinkInstructions.cpp - Shrink Instructions --------------------===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//                     The LLVM Compiler Infrastructure</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// This file is distributed under the University of Illinois Open Source</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// License. See LICENSE.TXT for details.</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span><span class="comment"></span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">/// The pass tries to use the 32-bit encoding for instructions when possible.</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"></span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;</div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPU_8h.html">AMDGPU.h</a>&quot;</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUMCInstLower_8h.html">AMDGPUMCInstLower.h</a>&quot;</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUSubtarget_8h.html">AMDGPUSubtarget.h</a>&quot;</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIInstrInfo_8h.html">SIInstrInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Statistic_8h.html">llvm/ADT/Statistic.h</a>&quot;</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunctionPass_8h.html">llvm/CodeGen/MachineFunctionPass.h</a>&quot;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstrBuilder_8h.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Constants_8h.html">llvm/IR/Constants.h</a>&quot;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LLVMContext_8h.html">llvm/IR/LLVMContext.h</a>&quot;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Function_8h.html">llvm/IR/Function.h</a>&quot;</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Debug_8h.html">llvm/Support/Debug.h</a>&quot;</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Target_2TargetMachine_8h.html">llvm/Target/TargetMachine.h</a>&quot;</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;</div>
<div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="SIShrinkInstructions_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   26</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;si-shrink-instructions&quot;</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<a class="code" href="SIShrinkInstructions_8cpp.html#a49256a7b2e6f949110c53361010fcb61">STATISTIC</a>(NumInstructionsShrunk,</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;          <span class="stringliteral">&quot;Number of 64-bit instruction reduced to 32-bit.&quot;</span>);</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<a class="code" href="SIShrinkInstructions_8cpp.html#a49256a7b2e6f949110c53361010fcb61">STATISTIC</a>(NumLiteralConstantsFolded,</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;          <span class="stringliteral">&quot;Number of literal constants folded into 32-bit instructions.&quot;</span>);</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="keyword">namespace </span>llvm {</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="namespacellvm.html#a2b80431b5d94e1aa777ed594f6d31206">initializeSIShrinkInstructionsPass</a>(<a class="code" href="classllvm_1_1PassRegistry.html">PassRegistry</a>&amp;);</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;}</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="keyword">using namespace </span>llvm;</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="keyword">namespace </span>{</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="keyword">class </span>SIShrinkInstructions : <span class="keyword">public</span> <a class="code" href="classllvm_1_1MachineFunctionPass.html">MachineFunctionPass</a> {</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">char</span> <a class="code" href="ARMAsmParser_8cpp.html#afa41b5544267a2f619f358964a81c0e9">ID</a>;</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;  SIShrinkInstructions() : <a class="code" href="classllvm_1_1MachineFunctionPass.html">MachineFunctionPass</a>(<a class="code" href="ARMAsmParser_8cpp.html#afa41b5544267a2f619f358964a81c0e9">ID</a>) {</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  }</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  <span class="keywordtype">bool</span> runOnMachineFunction(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">override</span>;</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">char</span> *getPassName()<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    <span class="keywordflow">return</span> <span class="stringliteral">&quot;SI Shrink Instructions&quot;</span>;</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  }</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  <span class="keywordtype">void</span> getAnalysisUsage(<a class="code" href="classllvm_1_1AnalysisUsage.html">AnalysisUsage</a> &amp;AU)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#af11a6ebf7ab3c388234cb6d5378439a3">setPreservesCFG</a>();</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    <a class="code" href="classllvm_1_1MachineFunctionPass.html#a864fd57b4304ef933b3281d0ef85a88e">MachineFunctionPass::getAnalysisUsage</a>(AU);</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  }</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;};</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;} <span class="comment">// End anonymous namespace.</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<a class="code" href="SIShrinkInstructions_8cpp.html#ae29bd3ec55380960947a2e2e2e156d5f">INITIALIZE_PASS_BEGIN</a>(SIShrinkInstructions, <a class="code" href="SIShrinkInstructions_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>,</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;                      <span class="stringliteral">&quot;SI Lower il Copies&quot;</span>, <span class="keyword">false</span>, <span class="keyword">false</span>)</div>
<div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="SIShrinkInstructions_8cpp.html#ae2a4fd0a6cefc7e276493a269159ca40">   65</a></span>&#160;<a class="code" href="PassSupport_8h.html#a74ce8276b89067e806f67c45a6d92575">INITIALIZE_PASS_END</a>(SIShrinkInstructions, <a class="code" href="SIShrinkInstructions_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>,</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;                    &quot;<a class="code" href="AMDGPUInstrInfo_8cpp.html#a716f5e42d0d8cc3686f761545c8c20bca6cbe5ff42f143903e1c67abf94613791">SI</a> Lower il <a class="code" href="SIShrinkInstructions_8cpp.html#a857e5703a112b26dd295c17df34d5459">Copies</a>&quot;, <a class="code" href="SIShrinkInstructions_8cpp.html#ae2a4fd0a6cefc7e276493a269159ca40">false</a>, false)</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="keywordtype">char</span> SIShrinkInstructions::<a class="code" href="ARMAsmParser_8cpp.html#afa41b5544267a2f619f358964a81c0e9">ID</a> = 0;</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="namespacellvm.html#a72ca461632fc9ccafcc0c64f345a5292">   70</a></span>&#160;<a class="code" href="classllvm_1_1FunctionPass.html">FunctionPass</a> *llvm::<a class="code" href="namespacellvm.html#a72ca461632fc9ccafcc0c64f345a5292">createSIShrinkInstructionsPass</a>() {</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> SIShrinkInstructions();</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;}</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="SIShrinkInstructions_8cpp.html#a42782e816da465337ea917893eb10df9">   74</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="SIShrinkInstructions_8cpp.html#a42782e816da465337ea917893eb10df9">isVGPR</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *MO, <span class="keyword">const</span> <a class="code" href="structllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;TRI,</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI) {</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  <span class="keywordflow">if</span> (!MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">isReg</a>())</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>()))</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    <span class="keywordflow">return</span> TRI.<a class="code" href="structllvm_1_1SIRegisterInfo.html#a115ab05f8cddeb3059603ff085ecab7b">hasVGPRs</a>(MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab3904d3601dbe52865d5f2e33a06d80d">getRegClass</a>(MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>()));</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  <span class="keywordflow">return</span> TRI.<a class="code" href="structllvm_1_1SIRegisterInfo.html#a115ab05f8cddeb3059603ff085ecab7b">hasVGPRs</a>(TRI.<a class="code" href="structllvm_1_1SIRegisterInfo.html#a519c631a1eee03f772cedaecd57241f6">getPhysRegClass</a>(MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>()));</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;}</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="SIShrinkInstructions_8cpp.html#af1f2f89e32b57469b4834a6ed9f1c329">   85</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="SIShrinkInstructions_8cpp.html#af1f2f89e32b57469b4834a6ed9f1c329">canShrink</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;                      <span class="keyword">const</span> <a class="code" href="structllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;TRI,</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI) {</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Src2 = TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#aac7fce51c010f8cd8b29eb393e1a7561">getNamedOperand</a>(MI, AMDGPU::OpName::src2);</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  <span class="comment">// Can&#39;t shrink instruction with three operands.</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <span class="keywordflow">if</span> (Src2)</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Src1 = TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#aac7fce51c010f8cd8b29eb393e1a7561">getNamedOperand</a>(MI, AMDGPU::OpName::src1);</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Src1Mod =</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;      TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#aac7fce51c010f8cd8b29eb393e1a7561">getNamedOperand</a>(MI, AMDGPU::OpName::src1_modifiers);</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  <span class="keywordflow">if</span> (Src1 &amp;&amp; (!<a class="code" href="SIShrinkInstructions_8cpp.html#a42782e816da465337ea917893eb10df9">isVGPR</a>(Src1, TRI, MRI) || (Src1Mod &amp;&amp; Src1Mod-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>() != 0)))</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <span class="comment">// We don&#39;t need to check src0, all input types are legal, so just make sure</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <span class="comment">// src0 isn&#39;t using any modifiers.</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  <span class="keywordflow">if</span> (TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#af0a1524a0fcf05745cf2e55091043052">hasModifiersSet</a>(MI, AMDGPU::OpName::src0_modifiers))</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  <span class="comment">// Check output modifiers</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  <span class="keywordflow">if</span> (TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#af0a1524a0fcf05745cf2e55091043052">hasModifiersSet</a>(MI, AMDGPU::OpName::omod))</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <span class="keywordflow">if</span> (TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#af0a1524a0fcf05745cf2e55091043052">hasModifiersSet</a>(MI, AMDGPU::OpName::clamp))</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;}</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">/// \brief This function checks \p MI for operands defined by a move immediate</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">/// instruction and then folds the literal constant into the instruction if it</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">/// can.  This function assumes that \p MI is a VOP1, VOP2, or VOPC instruction</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">/// and will only fold literal constants if we are still in SSA.</span></div>
<div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="SIShrinkInstructions_8cpp.html#abc8dc8f4faa920249e1d42af3bfd4d6f">  120</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="SIShrinkInstructions_8cpp.html#abc8dc8f4faa920249e1d42af3bfd4d6f">foldImmediates</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;                           <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI, <span class="keywordtype">bool</span> TryToCommute = <span class="keyword">true</span>) {</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  <span class="keywordflow">if</span> (!MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a506447dd6402590e58fe1492fa824c01">isSSA</a>())</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  <a class="code" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a11c1f23720b2e8372def346c704c0162">isVOP1</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>()) || TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a38bde7e010ee13fcbd7e94493586a84b">isVOP2</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>()) ||</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;         TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a6f1a67aa0c7c1ae8f22fef2c41ab6bbb">isVOPC</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>()));</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;TRI = TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a270f7d05d669d34db96029db722d7fba">getRegisterInfo</a>();</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Src0 = TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#aac7fce51c010f8cd8b29eb393e1a7561">getNamedOperand</a>(MI, AMDGPU::OpName::src0);</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  <span class="comment">// Only one literal constant is allowed per instruction, so if src0 is a</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  <span class="comment">// literal constant then we can&#39;t do any folding.</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  <span class="keywordflow">if</span> (Src0-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a2ac18ceda9f2857fea2e5cc4e8bf4ff5">isImm</a>() &amp;&amp; TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a5e0d86f7f0d629a21e602979c971d30d">isLiteralConstant</a>(*Src0))</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  <span class="comment">// Literal constants and SGPRs can only be used in Src0, so if Src0 is an</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  <span class="comment">// SGPR, we cannot commute the instruction, so we can&#39;t fold any literal</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  <span class="comment">// constants.</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;  <span class="keywordflow">if</span> (Src0-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">isReg</a>() &amp;&amp; !<a class="code" href="SIShrinkInstructions_8cpp.html#a42782e816da465337ea917893eb10df9">isVGPR</a>(Src0, TRI, MRI))</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  <span class="comment">// Try to fold Src0</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  <span class="keywordflow">if</span> (Src0-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">isReg</a>()) {</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = Src0-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">Def</a> = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a3a8e37a5bdd95e6bc921cc0855a3dbf1">getUniqueVRegDef</a>(Reg);</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    <span class="keywordflow">if</span> (Def &amp;&amp; Def-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a9a6a4906a767c903d61cc53da9af0aaa">isMoveImmediate</a>()) {</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;      <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MovSrc = Def-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1);</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;      <span class="keywordtype">bool</span> ConstantFolded = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;      <span class="keywordflow">if</span> (MovSrc.<a class="code" href="classllvm_1_1MachineOperand.html#a2ac18ceda9f2857fea2e5cc4e8bf4ff5">isImm</a>() &amp;&amp; <a class="code" href="namespacellvm.html#a623181432ee8a9105bb0b4116a75c4c4">isUInt&lt;32&gt;</a>(MovSrc.<a class="code" href="classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>())) {</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;        Src0-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#aa7e43fc5b201a1cc5b2b0f1f72963dd2">ChangeToImmediate</a>(MovSrc.<a class="code" href="classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>());</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;        ConstantFolded = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;      }</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;      <span class="keywordflow">if</span> (ConstantFolded) {</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        <span class="keywordflow">if</span> (MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a0be07e313486cf812c3bab6cfc1da620">use_empty</a>(Reg))</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;          Def-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;        ++NumLiteralConstantsFolded;</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;      }</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    }</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  }</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  <span class="comment">// We have failed to fold src0, so commute the instruction and try again.</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <span class="keywordflow">if</span> (TryToCommute &amp;&amp; MI.<a class="code" href="classllvm_1_1MachineInstr.html#aafb199cf6f6f35679ac670d7630d8b35">isCommutable</a>() &amp;&amp; TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#ab01b473ec8daee29c89f51c4a6101ddd">commuteInstruction</a>(&amp;MI))</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    <a class="code" href="SIShrinkInstructions_8cpp.html#abc8dc8f4faa920249e1d42af3bfd4d6f">foldImmediates</a>(MI, TII, MRI, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;}</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="keywordtype">bool</span> SIShrinkInstructions::runOnMachineFunction(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) {</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> =</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;      <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<span class="keyword">&gt;</span>(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a03d1ce9278523503ad038c6ab9c96ccb">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#ab51af7a89499bd584c1a117aeb017b68">getInstrInfo</a>());</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;TRI = TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a270f7d05d669d34db96029db722d7fba">getRegisterInfo</a>();</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  std::vector&lt;unsigned&gt; I1Defs;</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineFunction.html#a340712de3e78fec11c338735cab17df7">MachineFunction::iterator</a> BI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab0789854909cf47f640a85fa2bac29c7">begin</a>(), BE = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a9d017af749f76484cb9aec9ff6e4330c">end</a>();</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;                                                  BI != BE; ++BI) {</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *BI;</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, Next;</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    <span class="keywordflow">for</span> (I = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>(); I != MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>(); I = Next) {</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;      Next = std::next(I);</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a> = *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;      <span class="comment">// Try to use S_MOVK_I32, which will save 4 bytes for small immediates.</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;      <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>() == AMDGPU::S_MOV_B32) {</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1);</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;        <span class="keywordflow">if</span> (Src.<a class="code" href="classllvm_1_1MachineOperand.html#a2ac18ceda9f2857fea2e5cc4e8bf4ff5">isImm</a>()) {</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;          <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a3b9662928ee4d58fef185abfe20e8184">isInt&lt;16&gt;</a>(Src.<a class="code" href="classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>()) &amp;&amp; !TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a59bfa5fcbc64c63e3ce966e23b2e263a">isInlineConstant</a>(Src))</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;            MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(TII-&gt;get(AMDGPU::S_MOVK_I32));</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;        }</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;        <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;      }</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;      <span class="keywordflow">if</span> (!TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a168ffc5ce02a58aeeb1b09789a18b2cc">hasVALU32BitEncoding</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>()))</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;        <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="SIShrinkInstructions_8cpp.html#af1f2f89e32b57469b4834a6ed9f1c329">canShrink</a>(MI, TII, TRI, MRI)) {</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;        <span class="comment">// Try commuting the instruction and see if that enables us to shrink</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;        <span class="comment">// it.</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;        <span class="keywordflow">if</span> (!MI.<a class="code" href="classllvm_1_1MachineInstr.html#aafb199cf6f6f35679ac670d7630d8b35">isCommutable</a>() || !TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#ab01b473ec8daee29c89f51c4a6101ddd">commuteInstruction</a>(&amp;MI) ||</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;            !<a class="code" href="SIShrinkInstructions_8cpp.html#af1f2f89e32b57469b4834a6ed9f1c329">canShrink</a>(MI, TII, TRI, MRI))</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;          <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;      }</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;      <span class="comment">// getVOPe32 could be -1 here if we started with an instruction that had</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;      <span class="comment">// a 32-bit encoding and then commuted it to an instruction that did not.</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;      <span class="keywordflow">if</span> (!TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a168ffc5ce02a58aeeb1b09789a18b2cc">hasVALU32BitEncoding</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>()))</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;        <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;      <span class="keywordtype">int</span> Op32 = <a class="code" href="namespacellvm_1_1AMDGPU.html#aa6f9a7dd7b67941d8bd2b60c6e8ff5d7">AMDGPU::getVOPe32</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>());</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;      <span class="keywordflow">if</span> (TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a6f1a67aa0c7c1ae8f22fef2c41ab6bbb">isVOPC</a>(Op32)) {</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;        <span class="keywordtype">unsigned</span> DstReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(DstReg)) {</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;          <span class="comment">// VOPC instructions can only write to the VCC register.  We can&#39;t</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;          <span class="comment">// force them to use VCC here, because the register allocator has</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;          <span class="comment">// trouble with sequences like this, which cause the allocator to run</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;          <span class="comment">// out of registers if vreg0 and vreg1 belong to the VCCReg register</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;          <span class="comment">// class:</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;          <span class="comment">// vreg0 = VOPC;</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;          <span class="comment">// vreg1 = VOPC;</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;          <span class="comment">// S_AND_B64 vreg0, vreg1</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;          <span class="comment">//</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;          <span class="comment">// So, instead of forcing the instruction to write to VCC, we provide</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;          <span class="comment">// a hint to the register allocator to use VCC and then we we will run</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;          <span class="comment">// this pass again after RA and shrink it if it outputs to VCC.</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;          MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a84e2447414c8ad02b53135e85b26ebac">setRegAllocationHint</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>(), 0, AMDGPU::VCC);</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;          <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;        }</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;        <span class="keywordflow">if</span> (DstReg != AMDGPU::VCC)</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;          <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;      }</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;      <span class="comment">// We can shrink this instruction</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;      <a class="code" href="Debug_8h.html#aef41e8aaf4c60819b30faf396cdf4978">DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Shrinking &quot;</span>; MI.<a class="code" href="classllvm_1_1MachineInstr.html#a2e753175906811d492e9003d8872bfbe">dump</a>(); <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;);</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;      <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> Inst32 =</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;          <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, I, MI.<a class="code" href="classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">getDebugLoc</a>(), TII-&gt;get(Op32));</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;      <span class="comment">// dst</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;      Inst32.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">addOperand</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0));</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;      Inst32.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">addOperand</a>(*TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#aac7fce51c010f8cd8b29eb393e1a7561">getNamedOperand</a>(MI, AMDGPU::OpName::src0));</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Src1 =</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;          TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#aac7fce51c010f8cd8b29eb393e1a7561">getNamedOperand</a>(MI, AMDGPU::OpName::src1);</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;      <span class="keywordflow">if</span> (Src1)</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;        Inst32.addOperand(*Src1);</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;      ++NumInstructionsShrunk;</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;      <a class="code" href="SIShrinkInstructions_8cpp.html#abc8dc8f4faa920249e1d42af3bfd4d6f">foldImmediates</a>(*Inst32, TII, MRI);</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;      <a class="code" href="Debug_8h.html#aef41e8aaf4c60819b30faf396cdf4978">DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;e32 MI = &quot;</span> &lt;&lt; *Inst32 &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    }</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;  }</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;}</div>
<div class="ttc" id="AMDGPUSubtarget_8h_html"><div class="ttname"><a href="AMDGPUSubtarget_8h.html">AMDGPUSubtarget.h</a></div><div class="ttdoc">AMDGPU specific subclass of TargetSubtarget. </div></div>
<div class="ttc" id="SIShrinkInstructions_8cpp_html_af1f2f89e32b57469b4834a6ed9f1c329"><div class="ttname"><a href="SIShrinkInstructions_8cpp.html#af1f2f89e32b57469b4834a6ed9f1c329">canShrink</a></div><div class="ttdeci">static bool canShrink(MachineInstr &amp;MI, const SIInstrInfo *TII, const SIRegisterInfo &amp;TRI, const MachineRegisterInfo &amp;MRI)</div><div class="ttdef"><b>Definition:</b> <a href="SIShrinkInstructions_8cpp_source.html#l00085">SIShrinkInstructions.cpp:85</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a9d017af749f76484cb9aec9ff6e4330c"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a9d017af749f76484cb9aec9ff6e4330c">llvm::MachineFunction::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00328">MachineFunction.h:328</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00086">MachineFunction.h:86</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab0789854909cf47f640a85fa2bac29c7"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab0789854909cf47f640a85fa2bac29c7">llvm::MachineFunction::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00326">MachineFunction.h:326</a></div></div>
<div class="ttc" id="namespacellvm_html_a72ca461632fc9ccafcc0c64f345a5292"><div class="ttname"><a href="namespacellvm.html#a72ca461632fc9ccafcc0c64f345a5292">llvm::createSIShrinkInstructionsPass</a></div><div class="ttdeci">FunctionPass * createSIShrinkInstructionsPass()</div><div class="ttdef"><b>Definition:</b> <a href="SIShrinkInstructions_8cpp_source.html#l00070">SIShrinkInstructions.cpp:70</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a270f7d05d669d34db96029db722d7fba"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a270f7d05d669d34db96029db722d7fba">llvm::SIInstrInfo::getRegisterInfo</a></div><div class="ttdeci">const SIRegisterInfo &amp; getRegisterInfo() const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00071">SIInstrInfo.h:71</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_ae62c5ea35b71f9020caa94340bc78f37"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">llvm::TargetRegisterInfo::isVirtualRegister</a></div><div class="ttdeci">static bool isVirtualRegister(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00291">TargetRegisterInfo.h:291</a></div></div>
<div class="ttc" id="Debug_8h_html"><div class="ttname"><a href="Debug_8h.html">Debug.h</a></div></div>
<div class="ttc" id="AMDGPU_8h_html"><div class="ttname"><a href="AMDGPU_8h.html">AMDGPU.h</a></div></div>
<div class="ttc" id="Target_2TargetMachine_8h_html"><div class="ttname"><a href="Target_2TargetMachine_8h.html">TargetMachine.h</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_a115ab05f8cddeb3059603ff085ecab7b"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#a115ab05f8cddeb3059603ff085ecab7b">llvm::SIRegisterInfo::hasVGPRs</a></div><div class="ttdeci">bool hasVGPRs(const TargetRegisterClass *RC) const </div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00332">SIRegisterInfo.cpp:332</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ab01b473ec8daee29c89f51c4a6101ddd"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ab01b473ec8daee29c89f51c4a6101ddd">llvm::SIInstrInfo::commuteInstruction</a></div><div class="ttdeci">MachineInstr * commuteInstruction(MachineInstr *MI, bool NewMI=false) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00709">SIInstrInfo.cpp:709</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_acbc921830578e2741be6549db716c0ce"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">llvm::MachineBasicBlock::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00243">MachineBasicBlock.h:243</a></div></div>
<div class="ttc" id="Statistic_8h_html"><div class="ttname"><a href="Statistic_8h.html">Statistic.h</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a5e0d86f7f0d629a21e602979c971d30d"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a5e0d86f7f0d629a21e602979c971d30d">llvm::SIInstrInfo::isLiteralConstant</a></div><div class="ttdeci">bool isLiteralConstant(const MachineOperand &amp;MO) const </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00984">SIInstrInfo.cpp:984</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a03d1ce9278523503ad038c6ab9c96ccb"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a03d1ce9278523503ad038c6ab9c96ccb">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00176">MachineFunction.h:176</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunctionPass_html"><div class="ttname"><a href="classllvm_1_1MachineFunctionPass.html">llvm::MachineFunctionPass</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunctionPass_8h_source.html#l00032">MachineFunctionPass.h:32</a></div></div>
<div class="ttc" id="HexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00114">HexagonCopyToCombine.cpp:114</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a2ac18ceda9f2857fea2e5cc4e8bf4ff5"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a2ac18ceda9f2857fea2e5cc4e8bf4ff5">llvm::MachineOperand::isImm</a></div><div class="ttdeci">bool isImm() const </div><div class="ttdoc">isImm - Tests if this is a MO_Immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00229">MachineOperand.h:229</a></div></div>
<div class="ttc" id="PassSupport_8h_html_a74ce8276b89067e806f67c45a6d92575"><div class="ttname"><a href="PassSupport_8h.html#a74ce8276b89067e806f67c45a6d92575">INITIALIZE_PASS_END</a></div><div class="ttdeci">#define INITIALIZE_PASS_END(passName, arg, name, cfg, analysis)</div><div class="ttdef"><b>Definition:</b> <a href="PassSupport_8h_source.html#l00075">PassSupport.h:75</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ad8198d6d83af9410d867136e33fbf4b2"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const </div><div class="ttdoc">isReg - Tests if this is a MO_Register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00227">MachineOperand.h:227</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ac2421adbb9996e1b15f03a8abb6c70a8"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">llvm::MachineInstr::eraseFromParent</a></div><div class="ttdeci">void eraseFromParent()</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00915">MachineInstr.cpp:915</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_aac7fce51c010f8cd8b29eb393e1a7561"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#aac7fce51c010f8cd8b29eb393e1a7561">llvm::SIInstrInfo::getNamedOperand</a></div><div class="ttdeci">MachineOperand * getNamedOperand(MachineInstr &amp;MI, unsigned OperandName) const </div><div class="ttdoc">Returns the operand named Op. If MI does not have an operand named Op, this function returns nullptr...</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02523">SIInstrInfo.cpp:2523</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ab3904d3601dbe52865d5f2e33a06d80d"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ab3904d3601dbe52865d5f2e33a06d80d">llvm::MachineRegisterInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(unsigned Reg) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00569">MachineRegisterInfo.h:569</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00444">X86DisassemblerDecoder.h:444</a></div></div>
<div class="ttc" id="SIShrinkInstructions_8cpp_html_a42782e816da465337ea917893eb10df9"><div class="ttname"><a href="SIShrinkInstructions_8cpp.html#a42782e816da465337ea917893eb10df9">isVGPR</a></div><div class="ttdeci">static bool isVGPR(const MachineOperand *MO, const SIRegisterInfo &amp;TRI, const MachineRegisterInfo &amp;MRI)</div><div class="ttdef"><b>Definition:</b> <a href="SIShrinkInstructions_8cpp_source.html#l00074">SIShrinkInstructions.cpp:74</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a84e2447414c8ad02b53135e85b26ebac"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a84e2447414c8ad02b53135e85b26ebac">llvm::MachineRegisterInfo::setRegAllocationHint</a></div><div class="ttdeci">void setRegAllocationHint(unsigned Reg, unsigned Type, unsigned PrefReg)</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00612">MachineRegisterInfo.h:612</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a242314c0ae0147d1a7ef54c9bc312616"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">int getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00280">MachineInstr.h:280</a></div></div>
<div class="ttc" id="MachineInstrBuilder_8h_html"><div class="ttname"><a href="MachineInstrBuilder_8h.html">MachineInstrBuilder.h</a></div></div>
<div class="ttc" id="SIShrinkInstructions_8cpp_html_ad78e062f62e0d6e453941fb4ca843e4d"><div class="ttname"><a href="SIShrinkInstructions_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a></div><div class="ttdeci">#define DEBUG_TYPE</div><div class="ttdoc">The pass tries to use the 32-bit encoding for instructions when possible. </div><div class="ttdef"><b>Definition:</b> <a href="SIShrinkInstructions_8cpp_source.html#l00026">SIShrinkInstructions.cpp:26</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a7059d68a29d5ecfb37623ab45cdb4e8d"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">llvm::MachineOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00407">MachineOperand.h:407</a></div></div>
<div class="ttc" id="SIShrinkInstructions_8cpp_html_ae29bd3ec55380960947a2e2e2e156d5f"><div class="ttname"><a href="SIShrinkInstructions_8cpp.html#ae29bd3ec55380960947a2e2e2e156d5f">INITIALIZE_PASS_BEGIN</a></div><div class="ttdeci">INITIALIZE_PASS_BEGIN(SIShrinkInstructions, DEBUG_TYPE,&quot;SI Lower il Copies&quot;, false, false) INITIALIZE_PASS_END(SIShrinkInstructions</div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_aa7e43fc5b201a1cc5b2b0f1f72963dd2"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#aa7e43fc5b201a1cc5b2b0f1f72963dd2">llvm::MachineOperand::ChangeToImmediate</a></div><div class="ttdeci">void ChangeToImmediate(int64_t ImmVal)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00126">MachineInstr.cpp:126</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ac51be7ff80fe8d6ae5e8c0acb194908a"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">llvm::MachineBasicBlock::iterator</a></div><div class="ttdeci">bundle_iterator&lt; MachineInstr, instr_iterator &gt; iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00212">MachineBasicBlock.h:212</a></div></div>
<div class="ttc" id="SIShrinkInstructions_8cpp_html_a49256a7b2e6f949110c53361010fcb61"><div class="ttname"><a href="SIShrinkInstructions_8cpp.html#a49256a7b2e6f949110c53361010fcb61">STATISTIC</a></div><div class="ttdeci">STATISTIC(NumInstructionsShrunk,&quot;Number of 64-bit instruction reduced to 32-bit.&quot;)</div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classllvm_1_1MachineFunctionPass_html_a864fd57b4304ef933b3281d0ef85a88e"><div class="ttname"><a href="classllvm_1_1MachineFunctionPass.html#a864fd57b4304ef933b3281d0ef85a88e">llvm::MachineFunctionPass::getAnalysisUsage</a></div><div class="ttdeci">void getAnalysisUsage(AnalysisUsage &amp;AU) const override</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunctionPass_8cpp_source.html#l00044">MachineFunctionPass.cpp:44</a></div></div>
<div class="ttc" id="namespacellvm_1_1tgtok_html_abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a"><div class="ttname"><a href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">llvm::tgtok::Def</a></div><div class="ttdef"><b>Definition:</b> <a href="TGLexer_8h_source.html#l00046">TGLexer.h:46</a></div></div>
<div class="ttc" id="Constants_8h_html"><div class="ttname"><a href="Constants_8h.html">Constants.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00286">MachineInstr.h:286</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00062">MachineBasicBlock.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1AnalysisUsage_html"><div class="ttname"><a href="classllvm_1_1AnalysisUsage.html">llvm::AnalysisUsage</a></div><div class="ttdef"><b>Definition:</b> <a href="PassAnalysisSupport_8h_source.html#l00037">PassAnalysisSupport.h:37</a></div></div>
<div class="ttc" id="classllvm_1_1FunctionPass_html"><div class="ttname"><a href="classllvm_1_1FunctionPass.html">llvm::FunctionPass</a></div><div class="ttdef"><b>Definition:</b> <a href="Pass_8h_source.html#l00294">Pass.h:294</a></div></div>
<div class="ttc" id="namespacellvm_html_a980570dc1410d4ef53806f82028ca381"><div class="ttname"><a href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, DebugLoc DL, const MCInstrDesc &amp;MCID)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00234">MachineInstrBuilder.h:234</a></div></div>
<div class="ttc" id="AMDGPUMCInstLower_8h_html"><div class="ttname"><a href="AMDGPUMCInstLower_8h.html">AMDGPUMCInstLower.h</a></div></div>
<div class="ttc" id="namespacellvm_html_a2b80431b5d94e1aa777ed594f6d31206"><div class="ttname"><a href="namespacellvm.html#a2b80431b5d94e1aa777ed594f6d31206">llvm::initializeSIShrinkInstructionsPass</a></div><div class="ttdeci">void initializeSIShrinkInstructionsPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00024">SIRegisterInfo.h:24</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00025">SIInstrInfo.h:25</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_aa6f9a7dd7b67941d8bd2b60c6e8ff5d7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aa6f9a7dd7b67941d8bd2b60c6e8ff5d7">llvm::AMDGPU::getVOPe32</a></div><div class="ttdeci">int getVOPe32(uint16_t Opcode)</div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a11c1f23720b2e8372def346c704c0162"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a11c1f23720b2e8372def346c704c0162">llvm::SIInstrInfo::isVOP1</a></div><div class="ttdeci">bool isVOP1(uint16_t Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00167">SIInstrInfo.h:167</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a59bfa5fcbc64c63e3ce966e23b2e263a"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a59bfa5fcbc64c63e3ce966e23b2e263a">llvm::SIInstrInfo::isInlineConstant</a></div><div class="ttdeci">bool isInlineConstant(const APInt &amp;Imm) const </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00938">SIInstrInfo.cpp:938</a></div></div>
<div class="ttc" id="ARMAsmParser_8cpp_html_afa41b5544267a2f619f358964a81c0e9"><div class="ttname"><a href="ARMAsmParser_8cpp.html#afa41b5544267a2f619f358964a81c0e9">ID</a></div><div class="ttdeci">const unsigned ID</div><div class="ttdef"><b>Definition:</b> <a href="ARMAsmParser_8cpp_source.html#l09194">ARMAsmParser.cpp:9194</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a1ecb35298bc4d1fe03997959e1210c87"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">llvm::MachineInstr::setDesc</a></div><div class="ttdeci">void setDesc(const MCInstrDesc &amp;tid)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01137">MachineInstr.h:1137</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a168ffc5ce02a58aeeb1b09789a18b2cc"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a168ffc5ce02a58aeeb1b09789a18b2cc">llvm::SIInstrInfo::hasVALU32BitEncoding</a></div><div class="ttdeci">bool hasVALU32BitEncoding(unsigned Opcode) const </div><div class="ttdoc">Return true if this 64-bit VALU instruction has a 32-bit encoding. This function will return false if...</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01047">SIInstrInfo.cpp:1047</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00043">MachineOperand.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1AnalysisUsage_html_af11a6ebf7ab3c388234cb6d5378439a3"><div class="ttname"><a href="classllvm_1_1AnalysisUsage.html#af11a6ebf7ab3c388234cb6d5378439a3">llvm::AnalysisUsage::setPreservesCFG</a></div><div class="ttdeci">void setPreservesCFG()</div><div class="ttdef"><b>Definition:</b> <a href="Pass_8cpp_source.html#l00263">Pass.cpp:263</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a38bde7e010ee13fcbd7e94493586a84b"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a38bde7e010ee13fcbd7e94493586a84b">llvm::SIInstrInfo::isVOP2</a></div><div class="ttdeci">bool isVOP2(uint16_t Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00171">SIInstrInfo.h:171</a></div></div>
<div class="ttc" id="namespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs - Return a circular-buffered debug stream. </div><div class="ttdef"><b>Definition:</b> <a href="Debug_8cpp_source.html#l00113">Debug.cpp:113</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a2e753175906811d492e9003d8872bfbe"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a2e753175906811d492e9003d8872bfbe">llvm::MachineInstr::dump</a></div><div class="ttdeci">void dump() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l01520">MachineInstr.cpp:1520</a></div></div>
<div class="ttc" id="namespacellvm_html_a623181432ee8a9105bb0b4116a75c4c4"><div class="ttname"><a href="namespacellvm.html#a623181432ee8a9105bb0b4116a75c4c4">llvm::isUInt&lt; 32 &gt;</a></div><div class="ttdeci">bool isUInt&lt; 32 &gt;(uint64_t x)</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00310">MathExtras.h:310</a></div></div>
<div class="ttc" id="SIShrinkInstructions_8cpp_html_ae2a4fd0a6cefc7e276493a269159ca40"><div class="ttname"><a href="SIShrinkInstructions_8cpp.html#ae2a4fd0a6cefc7e276493a269159ca40">false</a></div><div class="ttdeci">SI Lower il false</div><div class="ttdef"><b>Definition:</b> <a href="SIShrinkInstructions_8cpp_source.html#l00065">SIShrinkInstructions.cpp:65</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a3a8e37a5bdd95e6bc921cc0855a3dbf1"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a3a8e37a5bdd95e6bc921cc0855a3dbf1">llvm::MachineRegisterInfo::getUniqueVRegDef</a></div><div class="ttdeci">MachineInstr * getUniqueVRegDef(unsigned Reg) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00315">MachineRegisterInfo.cpp:315</a></div></div>
<div class="ttc" id="Function_8h_html"><div class="ttname"><a href="Function_8h.html">Function.h</a></div></div>
<div class="ttc" id="AMDGPUInstrInfo_8cpp_html_a716f5e42d0d8cc3686f761545c8c20bca6cbe5ff42f143903e1c67abf94613791"><div class="ttname"><a href="AMDGPUInstrInfo_8cpp.html#a716f5e42d0d8cc3686f761545c8c20bca6cbe5ff42f143903e1c67abf94613791">SI</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00352">AMDGPUInstrInfo.cpp:352</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00032">MachineRegisterInfo.h:32</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_a519c631a1eee03f772cedaecd57241f6"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#a519c631a1eee03f772cedaecd57241f6">llvm::SIRegisterInfo::getPhysRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getPhysRegClass(unsigned Reg) const </div><div class="ttdoc">Return the &#39;base&#39; register class for this register. e.g. SGPR0 =&gt; SReg_32, VGPR =&gt; VGPR_32 SGPR0_SGPR...</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00308">SIRegisterInfo.cpp:308</a></div></div>
<div class="ttc" id="MachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="SIShrinkInstructions_8cpp_html_a857e5703a112b26dd295c17df34d5459"><div class="ttname"><a href="SIShrinkInstructions_8cpp.html#a857e5703a112b26dd295c17df34d5459">Copies</a></div><div class="ttdeci">SI Lower il Copies</div><div class="ttdef"><b>Definition:</b> <a href="SIShrinkInstructions_8cpp_source.html#l00065">SIShrinkInstructions.cpp:65</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00051">MachineInstr.h:51</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a506447dd6402590e58fe1492fa824c01"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a506447dd6402590e58fe1492fa824c01">llvm::MachineRegisterInfo::isSSA</a></div><div class="ttdeci">bool isSSA() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00163">MachineRegisterInfo.h:163</a></div></div>
<div class="ttc" id="SIInstrInfo_8h_html"><div class="ttname"><a href="SIInstrInfo_8h.html">SIInstrInfo.h</a></div><div class="ttdoc">Interface definition for SIInstrInfo. </div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab4a6ca428289b667dd691a00e9f7e334"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00181">MachineFunction.h:181</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">llvm::AArch64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00197">AArch64BaseInfo.h:197</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ab2d91e7bec944efcbc39d8e30644f111"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">llvm::MachineBasicBlock::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00241">MachineBasicBlock.h:241</a></div></div>
<div class="ttc" id="namespacellvm_html_a3b9662928ee4d58fef185abfe20e8184"><div class="ttname"><a href="namespacellvm.html#a3b9662928ee4d58fef185abfe20e8184">llvm::isInt&lt; 16 &gt;</a></div><div class="ttdeci">bool isInt&lt; 16 &gt;(int64_t x)</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00280">MathExtras.h:280</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00045">MachineInstrBuilder.h:45</a></div></div>
<div class="ttc" id="LLVMContext_8h_html"><div class="ttname"><a href="LLVMContext_8h.html">LLVMContext.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab75f703d251cc0ce0206fe00a999db86"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">llvm::MachineOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const </div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00264">MachineOperand.h:264</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aafb199cf6f6f35679ac670d7630d8b35"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aafb199cf6f6f35679ac670d7630d8b35">llvm::MachineInstr::isCommutable</a></div><div class="ttdeci">bool isCommutable(QueryType Type=IgnoreBundle) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00610">MachineInstr.h:610</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_ab51af7a89499bd584c1a117aeb017b68"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#ab51af7a89499bd584c1a117aeb017b68">llvm::TargetSubtargetInfo::getInstrInfo</a></div><div class="ttdeci">virtual const TargetInstrInfo * getInstrInfo() const </div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00066">TargetSubtargetInfo.h:66</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_af0a1524a0fcf05745cf2e55091043052"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#af0a1524a0fcf05745cf2e55091043052">llvm::SIInstrInfo::hasModifiersSet</a></div><div class="ttdeci">bool hasModifiersSet(const MachineInstr &amp;MI, unsigned OpName) const </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01063">SIInstrInfo.cpp:1063</a></div></div>
<div class="ttc" id="MachineFunctionPass_8h_html"><div class="ttname"><a href="MachineFunctionPass_8h.html">MachineFunctionPass.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a34ab07c56acf0fe7f68a6da0d514bec7"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">llvm::MachineInstrBuilder::addOperand</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addOperand(const MachineOperand &amp;MO) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00170">MachineInstrBuilder.h:170</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a340712de3e78fec11c338735cab17df7"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a340712de3e78fec11c338735cab17df7">llvm::MachineFunction::iterator</a></div><div class="ttdeci">BasicBlockListType::iterator iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00314">MachineFunction.h:314</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a6f1a67aa0c7c1ae8f22fef2c41ab6bbb"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a6f1a67aa0c7c1ae8f22fef2c41ab6bbb">llvm::SIInstrInfo::isVOPC</a></div><div class="ttdeci">bool isVOPC(uint16_t Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00179">SIInstrInfo.h:179</a></div></div>
<div class="ttc" id="Debug_8h_html_aef41e8aaf4c60819b30faf396cdf4978"><div class="ttname"><a href="Debug_8h.html#aef41e8aaf4c60819b30faf396cdf4978">DEBUG</a></div><div class="ttdeci">#define DEBUG(X)</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8h_source.html#l00093">Debug.h:93</a></div></div>
<div class="ttc" id="classllvm_1_1PassRegistry_html"><div class="ttname"><a href="classllvm_1_1PassRegistry.html">llvm::PassRegistry</a></div><div class="ttdef"><b>Definition:</b> <a href="PassRegistry_8h_source.html#l00041">PassRegistry.h:41</a></div></div>
<div class="ttc" id="SIShrinkInstructions_8cpp_html_abc8dc8f4faa920249e1d42af3bfd4d6f"><div class="ttname"><a href="SIShrinkInstructions_8cpp.html#abc8dc8f4faa920249e1d42af3bfd4d6f">foldImmediates</a></div><div class="ttdeci">static void foldImmediates(MachineInstr &amp;MI, const SIInstrInfo *TII, MachineRegisterInfo &amp;MRI, bool TryToCommute=true)</div><div class="ttdoc">This function checks MI for operands defined by a move immediate instruction and then folds the liter...</div><div class="ttdef"><b>Definition:</b> <a href="SIShrinkInstructions_8cpp_source.html#l00120">SIShrinkInstructions.cpp:120</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a9a6a4906a767c903d61cc53da9af0aaa"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a9a6a4906a767c903d61cc53da9af0aaa">llvm::MachineInstr::isMoveImmediate</a></div><div class="ttdeci">bool isMoveImmediate(QueryType Type=IgnoreBundle) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00482">MachineInstr.h:482</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a5ca4af2a257043145ad650eafb4402f9"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">llvm::MachineInstr::getDebugLoc</a></div><div class="ttdeci">DebugLoc getDebugLoc() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00245">MachineInstr.h:245</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a0be07e313486cf812c3bab6cfc1da620"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a0be07e313486cf812c3bab6cfc1da620">llvm::MachineRegisterInfo::use_empty</a></div><div class="ttdeci">bool use_empty(unsigned RegNo) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00442">MachineRegisterInfo.h:442</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 00:56:10 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
