// Seed: 797371535
`timescale 1 ps / 1ps
module module_0 (
    output logic id_0
    , id_6,
    input id_1,
    input logic id_2,
    output logic id_3,
    input id_4,
    input logic id_5
);
  assign id_3 = 1'b0;
  logic id_7;
endmodule
