// Seed: 2449365139
module module_0;
  logic id_1 = id_1;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    output wand id_1,
    input tri1 id_2,
    output supply0 id_3,
    input wor id_4,
    input tri0 id_5,
    input supply1 id_6,
    input wire id_7,
    output wire id_8,
    output tri0 id_9,
    input tri1 id_10,
    input uwire id_11
);
  assign id_1 = 1 == 1'b0 ? -1 : -1 ? 'b0 : id_7;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  inout logic [7:0] id_8;
  inout logic [7:0] id_7;
  inout wire id_6;
  input logic [7:0] id_5;
  inout tri0 id_4;
  output wire id_3;
  output wire id_2;
  module_0 modCall_1 ();
  inout wire id_1;
  assign {-1'b0, id_5} = id_4++ == id_7[-1'b0];
  parameter id_10 = 1;
  assign id_8.id_5[-1] = id_10 - -id_1;
endmodule
