#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Jun  1 11:22:44 2023
# Process ID: 21444
# Current directory: C:/Users/DELL/Desktop/Nano  Processor/2_Way_4_Bit
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10136 C:\Users\DELL\Desktop\Nano  Processor\2_Way_4_Bit\2_Way_4_Bit.xpr
# Log file: C:/Users/DELL/Desktop/Nano  Processor/2_Way_4_Bit/vivado.log
# Journal file: C:/Users/DELL/Desktop/Nano  Processor/2_Way_4_Bit\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/DELL/Desktop/Nano  Processor/2_Way_4_Bit/2_Way_4_Bit.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/DELL/2_Way_4_Bit' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Desktop/Nano  Processor/2_Way_4_Bit/2_Way_4_Bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_4bit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Desktop/Nano  Processor/2_Way_4_Bit/2_Way_4_Bit.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_4bit_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DELL/Desktop/Nano  Processor/2_Way_4_Bit/2_Way_4_Bit.srcs/sources_1/new/MUX_2_1_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2_1_4bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DELL/Desktop/Nano  Processor/2_Way_4_Bit/2_Way_4_Bit.srcs/sim_1/new/TB_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_4bit
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Desktop/Nano  Processor/2_Way_4_Bit/2_Way_4_Bit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6abcad247e224b4daac94abb314ee7d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_4bit_behav xil_defaultlib.TB_4bit -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_1_4bit [mux_2_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_4bit
Built simulation snapshot TB_4bit_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/DELL/Desktop/Nano -notrace
couldn't read file "C:/Users/DELL/Desktop/Nano": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Thu Jun  1 11:32:02 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Desktop/Nano  Processor/2_Way_4_Bit/2_Way_4_Bit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_4bit_behav -key {Behavioral:sim_1:Functional:TB_4bit} -tclbatch {TB_4bit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_4bit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_4bit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 865.695 ; gain = 9.121
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun  1 11:33:09 2023...
