{"Source Block": ["hdl/library/common/ad_tdd_control.v@481:501@HdlStmProcess", "    else begin\n      counter_at_tdd_tx_dp_off_1 <= 1'b0;\n    end\n  end\n\n  always @(posedge clk) begin\n    if(rst == 1'b1) begin\n      counter_at_tdd_tx_dp_off_2 <= 1'b0;\n    end else\n    if((tdd_secondary == 1'b1) && (tdd_counter == tdd_tx_dp_off_2_s)) begin\n      counter_at_tdd_tx_dp_off_2 <= 1'b1;\n    end\n    else begin\n      counter_at_tdd_tx_dp_off_2 <= 1'b0;\n    end\n  end\n\n  // internal datapath delay compensation\n\n  ad_addsub #(\n    .A_WIDTH(24),\n"], "Clone Blocks": [["hdl/library/common/ad_tdd_control.v@469:489", "    else begin\n      counter_at_tdd_tx_dp_on_2 <= 1'b0;\n    end\n  end\n\n  always @(posedge clk) begin\n    if(rst == 1'b1) begin\n      counter_at_tdd_tx_dp_off_1 <= 1'b0;\n    end else\n    if(tdd_counter == tdd_tx_dp_off_1_s) begin\n      counter_at_tdd_tx_dp_off_1 <= 1'b1;\n    end\n    else begin\n      counter_at_tdd_tx_dp_off_1 <= 1'b0;\n    end\n  end\n\n  always @(posedge clk) begin\n    if(rst == 1'b1) begin\n      counter_at_tdd_tx_dp_off_2 <= 1'b0;\n    end else\n"]], "Diff Content": {"Delete": [[489, "    end else\n"], [490, "    if((tdd_secondary == 1'b1) && (tdd_counter == tdd_tx_dp_off_2_s)) begin\n"], [492, "    end\n"], [493, "    else begin\n"]], "Add": [[490, "    end else if((tdd_secondary == 1'b1) && (tdd_counter == tdd_tx_dp_off_2_s)) begin\n"], [493, "    end else begin\n"], [496, "  ad_addsub #(\n"], [496, "    .A_DATA_WIDTH(24),\n"], [496, "    .B_DATA_VALUE(CONTROL_PATH_DELAY),\n"], [496, "    .ADD_OR_SUB_N(0)\n"], [496, "  ) i_vco_rx_on_1_comp (\n"], [496, "    .clk(clk),\n"], [496, "    .A(tdd_vco_rx_on_1),\n"], [496, "    .Amax(tdd_frame_length),\n"], [496, "    .out(tdd_vco_rx_on_1_s),\n"], [496, "    .CE(1'b1)\n"], [496, "  );\n"]]}}