#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Aug  3 13:29:43 2018
# Process ID: 6688
# Current directory: C:/Users/mloui/Documents/ROIC/testing
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13616 C:\Users\mloui\Documents\ROIC\testing\testing.xpr
# Log file: C:/Users/mloui/Documents/ROIC/testing/vivado.log
# Journal file: C:/Users/mloui/Documents/ROIC/testing\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/mloui/Documents/ROIC/testing/testing.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/XilinxV/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 854.648 ; gain = 138.445
update_compile_order -fileset sources_1
open_bd_design {C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf_0
Successfully read diagram <design_1> from BD file <C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 899.309 ; gain = 40.328
set_property name sma_clk_P_0 [get_bd_ports OBUF_DS_P_0]
set_property name sma_clk_N [get_bd_ports OBUF_DS_N_0]
set_property name sma_clk_P [get_bd_ports sma_clk_P_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0
endgroup
set_property -dict [list CONFIG.C_OPERATION {not} CONFIG.LOGO_FILE {data/sym_notgate.png}] [get_bd_cells util_vector_logic_0]
connect_bd_net [get_bd_pins util_vector_logic_0/Op1] [get_bd_pins clk_wiz_0/clk_out1]
create_bd_port -dir O -from 0 -to 0 -type clk fmc_clk_n
startgroup
set_property -dict [list CONFIG.C_SIZE {1}] [get_bd_cells util_vector_logic_0]
endgroup
connect_bd_net [get_bd_ports fmc_clk_n] [get_bd_pins util_vector_logic_0/Res]
create_bd_port -dir O -type clk fmc_clk_p
connect_bd_net [get_bd_ports fmc_clk_p] [get_bd_pins clk_wiz_0/clk_out1]
regenerate_bd_layout
save_bd_design
Wrote  : <C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 4
Wrote  : <C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
Exporting to file C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Fri Aug  3 13:33:28 2018] Launched design_1_util_vector_logic_0_0_synth_1...
Run output will be captured here: C:/Users/mloui/Documents/ROIC/testing/testing.runs/design_1_util_vector_logic_0_0_synth_1/runme.log
[Fri Aug  3 13:33:28 2018] Launched synth_1...
Run output will be captured here: C:/Users/mloui/Documents/ROIC/testing/testing.runs/synth_1/runme.log
set_property CONFIG.FREQ_HZ 15000000 [get_bd_ports /fmc_clk_n]
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcku040-ffva1156-2-e
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0.dcp' for cell 'design_1_i/util_ds_buf_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0.dcp' for cell 'design_1_i/util_vector_logic_0'
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/util_ds_buf_0/OBUF_IN[0]' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [C:/Users/mloui/Documents/ROIC/testing/.Xil/Vivado-6688-GSSLW17031962/dcp4/design_1_util_ds_buf_0_0.edf:288]
Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1834.348 ; gain = 275.898
WARNING: [Vivado 12-2489] -input_jitter contains time 0.033330 which will be rounded to 0.033 to ensure it is an integer multiple of 1 picosecond [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc:57]
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_board.xdc] for cell 'design_1_i/util_ds_buf_0/U0'
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_board.xdc] for cell 'design_1_i/util_ds_buf_0/U0'
Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0.xdc] for cell 'design_1_i/util_ds_buf_0/U0'
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0.xdc] for cell 'design_1_i/util_ds_buf_0/U0'
Parsing XDC File [C:/Users/mloui/Documents/ROIC/testing/testing.srcs/constrs_1/new/clk_design.xdc]
WARNING: [Vivado 12-584] No ports matched 'OBUF_DS_P_0'. [C:/Users/mloui/Documents/ROIC/testing/testing.srcs/constrs_1/new/clk_design.xdc:3]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports OBUF_DS_P_0]'. [C:/Users/mloui/Documents/ROIC/testing/testing.srcs/constrs_1/new/clk_design.xdc:3]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'OBUF_DS_N_0'. [C:/Users/mloui/Documents/ROIC/testing/testing.srcs/constrs_1/new/clk_design.xdc:4]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports OBUF_DS_N_0]'. [C:/Users/mloui/Documents/ROIC/testing/testing.srcs/constrs_1/new/clk_design.xdc:4]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'OBUF_DS_N_0[0]'. [C:/Users/mloui/Documents/ROIC/testing/testing.srcs/constrs_1/new/clk_design.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mloui/Documents/ROIC/testing/testing.srcs/constrs_1/new/clk_design.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OBUF_DS_P_0[0]'. [C:/Users/mloui/Documents/ROIC/testing/testing.srcs/constrs_1/new/clk_design.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mloui/Documents/ROIC/testing/testing.srcs/constrs_1/new/clk_design.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/mloui/Documents/ROIC/testing/testing.srcs/constrs_1/new/clk_design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF, OBUF): 1 instances

open_run: Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 2049.566 ; gain = 1009.141
place_ports fmc_clk_p G17
place_ports {fmc_clk_n[0]} G16
set_property IOSTANDARD LVCMOS18 [get_ports [list {fmc_clk_n[0]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list fmc_clk_p]]
place_ports {sma_clk_P[0]} H27
set_property IOSTANDARD TMDS_33 [get_ports [list {sma_clk_P[0]}]]
generate_target all [get_files C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
Exporting to file C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/synth/design_1.hwdef
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0.dcp' for cell 'design_1_i/util_ds_buf_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0.dcp' for cell 'design_1_i/util_vector_logic_0'
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/util_ds_buf_0/OBUF_IN[0]' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [C:/Users/mloui/Documents/ROIC/testing/.Xil/Vivado-6688-GSSLW17031962/dcp8/design_1_util_ds_buf_0_0.edf:288]
Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc:57]
WARNING: [Vivado 12-2489] -input_jitter contains time 0.033330 which will be rounded to 0.033 to ensure it is an integer multiple of 1 picosecond [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc:57]
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_board.xdc] for cell 'design_1_i/util_ds_buf_0/U0'
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_board.xdc] for cell 'design_1_i/util_ds_buf_0/U0'
Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0.xdc] for cell 'design_1_i/util_ds_buf_0/U0'
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0.xdc] for cell 'design_1_i/util_ds_buf_0/U0'
Parsing XDC File [C:/Users/mloui/Documents/ROIC/testing/testing.srcs/constrs_1/new/clk_design.xdc]
WARNING: [Vivado 12-584] No ports matched 'OBUF_DS_P_0'. [C:/Users/mloui/Documents/ROIC/testing/testing.srcs/constrs_1/new/clk_design.xdc:3]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports OBUF_DS_P_0]'. [C:/Users/mloui/Documents/ROIC/testing/testing.srcs/constrs_1/new/clk_design.xdc:3]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'OBUF_DS_N_0'. [C:/Users/mloui/Documents/ROIC/testing/testing.srcs/constrs_1/new/clk_design.xdc:4]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports OBUF_DS_N_0]'. [C:/Users/mloui/Documents/ROIC/testing/testing.srcs/constrs_1/new/clk_design.xdc:4]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/mloui/Documents/ROIC/testing/testing.srcs/constrs_1/new/clk_design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3217.816 ; gain = 0.000
place_ports {fmc_clk_n[0]} G16
set_property IOSTANDARD LVCMOS18 [get_ports [list {fmc_clk_n[0]}]]
place_ports fmc_clk_p G17
set_property IOSTANDARD LVCMOS18 [get_ports [list fmc_clk_p]]
place_ports {sma_clk_P[0]} H27
set_property IOSTANDARD TMDS_33 [get_ports [list {sma_clk_P[0]}]]
save_constraints
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Aug  3 13:41:30 2018] Launched synth_1...
Run output will be captured here: C:/Users/mloui/Documents/ROIC/testing/testing.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcku040-ffva1156-2-e
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0.dcp' for cell 'design_1_i/util_ds_buf_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0.dcp' for cell 'design_1_i/util_vector_logic_0'
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/util_ds_buf_0/OBUF_IN[0]' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [C:/Users/mloui/Documents/ROIC/testing/.Xil/Vivado-6688-GSSLW17031962/dcp15/design_1_util_ds_buf_0_0.edf:288]
Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc:57]
WARNING: [Vivado 12-2489] -input_jitter contains time 0.033330 which will be rounded to 0.033 to ensure it is an integer multiple of 1 picosecond [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc:57]
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_board.xdc] for cell 'design_1_i/util_ds_buf_0/U0'
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_board.xdc] for cell 'design_1_i/util_ds_buf_0/U0'
Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0.xdc] for cell 'design_1_i/util_ds_buf_0/U0'
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0.xdc] for cell 'design_1_i/util_ds_buf_0/U0'
Parsing XDC File [C:/Users/mloui/Documents/ROIC/testing/testing.srcs/constrs_1/new/clk_design.xdc]
WARNING: [Vivado 12-584] No ports matched 'OBUF_DS_P_0'. [C:/Users/mloui/Documents/ROIC/testing/testing.srcs/constrs_1/new/clk_design.xdc:3]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports OBUF_DS_P_0]'. [C:/Users/mloui/Documents/ROIC/testing/testing.srcs/constrs_1/new/clk_design.xdc:3]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'OBUF_DS_N_0'. [C:/Users/mloui/Documents/ROIC/testing/testing.srcs/constrs_1/new/clk_design.xdc:4]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports OBUF_DS_N_0]'. [C:/Users/mloui/Documents/ROIC/testing/testing.srcs/constrs_1/new/clk_design.xdc:4]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/mloui/Documents/ROIC/testing/testing.srcs/constrs_1/new/clk_design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  OBUFDS => OBUFDS: 1 instances

open_bd_design {C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {15} CONFIG.CLKOUT2_REQUESTED_PHASE {180.000} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {16.750} CONFIG.MMCM_CLKOUT0_DIVIDE_F {67.000} CONFIG.MMCM_CLKOUT1_DIVIDE {67} CONFIG.MMCM_CLKOUT1_PHASE {180.000} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT1_JITTER {205.698} CONFIG.CLKOUT1_PHASE_ERROR {116.757} CONFIG.CLKOUT2_JITTER {205.698} CONFIG.CLKOUT2_PHASE_ERROR {116.757}] [get_bd_cells clk_wiz_0]
endgroup
delete_bd_objs [get_bd_nets util_vector_logic_0_Res] [get_bd_cells util_vector_logic_0]
connect_bd_net [get_bd_ports fmc_clk_n] [get_bd_pins clk_wiz_0/clk_out2]
regenerate_bd_layout
reset_run design_1_clk_wiz_0_1_synth_1
save_bd_design
Wrote  : <C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 4
Wrote  : <C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
Exporting to file C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Fri Aug  3 13:47:39 2018] Launched design_1_clk_wiz_0_1_synth_1...
Run output will be captured here: C:/Users/mloui/Documents/ROIC/testing/testing.runs/design_1_clk_wiz_0_1_synth_1/runme.log
[Fri Aug  3 13:47:39 2018] Launched synth_1...
Run output will be captured here: C:/Users/mloui/Documents/ROIC/testing/testing.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcku040-ffva1156-2-e
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0.dcp' for cell 'design_1_i/util_ds_buf_0'
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/util_ds_buf_0/OBUF_IN[0]' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [C:/Users/mloui/Documents/ROIC/testing/.Xil/Vivado-6688-GSSLW17031962/dcp20/design_1_util_ds_buf_0_0.edf:288]
Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc:57]
WARNING: [Vivado 12-2489] -input_jitter contains time 0.033330 which will be rounded to 0.033 to ensure it is an integer multiple of 1 picosecond [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc:57]
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_board.xdc] for cell 'design_1_i/util_ds_buf_0/U0'
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_board.xdc] for cell 'design_1_i/util_ds_buf_0/U0'
Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0.xdc] for cell 'design_1_i/util_ds_buf_0/U0'
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0.xdc] for cell 'design_1_i/util_ds_buf_0/U0'
Parsing XDC File [C:/Users/mloui/Documents/ROIC/testing/testing.srcs/constrs_1/new/clk_design.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'fmc_clk_n[0]' completely overrides clock 'sma_clk_P[0]'.
New: create_clock -period 66.660 [get_ports {fmc_clk_n fmc_clk_p sma_clk_P}], [C:/Users/mloui/Documents/ROIC/testing/testing.srcs/constrs_1/new/clk_design.xdc:3]
Previous: create_clock -period 66.667 [get_ports {sma_clk_P[0]}], [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0.xdc:4]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
WARNING: [Constraints 18-633] Creating clock fmc_clk_n[0] with 3 sources. [C:/Users/mloui/Documents/ROIC/testing/testing.srcs/constrs_1/new/clk_design.xdc:3]
Finished Parsing XDC File [C:/Users/mloui/Documents/ROIC/testing/testing.srcs/constrs_1/new/clk_design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  OBUFDS => OBUFDS: 1 instances

create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc:57]
WARNING: [Vivado 12-2489] -input_jitter contains time 0.033330 which will be rounded to 0.033 to ensure it is an integer multiple of 1 picosecond [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc:57]
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_board.xdc] for cell 'design_1_i/util_ds_buf_0/U0'
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_board.xdc] for cell 'design_1_i/util_ds_buf_0/U0'
Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0.xdc] for cell 'design_1_i/util_ds_buf_0/U0'
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0.xdc] for cell 'design_1_i/util_ds_buf_0/U0'
Parsing XDC File [C:/Users/mloui/Documents/ROIC/testing/testing.srcs/constrs_1/new/clk_design.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'fmc_clk_n[0]' completely overrides clock 'sma_clk_N[0]'.
New: create_clock -period 66.660 [get_ports {fmc_clk_n fmc_clk_p sma_clk_P sma_clk_N}], [C:/Users/mloui/Documents/ROIC/testing/testing.srcs/constrs_1/new/clk_design.xdc:12]
Previous: create_clock -period 66.667 [get_ports {sma_clk_N[0]}], [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0.xdc:5]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
CRITICAL WARNING: [Constraints 18-1056] Clock 'fmc_clk_n[0]' completely overrides clock 'sma_clk_P[0]'.
New: create_clock -period 66.660 [get_ports {fmc_clk_n fmc_clk_p sma_clk_P sma_clk_N}], [C:/Users/mloui/Documents/ROIC/testing/testing.srcs/constrs_1/new/clk_design.xdc:12]
Previous: create_clock -period 66.667 [get_ports {sma_clk_P[0]}], [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0.xdc:4]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
WARNING: [Constraints 18-633] Creating clock fmc_clk_n[0] with 4 sources. [C:/Users/mloui/Documents/ROIC/testing/testing.srcs/constrs_1/new/clk_design.xdc:12]
Finished Parsing XDC File [C:/Users/mloui/Documents/ROIC/testing/testing.srcs/constrs_1/new/clk_design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
open_bd_design {C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets clk_wiz_0_clk_out2] [get_bd_ports fmc_clk_n]
startgroup
create_bd_port -dir O -type clk fmc_clk_n
connect_bd_net [get_bd_pins /clk_wiz_0/clk_out2] [get_bd_ports fmc_clk_n]
endgroup
regenerate_bd_layout
save_bd_design
Wrote  : <C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 4
Wrote  : <C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
Exporting to file C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Fri Aug  3 13:52:19 2018] Launched synth_1...
Run output will be captured here: C:/Users/mloui/Documents/ROIC/testing/testing.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcku040-ffva1156-2-e
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0.dcp' for cell 'design_1_i/util_ds_buf_0'
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/util_ds_buf_0/OBUF_IN[0]' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [C:/Users/mloui/Documents/ROIC/testing/.Xil/Vivado-6688-GSSLW17031962/dcp28/design_1_util_ds_buf_0_0.edf:288]
Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc:57]
WARNING: [Vivado 12-2489] -input_jitter contains time 0.033330 which will be rounded to 0.033 to ensure it is an integer multiple of 1 picosecond [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc:57]
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_board.xdc] for cell 'design_1_i/util_ds_buf_0/U0'
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_board.xdc] for cell 'design_1_i/util_ds_buf_0/U0'
Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0.xdc] for cell 'design_1_i/util_ds_buf_0/U0'
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0.xdc] for cell 'design_1_i/util_ds_buf_0/U0'
Parsing XDC File [C:/Users/mloui/Documents/ROIC/testing/testing.srcs/constrs_1/new/clk_design.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'fmc_clk_n' completely overrides clock 'sma_clk_P[0]'.
New: create_clock -period 66.660 [get_ports {fmc_clk_n fmc_clk_p sma_clk_P}], [C:/Users/mloui/Documents/ROIC/testing/testing.srcs/constrs_1/new/clk_design.xdc:12]
Previous: create_clock -period 66.667 [get_ports {sma_clk_P[0]}], [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0.xdc:4]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
WARNING: [Constraints 18-633] Creating clock fmc_clk_n with 3 sources. [C:/Users/mloui/Documents/ROIC/testing/testing.srcs/constrs_1/new/clk_design.xdc:12]
Finished Parsing XDC File [C:/Users/mloui/Documents/ROIC/testing/testing.srcs/constrs_1/new/clk_design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  OBUFDS => OBUFDS: 1 instances

create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc:57]
WARNING: [Vivado 12-2489] -input_jitter contains time 0.033330 which will be rounded to 0.033 to ensure it is an integer multiple of 1 picosecond [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc:57]
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_board.xdc] for cell 'design_1_i/util_ds_buf_0/U0'
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_board.xdc] for cell 'design_1_i/util_ds_buf_0/U0'
Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0.xdc] for cell 'design_1_i/util_ds_buf_0/U0'
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0.xdc] for cell 'design_1_i/util_ds_buf_0/U0'
Parsing XDC File [C:/Users/mloui/Documents/ROIC/testing/testing.srcs/constrs_1/new/clk_design.xdc]
WARNING: [Constraints 18-619] A clock with name 'sma_clk_P[0]' already exists, overwriting the previous clock with the same name. [C:/Users/mloui/Documents/ROIC/testing/testing.srcs/constrs_1/new/clk_design.xdc:14]
Finished Parsing XDC File [C:/Users/mloui/Documents/ROIC/testing/testing.srcs/constrs_1/new/clk_design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3217.816 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Aug  3 14:20:40 2018] Launched synth_1...
Run output will be captured here: C:/Users/mloui/Documents/ROIC/testing/testing.runs/synth_1/runme.log
[Fri Aug  3 14:20:40 2018] Launched impl_1...
Run output will be captured here: C:/Users/mloui/Documents/ROIC/testing/testing.runs/impl_1/runme.log
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Aug  3 14:22:50 2018] Launched synth_1...
Run output will be captured here: C:/Users/mloui/Documents/ROIC/testing/testing.runs/synth_1/runme.log
[Fri Aug  3 14:22:50 2018] Launched impl_1...
Run output will be captured here: C:/Users/mloui/Documents/ROIC/testing/testing.runs/impl_1/runme.log
open_bd_design {C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/design_1.bd}
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308A3B989
CRITICAL WARNING: [Xicom 50-38] xicom: The current version of Vivado does not support this detected version of the MIG core. 2015.2 is the last version supporting it.
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {C:/Users/mloui/Documents/ROIC/testing/testing.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3271.715 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-1434] Device xcku040 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {C:/Users/mloui/Documents/ROIC/testing/testing.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3271.715 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-1434] Device xcku040 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210308A3B989
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-JTAG-SMT2NC-210308A3B989" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308A3B989
set_property PROGRAM.FILE {C:/Users/mloui/Documents/ROIC/testing/testing.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xcku040_0]
current_hw_device [get_hw_devices xcku040_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xcku040_0] 0]
CRITICAL WARNING: [Xicom 50-38] xicom: The current version of Vivado does not support this detected version of the MIG core. 2015.2 is the last version supporting it.
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
set_property PROBES.FILE {} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {C:/Users/mloui/Documents/ROIC/testing/testing.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3272.637 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-1434] Device xcku040 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {C:/Users/mloui/Documents/ROIC/testing/testing.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3272.637 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-1434] Device xcku040 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210308A3B989
open_bd_design {C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/design_1.bd}
exit
INFO: [Common 17-206] Exiting Vivado at Tue Aug  7 11:18:14 2018...
