Notice 0: Reading LEF file:  Nangate45/Nangate45.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  Nangate45/Nangate45.lef
Notice 0: 
Reading DEF file: invalid_pin_placement.def
Notice 0: Design: gcd
Notice 0:     Created 1 pins.
Notice 0:     Created 35 components and 210 component-terminals.
Notice 0:     Created 1 nets and 35 connections.
Notice 0: Finished DEF file: invalid_pin_placement.def
Min routing layer: 1
Max routing layer: 10
Global adjustment: 0.0
Unidirectional routing: false
Grid origin: (0, 0)
[INFO GRT-0004] #DB Obstructions: 0
[INFO GRT-0005] #DB Obstacles: 910
[INFO GRT-0006] #DB Macros: 0
[INFO GRT-0017] Found 0 clock nets
[ERROR GRT-0093] Pin clk does not have layer assignment
GRT-0093
