# Makefile format (targets are just various tasks we call then)
#<target1>:
#<TAB! Important to TAB!>command1
#<TAB>command2
#<TAB>command3
#...
#
#<target2>:
#<TAB>command1
#<TAB>command2
#<TAB>command3
#...

test:
	make build;
	make run;

build:
#compiling into .o file 
	gcc -c hello.c;
#linking into ELF executable binary 
	gcc hello.o -o hello;

run:
	./hello;

clean:
	-rm hello;
	-rm hello.o;
