<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_fu_121_p2" SOURCE="./src/streamhls.cpp:16" VARIABLE="add_ln16" MODULE="fetch_from_hbm" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U6" SOURCE="./src/streamhls.cpp:36" VARIABLE="mul" MODULE="process_kernel" LOOP="VITIS_LOOP_28_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U7" SOURCE="./src/streamhls.cpp:36" VARIABLE="mul_1" MODULE="process_kernel" LOOP="VITIS_LOOP_28_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U8" SOURCE="./src/streamhls.cpp:36" VARIABLE="mul_2" MODULE="process_kernel" LOOP="VITIS_LOOP_28_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U9" SOURCE="./src/streamhls.cpp:36" VARIABLE="mul_3" MODULE="process_kernel" LOOP="VITIS_LOOP_28_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U10" SOURCE="./src/streamhls.cpp:36" VARIABLE="mul_4" MODULE="process_kernel" LOOP="VITIS_LOOP_28_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U11" SOURCE="./src/streamhls.cpp:36" VARIABLE="mul_5" MODULE="process_kernel" LOOP="VITIS_LOOP_28_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U12" SOURCE="./src/streamhls.cpp:36" VARIABLE="mul_6" MODULE="process_kernel" LOOP="VITIS_LOOP_28_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U13" SOURCE="./src/streamhls.cpp:36" VARIABLE="mul_7" MODULE="process_kernel" LOOP="VITIS_LOOP_28_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U14" SOURCE="./src/streamhls.cpp:36" VARIABLE="mul_8" MODULE="process_kernel" LOOP="VITIS_LOOP_28_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U15" SOURCE="./src/streamhls.cpp:36" VARIABLE="mul_9" MODULE="process_kernel" LOOP="VITIS_LOOP_28_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U16" SOURCE="./src/streamhls.cpp:36" VARIABLE="mul_s" MODULE="process_kernel" LOOP="VITIS_LOOP_28_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U17" SOURCE="./src/streamhls.cpp:36" VARIABLE="mul_10" MODULE="process_kernel" LOOP="VITIS_LOOP_28_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U18" SOURCE="./src/streamhls.cpp:36" VARIABLE="mul_11" MODULE="process_kernel" LOOP="VITIS_LOOP_28_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U19" SOURCE="./src/streamhls.cpp:36" VARIABLE="mul_12" MODULE="process_kernel" LOOP="VITIS_LOOP_28_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U20" SOURCE="./src/streamhls.cpp:36" VARIABLE="mul_13" MODULE="process_kernel" LOOP="VITIS_LOOP_28_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U21" SOURCE="./src/streamhls.cpp:36" VARIABLE="mul_14" MODULE="process_kernel" LOOP="VITIS_LOOP_28_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="i_3_fu_217_p2" SOURCE="./src/streamhls.cpp:28" VARIABLE="i_3" MODULE="process_kernel" LOOP="VITIS_LOOP_28_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_fu_98_p2" SOURCE="./src/streamhls.cpp:44" VARIABLE="add_ln44" MODULE="write_to_output_Pipeline_VITIS_LOOP_44_1" LOOP="VITIS_LOOP_44_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="output_data_c_U" SOURCE="./src/streamhls.cpp:66" VARIABLE="output_data_c" MODULE="streamhls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="scalar prop" STORAGESIZE="64 4 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="input_stream_U" SOURCE=":0" VARIABLE="input_stream" MODULE="streamhls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="stream" STORAGESIZE="512 4 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="output_stream_U" SOURCE=":0" VARIABLE="output_stream" MODULE="streamhls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="stream" STORAGESIZE="512 4 1"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="streamhls" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="0" URAM="0" USAGE="interface" STORAGESUBTYPE="s_axilite" STORAGESIZE=""/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="" RTLNAME="gmem_m_axi_U" SOURCE="" VARIABLE="" MODULE="streamhls" LOOP="" BUNDLEDNAME="gmem" DSP="0" BRAM="30" URAM="0" USAGE="interface" STORAGESUBTYPE="m_axi" STORAGESIZE=""/>
	<BindNode BINDTYPE="interface" DISPLAY="bind_storage bram" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="no" RTLNAME="" SOURCE="" VARIABLE="gmem" MODULE="streamhls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="interface" STORAGESUBTYPE="bram" STORAGESIZE="512 0 1"/>
</BindInfo>
