**********
* Copyright Intusoft 1997
* All Rights Reserved
**********
**********
*SRC=74VHC00;VHC00_Def;CMOS;74VHCxx;2 input NAND gate
*SYM=NAND2
*NAME=D_Nand;A;A;[2]#1
*FAMILY TTLin TTLout
*pinout M14A 1 2 3;4 5 6;9 10 8;12 13 11:VCC=14 GND=7
*pinout M14D 1 2 3;4 5 6;9 10 8;12 13 11:VCC=14 GND=7
*pinout MSC14 1 2 3;4 5 6;9 10 8;12 13 11:VCC=14 GND=7
*pinout MTC14 1 2 3;4 5 6;9 10 8;12 13 11:VCC=14 GND=7
*pinout N14A 1 2 3;4 5 6;9 10 8;12 13 11:VCC=14 GND=7
*PARAM=rise_delay;rise delay;real;3.7n;1p -;no;-;yes
*PARAM=fall_delay;fall delay;real;5.2n;1p -;no;-;yes
*PARAM=input_load;input load value (F);real;4p;-;no;-;yes
.MODEL VHC00_Def D_Nand(Rise_Delay=3.7N Fall_Delay=5.2N Input_Load=4P)
**********
*SRC=74VHC08;VHC08_Def;CMOS;74VHCxx;2 input AND gate
*SYM=AND2
*NAME=D_And;A;A;[2]#1
*FAMILY TTLin TTLout
*pinout M14A 1 2 3;4 5 6;9 10 8;12 13 11:VCC=14 GND=7
*pinout M14D 1 2 3;4 5 6;9 10 8;12 13 11:VCC=14 GND=7
*pinout MSC14 1 2 3;4 5 6;9 10 8;12 13 11:VCC=14 GND=7
*pinout MTC14 1 2 3;4 5 6;9 10 8;12 13 11:VCC=14 GND=7
*pinout N14A 1 2 3;4 5 6;9 10 8;12 13 11:VCC=14 GND=7
*PARAM=rise_delay;rise delay;real;4.3n;1p -;no;-;yes
*PARAM=fall_delay;fall delay;real;5.8n;1p -;no;-;yes
*PARAM=input_load;input load value (F);real;4p;-;no;-;yes
.MODEL VHC08_Def D_And(Rise_Delay=4.3N Fall_Delay=5.8N Input_Load=4P)
**********
*SRC=74VHC32;VHC32_Def;CMOS;74VHCxx;2 input OR gate
*SYM=OR2
*NAME=D_or;A;A;[2]#1
*FAMILY TTLin TTLout
*pinout M14A 1 2 3;4 5 6;9 10 8;12 13 11:VCC=14 GND=7
*pinout M14D 1 2 3;4 5 6;9 10 8;12 13 11:VCC=14 GND=7
*pinout MSC14 1 2 3;4 5 6;9 10 8;12 13 11:VCC=14 GND=7
*pinout MTC14 1 2 3;4 5 6;9 10 8;12 13 11:VCC=14 GND=7
*pinout N14A 1 2 3;4 5 6;9 10 8;12 13 11:VCC=14 GND=7
*PARAM=rise_delay;rise delay;real;3.8n;1p -;no;-;yes
*PARAM=fall_delay;fall delay;real;5.3n;1p -;no;-;yes
*PARAM=input_load;input load value (F);real;4p;-;no;-;yes
.MODEL VHC32_Def D_or(Rise_Delay=3.8N Fall_Delay=5.3N Input_Load=4P)
**********

