// Seed: 2057030097
module module_0;
  wire id_1;
endmodule
module module_1 #(
    parameter id_13 = 32'd58,
    parameter id_14 = 32'd95
) (
    output logic id_0,
    output supply1 id_1,
    output tri1 id_2,
    input wor id_3,
    input tri0 id_4,
    output wor id_5,
    input wire id_6,
    output wand id_7,
    input tri1 id_8,
    input tri id_9,
    output uwire id_10
);
  module_0();
  always id_0 <= 1;
  wire id_12;
  defparam id_13.id_14 = id_13;
endmodule
module module_2 (
    input tri0 id_0
);
  assign id_2 = 1;
  module_0();
endmodule
