Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Application/Vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_level_parallele_behav xil_defaultlib.tb_top_level_parallele -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'nb_etage' [D:/OneDrive/Etude/Enseirb/Projet S8/hw-aff3ct/VHDL/Encodeur_para_final.srcs/sources_1/new/Accumulateur_final.vhd:52]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.registre_a_decalage [\registre_a_decalage(nb_bits_k=3...]
Compiling architecture behavioral of entity xil_defaultlib.Comparateur [\Comparateur(nb_bits_k=3)\]
Compiling architecture behavioral_calcul_registre of entity xil_defaultlib.calcul_registre [calcul_registre_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level_codeur [\top_level_codeur(p=4,nb_bits_k=...]
Compiling architecture behavioral of entity xil_defaultlib.Accumulateur_final [accumulateur_final_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level_codeur_p2 [\top_level_codeur_p2(nb_bits_n=8...]
Compiling architecture behavioral of entity xil_defaultlib.Top_level_parallele [\Top_level_parallele(nb_bits_n=8...]
Compiling architecture behavioral_tb_top_level_parallele of entity xil_defaultlib.tb_top_level_parallele
Built simulation snapshot tb_top_level_parallele_behav
