# âš¡ MOSFET XOR Gate â€“ ELECENG 2EI4 (McMaster University)

## ğŸ“– Project Overview  
This project focused on the **design, implementation, and testing** of a **CMOS XOR gate** for McMaster Universityâ€™s **ELECENG 2EI4** course.  
The goal was to design a reliable logic gate using **NMOS and PMOS transistors** with correct sizing, implement it physically, and validate its performance through **functional, static, and timing tests**.  

---

## ğŸ› ï¸ Tools & Components  
- **CMOS Transistors** â€“ NMOS & PMOS devices  
- **Breadboard & Wiring** â€“ Circuit assembly  
- **Capacitors:** 100 nF (for timing analysis)  
- **Signal Generator** â€“ Square wave input source  
- **Oscilloscope (AD3 / WaveForms)** â€“ Capturing logic levels, voltage swings, and timing behavior  

---

## ğŸ” Design Details  
- **Circuit Type:** CMOS XOR gate  
- **Transistor Sizing:** PMOS transistors sized **2.5Ã— larger** than NMOS (to compensate for carrier mobility differences)  
- **Symmetry:** Pull-up and pull-down networks designed symmetrically â†’ ensures balanced rise/fall times  
- **Implementation Feasibility:** The design supported ideal CMOS sizing assumptions and produced expected XOR logic  

---

## ğŸ“Š Simulation & Testing  
### âœ… Functional Testing  
- Verified XOR truth table:  
  | Input A | Input B | Output |  
  |---------|---------|--------|  
  | 0       | 0       | 0      |  
  | 1       | 0       | 1      |  
  | 0       | 1       | 1      |  
  | 1       | 1       | 0      |  
- Output confirmed XOR behavior on hardware.  

### ğŸ“‰ Static Level Testing  
- **Case 1:** A = 5V, B = 0â€“5V square wave â†’ V<sub>OH</sub> â‰ˆ 4.98 V, V<sub>OL</sub> â‰ˆ 3.11 mV  
- **Case 2:** A = 0â€“5V square wave, B = 5V â†’ V<sub>OH</sub> â‰ˆ 4.97 V, V<sub>OL</sub> â‰ˆ 2.42 mV  
- Percent difference in V<sub>OH</sub>: **0.2%**  
- Percent difference in V<sub>OL</sub>: **24.96%** (due to noise/connection imperfections)  

### â±ï¸ Timing Analysis  
- **Rise Time (10% â†’ 90%):** 223.7 Âµs  
- **Fall Time (90% â†’ 10%):** 213.2 Âµs  
- **Average Time Constant (Ï„):** â‰ˆ 109.2 Âµs  

---

## ğŸš€ Key Learnings  
- Importance of **PMOS-to-NMOS sizing ratio (2.5:1)** in CMOS design  
- How **symmetry** in pull-up/pull-down networks improves performance  
- Hardware measurements can show noise-induced discrepancies compared to theory  
- Practical experience in verifying **static logic levels** and **timing response**  

---

## ğŸ“š References  
1. ELECENG 2EI4 Lab Guide â€“ *CMOS Logic Design*  
2. Sedra/Smith â€“ *Microelectronic Circuits*  
3. AD3/WaveForms User Documentation  

---

âœï¸ **Author:** Dhruv Anand  
ğŸ“… **Date:** April 2025  
