{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1423153881148 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1423153881149 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 05 11:31:20 2015 " "Processing started: Thu Feb 05 11:31:20 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1423153881149 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1423153881149 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1423153881150 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1423153881893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/lab5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab5/synthesis/lab5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab5-rtl " "Found design unit 1: lab5-rtl" {  } { { "lab5/synthesis/lab5.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153882468 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab5 " "Found entity 1: lab5" {  } { { "lab5/synthesis/lab5.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153882468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423153882468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/lab5_nios2_qsys_0_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab5/synthesis/lab5_nios2_qsys_0_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab5_nios2_qsys_0_instruction_master_translator-rtl " "Found design unit 1: lab5_nios2_qsys_0_instruction_master_translator-rtl" {  } { { "lab5/synthesis/lab5_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_nios2_qsys_0_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153882471 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab5_nios2_qsys_0_instruction_master_translator " "Found entity 1: lab5_nios2_qsys_0_instruction_master_translator" {  } { { "lab5/synthesis/lab5_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_nios2_qsys_0_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153882471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423153882471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/lab5_nios2_qsys_0_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab5/synthesis/lab5_nios2_qsys_0_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab5_nios2_qsys_0_data_master_translator-rtl " "Found design unit 1: lab5_nios2_qsys_0_data_master_translator-rtl" {  } { { "lab5/synthesis/lab5_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_nios2_qsys_0_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153882473 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab5_nios2_qsys_0_data_master_translator " "Found entity 1: lab5_nios2_qsys_0_data_master_translator" {  } { { "lab5/synthesis/lab5_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_nios2_qsys_0_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153882473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423153882473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/lab5_nios2_qsys_0_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab5/synthesis/lab5_nios2_qsys_0_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab5_nios2_qsys_0_jtag_debug_module_translator-rtl " "Found design unit 1: lab5_nios2_qsys_0_jtag_debug_module_translator-rtl" {  } { { "lab5/synthesis/lab5_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_nios2_qsys_0_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153882476 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab5_nios2_qsys_0_jtag_debug_module_translator " "Found entity 1: lab5_nios2_qsys_0_jtag_debug_module_translator" {  } { { "lab5/synthesis/lab5_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_nios2_qsys_0_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153882476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423153882476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/lab5_onchip_memory2_0_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab5/synthesis/lab5_onchip_memory2_0_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab5_onchip_memory2_0_s1_translator-rtl " "Found design unit 1: lab5_onchip_memory2_0_s1_translator-rtl" {  } { { "lab5/synthesis/lab5_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_onchip_memory2_0_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153882478 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab5_onchip_memory2_0_s1_translator " "Found entity 1: lab5_onchip_memory2_0_s1_translator" {  } { { "lab5/synthesis/lab5_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_onchip_memory2_0_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153882478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423153882478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/lab5_sliders_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab5/synthesis/lab5_sliders_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab5_sliders_s1_translator-rtl " "Found design unit 1: lab5_sliders_s1_translator-rtl" {  } { { "lab5/synthesis/lab5_sliders_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_sliders_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153882480 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab5_sliders_s1_translator " "Found entity 1: lab5_sliders_s1_translator" {  } { { "lab5/synthesis/lab5_sliders_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_sliders_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153882480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423153882480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/lab5_green_leds_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab5/synthesis/lab5_green_leds_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab5_green_leds_s1_translator-rtl " "Found design unit 1: lab5_green_leds_s1_translator-rtl" {  } { { "lab5/synthesis/lab5_green_leds_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_green_leds_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153882483 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab5_green_leds_s1_translator " "Found entity 1: lab5_green_leds_s1_translator" {  } { { "lab5/synthesis/lab5_green_leds_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_green_leds_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153882483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423153882483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/lab5_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab5/synthesis/lab5_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab5_rst_controller-rtl " "Found design unit 1: lab5_rst_controller-rtl" {  } { { "lab5/synthesis/lab5_rst_controller.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_rst_controller.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153882485 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab5_rst_controller " "Found entity 1: lab5_rst_controller" {  } { { "lab5/synthesis/lab5_rst_controller.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153882485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423153882485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/lab5_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab5/synthesis/lab5_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab5_rst_controller_001-rtl " "Found design unit 1: lab5_rst_controller_001-rtl" {  } { { "lab5/synthesis/lab5_rst_controller_001.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_rst_controller_001.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153882487 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab5_rst_controller_001 " "Found entity 1: lab5_rst_controller_001" {  } { { "lab5/synthesis/lab5_rst_controller_001.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153882487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423153882487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_irq_mapper " "Found entity 1: lab5_irq_mapper" {  } { { "lab5/synthesis/submodules/lab5_irq_mapper.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153882489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423153882489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab5/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "lab5/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153882491 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "lab5/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153882491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423153882491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_rsp_xbar_mux_001 " "Found entity 1: lab5_rsp_xbar_mux_001" {  } { { "lab5/synthesis/submodules/lab5_rsp_xbar_mux_001.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153882494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423153882494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_rsp_xbar_mux " "Found entity 1: lab5_rsp_xbar_mux" {  } { { "lab5/synthesis/submodules/lab5_rsp_xbar_mux.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153882496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423153882496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_rsp_xbar_demux_002 " "Found entity 1: lab5_rsp_xbar_demux_002" {  } { { "lab5/synthesis/submodules/lab5_rsp_xbar_demux_002.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153882498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423153882498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_rsp_xbar_demux " "Found entity 1: lab5_rsp_xbar_demux" {  } { { "lab5/synthesis/submodules/lab5_rsp_xbar_demux.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153882500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423153882500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_cmd_xbar_mux " "Found entity 1: lab5_cmd_xbar_mux" {  } { { "lab5/synthesis/submodules/lab5_cmd_xbar_mux.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153882502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423153882502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_cmd_xbar_demux_001 " "Found entity 1: lab5_cmd_xbar_demux_001" {  } { { "lab5/synthesis/submodules/lab5_cmd_xbar_demux_001.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153882504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423153882504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_cmd_xbar_demux " "Found entity 1: lab5_cmd_xbar_demux" {  } { { "lab5/synthesis/submodules/lab5_cmd_xbar_demux.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153882506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423153882506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "lab5/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153882508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423153882508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "lab5/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153882510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423153882510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "lab5/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153882513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423153882513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "lab5/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153882515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423153882515 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab5_id_router_002.sv(48) " "Verilog HDL Declaration information at lab5_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab5/synthesis/submodules/lab5_id_router_002.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1423153882517 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab5_id_router_002.sv(49) " "Verilog HDL Declaration information at lab5_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab5/synthesis/submodules/lab5_id_router_002.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1423153882517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab5/synthesis/submodules/lab5_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_id_router_002_default_decode " "Found entity 1: lab5_id_router_002_default_decode" {  } { { "lab5/synthesis/submodules/lab5_id_router_002.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153882517 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab5_id_router_002 " "Found entity 2: lab5_id_router_002" {  } { { "lab5/synthesis/submodules/lab5_id_router_002.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153882517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423153882517 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab5_id_router.sv(48) " "Verilog HDL Declaration information at lab5_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab5/synthesis/submodules/lab5_id_router.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1423153882519 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab5_id_router.sv(49) " "Verilog HDL Declaration information at lab5_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab5/synthesis/submodules/lab5_id_router.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1423153882519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab5/synthesis/submodules/lab5_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_id_router_default_decode " "Found entity 1: lab5_id_router_default_decode" {  } { { "lab5/synthesis/submodules/lab5_id_router.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153882520 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab5_id_router " "Found entity 2: lab5_id_router" {  } { { "lab5/synthesis/submodules/lab5_id_router.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153882520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423153882520 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab5_addr_router_001.sv(48) " "Verilog HDL Declaration information at lab5_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab5/synthesis/submodules/lab5_addr_router_001.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1423153882522 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab5_addr_router_001.sv(49) " "Verilog HDL Declaration information at lab5_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab5/synthesis/submodules/lab5_addr_router_001.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1423153882522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab5/synthesis/submodules/lab5_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_addr_router_001_default_decode " "Found entity 1: lab5_addr_router_001_default_decode" {  } { { "lab5/synthesis/submodules/lab5_addr_router_001.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153882522 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab5_addr_router_001 " "Found entity 2: lab5_addr_router_001" {  } { { "lab5/synthesis/submodules/lab5_addr_router_001.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153882522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423153882522 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab5_addr_router.sv(48) " "Verilog HDL Declaration information at lab5_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab5/synthesis/submodules/lab5_addr_router.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1423153882524 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab5_addr_router.sv(49) " "Verilog HDL Declaration information at lab5_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab5/synthesis/submodules/lab5_addr_router.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1423153882524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab5/synthesis/submodules/lab5_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_addr_router_default_decode " "Found entity 1: lab5_addr_router_default_decode" {  } { { "lab5/synthesis/submodules/lab5_addr_router.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153882525 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab5_addr_router " "Found entity 2: lab5_addr_router" {  } { { "lab5/synthesis/submodules/lab5_addr_router.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153882525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423153882525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "lab5/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153882529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423153882529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "lab5/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153882532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423153882532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "lab5/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153882534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423153882534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "lab5/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153882537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423153882537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "lab5/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153882540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423153882540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "lab5/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153882542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423153882542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_pushbutton.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_pushbutton.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_pushbutton " "Found entity 1: lab5_pushbutton" {  } { { "lab5/synthesis/submodules/lab5_pushbutton.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_pushbutton.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153882545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423153882545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_hex.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_HEX " "Found entity 1: lab5_HEX" {  } { { "lab5/synthesis/submodules/lab5_HEX.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_HEX.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153882547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423153882547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_red_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_red_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_red_LEDs " "Found entity 1: lab5_red_LEDs" {  } { { "lab5/synthesis/submodules/lab5_red_LEDs.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_red_LEDs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153882549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423153882549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_green_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_green_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_green_LEDs " "Found entity 1: lab5_green_LEDs" {  } { { "lab5/synthesis/submodules/lab5_green_LEDs.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_green_LEDs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153882551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423153882551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_sliders.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_sliders.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_sliders " "Found entity 1: lab5_sliders" {  } { { "lab5/synthesis/submodules/lab5_sliders.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_sliders.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153882553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423153882553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_nios2_qsys_0.v 26 26 " "Found 26 design units, including 26 entities, in source file lab5/synthesis/submodules/lab5_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_nios2_qsys_0_ic_data_module " "Found entity 1: lab5_nios2_qsys_0_ic_data_module" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153883917 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab5_nios2_qsys_0_ic_tag_module " "Found entity 2: lab5_nios2_qsys_0_ic_tag_module" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153883917 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab5_nios2_qsys_0_register_bank_a_module " "Found entity 3: lab5_nios2_qsys_0_register_bank_a_module" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153883917 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab5_nios2_qsys_0_register_bank_b_module " "Found entity 4: lab5_nios2_qsys_0_register_bank_b_module" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153883917 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab5_nios2_qsys_0_nios2_oci_debug " "Found entity 5: lab5_nios2_qsys_0_nios2_oci_debug" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 284 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153883917 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab5_nios2_qsys_0_ociram_sp_ram_module " "Found entity 6: lab5_nios2_qsys_0_ociram_sp_ram_module" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153883917 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab5_nios2_qsys_0_nios2_ocimem " "Found entity 7: lab5_nios2_qsys_0_nios2_ocimem" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 483 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153883917 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab5_nios2_qsys_0_nios2_avalon_reg " "Found entity 8: lab5_nios2_qsys_0_nios2_avalon_reg" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 661 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153883917 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab5_nios2_qsys_0_nios2_oci_break " "Found entity 9: lab5_nios2_qsys_0_nios2_oci_break" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 753 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153883917 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab5_nios2_qsys_0_nios2_oci_xbrk " "Found entity 10: lab5_nios2_qsys_0_nios2_oci_xbrk" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 1171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153883917 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab5_nios2_qsys_0_nios2_oci_match_single " "Found entity 11: lab5_nios2_qsys_0_nios2_oci_match_single" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 1403 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153883917 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab5_nios2_qsys_0_nios2_oci_match_paired " "Found entity 12: lab5_nios2_qsys_0_nios2_oci_match_paired" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 1439 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153883917 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab5_nios2_qsys_0_nios2_oci_dbrk " "Found entity 13: lab5_nios2_qsys_0_nios2_oci_dbrk" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 1477 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153883917 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab5_nios2_qsys_0_nios2_oci_itrace " "Found entity 14: lab5_nios2_qsys_0_nios2_oci_itrace" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 1724 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153883917 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab5_nios2_qsys_0_nios2_oci_td_mode " "Found entity 15: lab5_nios2_qsys_0_nios2_oci_td_mode" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 2069 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153883917 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab5_nios2_qsys_0_nios2_oci_dtrace " "Found entity 16: lab5_nios2_qsys_0_nios2_oci_dtrace" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 2136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153883917 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab5_nios2_qsys_0_nios2_oci_compute_tm_count " "Found entity 17: lab5_nios2_qsys_0_nios2_oci_compute_tm_count" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 2230 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153883917 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab5_nios2_qsys_0_nios2_oci_fifowp_inc " "Found entity 18: lab5_nios2_qsys_0_nios2_oci_fifowp_inc" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 2301 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153883917 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab5_nios2_qsys_0_nios2_oci_fifocount_inc " "Found entity 19: lab5_nios2_qsys_0_nios2_oci_fifocount_inc" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 2343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153883917 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab5_nios2_qsys_0_nios2_oci_fifo " "Found entity 20: lab5_nios2_qsys_0_nios2_oci_fifo" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 2389 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153883917 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab5_nios2_qsys_0_nios2_oci_pib " "Found entity 21: lab5_nios2_qsys_0_nios2_oci_pib" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 2894 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153883917 ""} { "Info" "ISGN_ENTITY_NAME" "22 lab5_nios2_qsys_0_traceram_lpm_dram_bdp_component_module " "Found entity 22: lab5_nios2_qsys_0_traceram_lpm_dram_bdp_component_module" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 2962 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153883917 ""} { "Info" "ISGN_ENTITY_NAME" "23 lab5_nios2_qsys_0_nios2_oci_im " "Found entity 23: lab5_nios2_qsys_0_nios2_oci_im" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 3049 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153883917 ""} { "Info" "ISGN_ENTITY_NAME" "24 lab5_nios2_qsys_0_nios2_performance_monitors " "Found entity 24: lab5_nios2_qsys_0_nios2_performance_monitors" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 3183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153883917 ""} { "Info" "ISGN_ENTITY_NAME" "25 lab5_nios2_qsys_0_nios2_oci " "Found entity 25: lab5_nios2_qsys_0_nios2_oci" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 3199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153883917 ""} { "Info" "ISGN_ENTITY_NAME" "26 lab5_nios2_qsys_0 " "Found entity 26: lab5_nios2_qsys_0" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 3785 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153883917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423153883917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: lab5_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153883921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423153883921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: lab5_nios2_qsys_0_jtag_debug_module_tck" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153883923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423153883923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: lab5_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153883926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423153883926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_nios2_qsys_0_oci_test_bench " "Found entity 1: lab5_nios2_qsys_0_oci_test_bench" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153883928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423153883928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_nios2_qsys_0_test_bench " "Found entity 1: lab5_nios2_qsys_0_test_bench" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0_test_bench.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153883931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423153883931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_onchip_memory2_0 " "Found entity 1: lab5_onchip_memory2_0" {  } { { "lab5/synthesis/submodules/lab5_onchip_memory2_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153883933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423153883933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5_henry.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab5_henry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab5_henry-structure " "Found design unit 1: lab5_henry-structure" {  } { { "lab5_henry.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5_henry.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153883935 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab5_henry " "Found entity 1: lab5_henry" {  } { { "lab5_henry.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5_henry.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153883935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423153883935 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab5_nios2_qsys_0.v(963) " "Verilog HDL or VHDL warning at lab5_nios2_qsys_0.v(963): conditional expression evaluates to a constant" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 963 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1423153883962 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab5_nios2_qsys_0.v(965) " "Verilog HDL or VHDL warning at lab5_nios2_qsys_0.v(965): conditional expression evaluates to a constant" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 965 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1423153883962 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab5_nios2_qsys_0.v(1009) " "Verilog HDL or VHDL warning at lab5_nios2_qsys_0.v(1009): conditional expression evaluates to a constant" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 1009 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1423153883963 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab5_nios2_qsys_0.v(1011) " "Verilog HDL or VHDL warning at lab5_nios2_qsys_0.v(1011): conditional expression evaluates to a constant" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 1011 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1423153883963 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab5_nios2_qsys_0.v(2037) " "Verilog HDL or VHDL warning at lab5_nios2_qsys_0.v(2037): conditional expression evaluates to a constant" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 2037 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1423153883966 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab5_nios2_qsys_0.v(2039) " "Verilog HDL or VHDL warning at lab5_nios2_qsys_0.v(2039): conditional expression evaluates to a constant" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 2039 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1423153883966 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab5_nios2_qsys_0.v(2195) " "Verilog HDL or VHDL warning at lab5_nios2_qsys_0.v(2195): conditional expression evaluates to a constant" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 2195 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1423153883967 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab5_nios2_qsys_0.v(3112) " "Verilog HDL or VHDL warning at lab5_nios2_qsys_0.v(3112): conditional expression evaluates to a constant" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 3112 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1423153883971 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab5_henry " "Elaborating entity \"lab5_henry\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1423153884077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5 lab5:u0 " "Elaborating entity \"lab5\" for hierarchy \"lab5:u0\"" {  } { { "lab5_henry.vhd" "u0" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5_henry.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153884080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_onchip_memory2_0 lab5:u0\|lab5_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"lab5_onchip_memory2_0\" for hierarchy \"lab5:u0\|lab5_onchip_memory2_0:onchip_memory2_0\"" {  } { { "lab5/synthesis/lab5.vhd" "onchip_memory2_0" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5.vhd" 1665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153884439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab5:u0\|lab5_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab5:u0\|lab5_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "lab5/synthesis/submodules/lab5_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153884472 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab5:u0\|lab5_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab5:u0\|lab5_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "lab5/synthesis/submodules/lab5_onchip_memory2_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423153884474 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab5:u0\|lab5_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab5:u0\|lab5_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153884474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab5_onchip_memory2_0.hex " "Parameter \"init_file\" = \"lab5_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153884474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153884474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153884474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153884474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153884474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153884474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153884474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153884474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153884474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153884474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153884474 ""}  } { { "lab5/synthesis/submodules/lab5_onchip_memory2_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1423153884474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cic1 " "Found entity 1: altsyncram_cic1" {  } { { "db/altsyncram_cic1.tdf" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/db/altsyncram_cic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153884549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423153884549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cic1 lab5:u0\|lab5_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_cic1:auto_generated " "Elaborating entity \"altsyncram_cic1\" for hierarchy \"lab5:u0\|lab5_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_cic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153884551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_nios2_qsys_0 lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"lab5_nios2_qsys_0\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\"" {  } { { "lab5/synthesis/lab5.vhd" "nios2_qsys_0" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5.vhd" 1679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153884593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_nios2_qsys_0_test_bench lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_test_bench:the_lab5_nios2_qsys_0_test_bench " "Elaborating entity \"lab5_nios2_qsys_0_test_bench\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_test_bench:the_lab5_nios2_qsys_0_test_bench\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "the_lab5_nios2_qsys_0_test_bench" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 5204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153884812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_nios2_qsys_0_ic_data_module lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_ic_data_module:lab5_nios2_qsys_0_ic_data " "Elaborating entity \"lab5_nios2_qsys_0_ic_data_module\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_ic_data_module:lab5_nios2_qsys_0_ic_data\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "lab5_nios2_qsys_0_ic_data" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 6062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153884815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_ic_data_module:lab5_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_ic_data_module:lab5_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153884840 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_ic_data_module:lab5_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_ic_data_module:lab5_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423153884843 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_ic_data_module:lab5_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_ic_data_module:lab5_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153884843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153884843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153884843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153884843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153884843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153884843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153884843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153884843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153884843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153884843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153884843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153884843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153884843 ""}  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1423153884843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qed1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qed1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qed1 " "Found entity 1: altsyncram_qed1" {  } { { "db/altsyncram_qed1.tdf" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/db/altsyncram_qed1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153884918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423153884918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qed1 lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_ic_data_module:lab5_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated " "Elaborating entity \"altsyncram_qed1\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_ic_data_module:lab5_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153884919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_nios2_qsys_0_ic_tag_module lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_ic_tag_module:lab5_nios2_qsys_0_ic_tag " "Elaborating entity \"lab5_nios2_qsys_0_ic_tag_module\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_ic_tag_module:lab5_nios2_qsys_0_ic_tag\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "lab5_nios2_qsys_0_ic_tag" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 6128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153884923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_ic_tag_module:lab5_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_ic_tag_module:lab5_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153884934 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_ic_tag_module:lab5_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_ic_tag_module:lab5_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 123 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423153884936 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_ic_tag_module:lab5_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_ic_tag_module:lab5_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153884936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab5_nios2_qsys_0_ic_tag_ram.mif " "Parameter \"init_file\" = \"lab5_nios2_qsys_0_ic_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153884936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153884936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153884936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153884936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153884936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153884936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153884936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153884936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153884936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 11 " "Parameter \"width_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153884936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 11 " "Parameter \"width_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153884936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153884936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153884936 ""}  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 123 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1423153884936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ah1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ah1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ah1 " "Found entity 1: altsyncram_0ah1" {  } { { "db/altsyncram_0ah1.tdf" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/db/altsyncram_0ah1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153885005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423153885005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0ah1 lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_ic_tag_module:lab5_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_0ah1:auto_generated " "Elaborating entity \"altsyncram_0ah1\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_ic_tag_module:lab5_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_0ah1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_nios2_qsys_0_register_bank_a_module lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_register_bank_a_module:lab5_nios2_qsys_0_register_bank_a " "Elaborating entity \"lab5_nios2_qsys_0_register_bank_a_module\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_register_bank_a_module:lab5_nios2_qsys_0_register_bank_a\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "lab5_nios2_qsys_0_register_bank_a" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 6670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_register_bank_a_module:lab5_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_register_bank_a_module:lab5_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885034 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_register_bank_a_module:lab5_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_register_bank_a_module:lab5_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 189 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423153885036 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_register_bank_a_module:lab5_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_register_bank_a_module:lab5_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab5_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"lab5_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885036 ""}  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 189 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1423153885036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_70h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_70h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_70h1 " "Found entity 1: altsyncram_70h1" {  } { { "db/altsyncram_70h1.tdf" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/db/altsyncram_70h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153885112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423153885112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_70h1 lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_register_bank_a_module:lab5_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_70h1:auto_generated " "Elaborating entity \"altsyncram_70h1\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_register_bank_a_module:lab5_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_70h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_nios2_qsys_0_register_bank_b_module lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_register_bank_b_module:lab5_nios2_qsys_0_register_bank_b " "Elaborating entity \"lab5_nios2_qsys_0_register_bank_b_module\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_register_bank_b_module:lab5_nios2_qsys_0_register_bank_b\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "lab5_nios2_qsys_0_register_bank_b" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 6692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_register_bank_b_module:lab5_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_register_bank_b_module:lab5_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885161 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_register_bank_b_module:lab5_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_register_bank_b_module:lab5_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 255 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423153885164 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_register_bank_b_module:lab5_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_register_bank_b_module:lab5_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab5_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"lab5_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885164 ""}  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 255 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1423153885164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_80h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_80h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_80h1 " "Found entity 1: altsyncram_80h1" {  } { { "db/altsyncram_80h1.tdf" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/db/altsyncram_80h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153885240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423153885240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_80h1 lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_register_bank_b_module:lab5_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_80h1:auto_generated " "Elaborating entity \"altsyncram_80h1\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_register_bank_b_module:lab5_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_80h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_nios2_qsys_0_nios2_oci lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci " "Elaborating entity \"lab5_nios2_qsys_0_nios2_oci\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "the_lab5_nios2_qsys_0_nios2_oci" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 7185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_nios2_qsys_0_nios2_oci_debug lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_debug:the_lab5_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"lab5_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_debug:the_lab5_nios2_qsys_0_nios2_oci_debug\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "the_lab5_nios2_qsys_0_nios2_oci_debug" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 3421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_debug:the_lab5_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_debug:the_lab5_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885337 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_debug:the_lab5_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_debug:the_lab5_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 350 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423153885338 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_debug:the_lab5_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_debug:the_lab5_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885338 ""}  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 350 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1423153885338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_nios2_qsys_0_nios2_ocimem lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_ocimem:the_lab5_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"lab5_nios2_qsys_0_nios2_ocimem\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_ocimem:the_lab5_nios2_qsys_0_nios2_ocimem\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "the_lab5_nios2_qsys_0_nios2_ocimem" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 3440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_nios2_qsys_0_ociram_sp_ram_module lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_ocimem:the_lab5_nios2_qsys_0_nios2_ocimem\|lab5_nios2_qsys_0_ociram_sp_ram_module:lab5_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"lab5_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_ocimem:the_lab5_nios2_qsys_0_nios2_ocimem\|lab5_nios2_qsys_0_ociram_sp_ram_module:lab5_nios2_qsys_0_ociram_sp_ram\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "lab5_nios2_qsys_0_ociram_sp_ram" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_ocimem:the_lab5_nios2_qsys_0_nios2_ocimem\|lab5_nios2_qsys_0_ociram_sp_ram_module:lab5_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_ocimem:the_lab5_nios2_qsys_0_nios2_ocimem\|lab5_nios2_qsys_0_ociram_sp_ram_module:lab5_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885374 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_ocimem:the_lab5_nios2_qsys_0_nios2_ocimem\|lab5_nios2_qsys_0_ociram_sp_ram_module:lab5_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_ocimem:the_lab5_nios2_qsys_0_nios2_ocimem\|lab5_nios2_qsys_0_ociram_sp_ram_module:lab5_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 459 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423153885376 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_ocimem:the_lab5_nios2_qsys_0_nios2_ocimem\|lab5_nios2_qsys_0_ociram_sp_ram_module:lab5_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_ocimem:the_lab5_nios2_qsys_0_nios2_ocimem\|lab5_nios2_qsys_0_ociram_sp_ram_module:lab5_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab5_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"lab5_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885377 ""}  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 459 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1423153885377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_os71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_os71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_os71 " "Found entity 1: altsyncram_os71" {  } { { "db/altsyncram_os71.tdf" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/db/altsyncram_os71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153885448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423153885448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_os71 lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_ocimem:the_lab5_nios2_qsys_0_nios2_ocimem\|lab5_nios2_qsys_0_ociram_sp_ram_module:lab5_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_os71:auto_generated " "Elaborating entity \"altsyncram_os71\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_ocimem:the_lab5_nios2_qsys_0_nios2_ocimem\|lab5_nios2_qsys_0_ociram_sp_ram_module:lab5_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_os71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_nios2_qsys_0_nios2_avalon_reg lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_avalon_reg:the_lab5_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"lab5_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_avalon_reg:the_lab5_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "the_lab5_nios2_qsys_0_nios2_avalon_reg" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 3459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_nios2_qsys_0_nios2_oci_break lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_break:the_lab5_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"lab5_nios2_qsys_0_nios2_oci_break\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_break:the_lab5_nios2_qsys_0_nios2_oci_break\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "the_lab5_nios2_qsys_0_nios2_oci_break" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 3496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_nios2_qsys_0_nios2_oci_xbrk lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_xbrk:the_lab5_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"lab5_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_xbrk:the_lab5_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "the_lab5_nios2_qsys_0_nios2_oci_xbrk" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 3520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_nios2_qsys_0_nios2_oci_dbrk lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_dbrk:the_lab5_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"lab5_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_dbrk:the_lab5_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "the_lab5_nios2_qsys_0_nios2_oci_dbrk" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 3553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_nios2_qsys_0_nios2_oci_match_single lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_dbrk:the_lab5_nios2_qsys_0_nios2_oci_dbrk\|lab5_nios2_qsys_0_nios2_oci_match_single:lab5_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single " "Elaborating entity \"lab5_nios2_qsys_0_nios2_oci_match_single\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_dbrk:the_lab5_nios2_qsys_0_nios2_oci_dbrk\|lab5_nios2_qsys_0_nios2_oci_match_single:lab5_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "lab5_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 1625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_nios2_qsys_0_nios2_oci_match_paired lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_dbrk:the_lab5_nios2_qsys_0_nios2_oci_dbrk\|lab5_nios2_qsys_0_nios2_oci_match_paired:lab5_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired " "Elaborating entity \"lab5_nios2_qsys_0_nios2_oci_match_paired\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_dbrk:the_lab5_nios2_qsys_0_nios2_oci_dbrk\|lab5_nios2_qsys_0_nios2_oci_match_paired:lab5_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "lab5_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 1668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_nios2_qsys_0_nios2_oci_itrace lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_itrace:the_lab5_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"lab5_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_itrace:the_lab5_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "the_lab5_nios2_qsys_0_nios2_oci_itrace" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 3593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_nios2_qsys_0_nios2_oci_dtrace lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_dtrace:the_lab5_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"lab5_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_dtrace:the_lab5_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "the_lab5_nios2_qsys_0_nios2_oci_dtrace" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 3608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_nios2_qsys_0_nios2_oci_td_mode lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_dtrace:the_lab5_nios2_qsys_0_nios2_oci_dtrace\|lab5_nios2_qsys_0_nios2_oci_td_mode:lab5_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"lab5_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_dtrace:the_lab5_nios2_qsys_0_nios2_oci_dtrace\|lab5_nios2_qsys_0_nios2_oci_td_mode:lab5_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "lab5_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 2184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_nios2_qsys_0_nios2_oci_fifo lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_fifo:the_lab5_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"lab5_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_fifo:the_lab5_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "the_lab5_nios2_qsys_0_nios2_oci_fifo" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 3627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_nios2_qsys_0_nios2_oci_compute_tm_count lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_fifo:the_lab5_nios2_qsys_0_nios2_oci_fifo\|lab5_nios2_qsys_0_nios2_oci_compute_tm_count:lab5_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"lab5_nios2_qsys_0_nios2_oci_compute_tm_count\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_fifo:the_lab5_nios2_qsys_0_nios2_oci_fifo\|lab5_nios2_qsys_0_nios2_oci_compute_tm_count:lab5_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "lab5_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 2516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_nios2_qsys_0_nios2_oci_fifowp_inc lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_fifo:the_lab5_nios2_qsys_0_nios2_oci_fifo\|lab5_nios2_qsys_0_nios2_oci_fifowp_inc:lab5_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"lab5_nios2_qsys_0_nios2_oci_fifowp_inc\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_fifo:the_lab5_nios2_qsys_0_nios2_oci_fifo\|lab5_nios2_qsys_0_nios2_oci_fifowp_inc:lab5_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "lab5_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 2526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_nios2_qsys_0_nios2_oci_fifocount_inc lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_fifo:the_lab5_nios2_qsys_0_nios2_oci_fifo\|lab5_nios2_qsys_0_nios2_oci_fifocount_inc:lab5_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"lab5_nios2_qsys_0_nios2_oci_fifocount_inc\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_fifo:the_lab5_nios2_qsys_0_nios2_oci_fifo\|lab5_nios2_qsys_0_nios2_oci_fifocount_inc:lab5_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "lab5_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 2536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_nios2_qsys_0_oci_test_bench lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_fifo:the_lab5_nios2_qsys_0_nios2_oci_fifo\|lab5_nios2_qsys_0_oci_test_bench:the_lab5_nios2_qsys_0_oci_test_bench " "Elaborating entity \"lab5_nios2_qsys_0_oci_test_bench\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_fifo:the_lab5_nios2_qsys_0_nios2_oci_fifo\|lab5_nios2_qsys_0_oci_test_bench:the_lab5_nios2_qsys_0_oci_test_bench\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "the_lab5_nios2_qsys_0_oci_test_bench" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 2545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_nios2_qsys_0_nios2_oci_pib lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_pib:the_lab5_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"lab5_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_pib:the_lab5_nios2_qsys_0_nios2_oci_pib\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "the_lab5_nios2_qsys_0_nios2_oci_pib" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 3637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_nios2_qsys_0_nios2_oci_im lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_im:the_lab5_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"lab5_nios2_qsys_0_nios2_oci_im\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_im:the_lab5_nios2_qsys_0_nios2_oci_im\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "the_lab5_nios2_qsys_0_nios2_oci_im" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 3658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_nios2_qsys_0_traceram_lpm_dram_bdp_component_module lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_im:the_lab5_nios2_qsys_0_nios2_oci_im\|lab5_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:lab5_nios2_qsys_0_traceram_lpm_dram_bdp_component " "Elaborating entity \"lab5_nios2_qsys_0_traceram_lpm_dram_bdp_component_module\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_im:the_lab5_nios2_qsys_0_nios2_oci_im\|lab5_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:lab5_nios2_qsys_0_traceram_lpm_dram_bdp_component\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "lab5_nios2_qsys_0_traceram_lpm_dram_bdp_component" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 3169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_im:the_lab5_nios2_qsys_0_nios2_oci_im\|lab5_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:lab5_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_im:the_lab5_nios2_qsys_0_nios2_oci_im\|lab5_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:lab5_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 3011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885796 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_im:the_lab5_nios2_qsys_0_nios2_oci_im\|lab5_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:lab5_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_im:the_lab5_nios2_qsys_0_nios2_oci_im\|lab5_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:lab5_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 3011 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423153885812 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_im:the_lab5_nios2_qsys_0_nios2_oci_im\|lab5_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:lab5_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_im:the_lab5_nios2_qsys_0_nios2_oci_im\|lab5_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:lab5_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEII " "Parameter \"intended_device_family\" = \"CYCLONEII\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Parameter \"width_a\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 36 " "Parameter \"width_b\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885813 ""}  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 3011 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1423153885813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e502.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e502.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e502 " "Found entity 1: altsyncram_e502" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/db/altsyncram_e502.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153885886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423153885886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e502 lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_im:the_lab5_nios2_qsys_0_nios2_oci_im\|lab5_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:lab5_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated " "Elaborating entity \"altsyncram_e502\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_im:the_lab5_nios2_qsys_0_nios2_oci_im\|lab5_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:lab5_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_nios2_qsys_0_jtag_debug_module_wrapper lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_jtag_debug_module_wrapper:the_lab5_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"lab5_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_jtag_debug_module_wrapper:the_lab5_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "the_lab5_nios2_qsys_0_jtag_debug_module_wrapper" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 3763 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_nios2_qsys_0_jtag_debug_module_tck lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_jtag_debug_module_wrapper:the_lab5_nios2_qsys_0_jtag_debug_module_wrapper\|lab5_nios2_qsys_0_jtag_debug_module_tck:the_lab5_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"lab5_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_jtag_debug_module_wrapper:the_lab5_nios2_qsys_0_jtag_debug_module_wrapper\|lab5_nios2_qsys_0_jtag_debug_module_tck:the_lab5_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_lab5_nios2_qsys_0_jtag_debug_module_tck" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_nios2_qsys_0_jtag_debug_module_sysclk lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_jtag_debug_module_wrapper:the_lab5_nios2_qsys_0_jtag_debug_module_wrapper\|lab5_nios2_qsys_0_jtag_debug_module_sysclk:the_lab5_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"lab5_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_jtag_debug_module_wrapper:the_lab5_nios2_qsys_0_jtag_debug_module_wrapper\|lab5_nios2_qsys_0_jtag_debug_module_sysclk:the_lab5_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_lab5_nios2_qsys_0_jtag_debug_module_sysclk" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_jtag_debug_module_wrapper:the_lab5_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab5_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_jtag_debug_module_wrapper:the_lab5_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab5_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0_jtag_debug_module_wrapper.v" "lab5_nios2_qsys_0_jtag_debug_module_phy" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885970 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_jtag_debug_module_wrapper:the_lab5_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab5_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_jtag_debug_module_wrapper:the_lab5_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab5_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423153885971 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_jtag_debug_module_wrapper:the_lab5_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab5_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_jtag_debug_module_wrapper:the_lab5_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab5_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885971 ""}  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1423153885971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_jtag_debug_module_wrapper:the_lab5_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab5_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_jtag_debug_module_wrapper:the_lab5_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab5_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885974 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_jtag_debug_module_wrapper:the_lab5_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab5_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_jtag_debug_module_wrapper:the_lab5_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab5_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_jtag_debug_module_wrapper:the_lab5_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab5_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_jtag_debug_module_wrapper:the_lab5_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab5_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "lab5/synthesis/submodules/lab5_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_sliders lab5:u0\|lab5_sliders:sliders " "Elaborating entity \"lab5_sliders\" for hierarchy \"lab5:u0\|lab5_sliders:sliders\"" {  } { { "lab5/synthesis/lab5.vhd" "sliders" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5.vhd" 1709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_green_LEDs lab5:u0\|lab5_green_LEDs:green_leds " "Elaborating entity \"lab5_green_LEDs\" for hierarchy \"lab5:u0\|lab5_green_LEDs:green_leds\"" {  } { { "lab5/synthesis/lab5.vhd" "green_leds" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5.vhd" 1718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_red_LEDs lab5:u0\|lab5_red_LEDs:red_leds " "Elaborating entity \"lab5_red_LEDs\" for hierarchy \"lab5:u0\|lab5_red_LEDs:red_leds\"" {  } { { "lab5/synthesis/lab5.vhd" "red_leds" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5.vhd" 1730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_HEX lab5:u0\|lab5_HEX:hex " "Elaborating entity \"lab5_HEX\" for hierarchy \"lab5:u0\|lab5_HEX:hex\"" {  } { { "lab5/synthesis/lab5.vhd" "hex" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5.vhd" 1742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_pushbutton lab5:u0\|lab5_pushbutton:pushbutton " "Elaborating entity \"lab5_pushbutton\" for hierarchy \"lab5:u0\|lab5_pushbutton:pushbutton\"" {  } { { "lab5/synthesis/lab5.vhd" "pushbutton" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5.vhd" 1754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_nios2_qsys_0_instruction_master_translator lab5:u0\|lab5_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"lab5_nios2_qsys_0_instruction_master_translator\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "lab5/synthesis/lab5.vhd" "nios2_qsys_0_instruction_master_translator" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5.vhd" 1767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153885990 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response lab5_nios2_qsys_0_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at lab5_nios2_qsys_0_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_nios2_qsys_0_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423153885991 "|lab5_henry|lab5:u0|lab5_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid lab5_nios2_qsys_0_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at lab5_nios2_qsys_0_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_nios2_qsys_0_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423153885992 "|lab5_henry|lab5:u0|lab5_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken lab5_nios2_qsys_0_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at lab5_nios2_qsys_0_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_nios2_qsys_0_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423153885992 "|lab5_henry|lab5:u0|lab5_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest lab5_nios2_qsys_0_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at lab5_nios2_qsys_0_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_nios2_qsys_0_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423153885992 "|lab5_henry|lab5:u0|lab5_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab5:u0\|lab5_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "lab5/synthesis/lab5_nios2_qsys_0_instruction_master_translator.vhd" "nios2_qsys_0_instruction_master_translator" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_nios2_qsys_0_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153886005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_nios2_qsys_0_data_master_translator lab5:u0\|lab5_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"lab5_nios2_qsys_0_data_master_translator\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "lab5/synthesis/lab5.vhd" "nios2_qsys_0_data_master_translator" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5.vhd" 1831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153886009 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid lab5_nios2_qsys_0_data_master_translator.vhd(63) " "VHDL Signal Declaration warning at lab5_nios2_qsys_0_data_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_nios2_qsys_0_data_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423153886011 "|lab5_henry|lab5:u0|lab5_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response lab5_nios2_qsys_0_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at lab5_nios2_qsys_0_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_nios2_qsys_0_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423153886011 "|lab5_henry|lab5:u0|lab5_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid lab5_nios2_qsys_0_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at lab5_nios2_qsys_0_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_nios2_qsys_0_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423153886011 "|lab5_henry|lab5:u0|lab5_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken lab5_nios2_qsys_0_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at lab5_nios2_qsys_0_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_nios2_qsys_0_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423153886011 "|lab5_henry|lab5:u0|lab5_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest lab5_nios2_qsys_0_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at lab5_nios2_qsys_0_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_nios2_qsys_0_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423153886012 "|lab5_henry|lab5:u0|lab5_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab5:u0\|lab5_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "lab5/synthesis/lab5_nios2_qsys_0_data_master_translator.vhd" "nios2_qsys_0_data_master_translator" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_nios2_qsys_0_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153886024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_nios2_qsys_0_jtag_debug_module_translator lab5:u0\|lab5_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"lab5_nios2_qsys_0_jtag_debug_module_translator\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "lab5/synthesis/lab5.vhd" "nios2_qsys_0_jtag_debug_module_translator" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5.vhd" 1895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153886028 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer lab5_nios2_qsys_0_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at lab5_nios2_qsys_0_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_nios2_qsys_0_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423153886030 "|lab5_henry|lab5:u0|lab5_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer lab5_nios2_qsys_0_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at lab5_nios2_qsys_0_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_nios2_qsys_0_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423153886030 "|lab5_henry|lab5:u0|lab5_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount lab5_nios2_qsys_0_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at lab5_nios2_qsys_0_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_nios2_qsys_0_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423153886030 "|lab5_henry|lab5:u0|lab5_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect lab5_nios2_qsys_0_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at lab5_nios2_qsys_0_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_nios2_qsys_0_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423153886030 "|lab5_henry|lab5:u0|lab5_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken lab5_nios2_qsys_0_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at lab5_nios2_qsys_0_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_nios2_qsys_0_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423153886031 "|lab5_henry|lab5:u0|lab5_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock lab5_nios2_qsys_0_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at lab5_nios2_qsys_0_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_nios2_qsys_0_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423153886031 "|lab5_henry|lab5:u0|lab5_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable lab5_nios2_qsys_0_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at lab5_nios2_qsys_0_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_nios2_qsys_0_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423153886031 "|lab5_henry|lab5:u0|lab5_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable lab5_nios2_qsys_0_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at lab5_nios2_qsys_0_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_nios2_qsys_0_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423153886031 "|lab5_henry|lab5:u0|lab5_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest lab5_nios2_qsys_0_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at lab5_nios2_qsys_0_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_nios2_qsys_0_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423153886031 "|lab5_henry|lab5:u0|lab5_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response lab5_nios2_qsys_0_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at lab5_nios2_qsys_0_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_nios2_qsys_0_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423153886032 "|lab5_henry|lab5:u0|lab5_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid lab5_nios2_qsys_0_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at lab5_nios2_qsys_0_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_nios2_qsys_0_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423153886032 "|lab5_henry|lab5:u0|lab5_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab5:u0\|lab5_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "lab5/synthesis/lab5_nios2_qsys_0_jtag_debug_module_translator.vhd" "nios2_qsys_0_jtag_debug_module_translator" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_nios2_qsys_0_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153886046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_onchip_memory2_0_s1_translator lab5:u0\|lab5_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"lab5_onchip_memory2_0_s1_translator\" for hierarchy \"lab5:u0\|lab5_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator\"" {  } { { "lab5/synthesis/lab5.vhd" "onchip_memory2_0_s1_translator" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5.vhd" 1963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153886050 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer lab5_onchip_memory2_0_s1_translator.vhd(58) " "VHDL Signal Declaration warning at lab5_onchip_memory2_0_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_onchip_memory2_0_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423153886052 "|lab5_henry|lab5:u0|lab5_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer lab5_onchip_memory2_0_s1_translator.vhd(59) " "VHDL Signal Declaration warning at lab5_onchip_memory2_0_s1_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_onchip_memory2_0_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423153886052 "|lab5_henry|lab5:u0|lab5_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount lab5_onchip_memory2_0_s1_translator.vhd(60) " "VHDL Signal Declaration warning at lab5_onchip_memory2_0_s1_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_onchip_memory2_0_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423153886053 "|lab5_henry|lab5:u0|lab5_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess lab5_onchip_memory2_0_s1_translator.vhd(61) " "VHDL Signal Declaration warning at lab5_onchip_memory2_0_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_onchip_memory2_0_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423153886053 "|lab5_henry|lab5:u0|lab5_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock lab5_onchip_memory2_0_s1_translator.vhd(62) " "VHDL Signal Declaration warning at lab5_onchip_memory2_0_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_onchip_memory2_0_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423153886053 "|lab5_henry|lab5:u0|lab5_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable lab5_onchip_memory2_0_s1_translator.vhd(63) " "VHDL Signal Declaration warning at lab5_onchip_memory2_0_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_onchip_memory2_0_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423153886053 "|lab5_henry|lab5:u0|lab5_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read lab5_onchip_memory2_0_s1_translator.vhd(64) " "VHDL Signal Declaration warning at lab5_onchip_memory2_0_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_onchip_memory2_0_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423153886053 "|lab5_henry|lab5:u0|lab5_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable lab5_onchip_memory2_0_s1_translator.vhd(68) " "VHDL Signal Declaration warning at lab5_onchip_memory2_0_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_onchip_memory2_0_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423153886054 "|lab5_henry|lab5:u0|lab5_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest lab5_onchip_memory2_0_s1_translator.vhd(69) " "VHDL Signal Declaration warning at lab5_onchip_memory2_0_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_onchip_memory2_0_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423153886054 "|lab5_henry|lab5:u0|lab5_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response lab5_onchip_memory2_0_s1_translator.vhd(72) " "VHDL Signal Declaration warning at lab5_onchip_memory2_0_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_onchip_memory2_0_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423153886054 "|lab5_henry|lab5:u0|lab5_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid lab5_onchip_memory2_0_s1_translator.vhd(74) " "VHDL Signal Declaration warning at lab5_onchip_memory2_0_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_onchip_memory2_0_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423153886054 "|lab5_henry|lab5:u0|lab5_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab5:u0\|lab5_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab5:u0\|lab5_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "lab5/synthesis/lab5_onchip_memory2_0_s1_translator.vhd" "onchip_memory2_0_s1_translator" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_onchip_memory2_0_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153886068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_sliders_s1_translator lab5:u0\|lab5_sliders_s1_translator:sliders_s1_translator " "Elaborating entity \"lab5_sliders_s1_translator\" for hierarchy \"lab5:u0\|lab5_sliders_s1_translator:sliders_s1_translator\"" {  } { { "lab5/synthesis/lab5.vhd" "sliders_s1_translator" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5.vhd" 2031 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153886072 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer lab5_sliders_s1_translator.vhd(53) " "VHDL Signal Declaration warning at lab5_sliders_s1_translator.vhd(53): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_sliders_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_sliders_s1_translator.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423153886074 "|lab5_henry|lab5:u0|lab5_sliders_s1_translator:sliders_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer lab5_sliders_s1_translator.vhd(54) " "VHDL Signal Declaration warning at lab5_sliders_s1_translator.vhd(54): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_sliders_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_sliders_s1_translator.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423153886074 "|lab5_henry|lab5:u0|lab5_sliders_s1_translator:sliders_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount lab5_sliders_s1_translator.vhd(55) " "VHDL Signal Declaration warning at lab5_sliders_s1_translator.vhd(55): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_sliders_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_sliders_s1_translator.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423153886074 "|lab5_henry|lab5:u0|lab5_sliders_s1_translator:sliders_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable lab5_sliders_s1_translator.vhd(56) " "VHDL Signal Declaration warning at lab5_sliders_s1_translator.vhd(56): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_sliders_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_sliders_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423153886075 "|lab5_henry|lab5:u0|lab5_sliders_s1_translator:sliders_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect lab5_sliders_s1_translator.vhd(57) " "VHDL Signal Declaration warning at lab5_sliders_s1_translator.vhd(57): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_sliders_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_sliders_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423153886075 "|lab5_henry|lab5:u0|lab5_sliders_s1_translator:sliders_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken lab5_sliders_s1_translator.vhd(58) " "VHDL Signal Declaration warning at lab5_sliders_s1_translator.vhd(58): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_sliders_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_sliders_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423153886075 "|lab5_henry|lab5:u0|lab5_sliders_s1_translator:sliders_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess lab5_sliders_s1_translator.vhd(59) " "VHDL Signal Declaration warning at lab5_sliders_s1_translator.vhd(59): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_sliders_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_sliders_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423153886075 "|lab5_henry|lab5:u0|lab5_sliders_s1_translator:sliders_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock lab5_sliders_s1_translator.vhd(60) " "VHDL Signal Declaration warning at lab5_sliders_s1_translator.vhd(60): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_sliders_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_sliders_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423153886075 "|lab5_henry|lab5:u0|lab5_sliders_s1_translator:sliders_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable lab5_sliders_s1_translator.vhd(61) " "VHDL Signal Declaration warning at lab5_sliders_s1_translator.vhd(61): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_sliders_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_sliders_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423153886076 "|lab5_henry|lab5:u0|lab5_sliders_s1_translator:sliders_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read lab5_sliders_s1_translator.vhd(62) " "VHDL Signal Declaration warning at lab5_sliders_s1_translator.vhd(62): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_sliders_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_sliders_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423153886076 "|lab5_henry|lab5:u0|lab5_sliders_s1_translator:sliders_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_write lab5_sliders_s1_translator.vhd(66) " "VHDL Signal Declaration warning at lab5_sliders_s1_translator.vhd(66): used implicit default value for signal \"av_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_sliders_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_sliders_s1_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423153886076 "|lab5_henry|lab5:u0|lab5_sliders_s1_translator:sliders_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable lab5_sliders_s1_translator.vhd(67) " "VHDL Signal Declaration warning at lab5_sliders_s1_translator.vhd(67): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_sliders_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_sliders_s1_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423153886076 "|lab5_henry|lab5:u0|lab5_sliders_s1_translator:sliders_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writedata lab5_sliders_s1_translator.vhd(68) " "VHDL Signal Declaration warning at lab5_sliders_s1_translator.vhd(68): used implicit default value for signal \"av_writedata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_sliders_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_sliders_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423153886076 "|lab5_henry|lab5:u0|lab5_sliders_s1_translator:sliders_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest lab5_sliders_s1_translator.vhd(69) " "VHDL Signal Declaration warning at lab5_sliders_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_sliders_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_sliders_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423153886077 "|lab5_henry|lab5:u0|lab5_sliders_s1_translator:sliders_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response lab5_sliders_s1_translator.vhd(72) " "VHDL Signal Declaration warning at lab5_sliders_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_sliders_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_sliders_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423153886077 "|lab5_henry|lab5:u0|lab5_sliders_s1_translator:sliders_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid lab5_sliders_s1_translator.vhd(74) " "VHDL Signal Declaration warning at lab5_sliders_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_sliders_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_sliders_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423153886077 "|lab5_henry|lab5:u0|lab5_sliders_s1_translator:sliders_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab5:u0\|lab5_sliders_s1_translator:sliders_s1_translator\|altera_merlin_slave_translator:sliders_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab5:u0\|lab5_sliders_s1_translator:sliders_s1_translator\|altera_merlin_slave_translator:sliders_s1_translator\"" {  } { { "lab5/synthesis/lab5_sliders_s1_translator.vhd" "sliders_s1_translator" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_sliders_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153886090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_green_leds_s1_translator lab5:u0\|lab5_green_leds_s1_translator:green_leds_s1_translator " "Elaborating entity \"lab5_green_leds_s1_translator\" for hierarchy \"lab5:u0\|lab5_green_leds_s1_translator:green_leds_s1_translator\"" {  } { { "lab5/synthesis/lab5.vhd" "green_leds_s1_translator" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5.vhd" 2099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153886094 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer lab5_green_leds_s1_translator.vhd(56) " "VHDL Signal Declaration warning at lab5_green_leds_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_green_leds_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_green_leds_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423153886096 "|lab5_henry|lab5:u0|lab5_green_leds_s1_translator:green_leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer lab5_green_leds_s1_translator.vhd(57) " "VHDL Signal Declaration warning at lab5_green_leds_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_green_leds_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_green_leds_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423153886096 "|lab5_henry|lab5:u0|lab5_green_leds_s1_translator:green_leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount lab5_green_leds_s1_translator.vhd(58) " "VHDL Signal Declaration warning at lab5_green_leds_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_green_leds_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_green_leds_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423153886096 "|lab5_henry|lab5:u0|lab5_green_leds_s1_translator:green_leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable lab5_green_leds_s1_translator.vhd(59) " "VHDL Signal Declaration warning at lab5_green_leds_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_green_leds_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_green_leds_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423153886096 "|lab5_henry|lab5:u0|lab5_green_leds_s1_translator:green_leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken lab5_green_leds_s1_translator.vhd(60) " "VHDL Signal Declaration warning at lab5_green_leds_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_green_leds_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_green_leds_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423153886096 "|lab5_henry|lab5:u0|lab5_green_leds_s1_translator:green_leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess lab5_green_leds_s1_translator.vhd(61) " "VHDL Signal Declaration warning at lab5_green_leds_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_green_leds_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_green_leds_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423153886096 "|lab5_henry|lab5:u0|lab5_green_leds_s1_translator:green_leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock lab5_green_leds_s1_translator.vhd(62) " "VHDL Signal Declaration warning at lab5_green_leds_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_green_leds_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_green_leds_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423153886097 "|lab5_henry|lab5:u0|lab5_green_leds_s1_translator:green_leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable lab5_green_leds_s1_translator.vhd(63) " "VHDL Signal Declaration warning at lab5_green_leds_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_green_leds_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_green_leds_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423153886097 "|lab5_henry|lab5:u0|lab5_green_leds_s1_translator:green_leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read lab5_green_leds_s1_translator.vhd(64) " "VHDL Signal Declaration warning at lab5_green_leds_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_green_leds_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_green_leds_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423153886097 "|lab5_henry|lab5:u0|lab5_green_leds_s1_translator:green_leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable lab5_green_leds_s1_translator.vhd(68) " "VHDL Signal Declaration warning at lab5_green_leds_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_green_leds_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_green_leds_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423153886097 "|lab5_henry|lab5:u0|lab5_green_leds_s1_translator:green_leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest lab5_green_leds_s1_translator.vhd(69) " "VHDL Signal Declaration warning at lab5_green_leds_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_green_leds_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_green_leds_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423153886097 "|lab5_henry|lab5:u0|lab5_green_leds_s1_translator:green_leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response lab5_green_leds_s1_translator.vhd(72) " "VHDL Signal Declaration warning at lab5_green_leds_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_green_leds_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_green_leds_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423153886098 "|lab5_henry|lab5:u0|lab5_green_leds_s1_translator:green_leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid lab5_green_leds_s1_translator.vhd(74) " "VHDL Signal Declaration warning at lab5_green_leds_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_green_leds_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_green_leds_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423153886098 "|lab5_henry|lab5:u0|lab5_green_leds_s1_translator:green_leds_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab5:u0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab5:u0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "lab5/synthesis/lab5.vhd" "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5.vhd" 2371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153886129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab5:u0\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab5:u0\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "lab5/synthesis/lab5.vhd" "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5.vhd" 2453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153886134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab5:u0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab5:u0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "lab5/synthesis/lab5.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5.vhd" 2535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153886138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab5:u0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab5:u0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab5/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153886142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab5:u0\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab5:u0\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "lab5/synthesis/lab5.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5.vhd" 2618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153886145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_addr_router lab5:u0\|lab5_addr_router:addr_router " "Elaborating entity \"lab5_addr_router\" for hierarchy \"lab5:u0\|lab5_addr_router:addr_router\"" {  } { { "lab5/synthesis/lab5.vhd" "addr_router" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5.vhd" 3417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153886188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_addr_router_default_decode lab5:u0\|lab5_addr_router:addr_router\|lab5_addr_router_default_decode:the_default_decode " "Elaborating entity \"lab5_addr_router_default_decode\" for hierarchy \"lab5:u0\|lab5_addr_router:addr_router\|lab5_addr_router_default_decode:the_default_decode\"" {  } { { "lab5/synthesis/submodules/lab5_addr_router.sv" "the_default_decode" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_addr_router.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153886191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_addr_router_001 lab5:u0\|lab5_addr_router_001:addr_router_001 " "Elaborating entity \"lab5_addr_router_001\" for hierarchy \"lab5:u0\|lab5_addr_router_001:addr_router_001\"" {  } { { "lab5/synthesis/lab5.vhd" "addr_router_001" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5.vhd" 3434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153886193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_addr_router_001_default_decode lab5:u0\|lab5_addr_router_001:addr_router_001\|lab5_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"lab5_addr_router_001_default_decode\" for hierarchy \"lab5:u0\|lab5_addr_router_001:addr_router_001\|lab5_addr_router_001_default_decode:the_default_decode\"" {  } { { "lab5/synthesis/submodules/lab5_addr_router_001.sv" "the_default_decode" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_addr_router_001.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153886196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_id_router lab5:u0\|lab5_id_router:id_router " "Elaborating entity \"lab5_id_router\" for hierarchy \"lab5:u0\|lab5_id_router:id_router\"" {  } { { "lab5/synthesis/lab5.vhd" "id_router" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5.vhd" 3451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153886198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_id_router_default_decode lab5:u0\|lab5_id_router:id_router\|lab5_id_router_default_decode:the_default_decode " "Elaborating entity \"lab5_id_router_default_decode\" for hierarchy \"lab5:u0\|lab5_id_router:id_router\|lab5_id_router_default_decode:the_default_decode\"" {  } { { "lab5/synthesis/submodules/lab5_id_router.sv" "the_default_decode" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153886201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_id_router_002 lab5:u0\|lab5_id_router_002:id_router_002 " "Elaborating entity \"lab5_id_router_002\" for hierarchy \"lab5:u0\|lab5_id_router_002:id_router_002\"" {  } { { "lab5/synthesis/lab5.vhd" "id_router_002" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5.vhd" 3485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153886206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_id_router_002_default_decode lab5:u0\|lab5_id_router_002:id_router_002\|lab5_id_router_002_default_decode:the_default_decode " "Elaborating entity \"lab5_id_router_002_default_decode\" for hierarchy \"lab5:u0\|lab5_id_router_002:id_router_002\|lab5_id_router_002_default_decode:the_default_decode\"" {  } { { "lab5/synthesis/submodules/lab5_id_router_002.sv" "the_default_decode" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153886209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter lab5:u0\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"lab5:u0\|altera_merlin_traffic_limiter:limiter\"" {  } { { "lab5/synthesis/lab5.vhd" "limiter" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5.vhd" 3570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153886223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_rst_controller lab5:u0\|lab5_rst_controller:rst_controller " "Elaborating entity \"lab5_rst_controller\" for hierarchy \"lab5:u0\|lab5_rst_controller:rst_controller\"" {  } { { "lab5/synthesis/lab5.vhd" "rst_controller" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5.vhd" 3617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153886226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab5:u0\|lab5_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab5:u0\|lab5_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "lab5/synthesis/lab5_rst_controller.vhd" "rst_controller" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_rst_controller.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153886234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab5:u0\|lab5_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab5:u0\|lab5_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "lab5/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153886236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_rst_controller_001 lab5:u0\|lab5_rst_controller_001:rst_controller_001 " "Elaborating entity \"lab5_rst_controller_001\" for hierarchy \"lab5:u0\|lab5_rst_controller_001:rst_controller_001\"" {  } { { "lab5/synthesis/lab5.vhd" "rst_controller_001" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5.vhd" 3646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153886239 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req lab5_rst_controller_001.vhd(35) " "VHDL Signal Declaration warning at lab5_rst_controller_001.vhd(35): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_rst_controller_001.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_rst_controller_001.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423153886240 "|lab5_henry|lab5:u0|lab5_rst_controller_001:rst_controller_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab5:u0\|lab5_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab5:u0\|lab5_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "lab5/synthesis/lab5_rst_controller_001.vhd" "rst_controller_001" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_rst_controller_001.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153886247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_cmd_xbar_demux lab5:u0\|lab5_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"lab5_cmd_xbar_demux\" for hierarchy \"lab5:u0\|lab5_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "lab5/synthesis/lab5.vhd" "cmd_xbar_demux" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5.vhd" 3675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153886252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_cmd_xbar_demux_001 lab5:u0\|lab5_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"lab5_cmd_xbar_demux_001\" for hierarchy \"lab5:u0\|lab5_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "lab5/synthesis/lab5.vhd" "cmd_xbar_demux_001" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5.vhd" 3699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153886255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_cmd_xbar_mux lab5:u0\|lab5_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"lab5_cmd_xbar_mux\" for hierarchy \"lab5:u0\|lab5_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "lab5/synthesis/lab5.vhd" "cmd_xbar_mux" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5.vhd" 3753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153886258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab5:u0\|lab5_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab5:u0\|lab5_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab5/synthesis/submodules/lab5_cmd_xbar_mux.sv" "arb" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153886262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab5:u0\|lab5_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab5:u0\|lab5_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab5/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153886265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_rsp_xbar_demux lab5:u0\|lab5_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"lab5_rsp_xbar_demux\" for hierarchy \"lab5:u0\|lab5_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "lab5/synthesis/lab5.vhd" "rsp_xbar_demux" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5.vhd" 3801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153886274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_rsp_xbar_demux_002 lab5:u0\|lab5_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"lab5_rsp_xbar_demux_002\" for hierarchy \"lab5:u0\|lab5_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "lab5/synthesis/lab5.vhd" "rsp_xbar_demux_002" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5.vhd" 3849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153886277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_rsp_xbar_mux lab5:u0\|lab5_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"lab5_rsp_xbar_mux\" for hierarchy \"lab5:u0\|lab5_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "lab5/synthesis/lab5.vhd" "rsp_xbar_mux" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5.vhd" 3939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153886284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab5:u0\|lab5_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab5:u0\|lab5_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab5/synthesis/submodules/lab5_rsp_xbar_mux.sv" "arb" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153886288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_rsp_xbar_mux_001 lab5:u0\|lab5_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"lab5_rsp_xbar_mux_001\" for hierarchy \"lab5:u0\|lab5_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "lab5/synthesis/lab5.vhd" "rsp_xbar_mux_001" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5.vhd" 3963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153886293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab5:u0\|lab5_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab5:u0\|lab5_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "lab5/synthesis/submodules/lab5_rsp_xbar_mux_001.sv" "arb" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_rsp_xbar_mux_001.sv" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153886299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab5:u0\|lab5_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab5:u0\|lab5_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab5/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153886302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_irq_mapper lab5:u0\|lab5_irq_mapper:irq_mapper " "Elaborating entity \"lab5_irq_mapper\" for hierarchy \"lab5:u0\|lab5_irq_mapper:irq_mapper\"" {  } { { "lab5/synthesis/lab5.vhd" "irq_mapper" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5.vhd" 4017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153886305 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_b lab5_nios2_qsys_0_traceram_lpm_dram_bdp_component 17 7 " "Port \"address_b\" on the entity instantiation of \"lab5_nios2_qsys_0_traceram_lpm_dram_bdp_component\" is connected to a signal of width 17. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "lab5_nios2_qsys_0_traceram_lpm_dram_bdp_component" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 3169 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1423153887184 "|lab5_henry|lab5:u0|lab5_nios2_qsys_0:nios2_qsys_0|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci|lab5_nios2_qsys_0_nios2_oci_im:the_lab5_nios2_qsys_0_nios2_oci_im|lab5_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:lab5_nios2_qsys_0_traceram_lpm_dram_bdp_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_lab5_nios2_qsys_0_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_lab5_nios2_qsys_0_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "the_lab5_nios2_qsys_0_nios2_oci_itrace" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 3593 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1423153887189 "|lab5_henry|lab5:u0|lab5_nios2_qsys_0:nios2_qsys_0|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci|lab5_nios2_qsys_0_nios2_oci_itrace:the_lab5_nios2_qsys_0_nios2_oci_itrace"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|Add8 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|Add8\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "Add8" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 6818 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423153890625 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1423153890625 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lpm_add_sub:Add8 " "Elaborated megafunction instantiation \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lpm_add_sub:Add8\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 6818 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423153890663 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lpm_add_sub:Add8 " "Instantiated megafunction \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lpm_add_sub:Add8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153890663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153890663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153890663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423153890663 ""}  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 6818 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1423153890663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8ri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8ri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8ri " "Found entity 1: add_sub_8ri" {  } { { "db/add_sub_8ri.tdf" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/db/add_sub_8ri.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423153890726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423153890726 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lab5/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 5116 -1 0 } } { "lab5/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "lab5/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 4829 -1 0 } } { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 4856 -1 0 } } { "lab5/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 736 -1 0 } } { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 5148 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1423153891618 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1423153891618 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "46 " "46 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1423153894926 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1423153895064 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1423153895064 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1423153895135 "|lab5_henry|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1423153895135 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/godd9170/Desktop/lab5TWO/output_files/lab5.map.smsg " "Generated suppressed messages file C:/Users/godd9170/Desktop/lab5TWO/output_files/lab5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1423153895516 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1423153896277 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423153896277 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3251 " "Implemented 3251 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1423153896694 ""} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1423153896694 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2972 " "Implemented 2972 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1423153896694 ""} { "Info" "ICUT_CUT_TM_RAMS" "207 " "Implemented 207 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1423153896694 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1423153896694 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 73 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "602 " "Peak virtual memory: 602 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1423153896760 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 05 11:31:36 2015 " "Processing ended: Thu Feb 05 11:31:36 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1423153896760 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1423153896760 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1423153896760 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1423153896760 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1423153898116 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1423153898117 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 05 11:31:37 2015 " "Processing started: Thu Feb 05 11:31:37 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1423153898117 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1423153898117 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab5 -c lab5 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1423153898117 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1423153898186 ""}
{ "Info" "0" "" "Project  = lab5" {  } {  } 0 0 "Project  = lab5" 0 0 "Fitter" 0 0 1423153898187 ""}
{ "Info" "0" "" "Revision = lab5" {  } {  } 0 0 "Revision = lab5" 0 0 "Fitter" 0 0 1423153898187 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1423153898443 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab5 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"lab5\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1423153898734 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1423153898784 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1423153898784 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1423153898926 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1423153899520 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1423153899520 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1423153899520 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/godd9170/Desktop/lab5TWO/" { { 0 { 0 ""} 0 10086 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1423153899528 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/godd9170/Desktop/lab5TWO/" { { 0 { 0 ""} 0 10087 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1423153899528 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/godd9170/Desktop/lab5TWO/" { { 0 { 0 ""} 0 10088 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1423153899528 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1423153899528 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1423153899544 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "40 67 " "No exact pin location assignment(s) for 40 pins of 67 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX\[0\] " "Pin HEX\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX[0] } } } { "lab5_henry.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5_henry.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/godd9170/Desktop/lab5TWO/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1423153899732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX\[1\] " "Pin HEX\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX[1] } } } { "lab5_henry.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5_henry.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/godd9170/Desktop/lab5TWO/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1423153899732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX\[2\] " "Pin HEX\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX[2] } } } { "lab5_henry.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5_henry.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/godd9170/Desktop/lab5TWO/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1423153899732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX\[3\] " "Pin HEX\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX[3] } } } { "lab5_henry.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5_henry.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/godd9170/Desktop/lab5TWO/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1423153899732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX\[4\] " "Pin HEX\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX[4] } } } { "lab5_henry.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5_henry.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/godd9170/Desktop/lab5TWO/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1423153899732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX\[5\] " "Pin HEX\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX[5] } } } { "lab5_henry.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5_henry.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/godd9170/Desktop/lab5TWO/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1423153899732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX\[6\] " "Pin HEX\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX[6] } } } { "lab5_henry.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5_henry.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/godd9170/Desktop/lab5TWO/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1423153899732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX\[7\] " "Pin HEX\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX[7] } } } { "lab5_henry.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5_henry.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/godd9170/Desktop/lab5TWO/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1423153899732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX\[8\] " "Pin HEX\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX[8] } } } { "lab5_henry.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5_henry.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/godd9170/Desktop/lab5TWO/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1423153899732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX\[9\] " "Pin HEX\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX[9] } } } { "lab5_henry.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5_henry.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/godd9170/Desktop/lab5TWO/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1423153899732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX\[10\] " "Pin HEX\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX[10] } } } { "lab5_henry.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5_henry.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/godd9170/Desktop/lab5TWO/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1423153899732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX\[11\] " "Pin HEX\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX[11] } } } { "lab5_henry.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5_henry.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/godd9170/Desktop/lab5TWO/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1423153899732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX\[12\] " "Pin HEX\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX[12] } } } { "lab5_henry.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5_henry.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/godd9170/Desktop/lab5TWO/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1423153899732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX\[13\] " "Pin HEX\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX[13] } } } { "lab5_henry.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5_henry.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/godd9170/Desktop/lab5TWO/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1423153899732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX\[14\] " "Pin HEX\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX[14] } } } { "lab5_henry.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5_henry.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/godd9170/Desktop/lab5TWO/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1423153899732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX\[15\] " "Pin HEX\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX[15] } } } { "lab5_henry.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5_henry.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/godd9170/Desktop/lab5TWO/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1423153899732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX\[16\] " "Pin HEX\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX[16] } } } { "lab5_henry.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5_henry.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/godd9170/Desktop/lab5TWO/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1423153899732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX\[17\] " "Pin HEX\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX[17] } } } { "lab5_henry.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5_henry.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/godd9170/Desktop/lab5TWO/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1423153899732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX\[18\] " "Pin HEX\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX[18] } } } { "lab5_henry.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5_henry.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/godd9170/Desktop/lab5TWO/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1423153899732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX\[19\] " "Pin HEX\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX[19] } } } { "lab5_henry.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5_henry.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/godd9170/Desktop/lab5TWO/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1423153899732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX\[20\] " "Pin HEX\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX[20] } } } { "lab5_henry.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5_henry.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/godd9170/Desktop/lab5TWO/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1423153899732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX\[21\] " "Pin HEX\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX[21] } } } { "lab5_henry.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5_henry.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/godd9170/Desktop/lab5TWO/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1423153899732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX\[22\] " "Pin HEX\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX[22] } } } { "lab5_henry.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5_henry.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/godd9170/Desktop/lab5TWO/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1423153899732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX\[23\] " "Pin HEX\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX[23] } } } { "lab5_henry.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5_henry.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/godd9170/Desktop/lab5TWO/" { { 0 { 0 ""} 0 213 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1423153899732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX\[24\] " "Pin HEX\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX[24] } } } { "lab5_henry.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5_henry.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/godd9170/Desktop/lab5TWO/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1423153899732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX\[25\] " "Pin HEX\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX[25] } } } { "lab5_henry.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5_henry.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/godd9170/Desktop/lab5TWO/" { { 0 { 0 ""} 0 215 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1423153899732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX\[26\] " "Pin HEX\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX[26] } } } { "lab5_henry.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5_henry.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/godd9170/Desktop/lab5TWO/" { { 0 { 0 ""} 0 216 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1423153899732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX\[27\] " "Pin HEX\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX[27] } } } { "lab5_henry.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5_henry.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/godd9170/Desktop/lab5TWO/" { { 0 { 0 ""} 0 217 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1423153899732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX\[28\] " "Pin HEX\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX[28] } } } { "lab5_henry.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5_henry.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/godd9170/Desktop/lab5TWO/" { { 0 { 0 ""} 0 218 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1423153899732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX\[29\] " "Pin HEX\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX[29] } } } { "lab5_henry.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5_henry.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/godd9170/Desktop/lab5TWO/" { { 0 { 0 ""} 0 219 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1423153899732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX\[30\] " "Pin HEX\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX[30] } } } { "lab5_henry.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5_henry.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/godd9170/Desktop/lab5TWO/" { { 0 { 0 ""} 0 220 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1423153899732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX\[31\] " "Pin HEX\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX[31] } } } { "lab5_henry.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5_henry.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/godd9170/Desktop/lab5TWO/" { { 0 { 0 ""} 0 221 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1423153899732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[0\] " "Pin SW\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "lab5_henry.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5_henry.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/godd9170/Desktop/lab5TWO/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1423153899732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[5\] " "Pin SW\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "lab5_henry.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5_henry.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/godd9170/Desktop/lab5TWO/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1423153899732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[4\] " "Pin SW\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "lab5_henry.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5_henry.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/godd9170/Desktop/lab5TWO/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1423153899732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[3\] " "Pin SW\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "lab5_henry.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5_henry.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/godd9170/Desktop/lab5TWO/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1423153899732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[2\] " "Pin SW\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "lab5_henry.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5_henry.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/godd9170/Desktop/lab5TWO/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1423153899732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[1\] " "Pin SW\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "lab5_henry.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5_henry.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/godd9170/Desktop/lab5TWO/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1423153899732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[7\] " "Pin SW\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "lab5_henry.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5_henry.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/godd9170/Desktop/lab5TWO/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1423153899732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[6\] " "Pin SW\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "lab5_henry.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5_henry.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/godd9170/Desktop/lab5TWO/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1423153899732 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1423153899732 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1423153900160 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1423153900160 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1423153900160 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1423153900160 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1423153900160 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1423153900160 ""}
{ "Info" "ISTA_SDC_FOUND" "lab5/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'lab5/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1423153900196 ""}
{ "Info" "ISTA_SDC_FOUND" "lab5/synthesis/submodules/lab5_nios2_qsys_0.sdc " "Reading SDC File: 'lab5/synthesis/submodules/lab5_nios2_qsys_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1423153900207 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab5_nios2_qsys_0.sdc 70 *lab5_nios2_qsys_0:*\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_itrace:the_lab5_nios2_qsys_0_nios2_oci_itrace\|d1_debugack keeper " "Ignored filter at lab5_nios2_qsys_0.sdc(70): *lab5_nios2_qsys_0:*\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_itrace:the_lab5_nios2_qsys_0_nios2_oci_itrace\|d1_debugack could not be matched with a keeper" {  } { { "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.sdc" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1423153900341 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab5_nios2_qsys_0.sdc 70 Argument <from> is an empty collection " "Ignored set_false_path at lab5_nios2_qsys_0.sdc(70): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$lab5_nios2_qsys_0_oci_itrace_path\|d1_debugack\] -to \[get_keepers *\$lab5_nios2_qsys_0_jtag_sr*\] " "set_false_path -from \[get_keepers *\$lab5_nios2_qsys_0_oci_itrace_path\|d1_debugack\] -to \[get_keepers *\$lab5_nios2_qsys_0_jtag_sr*\]" {  } { { "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.sdc" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1423153900341 ""}  } { { "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.sdc" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1423153900341 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1423153900353 "|lab5_henry|CLOCK_50"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1423153900409 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423153900410 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423153900410 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423153900410 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1423153900410 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1423153900712 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "lab5_henry.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5_henry.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/godd9170/Desktop/lab5TWO/" { { 0 { 0 ""} 0 222 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1423153900712 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1423153900712 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/godd9170/Desktop/lab5TWO/" { { 0 { 0 ""} 0 3841 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1423153900712 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "KEY\[1\] (placed in PIN N23 (LVDS126p, DPCLK7/DQS0R/CQ1R)) " "Automatically promoted node KEY\[1\] (placed in PIN N23 (LVDS126p, DPCLK7/DQS0R/CQ1R))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1423153900713 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab5:u0\|lab5_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|merged_reset~0 " "Destination node lab5:u0\|lab5_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|merged_reset~0" {  } { { "lab5/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/altera_reset_controller.v" 68 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lab5:u0|lab5_rst_controller:rst_controller|altera_reset_controller:rst_controller|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/godd9170/Desktop/lab5TWO/" { { 0 { 0 ""} 0 6135 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1423153900713 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1423153900713 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "lab5_henry.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5_henry.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/godd9170/Desktop/lab5TWO/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1423153900713 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab5:u0\|lab5_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node lab5:u0\|lab5_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1423153900713 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab5:u0\|lab5_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node lab5:u0\|lab5_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "lab5/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/altera_reset_controller.v" 177 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lab5:u0|lab5_rst_controller:rst_controller|altera_reset_controller:rst_controller|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/godd9170/Desktop/lab5TWO/" { { 0 { 0 ""} 0 4791 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1423153900713 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_debug:the_lab5_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0 " "Destination node lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_debug:the_lab5_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0" {  } { { "altera_std_synchronizer.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lab5:u0|lab5_nios2_qsys_0:nios2_qsys_0|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci|lab5_nios2_qsys_0_nios2_oci_debug:the_lab5_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/godd9170/Desktop/lab5TWO/" { { 0 { 0 ""} 0 6309 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1423153900713 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1423153900713 ""}  } { { "lab5/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/altera_reset_controller.v" 172 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lab5:u0|lab5_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/godd9170/Desktop/lab5TWO/" { { 0 { 0 ""} 0 404 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1423153900713 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab5:u0\|lab5_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node lab5:u0\|lab5_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1423153900714 ""}  } { { "lab5/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lab5:u0|lab5_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/godd9170/Desktop/lab5TWO/" { { 0 { 0 ""} 0 3680 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1423153900714 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1423153900715 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/godd9170/Desktop/lab5TWO/" { { 0 { 0 ""} 0 10078 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1423153900715 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1423153900715 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/godd9170/Desktop/lab5TWO/" { { 0 { 0 ""} 0 9889 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1423153900715 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1423153900715 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/godd9170/Desktop/lab5TWO/" { { 0 { 0 ""} 0 9990 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1423153900715 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/godd9170/Desktop/lab5TWO/" { { 0 { 0 ""} 0 9991 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1423153900715 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/godd9170/Desktop/lab5TWO/" { { 0 { 0 ""} 0 10079 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1423153900715 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1423153900715 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/godd9170/Desktop/lab5TWO/" { { 0 { 0 ""} 0 9806 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1423153900715 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab5:u0\|lab5_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node lab5:u0\|lab5_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1423153900716 ""}  } { { "lab5/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/altera_reset_controller.v" 68 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lab5:u0|lab5_rst_controller:rst_controller|altera_reset_controller:rst_controller|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/godd9170/Desktop/lab5TWO/" { { 0 { 0 ""} 0 6135 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1423153900716 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1423153901455 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1423153901462 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1423153901462 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1423153901470 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1423153901479 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1423153901486 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1423153901486 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1423153901493 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1423153901565 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1423153901573 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1423153901573 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "40 unused 3.3V 8 32 0 " "Number of I/O pins in group: 40 (unused VREF, 3.3V VCCIO, 8 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1423153901581 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1423153901581 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1423153901581 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1423153901582 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 7 56 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 7 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1423153901582 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1423153901582 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1423153901582 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 63 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1423153901582 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1423153901582 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 22 36 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 22 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1423153901582 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 2 54 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  54 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1423153901582 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1423153901582 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1423153901582 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423153901718 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423153901718 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423153901718 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423153901718 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423153901718 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423153901718 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423153901718 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423153901718 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423153901718 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423153901718 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423153901718 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423153901718 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423153901718 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423153901718 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423153901718 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423153901718 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423153901718 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423153901718 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423153901718 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423153901718 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423153901718 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423153901718 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423153901718 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423153901718 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423153901718 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423153901718 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423153901718 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423153901718 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423153901718 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423153901718 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423153901718 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switches_export\[0\] " "Node \"switches_export\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switches_export\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423153901718 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switches_export\[10\] " "Node \"switches_export\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switches_export\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423153901718 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switches_export\[11\] " "Node \"switches_export\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switches_export\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423153901718 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switches_export\[12\] " "Node \"switches_export\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switches_export\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423153901718 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switches_export\[13\] " "Node \"switches_export\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switches_export\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423153901718 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switches_export\[14\] " "Node \"switches_export\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switches_export\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423153901718 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switches_export\[15\] " "Node \"switches_export\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switches_export\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423153901718 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switches_export\[16\] " "Node \"switches_export\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switches_export\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423153901718 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switches_export\[17\] " "Node \"switches_export\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switches_export\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423153901718 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switches_export\[1\] " "Node \"switches_export\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switches_export\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423153901718 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switches_export\[2\] " "Node \"switches_export\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switches_export\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423153901718 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switches_export\[3\] " "Node \"switches_export\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switches_export\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423153901718 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switches_export\[4\] " "Node \"switches_export\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switches_export\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423153901718 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switches_export\[5\] " "Node \"switches_export\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switches_export\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423153901718 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switches_export\[6\] " "Node \"switches_export\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switches_export\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423153901718 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switches_export\[7\] " "Node \"switches_export\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switches_export\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423153901718 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switches_export\[8\] " "Node \"switches_export\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switches_export\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423153901718 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switches_export\[9\] " "Node \"switches_export\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switches_export\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423153901718 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1423153901718 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1423153901722 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1423153903221 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1423153904166 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1423153904217 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1423153905401 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1423153905401 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1423153906149 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "41 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 41% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "C:/Users/godd9170/Desktop/lab5TWO/" { { 1 { 0 "Router estimated peak interconnect usage is 41% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 41% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1423153908701 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1423153908701 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1423153909428 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1423153909432 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1423153909432 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1423153909432 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.67 " "Total time spent on timing analysis during the Fitter is 0.67 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1423153909584 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1423153909594 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "56 " "Found 56 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423153909683 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423153909683 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423153909683 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423153909683 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423153909683 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423153909683 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423153909683 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423153909683 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423153909683 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423153909683 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[10\] 0 " "Pin \"LEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423153909683 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[11\] 0 " "Pin \"LEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423153909683 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[12\] 0 " "Pin \"LEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423153909683 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[13\] 0 " "Pin \"LEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423153909683 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[14\] 0 " "Pin \"LEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423153909683 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[15\] 0 " "Pin \"LEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423153909683 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423153909683 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423153909683 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423153909683 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423153909683 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423153909683 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423153909683 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423153909683 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423153909683 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX\[0\] 0 " "Pin \"HEX\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423153909683 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX\[1\] 0 " "Pin \"HEX\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423153909683 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX\[2\] 0 " "Pin \"HEX\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423153909683 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX\[3\] 0 " "Pin \"HEX\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423153909683 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX\[4\] 0 " "Pin \"HEX\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423153909683 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX\[5\] 0 " "Pin \"HEX\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423153909683 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX\[6\] 0 " "Pin \"HEX\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423153909683 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX\[7\] 0 " "Pin \"HEX\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423153909683 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX\[8\] 0 " "Pin \"HEX\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423153909683 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX\[9\] 0 " "Pin \"HEX\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423153909683 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX\[10\] 0 " "Pin \"HEX\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423153909683 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX\[11\] 0 " "Pin \"HEX\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423153909683 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX\[12\] 0 " "Pin \"HEX\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423153909683 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX\[13\] 0 " "Pin \"HEX\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423153909683 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX\[14\] 0 " "Pin \"HEX\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423153909683 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX\[15\] 0 " "Pin \"HEX\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423153909683 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX\[16\] 0 " "Pin \"HEX\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423153909683 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX\[17\] 0 " "Pin \"HEX\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423153909683 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX\[18\] 0 " "Pin \"HEX\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423153909683 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX\[19\] 0 " "Pin \"HEX\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423153909683 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX\[20\] 0 " "Pin \"HEX\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423153909683 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX\[21\] 0 " "Pin \"HEX\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423153909683 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX\[22\] 0 " "Pin \"HEX\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423153909683 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX\[23\] 0 " "Pin \"HEX\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423153909683 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX\[24\] 0 " "Pin \"HEX\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423153909683 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX\[25\] 0 " "Pin \"HEX\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423153909683 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX\[26\] 0 " "Pin \"HEX\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423153909683 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX\[27\] 0 " "Pin \"HEX\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423153909683 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX\[28\] 0 " "Pin \"HEX\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423153909683 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX\[29\] 0 " "Pin \"HEX\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423153909683 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX\[30\] 0 " "Pin \"HEX\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423153909683 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX\[31\] 0 " "Pin \"HEX\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423153909683 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1423153909683 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1423153910135 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1423153910469 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1423153911077 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1423153911635 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1423153911695 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1423153911859 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1423153911860 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/godd9170/Desktop/lab5TWO/output_files/lab5.fit.smsg " "Generated suppressed messages file C:/Users/godd9170/Desktop/lab5TWO/output_files/lab5.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1423153912242 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 57 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1103 " "Peak virtual memory: 1103 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1423153913266 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 05 11:31:53 2015 " "Processing ended: Thu Feb 05 11:31:53 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1423153913266 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1423153913266 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1423153913266 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1423153913266 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1423153914692 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1423153914693 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 05 11:31:54 2015 " "Processing started: Thu Feb 05 11:31:54 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1423153914693 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1423153914693 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab5 -c lab5 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1423153914694 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1423153916976 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1423153917040 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "453 " "Peak virtual memory: 453 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1423153917615 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 05 11:31:57 2015 " "Processing ended: Thu Feb 05 11:31:57 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1423153917615 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1423153917615 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1423153917615 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1423153917615 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1423153918263 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1423153918937 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1423153918938 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 05 11:31:58 2015 " "Processing started: Thu Feb 05 11:31:58 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1423153918938 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1423153918938 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab5 -c lab5 " "Command: quartus_sta lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1423153918938 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1423153919011 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1423153919271 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1423153919327 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1423153919327 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1423153919687 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1423153919687 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1423153919687 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1423153919687 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1423153919687 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1423153919687 ""}
{ "Info" "ISTA_SDC_FOUND" "lab5/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'lab5/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1423153919710 ""}
{ "Info" "ISTA_SDC_FOUND" "lab5/synthesis/submodules/lab5_nios2_qsys_0.sdc " "Reading SDC File: 'lab5/synthesis/submodules/lab5_nios2_qsys_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1423153919721 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab5_nios2_qsys_0.sdc 70 *lab5_nios2_qsys_0:*\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_itrace:the_lab5_nios2_qsys_0_nios2_oci_itrace\|d1_debugack keeper " "Ignored filter at lab5_nios2_qsys_0.sdc(70): *lab5_nios2_qsys_0:*\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_itrace:the_lab5_nios2_qsys_0_nios2_oci_itrace\|d1_debugack could not be matched with a keeper" {  } { { "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.sdc" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1423153919775 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab5_nios2_qsys_0.sdc 70 Argument <from> is an empty collection " "Ignored set_false_path at lab5_nios2_qsys_0.sdc(70): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$lab5_nios2_qsys_0_oci_itrace_path\|d1_debugack\] -to \[get_keepers *\$lab5_nios2_qsys_0_jtag_sr*\] " "set_false_path -from \[get_keepers *\$lab5_nios2_qsys_0_oci_itrace_path\|d1_debugack\] -to \[get_keepers *\$lab5_nios2_qsys_0_jtag_sr*\]" {  } { { "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.sdc" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1423153919776 ""}  } { { "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.sdc" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1423153919776 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1423153919787 "|lab5_henry|CLOCK_50"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1423153919817 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1423153919829 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1423153919832 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1423153919848 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1423153919850 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1423153919853 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1423153919854 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423153919856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423153919856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423153919856 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1423153919856 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1423153919885 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1423153919887 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1423153920032 "|lab5_henry|CLOCK_50"}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1423153920047 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1423153920049 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1423153920050 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1423153920052 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423153920053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423153920053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423153920053 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1423153920053 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1423153920061 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1423153920075 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1423153920075 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "476 " "Peak virtual memory: 476 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1423153920176 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 05 11:32:00 2015 " "Processing ended: Thu Feb 05 11:32:00 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1423153920176 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1423153920176 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1423153920176 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1423153920176 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 134 s " "Quartus II Full Compilation was successful. 0 errors, 134 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1423153920826 ""}
