#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Apr  7 01:07:30 2024
# Process ID: 22148
# Current directory: C:/Jeonghyun/SNU_GIT/ZCU104_PhotonicML/VerilogCode
# Command line: vivado.exe -mode batch -source C:/Jeonghyun/Lab/ZCU104/GTH_serializer\GTH_serializer.tcl
# Log file: C:/Jeonghyun/SNU_GIT/ZCU104_PhotonicML/VerilogCode/vivado.log
# Journal file: C:/Jeonghyun/SNU_GIT/ZCU104_PhotonicML/VerilogCode\vivado.jou
#-----------------------------------------------------------
source {C:/Jeonghyun/Lab/ZCU104/GTH_serializer\GTH_serializer.tcl}
# set project_name "GTH_serializer"
# set project_dir "C:/Jeonghyun/Lab/ZCU104/GTH_serializer"
# create_project ${project_name} ${project_dir}/${project_name} -part xczu7ev-ffvc1156-2-e
# add_files -norecurse {C:/Jeonghyun/Lab/ZCU104/GTH_serializer/GTH_serializer.sv}
# set boardpath {C:/Xilinx/Vivado/2020.2/data/boards/board_files}
# set_param board.repoPaths [list $boardpath]
# set_property BOARD_PART xilinx.com:zcu104:part0:1.1 [current_project]
# create_ip -dir C:/Jeonghyun/Lab/ZCU104/GTH_serializer -name gtwizard_ultrascale -version 1.7 -vendor xilinx.com -library ip -module_name gtwizard_ultrascale_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
create_ip: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1758.207 ; gain = 577.449
# set_property -dict [list CONFIG.preset  {GTH-HDMI} CONFIG.CHANNEL_ENABLE {X0Y18 X0Y17 X0Y16} CONFIG.TX_MASTER_CHANNEL {X0Y18} CONFIG.RX_MASTER_CHANNEL {X0Y18} CONFIG.TX_LINE_RATE {1.485} CONFIG.TX_REFCLK_FREQUENCY {74.25} CONFIG.TX_USER_DATA_WIDTH {20} CONFIG.TX_INT_DATA_WIDTH {20} CONFIG.TX_BUFFER_MODE {1} CONFIG.RX_LINE_RATE {1.485} CONFIG.RX_PLL_TYPE {QPLL0} CONFIG.RX_REFCLK_FREQUENCY {74.25} CONFIG.RX_USER_DATA_WIDTH {20} CONFIG.RX_INT_DATA_WIDTH {20} CONFIG.RX_JTOL_FC {0.8908218} CONFIG.RX_REFCLK_SOURCE {} CONFIG.TX_REFCLK_SOURCE {} CONFIG.TXPROGDIV_FREQ_ENABLE {true} CONFIG.TXPROGDIV_FREQ_VAL {148.5} CONFIG.FREERUN_FREQUENCY {74.25}] [get_ips gtwizard_ultrascale_0]
# create_ip -dir C:/Jeonghyun/Lab/ZCU104/GTH_serializer -name clk_wiz -version 6.0 -vendor xilinx.com -library ip -module_name clk_wiz_0
create_ip: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2136.051 ; gain = 377.844
# set_property -dict [list CONFIG.PRIMITIVE {PLL} CONFIG.PRIM_IN_FREQ {148.5} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {148.5} CONFIG.CLKOUT1_REQUESTED_PHASE {296.8354935} CONFIG.CLKIN1_JITTER_PS {67.34} CONFIG.CLKOUT1_DRIVES {Buffer} CONFIG.CLKOUT2_DRIVES {Buffer} CONFIG.CLKOUT3_DRIVES {Buffer} CONFIG.CLKOUT4_DRIVES {Buffer} CONFIG.CLKOUT5_DRIVES {Buffer} CONFIG.CLKOUT6_DRIVES {Buffer} CONFIG.CLKOUT7_DRIVES {Buffer} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_BANDWIDTH {OPTIMIZED} CONFIG.MMCM_CLKFBOUT_MULT_F {6} CONFIG.MMCM_CLKIN1_PERIOD {6.734} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_COMPENSATION {AUTO} CONFIG.MMCM_CLKOUT0_DIVIDE_F {6} CONFIG.MMCM_CLKOUT0_PHASE {300.000} CONFIG.PLL_CLKIN_PERIOD {6.734} CONFIG.CLKOUT1_JITTER {114.232} CONFIG.CLKOUT1_PHASE_ERROR {99.870}] [get_ips clk_wiz_0]
# ipx::package_project -root_dir C:/Jeonghyun/Lab/ZCU104/GTH_serializer -vendor xilinx.com -library user -taxonomy /UserIP
WARNING: [IP_Flow 19-4963] clk_wiz_0 has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:zcu104:part0:1.1'
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'resetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'resetn'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# ipx::save_core [ipx::current_core]
# set_property  ip_repo_paths  C:/Jeonghyun/Lab/ZCU104/GTH_serializer [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Jeonghyun/Lab/ZCU104/GTH_serializer'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Jeonghyun/Lab/ZCU104/GTH_serializer' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Jeonghyun/Lab/ZCU104/GTH_serializer/GTH_serializer'.)
# set_property top GTH_serializer [current_fileset]
# set_property top_file { C:/Jeonghyun/Lab/ZCU104/GTH_serializer/GTH_serializer.sv } [current_fileset]
INFO: [Common 17-206] Exiting Vivado at Sun Apr  7 01:08:17 2024...
