# Microchip Physical design constraints file

# Version: 2024.1 2024.1.0.3

# Design Name: FAB_INT 

# Input Netlist Format: EDIF 

# Family: SmartFusion2 , Die: M2S005 , Package: 400 VF , Speed grade: STD 

# Date generated: Thu Aug 22 17:59:18 2024 


#
# I/O constraints
#

set_io GPIO_IN\[0\] -DIRECTION INPUT -pinname A19 -fixed no
set_io GPIO_OUT\[0\] -DIRECTION OUTPUT -pinname B19 -fixed no
set_io GPIO_OUT\[1\] -DIRECTION OUTPUT -pinname A20 -fixed no
set_io INT\[0\] -DIRECTION OUTPUT -pinname E18 -fixed no
set_io INT\[1\] -DIRECTION OUTPUT -pinname C1 -fixed no
set_io RX -DIRECTION INPUT -pinname R18 -fixed no
set_io TX -DIRECTION OUTPUT -pinname C19 -fixed no

#
# Core cell constraints
#

set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/parity_err_RNIQ9P7R -fixed no 357 12
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_RNO\[0\] -fixed no 319 18
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out\[7\] -fixed no 364 7
set_location FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS\[0\].APB_8.edge_both_9_iv_i\[0\] -fixed no 394 6
set_location FAB_INT_sb_0/CoreAPB3_0/iPSELS\[0\] -fixed no 389 15
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/fifo_write_tx -fixed no 389 19
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/samples\[2\] -fixed no 317 19
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/stop_strobe_RNO -fixed no 315 18
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte\[2\] -fixed no 360 7
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state\[1\] -fixed no 335 19
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out\[3\] -fixed no 341 13
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte\[5\] -fixed no 361 7
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_state_ns_0_x3\[1\] -fixed no 382 21
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_RNO\[0\] -fixed no 383 15
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state\[2\] -fixed no 370 22
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNO\[1\] -fixed no 313 18
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_RNIB14E6\[2\] -fixed no 367 21
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/fifo_write_rx_1_i -fixed no 370 18
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg5_0_i -fixed no 373 21
set_location FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS\[0\].REG_GEN.CONFIG_reg\[0\]\[3\] -fixed no 374 13
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/fifo_read_rx_0_sqmuxa_0_a2 -fixed no 375 21
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_int_RNO -fixed no 314 18
set_location FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/g0_i_a3_4 -fixed no 396 21
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer\[0\] -fixed no 363 13
set_location FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1_a0_0_RNO\[0\] -fixed no 372 12
set_location FAB_INT_sb_0/CoreUARTapb_0_0/controlReg2\[3\] -fixed no 352 16
set_location FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1_a3_0_0\[5\] -fixed no 382 15
set_location FAB_INT_sb_0/CORERESETP_0/MSS_HPMS_READY_int_4 -fixed no 337 21
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rcv_sm.rx_state18_NE_1_RNO -fixed no 336 21
set_location FAB_INT_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base -fixed no 355 22
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_byte_in\[4\] -fixed no 349 12
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns\[4\] -fixed no 354 21
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/xmit_cntr\[0\] -fixed no 326 19
set_location FAB_INT_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base -fixed no 387 22
set_location FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/g0_i_a3_5 -fixed no 399 21
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel\[3\] -fixed no 358 22
set_location FAB_INT_sb_0/CoreUARTapb_0_0/iPRDATA\[5\] -fixed no 387 16
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/fifo_read_rx_0_sqmuxa_0_a2_i -fixed no 381 21
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg\[4\] -fixed no 388 19
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns_a3\[5\] -fixed no 352 21
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[3\] -fixed no 357 19
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk1.RXRDY6 -fixed no 346 18
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/samples_RNIB13JD\[0\] -fixed no 327 15
set_location FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_3\[5\] -fixed no 361 12
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/reg_write.tx_hold_reg4_0_a3_i -fixed no 389 18
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_state_ns_0_a2\[0\] -fixed no 372 21
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[9\] -fixed no 363 19
set_location FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_2\[5\] -fixed no 363 15
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state\[5\] -fixed no 366 22
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count\[1\] -fixed no 313 19
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[4\] -fixed no 358 19
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out\[2\] -fixed no 340 13
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift_RNIFQM3D\[7\] -fixed no 325 15
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel\[0\] -fixed no 357 22
set_location FAB_INT_sb_0/CORERESETP_0/RESET_N_M2F_q1 -fixed no 384 22
set_location FAB_INT_sb_0/CoreAPB3_0/iPSELS_raw_2_adflt_0 -fixed no 390 15
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter\[4\] -fixed no 376 25
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift_RNO_0\[7\] -fixed no 326 15
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk1.RXRDY -fixed no 345 19
set_location FAB_INT_sb_0/CORERESETP_0/mss_ready_state -fixed no 342 22
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/reg_write.tx_hold_reg4_0_a3_0 -fixed no 383 18
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/fifo_write_RNO -fixed no 343 18
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_clock8 -fixed no 329 18
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/fifo_write -fixed no 343 19
set_location FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1\[3\] -fixed no 386 15
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/stop_strobe -fixed no 315 19
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter\[0\] -fixed no 372 25
set_location FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS\[0\].REG_GEN.CONFIG_reg\[0\]2_0_a3 -fixed no 394 18
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte\[3\] -fixed no 367 7
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer\[1\] -fixed no 385 25
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_RNO\[1\] -fixed no 335 18
set_location FAB_INT_sb_0/CoreGPIO_0_0/INT_OR_u_0_m2_2_0 -fixed no 380 12
set_location FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_1\[1\] -fixed no 356 15
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer\[6\] -fixed no 370 13
set_location FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1_a3_4_2\[0\] -fixed no 392 12
set_location FAB_INT_sb_0/CORERESETP_0/mss_ready_select6 -fixed no 342 21
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNO\[2\] -fixed no 340 15
set_location FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1\[7\] -fixed no 379 15
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer\[2\] -fixed no 366 13
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel_RNO\[1\] -fixed no 359 21
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\] -fixed no 354 19
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/parity_err_1_sqmuxa_i -fixed no 347 15
set_location FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS\[0\].APB_8.edge_neg\[0\] -fixed no 386 7
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_RNO -fixed no 340 18
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_byte_in\[0\] -fixed no 351 12
set_location FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_3_1\[5\] -fixed no 362 12
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_shift_11\[0\] -fixed no 345 12
set_location FAB_INT_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1 -fixed no 385 22
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer\[6\] -fixed no 390 25
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_4_u_1_0 -fixed no 364 21
set_location FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS\[0\].APB_8.edge_both\[0\] -fixed no 394 7
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel\[2\] -fixed no 348 22
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z\[1\] -fixed no 358 13
set_location FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS\[0\].APB_8.edge_neg13_0_a3 -fixed no 390 6
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out\[7\] -fixed no 360 13
set_location FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5\[6\] -fixed no 362 15
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte\[1\] -fixed no 366 7
set_location FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg\[0\] -fixed no 375 13
set_location FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS\[0\].REG_GEN.CONFIG_reg\[0\]2_0_a3_RNO -fixed no 387 18
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM\[3\] -fixed no 333 18
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer\[0\] -fixed no 393 25
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/un1_parity_err_0_sqmuxa -fixed no 346 15
set_location FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS\[0\].gpin2\[0\] -fixed no 390 7
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/un1_parity_err_0_sqmuxa_1 -fixed no 337 15
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter\[6\] -fixed no 378 19
set_location FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_1\[3\] -fixed no 353 15
set_location FAB_INT_sb_0/CoreAPB3_0/iPSELS\[1\] -fixed no 392 15
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg\[0\] -fixed no 385 13
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM\[0\] -fixed no 326 18
set_location FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS\[0\].APB_8.edge_pos\[0\] -fixed no 395 13
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[5\] -fixed no 359 19
set_location FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS\[0\].APB_8.edge_both13_0_x2 -fixed no 393 12
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state\[3\] -fixed no 349 22
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_byte_in\[5\] -fixed no 353 12
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z\[2\] -fixed no 355 13
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer\[0\] -fixed no 383 16
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/empty -fixed no 380 24
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_empty_1_sqmuxa_i -fixed no 379 21
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM\[1\] -fixed no 330 18
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/overflow_reg8 -fixed no 369 18
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte\[0\] -fixed no 365 7
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_cnt.xmit_bit_sel_3_a3\[0\] -fixed no 357 21
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer\[5\] -fixed no 379 7
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg\[6\] -fixed no 387 13
set_location FAB_INT_sb_0/CORERESETP_0/RESET_N_M2F_clk_base -fixed no 386 22
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/reg_write.tx_hold_reg4_0_o2 -fixed no 387 6
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z\[6\] -fixed no 327 16
set_location FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5\[7\] -fixed no 366 15
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1 -fixed no 348 18
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift\[3\] -fixed no 329 16
set_location FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS\[0\].REG_GEN.CONFIG_reg\[0\]\[5\] -fixed no 380 13
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/parity_err_RNO -fixed no 341 15
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z\[7\] -fixed no 361 16
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/empty_0 -fixed no 382 18
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter\[1\] -fixed no 379 19
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[1\] -fixed no 355 19
set_location FAB_INT_sb_0/CoreUARTapb_0_0/un1_NxtPrdata23_0_0_RNI7IRFC -fixed no 390 18
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_3 -fixed no 352 18
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift\[0\] -fixed no 345 13
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/full_4 -fixed no 381 24
set_location FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_1\[0\] -fixed no 350 15
set_location FAB_INT_sb_0/CoreUARTapb_0_0/iPRDATA\[0\] -fixed no 389 13
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer\[6\] -fixed no 378 16
set_location CFG0_GND_INST -fixed no 348 6
set_location FAB_INT_sb_0/CoreUARTapb_0_0/controlReg1\[4\] -fixed no 349 16
set_location FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/g0_1 -fixed no 394 12
set_location FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS\[0\].REG_GEN.CONFIG_reg\[0\]\[6\] -fixed no 382 19
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_parity_calc_RNIUVD9A -fixed no 325 18
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_int -fixed no 314 19
set_location FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS\[0\].APB_8.edge_pos_9_iv_i\[0\] -fixed no 392 6
set_location FAB_INT_sb_0/CoreGPIO_0_0/edge_both_2_sqmuxa_i_0 -fixed no 389 6
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_shift_11\[2\] -fixed no 333 15
set_location FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS\[0\].REG_GEN.CONFIG_reg\[0\]2_0_a3_2 -fixed no 384 12
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter\[5\] -fixed no 377 25
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out\[5\] -fixed no 363 7
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/fifo_read_en0_1_i_a3_i -fixed no 360 21
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNIGQU64\[2\] -fixed no 316 18
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift\[5\] -fixed no 334 16
set_location FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1_a3_0_0\[3\] -fixed no 377 12
set_location FAB_INT_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNI5JE42/U0_RGB1 -fixed no 218 24
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/xmit_cntr\[2\] -fixed no 328 19
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer\[2\] -fixed no 374 16
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift\[4\] -fixed no 330 16
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_byte_in\[1\] -fixed no 358 12
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNI2GUJ5\[2\] -fixed no 322 18
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[8\] -fixed no 362 19
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z\[5\] -fixed no 361 13
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift\[8\] -fixed no 332 16
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int -fixed no 353 19
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNO\[2\] -fixed no 323 18
set_location FAB_INT_sb_0/CCC_0/GL0_INST -fixed no 221 30
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer\[1\] -fixed no 365 13
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/clear_parity_en -fixed no 341 19
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0 -fixed no 363 21
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/samples_RNIENBI4\[0\] -fixed no 317 18
set_location FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS\[0\].APB_8.edge_pos13_0_a3 -fixed no 395 6
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z\[0\] -fixed no 352 13
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.CO0 -fixed no 324 18
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNI6051C\[1\] -fixed no 342 15
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/xmit_cntr\[1\] -fixed no 330 19
set_location FAB_INT_sb_0/CoreUARTapb_0_0/g0 -fixed no 391 18
set_location FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST_RNIFIRD1 -fixed no 393 18
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[6\] -fixed no 360 19
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_byte_in\[3\] -fixed no 341 12
set_location FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS\[1\].APB_8.GPOUT_reg\[1\] -fixed no 378 13
set_location FAB_INT_sb_0/CoreUARTapb_0_0/controlReg2\[6\] -fixed no 368 16
set_location FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1_a3_0_0\[6\] -fixed no 384 15
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/parity_err -fixed no 341 16
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer\[5\] -fixed no 389 25
set_location FAB_INT_sb_0/CoreUARTapb_0_0/controlReg2\[5\] -fixed no 363 16
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rcv_sm.rx_state18_NE_i -fixed no 344 21
set_location FAB_INT_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNI5JE42 -fixed no 219 30
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z\[5\] -fixed no 353 13
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/full_4 -fixed no 379 18
set_location FAB_INT_sb_0/CoreUARTapb_0_0/controlReg1\[3\] -fixed no 350 16
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/empty_4 -fixed no 379 24
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z\[1\] -fixed no 348 13
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state\[1\] -fixed no 368 22
set_location FAB_INT_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1 -fixed no 356 22
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rcv_sm.rx_state18_NE_1 -fixed no 343 21
set_location FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/g0_0 -fixed no 388 15
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter\[4\] -fixed no 376 19
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg\[5\] -fixed no 395 19
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/empty_4 -fixed no 386 18
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter\[0\] -fixed no 380 19
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt\[0\] -fixed no 338 16
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z\[3\] -fixed no 350 13
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z\[4\] -fixed no 356 13
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out\[4\] -fixed no 382 7
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_RNO\[0\] -fixed no 363 12
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out\[4\] -fixed no 339 13
set_location FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1\[5\] -fixed no 387 15
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_shift_11\[4\] -fixed no 330 15
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter\[3\] -fixed no 375 25
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift_RNO\[6\] -fixed no 324 15
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/read_n_hold -fixed no 371 13
set_location FAB_INT_sb_0/CoreGPIO_0_0/INT_OR_u_0_a3_0_0 -fixed no 376 12
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state\[4\] -fixed no 354 22
set_location FAB_INT_sb_0/CoreUARTapb_0_0/controlReg1\[6\] -fixed no 362 16
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte\[4\] -fixed no 368 7
set_location FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_RNO\[0\] -fixed no 387 12
set_location FAB_INT_sb_0/CoreUARTapb_0_0/un1_NxtPrdata23_0_0 -fixed no 395 12
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rcv_sm.rx_state18_NE_i_RNIFITN4 -fixed no 339 18
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_RNO\[0\] -fixed no 393 24
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/txrdy_int -fixed no 382 25
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter\[2\] -fixed no 374 25
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM\[2\] -fixed no 328 18
set_location FAB_INT_sb_0/CoreGPIO_0_0/edge_m2_e -fixed no 388 6
set_location FAB_INT_sb_0/CoreUARTapb_0_0/controlReg1\[0\] -fixed no 359 16
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/clear_parity_reg -fixed no 344 19
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_cnt.xmit_bit_sel_3_i_o2\[1\] -fixed no 356 21
set_location FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS\[0\].REG_GEN.CONFIG_reg\[0\]\[4\] -fixed no 382 13
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_RNINAV1C\[0\] -fixed no 342 18
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_byte_in\[7\] -fixed no 360 15
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_RNIJ304J\[2\] -fixed no 359 12
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer\[4\] -fixed no 368 13
set_location FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS\[0\].REG_GEN.CONFIG_reg\[0\]\[2\] -fixed no 383 19
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/un1_clear_overflow -fixed no 374 21
set_location FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5\[5\] -fixed no 371 15
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[7\] -fixed no 361 19
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[11\] -fixed no 365 19
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/samples\[0\] -fixed no 316 19
set_location FAB_INT_sb_0/CoreUARTapb_0_0/controlReg1\[2\] -fixed no 367 16
set_location FAB_INT_sb_0/FABOSC_0/I_RCOSC_25_50MHZ -fixed no 396 44
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift\[7\] -fixed no 328 16
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns\[0\] -fixed no 369 21
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/parity_err_RNI9BBBS -fixed no 365 15
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count\[3\] -fixed no 312 19
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer\[3\] -fixed no 387 25
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_parity -fixed no 362 22
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_RNIDH17J\[0\] -fixed no 320 18
set_location FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1_a3_0_0\[2\] -fixed no 391 15
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg\[7\] -fixed no 393 16
set_location FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg_36_0\[0\] -fixed no 381 6
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNO\[3\] -fixed no 343 15
set_location FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_2\[7\] -fixed no 369 15
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_byte_in\[2\] -fixed no 355 12
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift_RNO\[7\] -fixed no 328 15
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_RNIT9N09\[0\] -fixed no 337 18
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_parity_calc_RNO_0 -fixed no 334 18
set_location FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_1\[4\] -fixed no 359 15
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/fifo_read_en0_RNIVG6H -fixed no 383 24
set_location FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg69_0_a3_1 -fixed no 379 12
set_location FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_2\[6\] -fixed no 368 15
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_4_u -fixed no 371 21
set_location FAB_INT_sb_0/CoreUARTapb_0_0/controlReg2\[2\] -fixed no 360 16
set_location FAB_INT_sb_0/CoreUARTapb_0_0/controlReg2\[0\] -fixed no 358 16
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift\[1\] -fixed no 346 13
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out\[2\] -fixed no 370 7
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer\[1\] -fixed no 375 7
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel_RNO\[2\] -fixed no 348 21
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer\[6\] -fixed no 380 7
set_location FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST_RNIACIU -fixed no 395 18
set_location FAB_INT_sb_0/CoreGPIO_0_0/edge_m2_e_1 -fixed no 389 12
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_1_sqmuxa_i -fixed no 344 18
set_location FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1\[4\] -fixed no 384 18
set_location FAB_INT_sb_0/CORERESETP_0/mss_ready_select -fixed no 347 22
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel\[1\] -fixed no 359 22
set_location FAB_INT_sb_0/CoreUARTapb_0_0_intr_or_2 -fixed no 336 18
set_location FAB_INT_sb_0/CoreGPIO_0_0/edge_pos_2_sqmuxa_i_0 -fixed no 391 6
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNIPQTLH\[3\] -fixed no 332 18
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out\[3\] -fixed no 371 7
set_location FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/g0_0_a3 -fixed no 395 15
set_location FAB_INT_sb_0/CoreUARTapb_0_0/g0_0 -fixed no 388 18
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/parity_err_1_sqmuxa_i_RNO -fixed no 344 15
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_8 -fixed no 368 18
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_parity_calc_RNO -fixed no 331 18
set_location FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1_a3_0_0\[7\] -fixed no 393 15
set_location FAB_INT_sb_0/CORERESETP_0/MSS_HPMS_READY_int -fixed no 337 22
set_location FAB_INT_sb_0/SYSRESET_POR -fixed no 396 8
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error -fixed no 338 19
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter\[5\] -fixed no 377 19
set_location FAB_INT_sb_0/CoreUARTapb_0_0/controlReg2\[7\] -fixed no 369 16
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/next_rx_state5 -fixed no 381 18
set_location FAB_INT_sb_0/CoreGPIO_0_0/g0_1 -fixed no 385 6
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns_i_a2\[3\] -fixed no 353 21
set_location FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_2\[1\] -fixed no 348 12
set_location FAB_INT_sb_0/CoreUARTapb_0_0/controlReg2\[4\] -fixed no 366 16
set_location FAB_INT_sb_0/CoreGPIO_0_0/INT_OR_u_0_o3 -fixed no 374 12
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/read_n_hold -fixed no 383 7
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer\[3\] -fixed no 377 7
set_location FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS\[0\].REG_GEN.CONFIG_reg\[0\]\[0\] -fixed no 390 13
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_par_calc.tx_parity_5 -fixed no 362 21
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift_RNO\[8\] -fixed no 332 15
set_location FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS\[0\].APB_8.INTR_reg\[0\] -fixed no 381 7
set_location FAB_INT_sb_0/CoreUARTapb_0_0/controlReg1\[1\] -fixed no 355 16
set_location FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/g0_i_a3 -fixed no 397 21
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[10\] -fixed no 364 19
set_location FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_2\[4\] -fixed no 356 12
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/xmit_pulse -fixed no 355 21
set_location FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg69_0_a3 -fixed no 388 12
set_location FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1_a0_0\[0\] -fixed no 390 12
set_location FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_2\[3\] -fixed no 350 12
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNITUOLE\[1\] -fixed no 345 15
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_7 -fixed no 367 18
set_location FAB_INT_sb_0/CoreUARTapb_0_0/g0_1 -fixed no 395 21
set_location FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/g1_0 -fixed no 394 15
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift_RNIGRM3D\[8\] -fixed no 335 15
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns_i_x2\[3\] -fixed no 351 21
set_location FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/g3 -fixed no 386 12
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_empty -fixed no 380 22
set_location FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS\[0\].REG_GEN.CONFIG_reg\[0\]\[7\] -fixed no 383 13
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/clear_overflow_1 -fixed no 378 21
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNO\[1\] -fixed no 339 15
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte\[7\] -fixed no 362 7
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNO\[3\] -fixed no 312 18
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z\[4\] -fixed no 325 16
set_location FAB_INT_sb_0/CoreUARTapb_0_0_intr_or_0 -fixed no 338 18
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state\[0\] -fixed no 369 22
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z\[0\] -fixed no 351 13
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count\[2\] -fixed no 323 19
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/overflow_reg -fixed no 375 22
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/xmit_cntr\[3\] -fixed no 333 19
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift\[2\] -fixed no 333 16
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg\[3\] -fixed no 394 16
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer\[4\] -fixed no 388 25
set_location FAB_INT_sb_0/CoreUARTapb_0_0/iPRDATA\[4\] -fixed no 384 19
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer\[2\] -fixed no 376 7
set_location FAB_INT_sb_0/CoreGPIO_0_0/INT_OR_u_0_a3_0 -fixed no 383 12
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_RNO\[3\] -fixed no 349 21
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg\[1\] -fixed no 384 16
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer\[2\] -fixed no 386 25
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer\[4\] -fixed no 378 7
set_location FAB_INT_sb_0/CoreUARTapb_0_0/controlReg2\[1\] -fixed no 356 16
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/make_parity_err.parity_err5 -fixed no 336 15
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_state\[1\] -fixed no 382 22
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel_RNO\[3\] -fixed no 358 21
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer\[3\] -fixed no 375 16
set_location FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1\[2\] -fixed no 385 15
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out\[1\] -fixed no 338 13
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rcv_sm.rx_state18_NE_i_RNI9J5P7 -fixed no 341 18
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[12\] -fixed no 366 19
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns\[5\] -fixed no 366 21
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter\[3\] -fixed no 375 19
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg\[2\] -fixed no 390 16
set_location FAB_INT_sb_0/CoreUARTapb_0_0/iPRDATA\[6\] -fixed no 372 16
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNISG6L8\[3\] -fixed no 327 18
set_location FAB_INT_sb_0/CoreGPIO_0_0/INT_OR_u_0_m2 -fixed no 381 12
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state\[0\] -fixed no 319 19
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/xmit_clock -fixed no 329 19
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer\[5\] -fixed no 369 13
set_location FAB_INT_sb_0/CoreUARTapb_0_0/iPRDATA\[7\] -fixed no 377 13
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_byte_in\[6\] -fixed no 364 15
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNO\[0\] -fixed no 321 18
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_RNO\[7\] -fixed no 331 15
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter\[2\] -fixed no 374 19
set_location FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1_a0_0_RNO_0\[0\] -fixed no 375 12
set_location FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS\[0\].gpin3\[0\] -fixed no 391 7
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/full_4_RNI12M0M -fixed no 382 24
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z\[6\] -fixed no 370 16
set_location FAB_INT_sb_0/CoreUARTapb_0_0/iPRDATA\[1\] -fixed no 395 16
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer\[0\] -fixed no 373 7
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_int_RNO_0 -fixed no 318 18
set_location FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS\[0\].APB_8.edge_neg_9_iv_i\[0\] -fixed no 384 6
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out\[6\] -fixed no 374 7
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/samples\[1\] -fixed no 318 19
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out\[0\] -fixed no 372 7
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt\[2\] -fixed no 340 16
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_RNO\[0\] -fixed no 373 6
set_location FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_3\[7\] -fixed no 361 15
set_location FAB_INT_sb_0/CoreGPIO_0_0/edge_neg_2_sqmuxa_i_0 -fixed no 386 6
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state\[6\] -fixed no 365 22
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out\[6\] -fixed no 362 13
set_location FAB_INT_sb_0/CoreUARTapb_0_0_intr_or_1 -fixed no 345 18
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_parity_calc -fixed no 331 19
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt\[3\] -fixed no 343 16
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer\[4\] -fixed no 376 16
set_location FAB_INT_sb_0/CoreUARTapb_0_0/iPRDATA\[3\] -fixed no 386 16
set_location FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_2\[0\] -fixed no 352 12
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer\[1\] -fixed no 373 16
set_location FAB_INT_sb_0/CoreAPB3_0/iPSELS_RNI7T718\[1\] -fixed no 385 18
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_shift_11\[1\] -fixed no 346 12
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/m98 -fixed no 367 15
set_location FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_0_a2_0_0 -fixed no 382 12
set_location FAB_INT_sb_0/CoreGPIO_0_0/g0 -fixed no 393 6
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/fifo_read_en0_1_i_a3 -fixed no 365 21
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns\[2\] -fixed no 370 21
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_shift_11\[5\] -fixed no 334 15
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/reg_write.tx_hold_reg4_0_a3 -fixed no 392 18
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift\[6\] -fixed no 324 16
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNO\[0\] -fixed no 338 15
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count\[0\] -fixed no 321 19
set_location FAB_INT_sb_0/CoreUARTapb_0_0/controlReg1\[5\] -fixed no 371 16
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out\[1\] -fixed no 380 16
set_location FAB_INT_sb_0/CoreUARTapb_0_0/controlReg1\[7\] -fixed no 365 16
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter\[6\] -fixed no 378 25
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/clear_framing_error_reg0 -fixed no 340 19
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk1.RXRDY_RNO -fixed no 347 18
set_location FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA\[0\] -fixed no 385 12
set_location FAB_INT_sb_0/CCC_0/GL0_INST/U0_RGB1 -fixed no 218 54
set_location FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS\[0\].APB_8.GPOUT_reg_RNI4CF98\[0\] -fixed no 378 12
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt\[1\] -fixed no 339 16
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg5_0 -fixed no 380 21
set_location FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS\[0\].gpin1\[0\] -fixed no 385 7
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/fifo_write_rx_1 -fixed no 371 18
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0_a2 -fixed no 350 21
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_RNI0BUCI\[1\] -fixed no 368 21
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_state\[0\] -fixed no 372 22
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z\[2\] -fixed no 359 13
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out\[0\] -fixed no 337 13
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z\[3\] -fixed no 335 16
set_location FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_3\[6\] -fixed no 370 15
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out\[5\] -fixed no 347 13
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z\[7\] -fixed no 331 16
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/full -fixed no 380 18
set_location FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1_a3_4_3\[0\] -fixed no 391 12
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer\[3\] -fixed no 367 13
set_location FAB_INT_sb_0/CoreUARTapb_0_0/iPRDATA\[2\] -fixed no 382 16
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[2\] -fixed no 356 19
set_location FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS\[0\].REG_GEN.CONFIG_reg\[0\]\[1\] -fixed no 372 13
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer\[5\] -fixed no 377 16
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/fifo_read_en0 -fixed no 360 22
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_shift_11\[3\] -fixed no 329 15
set_location FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1\[6\] -fixed no 373 12
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx -fixed no 371 22
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte\[6\] -fixed no 369 7
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter\[1\] -fixed no 373 25
set_location FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST -fixed no 228 56
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8 -fixed no 336 11
set_location FAB_INT_sb_0/CCC_0/CCC_INST -fixed no 390 44
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8 -fixed no 372 11
set_location FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux\[1\] -fixed no 354 15
set_location FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux\[3\] -fixed no 351 15
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s_115 -fixed no 384 24
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s_116 -fixed no 372 15
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF2UI9 -fixed no 353 18
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s_117 -fixed no 364 12
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0 -fixed no 372 24
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_0_wmux -fixed no 366 6
set_location FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux\[0\] -fixed no 357 15
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0 -fixed no 372 18
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s_114 -fixed no 374 6
set_location FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux\[4\] -fixed no 348 15
set_location FAB_INT_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB0 -fixed no 219 24
set_location FAB_INT_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB1 -fixed no 219 21
set_location FAB_INT_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB2 -fixed no 219 18
set_location FAB_INT_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB3 -fixed no 219 15
set_location FAB_INT_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB4 -fixed no 219 12
set_location FAB_INT_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB5 -fixed no 219 9
set_location FAB_INT_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB6 -fixed no 219 6
set_location FAB_INT_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNI5JE42/U0_RGB1_RGB0 -fixed no 218 21
set_location FAB_INT_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNI5JE42/U0_RGB1_RGB1 -fixed no 218 18
set_location FAB_INT_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNI5JE42/U0_RGB1_RGB2 -fixed no 218 15
set_location FAB_INT_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNI5JE42/U0_RGB1_RGB3 -fixed no 218 12
set_location FAB_INT_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNI5JE42/U0_RGB1_RGB4 -fixed no 218 9
set_location FAB_INT_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNI5JE42/U0_RGB1_RGB5 -fixed no 218 6
set_location FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux\[0\]_CC_0 -fixed no 357 17
set_location FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux\[1\]_CC_0 -fixed no 354 17
set_location FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux\[3\]_CC_0 -fixed no 351 17
set_location FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux\[4\]_CC_0 -fixed no 348 17
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s_114_CC_0 -fixed no 374 8
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0_CC_0 -fixed no 372 26
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s_115_CC_0 -fixed no 384 26
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s_116_CC_0 -fixed no 372 17
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0_CC_0 -fixed no 372 20
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s_117_CC_0 -fixed no 364 14
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF2UI9_CC_0 -fixed no 353 20
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF2UI9_CC_1 -fixed no 360 20
set_location FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_0_wmux_CC_0 -fixed no 366 8
