<div>
    <p>
        <strong>WITH EFFECT FROM THE ACADEMIC YEAR 2011 - 2012</strong>
    </p>
    <p>
        <strong>CS 203</strong>
    </p>
    <p>
        <strong>LOGIC AND SWITCHING THEORY</strong>
    </p>
    <table border="0" cellpadding="0" cellspacing="0">
        <tbody>
            <tr>
                <td valign="bottom" width="271">
                    <p>
                        Instruction
                    </p>
                </td>
                <td valign="bottom" width="65">
                    <p align="right">
                        4
                    </p>
                </td>
                <td valign="bottom" width="116">
                    <p>
                        Periods per week
                    </p>
                </td>
            </tr>
            <tr>
                <td valign="bottom" width="271">
                    <p>
                        Duration of University Examination
                    </p>
                </td>
                <td valign="bottom" width="65">
                    <p align="right">
                        3
                    </p>
                </td>
                <td valign="bottom" width="116">
                    <p>
                        Hours
                    </p>
                </td>
            </tr>
            <tr>
                <td valign="bottom" width="271">
                    <p>
                        University Examination
                    </p>
                </td>
                <td valign="bottom" width="65">
                    <p align="right">
                        75
                    </p>
                </td>
                <td valign="bottom" width="116">
                    <p>
                        Marks
                    </p>
                </td>
            </tr>
            <tr>
                <td valign="bottom" width="271">
                    <p>
                        Sessional
                    </p>
                </td>
                <td valign="bottom" width="65">
                    <p align="right">
                        25
                    </p>
                </td>
                <td valign="bottom" width="116">
                    <p>
                        Marks
                    </p>
                </td>
            </tr>
        </tbody>
    </table>
    <p>
        <strong>UNIT-I</strong>
    </p>
    <p>
        <strong>Digital Computers and Information: </strong>
        Information representation, Computer<strong> </strong>Structure.
    </p>
    <p>
        <strong>Number Systems: </strong>
        Binary Numbers, Octal and Hexadecimal Numbers,<strong> </strong>Number Ranges.
    </p>
    <p>
        <strong>Arithmetic Operations: </strong>
        Conversion from Decimal to other bases.<strong> Decimal Codes: </strong>BCD Addition. Alphanumeric Codes: ASCII Character Code,<strong> </strong>Parity
        Bit.
    </p>
    <p>
        <strong>Binary Logic and Gates: </strong>
        Binary Logic, Logic Gates. Boolean Algebra: Basic<strong> </strong>Identifiers, Algebraic Manipulation, Complement of a Function.
    </p>
    <p>
        Standard Forms: Minterms and Maxterms, Sum of Product and Products of Sums.
    </p>
    <p>
        <strong>UNIT-II</strong>
    </p>
    <p>
        <strong>Minimization of Switching Functions: </strong>
        Introduction, the map method,<strong> </strong>Minimal Functions and Their Properties, the tabulation procedure, the prime implicant chart.
    </p>
    <p>
        <strong>NAND and NOR Gates: </strong>
        Nand Circuits, Two-level Implementation,<strong> </strong>Multilevel NAND Circuits, NOR Circuits. Exclusive OR Gates: Odd Function, Parity Generation
        and Checking.
    </p>
    <p>
        <strong>UNIT-III</strong>
    </p>
    <p>
        <strong>Combination Logic Design: </strong>
        Combinational Circuits, Design Topics: Design<strong> </strong>Hierarchy, Top –Down design, Computer Aided Design, Hardware Description Languages,
        Logic Synthesis. Analysis Procedure: Derivation of Boolean Functions, Derivation of the Truth Table, Logic Simulation, Design Procedure, Decoders,
        Encoders, Multiplexers, Binary Adders, Binary subtraction, Binary Multipliers, HDL Representations- VHDL.
    </p>


<p>
       <strong>UNIT-IV</strong>
</p>
<p>
    Sequential Circuits: Sequential Circuit definitions. Latches, Flip Flops, sequential circuit analysis, sequential circuit design, design with D Flip Flops,
    designing with JK Flip- Flops, HDL representation for sequential circuits-VHDL.
</p>
<p>
    <strong>UNIT-V</strong>
</p>
<p>
    Registers and Counters: Registers, Shift registers, Synchronous Binary counters, Ripple Counter.
</p>
<p>
    Symmetric Networks: Properties of Symmetric Functions, Synthesis of Symmetric networks, identification of symmetric functions.
</p>
<p>
    <strong><em>Suggested Reading:</em></strong>
</p>
<p>
1. M. Moris Mano, Charles R. Kime, <em>Logic and Computer Design</em> <em>Fundamentals, </em>2<sup>nd</sup><em> </em>edition, Pearson Education Asia, 2001.    <em> </em>
</p>
<p>
    2. Zvi Kohavi, <em>Switching and Finite Automata Theory,</em> 2<sup>nd</sup> edition, Tata McGraw Hill, 1995.
</p>
<p>
    3. Charles H. Roth, J<em>r Fundamentals of Logic Design,</em> 5<sup>th</sup> edition, Thomson, Brook,Cole, 2005.
</p>
</div>
