{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1507555558068 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1507555558076 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct  9 10:25:56 2017 " "Processing started: Mon Oct  9 10:25:56 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1507555558076 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507555558076 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exercise452 -c exercise452 " "Command: quartus_map --read_settings_files=on --write_settings_files=off exercise452 -c exercise452" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507555558078 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1507555559084 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1507555559086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exercise452.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exercise452.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exercise452-struct " "Found design unit 1: exercise452-struct" {  } { { "exercise452.vhd" "" { Text "/home/gabriel/AOC2-Gabr/Exercicios/exercise4.52/exercise452.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507555626053 ""} { "Info" "ISGN_ENTITY_NAME" "1 exercise452 " "Found entity 1: exercise452" {  } { { "exercise452.vhd" "" { Text "/home/gabriel/AOC2-Gabr/Exercicios/exercise4.52/exercise452.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507555626053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507555626053 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "d0 exercise452.vhd(16) " "VHDL error at exercise452.vhd(16): object \"d0\" is used but not declared" {  } { { "exercise452.vhd" "" { Text "/home/gabriel/AOC2-Gabr/Exercicios/exercise4.52/exercise452.vhd" 16 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1507555626057 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "s exercise452.vhd(16) " "VHDL error at exercise452.vhd(16): object \"s\" is used but not declared" {  } { { "exercise452.vhd" "" { Text "/home/gabriel/AOC2-Gabr/Exercicios/exercise4.52/exercise452.vhd" 16 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1507555626057 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "y exercise452.vhd(16) " "VHDL error at exercise452.vhd(16): object \"y\" is used but not declared" {  } { { "exercise452.vhd" "" { Text "/home/gabriel/AOC2-Gabr/Exercicios/exercise4.52/exercise452.vhd" 16 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1507555626057 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out y exercise452.vhd(16) " "VHDL error at exercise452.vhd(16): cannot associate formal port \"y\" of mode \"out\" with an expression" {  } { { "exercise452.vhd" "" { Text "/home/gabriel/AOC2-Gabr/Exercicios/exercise4.52/exercise452.vhd" 16 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Analysis & Synthesis" 0 -1 1507555626057 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "948 " "Peak virtual memory: 948 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1507555626450 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct  9 10:27:06 2017 " "Processing ended: Mon Oct  9 10:27:06 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1507555626450 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:10 " "Elapsed time: 00:01:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1507555626450 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:51 " "Total CPU time (on all processors): 00:01:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1507555626450 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1507555626450 ""}
