[{"DBLP title": "The Region-Exhaustive Fault Model.", "DBLP authors": ["Abhijit Jas", "Suriyaprakash Natarajan", "Srinivas Patil"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.78", "OA papers": [{"PaperId": "https://openalex.org/W2152358420", "PaperTitle": "The Region-Exhaustive Fault Model", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Intel (United States)": 3.0}, "Authors": ["Abhijit Jas", "S. Natarajan", "S. Patil"]}]}, {"DBLP title": "Mining Sequential Constraints for Pseudo-Functional Testing.", "DBLP authors": ["Weixin Wu", "Michael S. Hsiao"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.66", "OA papers": [{"PaperId": "https://openalex.org/W2071376191", "PaperTitle": "Mining Sequential Constraints for Pseudo-Functional Testing", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Virginia Tech Services": 2.0}, "Authors": ["Weixin Wu", "Michael S. Hsiao"]}]}, {"DBLP title": "Estimating the Fault Coverage of Functional Test Sequences Without Fault Simulation.", "DBLP authors": ["Irith Pomeranz", "Praveen Parvathala", "Srinivas Patil"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.18", "OA papers": [{"PaperId": "https://openalex.org/W2132789645", "PaperTitle": "Estimating the Fault Coverage of Functional Test Sequences Without Fault Simulation", "Year": 2007, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Purdue University West Lafayette": 1.0, "Intel (United States)": 1.0, "INTEL Corporation#TAB#": 1.0}, "Authors": ["Irith Pomeranz", "Praveen Parvathala", "S. Patil"]}]}, {"DBLP title": "Fast Bridging Fault Diagnosis using Logic Information.", "DBLP authors": ["Alexandre Rousset", "Alberto Bosio", "Patrick Girard", "Christian Landrault", "Serge Pravossoudovitch", "Arnaud Virazel"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.75", "OA papers": [{"PaperId": "https://openalex.org/W2136005978", "PaperTitle": "Fast Bridging Fault Diagnosis using Logic Information", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Univ. Montpellier, Montpellier": 6.0}, "Authors": ["Abel Rousset", "Alessio Bosio", "Patrick Girard", "Christian Landrault", "Serge Pravossoudovitch", "Arnaud Virazel"]}]}, {"DBLP title": "Clues for Modeling and Diagnosing Open Faults with Considering Adjacent Lines.", "DBLP authors": ["Hiroshi Takahashi", "Yoshinobu Higami", "Shuhei Kadoyama", "Takashi Aikyo", "Yuzo Takamatsu", "Koji Yamazaki", "Toshiyuki Tsutsumi", "Hiroyuki Yotsuyanagi", "Masaki Hashizume"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.34", "OA papers": [{"PaperId": "https://openalex.org/W2120890355", "PaperTitle": "Clues for Modeling and Diagnosing Open Faults with Considering Adjacent Lines", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Ehime University": 5.0}, "Authors": ["Hideaki Takahashi", "Yoshinobu Higami", "S. Kadoyama", "Takashi Aikyo", "Yusuke Takamatsu", "K. Yamazaki", "Takahiro Tsutsumi", "Hiroyuki Yotsuyanagi", "Masaki Hashizume"]}]}, {"DBLP title": "Fault Dictionary Based Scan Chain Failure Diagnosis.", "DBLP authors": ["Ruifeng Guo", "Yu Huang", "Wu-Tung Cheng"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.43", "OA papers": [{"PaperId": "https://openalex.org/W2170538292", "PaperTitle": "Fault Dictionary Based Scan Chain Failure Diagnosis", "Year": 2007, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Mentor Technologies": 3.0}, "Authors": ["Ruifeng Guo", "Yu Huang", "Wu-Tung Cheng"]}]}, {"DBLP title": "Improving Timing-Independent Testing of Crosstalk Using Realistic Assumptions on Delay Faults.", "DBLP authors": ["Shahdad Irajpour", "Sandeep K. Gupta", "Melvin A. Breuer"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.86", "OA papers": [{"PaperId": "https://openalex.org/W2098150184", "PaperTitle": "Improving Timing-Independent Testing of Crosstalk Using Realistic Assumptions on Delay Faults", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Southern California": 3.0}, "Authors": ["S. Irajpour", "Sanjeev Gupta", "Melvin A. Breuer"]}]}, {"DBLP title": "False Path Identification using RTL Information and Its Application to Over-testing Reduction for Delay Faults.", "DBLP authors": ["Yuki Yoshikawa", "Satoshi Ohtake", "Hideo Fujiwara"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.70", "OA papers": [{"PaperId": "https://openalex.org/W2169292947", "PaperTitle": "False Path Identification using RTL Information and Its Application to Over-testing Reduction for Delay Faults", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Hiroshima City University": 1.0, "Nara Institute of Science and Technology": 2.0}, "Authors": ["Yasuhiro Yoshikawa", "Shigeki Ohtake", "Hideo Fujiwara"]}]}, {"DBLP title": "Using Programmable On-Product Clock Generation (OPCG) for Delay Test.", "DBLP authors": ["Brion L. Keller", "Anis Uzzaman", "Bibo Li", "Thomas J. Snethen"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.76", "OA papers": [{"PaperId": "https://openalex.org/W2148184408", "PaperTitle": "Using Programmable On-Product Clock Generation (OPCG) for Delay Test", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Cadence Design Systems (United States)": 4.0}, "Authors": ["Bernd Keller", "A. Uzzaman", "Bibo Li", "T. Snethen"]}]}, {"DBLP title": "An On-Line BIST Technique for Delay Fault Detection in CMOS Circuits.", "DBLP authors": ["Elham K. Moghaddam", "Shaahin Hessabi"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.100", "OA papers": [{"PaperId": "https://openalex.org/W2141148907", "PaperTitle": "An On-Line BIST Technique for Delay Fault Detection in CMOS Circuits", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Sharif University of Technology": 2.0}, "Authors": ["Elham Moghaddam", "Shaahin Hessabi"]}]}, {"DBLP title": "A High Compression and Short Test Sequence Test Compression Technique to Enhance Compressions of LFSR Reseeding.", "DBLP authors": ["Seongmoon Wang", "Wenlong Wei", "Srimat T. Chakradhar"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.52", "OA papers": [{"PaperId": "https://openalex.org/W2005401624", "PaperTitle": "A High Compression and Short Test Sequence Test Compression Technique to Enhance Compressions of LFSR Reseeding", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"NEC (Japan)": 3.0}, "Authors": ["Seongmoon Wang", "Wenlong Wei", "Srimat Chakradhar"]}]}, {"DBLP title": "Test Compression / Decompression Based on JPEG VLC Algorithm.", "DBLP authors": ["Hideyuki Ichihara", "Yukinori Setohara", "Yusuke Nakashima", "Tomoo Inoue"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.60", "OA papers": [{"PaperId": "https://openalex.org/W2155918591", "PaperTitle": "Test Compression / Decompression Based on JPEG VLC Algorithm", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Hiroshima City University": 4.0}, "Authors": ["Hideyuki Ichihara", "Y. Setohara", "Yousuke Nakashima", "Tsuyoshi Inoue"]}]}, {"DBLP title": "A Reconfigurable Broadcast Scan Compression Scheme Using Relaxation Based Test Vector Decompos.", "DBLP authors": ["Aiman H. El-Maleh", "Mustafa Imran Ali", "Ahmad A. Al-Yamani"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.41", "OA papers": [{"PaperId": "https://openalex.org/W2040150722", "PaperTitle": "A Reconfigurable Broadcast Scan Compression Scheme Using Relaxation Based Test Vector Decompos", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"King Fahd University of Petroleum and Minerals": 3.0}, "Authors": ["Aiman H. El-Maleh", "M. A. B. Ali", "Ahmad A. Al-Yamani"]}]}, {"DBLP title": "Test Data and Test Time Reduction for LOS Transition Test in Multi-Mode Segmented Scan Architecture.", "DBLP authors": ["Sying-Jyan Wang", "Po-Chang Tsai", "Hung-Ming Weng", "Katherine Shu-Min Li"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.33", "OA papers": [{"PaperId": "https://openalex.org/W2119164284", "PaperTitle": "Test Data and Test Time Reduction for LOS Transition Test in Multi-Mode Segmented Scan Architecture", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Chung Hsing University": 3.0, "National Sun Yat-sen University": 1.0}, "Authors": ["Sying-Jyan Wang", "Po-Chang Tsai", "Hung-Ming Weng", "Kang Li"]}]}, {"DBLP title": "Resistive Bridging Faults DFT with Adaptive Power Management Awareness.", "DBLP authors": ["Urban Ingelsson", "Paul M. Rosinger", "S. Saqib Khursheed", "Bashir M. Al-Hashimi", "Peter Harrod"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.69", "OA papers": [{"PaperId": "https://openalex.org/W2134551563", "PaperTitle": "Resistive Bridging Faults DFT with Adaptive Power Management Awareness", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Southampton": 4.0, "ARM (United Kingdom)": 1.0}, "Authors": ["Urban Ingelsson", "P. Rosinger", "Saqib Khursheed", "Bashir M. Al-Hashimi", "P. Harrod"]}]}, {"DBLP title": "Multi-Frequency Modular Testing of SoCs by Dynamically Reconfiguring Multi-Port ATE.", "DBLP authors": ["Dan Zhao", "Ronghua Huang", "Hideo Fujiwara"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.79", "OA papers": [{"PaperId": "https://openalex.org/W2150492836", "PaperTitle": "Multi-Frequency Modular Testing of SoCs by Dynamically Reconfiguring Multi-Port ATE", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Louisiana at Lafayette": 2.0, "Nara Institute of Science and Technology": 1.0}, "Authors": ["Dan Zhao", "Ronghua Huang", "Hideo Fujiwara"]}]}, {"DBLP title": "An Efficient Peak Power Reduction Technique for Scan Testing.", "DBLP authors": ["Meng-Fan Wu", "Kai-Shun Hu", "Jiun-Lang Huang"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.54", "OA papers": [{"PaperId": "https://openalex.org/W2115852918", "PaperTitle": "An Efficient Peak Power Reduction Technique for Scan Testing", "Year": 2007, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"National Taiwan University": 3.0}, "Authors": ["Mengfan Wu", "Kaishun Hu", "Jiun-Lang Huang"]}]}, {"DBLP title": "High-MDSI: A High-level Signal Integrity Fault Test Pattern Generation Method for Interconnects.", "DBLP authors": ["Sunghoon Chun", "YongJoon Kim", "Sungho Kang"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.58", "OA papers": [{"PaperId": "https://openalex.org/W2129269174", "PaperTitle": "High-MDSI: A High-level Signal Integrity Fault Test Pattern Generation Method for Interconnects", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Yonsei University": 3.0}, "Authors": ["Sunghoon Chun", "Yong Joon Kim", "Sungho Kang"]}]}, {"DBLP title": "A RTL Testability Analyzer Based on Logical Virtual Prototyping.", "DBLP authors": ["Yu Huang", "Nilanjan Mukherjee", "Wu-Tung Cheng", "Greg Aldrich"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.82", "OA papers": [{"PaperId": "https://openalex.org/W2101706299", "PaperTitle": "A RTL Testability Analyzer Based on Logical Virtual Prototyping", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Siemens (Hungary)": 2.0, "Mentor": 2.0}, "Authors": ["Yu Huang", "Niloy Mukherjee", "Wu-Tung Cheng", "Greg Aldrich"]}]}, {"DBLP title": "Optimum Test Set for Bridging Fault Detection in Reversible Circuits.", "DBLP authors": ["Hafizur Rahaman", "Dipak Kumar Kole", "Debesh K. Das", "Bhargab B. Bhattacharya"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.91", "OA papers": [{"PaperId": "https://openalex.org/W2097386614", "PaperTitle": "Optimum Test Set for Bridging Fault Detection in Reversible Circuits", "Year": 2007, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Indian Institute of Engineering Science and Technology, Shibpur": 2.0, "University, Howrah 711 103, India#TAB#": 1.0, "Indian Statistical Institute": 1.0}, "Authors": ["Hafizur Rahaman", "Dipak K. Kole", "Debasish Das", "Bhargab B. Bhattacharya"]}]}, {"DBLP title": "Layout-Aware Multi-Layer Multi-Level Scan Tree Synthesis.", "DBLP authors": ["Sying-Jyan Wang", "Xin-Long Li", "Katherine Shu-Min Li"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.37", "OA papers": [{"PaperId": "https://openalex.org/W2114385620", "PaperTitle": "Layout-Aware Multi-Layer Multi-Level Scan Tree Synthesis", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Chung Hsing University": 2.0, "National Sun Yat-sen University": 1.0}, "Authors": ["Sying-Jyan Wang", "Xinlong Li", "Kang Li"]}]}, {"DBLP title": "A Test and Diagnosis Methodology for RF Transceivers.", "DBLP authors": ["Hung-Kai Chen", "Chauchin Su"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.29", "OA papers": [{"PaperId": "https://openalex.org/W2168276652", "PaperTitle": "A Test and Diagnosis Methodology for RF Transceivers", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Yang Ming Chiao Tung University": 2.0}, "Authors": ["Hung-Kai Chen", "Chauchin Su"]}]}, {"DBLP title": "Fourier Spectrum-Based Signature Test: A Genetic CAD Toolbox for Reliable RF Testing Using Low-Performance Test Resources.", "DBLP authors": ["Ganesh Srinivasan", "Abhijit Chatterjee", "Vishwanath Natarajan"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.98", "OA papers": [{"PaperId": "https://openalex.org/W1979117744", "PaperTitle": "Fourier Spectrum-Based Signature Test: A Genetic CAD Toolbox for Reliable RF Testing Using Low-Performance Test Resources", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Texas Instruments (United States)": 1.0, "Georgia Institute of Technology": 1.0}, "Authors": ["Gopalan Srinivasan", "Avishek Chatterjee", "V. Natarajan"]}]}, {"DBLP title": "A BIST Technique for RF Voltage-Controlled Oscillators.", "DBLP authors": ["Hsieh-Hung Hsieh", "Yen-Chih Huang", "Liang-Hung Lu", "Guo-Wei Huang"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.31", "OA papers": [{"PaperId": "https://openalex.org/W2027524046", "PaperTitle": "A BIST Technique for RF Voltage-Controlled Oscillators", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"National Taiwan University": 3.0, "National Applied Research Laboratories": 1.0}, "Authors": ["Hsieh-Hung Hsieh", "Yen-Chih Huang", "Liang-Hung Lu", "Guowei Huang"]}]}, {"DBLP title": "An Improved Test Case Generation Method of Pair-Wise Testing.", "DBLP authors": ["Feng-An Qian", "Jian-Hui Jiang"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.65", "OA papers": [{"PaperId": "https://openalex.org/W2104507106", "PaperTitle": "An Improved Test Case Generation Method of Pair-Wise Testing", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Tongji University": 1.0, "Ministry of Education of the People's Republic of China": 1.0}, "Authors": ["Qian Feng-an", "Jiang Jian-hui"]}]}, {"DBLP title": "System Testing using UML Models.", "DBLP authors": ["Monalisa Sarma", "Rajib Mall"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.102", "OA papers": [{"PaperId": "https://openalex.org/W2103489002", "PaperTitle": "System Testing using UML Models", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Indian Institute of Technology Kharagpur": 2.0}, "Authors": ["M. Sarma", "Rajib Mall"]}]}, {"DBLP title": "Reconsideration of Software Reliability Measurements.", "DBLP authors": ["Shiyi Xu"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.39", "OA papers": [{"PaperId": "https://openalex.org/W2136473157", "PaperTitle": "Reconsideration of Software Reliability Measurements", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Shanghai University": 1.0}, "Authors": ["Shiyi Xu"]}]}, {"DBLP title": "An Accurate Analysis of Microprocessor Design Verification.", "DBLP authors": ["Haihua Shen", "Heng Zhang"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.95", "OA papers": [{"PaperId": "https://openalex.org/W2140296796", "PaperTitle": "An Accurate Analysis of Microprocessor Design Verification", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"[Chinese Acad. of Sci, Beijing]": 2.0}, "Authors": ["Haihua Shen", "Heng Zhang"]}]}, {"DBLP title": "Optimized Assignment Coverage Computation in Formal Verification of Digital Systems.", "DBLP authors": ["Majid Nabi", "Hamid Shojaei", "Siamak Mohammadi", "Zainalabedin Navabi"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.40", "OA papers": [{"PaperId": "https://openalex.org/W2124025245", "PaperTitle": "Optimized Assignment Coverage Computation in Formal Verification of Digital Systems", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Tehran": 3.0}, "Authors": ["Mashuq un Nabi", "Hasan Shojaei", "Saeed Mohammadi", "Zainalabedin Navabi"]}]}, {"DBLP title": "EHSAT Modeling from Algorithm Description for RTL Model Checking.", "DBLP authors": ["Xiaoqing Yang", "Jinian Bian", "Shujun Deng", "Yanni Zhao"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.92", "OA papers": [{"PaperId": "https://openalex.org/W2136194915", "PaperTitle": "EHSAT Modeling from Algorithm Description for RTL Model Checking", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Tsinghua University": 4.0}, "Authors": ["Xiao-Qing Yang", "Jinian Bian", "Shujun Deng", "Yanni Zhao"]}]}, {"DBLP title": "Thermal-Safe Test Access Mechanism and Wrapper Co-optimization for System-on-Chip.", "DBLP authors": ["Thomas Edison Yu", "Tomokazu Yoneda", "Krishnendu Chakrabarty", "Hideo Fujiwara"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.53", "OA papers": [{"PaperId": "https://openalex.org/W2149327463", "PaperTitle": "Thermal-Safe Test Access Mechanism and Wrapper Co-optimization for System-on-Chip", "Year": 2007, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Nara Institute of Science and Technology": 3.0, "Duke University": 1.0}, "Authors": ["Tongxi Yu", "Toshiyuki Yoneda", "Krishnendu Chakrabarty", "Hideo Fujiwara"]}]}, {"DBLP title": "Design Reuse of on/off-Chip Bus Bridge for Efficient Test Access to AMBA-based SoC.", "DBLP authors": ["Jaehoon Song", "Juhee Han", "Dooyoung Kim", "Hyunbean Yi", "Sungju Park"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.13", "OA papers": [{"PaperId": "https://openalex.org/W2050022065", "PaperTitle": "Design Reuse of on/off-Chip Bus Bridge for Efficient Test Access to AMBA-based SoC", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Hanyang University": 5.0}, "Authors": ["Jae-Hoon Song", "Ju-Hee Han", "Doo-Young Kim", "Hyunbean Yi", "Sungju Park"]}]}, {"DBLP title": "Test Scheduling for Memory Cores with Built-In Self-Repair.", "DBLP authors": ["Tomokazu Yoneda", "Yuusuke Fukuda", "Hideo Fujiwara"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.26", "OA papers": [{"PaperId": "https://openalex.org/W2114185924", "PaperTitle": "Test Scheduling for Memory Cores with Built-In Self-Repair", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Nara Institute of Science and Technology": 3.0}, "Authors": ["Toshiyuki Yoneda", "Y. Fukuda", "Hideo Fujiwara"]}]}, {"DBLP title": "A 2-ps Resolution Wide Range BIST Circuit for Jitter Measurement.", "DBLP authors": ["Nai-Chen Daniel Cheng", "Yu Lee", "Ji-Jan Chen"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.46", "OA papers": [{"PaperId": "https://openalex.org/W2098991212", "PaperTitle": "A 2-ps Resolution Wide Range BIST Circuit for Jitter Measurement", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Ind. Technol. Res. Inst., Hsinchu": 3.0}, "Authors": ["Naiqian Cheng", "Yu Sheng Lee", "Ji-Jan Chen"]}]}, {"DBLP title": "An Accurate Jitter Estimation Technique for Efficient High Speed I/O Testing.", "DBLP authors": ["Dongwoo Hong", "Kwang-Ting Cheng"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.77", "OA papers": [{"PaperId": "https://openalex.org/W2112495194", "PaperTitle": "An Accurate Jitter Estimation Technique for Efficient High Speed I/O Testing", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of California, Santa Barbara": 2.0}, "Authors": ["Dongwoo Hong", "Kwang-Ting Cheng"]}]}, {"DBLP title": "Test Point Selections for a Programmable Gain Amplifier Using NIST and Wavelet Transform Methods.", "DBLP authors": ["Xinsong Zhang", "Simon S. Ang", "Chandra Carter"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.28", "OA papers": [{"PaperId": "https://openalex.org/W2170554522", "PaperTitle": "Test Point Selections for a Programmable Gain Amplifier Using NIST and Wavelet Transform Methods", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Arkansas at Fayetteville": 2.0, "Texas Instruments (United States)": 1.0}, "Authors": ["Zhang Xinsong", "Simon S. Ang", "C. Carter"]}]}, {"DBLP title": "Impact of Simultaneous Switching Noise on the Static behavior of Digital CMOS Circuits.", "DBLP authors": ["Florence Aza\u00efs", "Laurent Larguier", "Michel Renovell"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.73", "OA papers": [{"PaperId": "https://openalex.org/W2127722890", "PaperTitle": "Impact of Simultaneous Switching Noise on the Static behavior of Digital CMOS Circuits", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Montpellier": 3.0}, "Authors": ["Florence Aza\u00efs", "L. Larguier", "Michel Renovell"]}]}, {"DBLP title": "Effect of IR-Drop on Path Delay Testing Using Statistical Analysis.", "DBLP authors": ["Chunsheng Liu", "Yang Wu", "Yu Huang"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.89", "OA papers": [{"PaperId": "https://openalex.org/W2109799272", "PaperTitle": "Effect of IR-Drop on Path Delay Testing Using Statistical Analysis", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Nebraska-Lincoln Univ., Omaha": 2.0, "Siemens (Hungary)": 0.5, "Mentor": 0.5}, "Authors": ["Chunsheng Liu", "Yang Chang Wu", "Yu Huang"]}]}, {"DBLP title": "Low Power Reduced Pin Count Test Methodology.", "DBLP authors": ["Krishna Chakravadhanula", "Nitin Parimi", "Brian Foutz", "Bing Li", "Vivek Chickermane"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.81", "OA papers": [{"PaperId": "https://openalex.org/W2138956618", "PaperTitle": "Low Power Reduced Pin Count Test Methodology", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Cadence Design Systems (United States)": 5.0}, "Authors": ["Krishna Chakravadhanula", "Nitin Parimi", "Brian Edward Foutz", "Bing Li", "Vivek Chickermane"]}]}, {"DBLP title": "Test Generation for Crosstalk Glitches Considering Multiple Coupling Effects.", "DBLP authors": ["Minjin Zhang", "Xiaowei Li"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.30", "OA papers": [{"PaperId": "https://openalex.org/W2158806475", "PaperTitle": "Test Generation for Crosstalk Glitches Considering Multiple Coupling Effects", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Chinese Academy of Sciences": 0.5, "Institute of Computing Technology": 1.5}, "Authors": ["Minjin Zhang", "Xiaowei Li"]}]}, {"DBLP title": "Simulating Open-Via Defects.", "DBLP authors": ["Stefan Spinner", "Jie Jiang", "Ilia Polian", "Piet Engelke", "Bernd Becker"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.72", "OA papers": [{"PaperId": "https://openalex.org/W2039924199", "PaperTitle": "Simulating Open-Via Defects", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Freiburg": 5.0}, "Authors": ["Simon Spinner", "Jie Jiang", "Ilia Polian", "P. Engelke", "Bernd Becker"]}]}, {"DBLP title": "Test Generation for Transistor Shorts using Stuck-at Fault Simulator and Test Generator.", "DBLP authors": ["Yoshinobu Higami", "Kewal K. Saluja", "Hiroshi Takahashi", "Shin-ya Kobayashi", "Yuzo Takamatsu"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.64", "OA papers": [{"PaperId": "https://openalex.org/W2154451967", "PaperTitle": "Test Generation for Transistor Shorts using Stuck-at Fault Simulator and Test Generator", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Ehime University": 5.0}, "Authors": ["Yoshinobu Higami", "Kewal K. Saluja", "Hiromitsu Takahashi", "Shu Kobayashi", "Yuzo Takamatsu"]}]}, {"DBLP title": "Fault-dependent/independent Test Generation Methods for State Observable FSMs.", "DBLP authors": ["Toshinori Hosokawa", "Ryoichi Inoue", "Hideo Fujiwara"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.59", "OA papers": [{"PaperId": "https://openalex.org/W2112532533", "PaperTitle": "Fault-dependent/independent Test Generation Methods for State Observable FSMs", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Nihon University": 2.0, "Nara Institute of Science and Technology": 1.0}, "Authors": ["Takahiro Hosokawa", "R. Inoue", "Hideo Fujiwara"]}]}, {"DBLP title": "Improving Performance of Effect-Cause Diagnosis with Minimal Memory Overhead.", "DBLP authors": ["Huaxing Tang", "Chen Liu", "Wu-Tung Cheng", "Sudahkar M. Reddy", "Wei Zou"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.47", "OA papers": [{"PaperId": "https://openalex.org/W2108822432", "PaperTitle": "Improving Performance of Effect-Cause Diagnosis with Minimal Memory Overhead", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Siemens (Hungary)": 0.5, "Mentor": 0.5, "University of Iowa": 2.0, "Mentor Technologies": 2.0}, "Authors": ["Huaxing Tang", "Chen Liu", "Wu-Tung Cheng", "Sudhakar M. Reddy", "Wei Zou"]}]}, {"DBLP title": "An Efficient Diagnostic Test Pattern Generation Framework Using Boolean Satisfiability.", "DBLP authors": ["Feijun Zheng", "Kwang-Ting Cheng", "Xiaolang Yan", "John Moondanos", "Ziyad Hanna"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.80", "OA papers": [{"PaperId": "https://openalex.org/W2014953362", "PaperTitle": "An Efficient Diagnostic Test Pattern Generation Framework Using Boolean Satisfiability", "Year": 2007, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Zhejiang University": 2.0, "University of California, Santa Barbara": 1.0, "INTEL Corporation#TAB#": 2.0}, "Authors": ["Feijun Zheng", "Kwang-Ting Cheng", "Xiaolang Yan", "John Moondanos", "Ziyad Hanna"]}]}, {"DBLP title": "Programmable Logic BIST for At-speed Test.", "DBLP authors": ["Yu Huang", "Xijiang Lin"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.83", "OA papers": [{"PaperId": "https://openalex.org/W2163950950", "PaperTitle": "Programmable Logic BIST for At-speed Test", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Mentor Technologies": 2.0}, "Authors": ["Yu Huang", "Xijiang Lin"]}]}, {"DBLP title": "Diagnostic Test Generation Targeting Equivalence Classes.", "DBLP authors": ["Irith Pomeranz", "Sudhakar M. Reddy"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.15", "OA papers": [{"PaperId": "https://openalex.org/W2166313270", "PaperTitle": "Diagnostic Test Generation Targeting Equivalence Classes", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Purdue University West Lafayette": 1.0, "University of Iowa": 1.0}, "Authors": ["Irith Pomeranz", "Sudhakar M. Reddy"]}]}, {"DBLP title": "Improving Circuit Robustness with Cost-Effective Soft-Error-Tolerant Sequential Elements.", "DBLP authors": ["Mingjing Chen", "Alex Orailoglu"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.51", "OA papers": [{"PaperId": "https://openalex.org/W2145015823", "PaperTitle": "Improving Circuit Robustness with Cost-Effective Soft-Error-Tolerant Sequential Elements", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of California, San Diego": 2.0}, "Authors": ["Mingjing Chen", "Alex Orailoglu"]}]}, {"DBLP title": "CREA: A Checkpoint Based Reliable Micro-architecture for Superscalar Processors.", "DBLP authors": ["Shijian Zhang", "Weiwu Hu"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.19", "OA papers": [{"PaperId": "https://openalex.org/W2146674751", "PaperTitle": "CREA: A Checkpoint Based Reliable Micro-architecture for Superscalar Processors", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Chinese Academy of Sciences": 2.0}, "Authors": ["Shijian Zhang", "Weiwu Hu"]}]}, {"DBLP title": "Monitoring Transient Errors in Sequential Circuits.", "DBLP authors": ["Ramashis Das", "John P. Hayes"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.84", "OA papers": [{"PaperId": "https://openalex.org/W2099864331", "PaperTitle": "Monitoring Transient Errors in Sequential Circuits", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Michigan\u2013Ann Arbor": 2.0}, "Authors": ["Raj Das", "John M. Hayes"]}]}, {"DBLP title": "Frequency Analysis Method for Propagation of Transient Errors in Combinational Logic.", "DBLP authors": ["Shaohua Lei", "Yinhe Han", "Xiaowei Li"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.35", "OA papers": [{"PaperId": "https://openalex.org/W2050080688", "PaperTitle": "Frequency Analysis Method for Propagation of Transient Errors in Combinational Logic", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Chinese Academy of Sciences": 0.5, "Institute of Computing Technology": 2.5}, "Authors": ["Philip J. Schmidt", "Yinhe Han", "Xiaowei Li"]}]}, {"DBLP title": "Scan Testing for Complete Coverage of Path Delay Faults with Reduced Test Data Volume, Test Application Time, and Hardware Cost.", "DBLP authors": ["Dong Xiang", "Krishnendu Chakrabarty", "Dianwei Hu", "Hideo Fujiwara"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.20", "OA papers": [{"PaperId": "https://openalex.org/W2163952900", "PaperTitle": "Scan Testing for Complete Coverage of Path Delay Faults with Reduced Test Data Volume, Test Application Time, and Hardware Cost", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Tsinghua University": 2.0, "Duke University": 1.0, "NAIST, Ikoma, Japan#TAB#": 1.0}, "Authors": ["Dong Xiang", "Krishnendu Chakrabarty", "Dianwei Hu", "Hideo Fujiwara"]}]}, {"DBLP title": "Flip-flop Selection to Maximize TDF Coverage with Partial Enhanced Scan.", "DBLP authors": ["Gefu Xu", "Adit D. Singh"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.96", "OA papers": [{"PaperId": "https://openalex.org/W2103607431", "PaperTitle": "Flip-flop Selection to Maximize TDF Coverage with Partial Enhanced Scan", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Auburn University": 2.0}, "Authors": ["Gefu Xu", "A. K. Singh"]}]}, {"DBLP title": "An On-Chip Test Clock Control Scheme for Multi-Clock At-Speed Testing.", "DBLP authors": ["Xiaoxin Fan", "Yu Hu", "Laung-Terng Wang"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.61", "OA papers": [{"PaperId": "https://openalex.org/W2150534321", "PaperTitle": "An On-Chip Test Clock Control Scheme for Multi-Clock At-Speed Testing", "Year": 2007, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Chinese Academy of Sciences": 0.5, "Institute of Computing Technology": 1.5, "Syntek Technologies (United States)": 1.0}, "Authors": ["Xiaoxin Fan", "Yu Hu", "Laung-Terng Wang"]}]}, {"DBLP title": "A Hybrid BIST Scheme for Multiple Heterogeneous Embedded Memories.", "DBLP authors": ["Li-Ming Denq", "Cheng-Wen Wu"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.12", "OA papers": [{"PaperId": "https://openalex.org/W2042830732", "PaperTitle": "A Hybrid BIST Scheme for Multiple Heterogeneous Embedded Memories", "Year": 2007, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"National Tsing Hua University": 2.0}, "Authors": ["Li-Ming Denq", "Cheng-Wen Wu"]}]}, {"DBLP title": "CAMEL: An Efficient Fault Simulator with Coupling Fault Simulation Enhancement for CAMs.", "DBLP authors": ["Hsiang-Huang Wu", "Jin-Fu Li", "Chi-Feng Wu", "Cheng-Wen Wu"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.27", "OA papers": [{"PaperId": "https://openalex.org/W2154611161", "PaperTitle": "CAMEL: An Efficient Fault Simulator with Coupling Fault Simulation Enhancement for CAMs", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Realtek (Taiwan)": 2.0, "National Central University": 1.0, "National Tsing Hua University": 1.0}, "Authors": ["Hsiang-Huang Wu", "Jin-Fu Li", "Chi-Feng Wu", "Cheng-Wen Wu"]}]}, {"DBLP title": "Fast and Low Cost HW Bit Map for Memory Test Based on Residue Polynomial System over GF(2).", "DBLP authors": ["Jochen Rivoir"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.48", "OA papers": [{"PaperId": "https://openalex.org/W2163257407", "PaperTitle": "Fast and Low Cost HW Bit Map for Memory Test Based on Residue Polynomial System over GF(2)", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Verigy Germany GmbH, Boeblingen": 1.0}, "Authors": ["Jochen Rivoir"]}]}, {"DBLP title": "Programmable Scan-Based Logic Built-In Self Test.", "DBLP authors": ["Liyang Lai", "Wu-Tung Cheng", "Thomas Rinderknecht"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.45", "OA papers": [{"PaperId": "https://openalex.org/W2126740705", "PaperTitle": "Programmable Scan-Based Logic Built-In Self Test", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Mentor Technologies": 3.0}, "Authors": ["Liyang Lai", "Wu-Tung Cheng", "T. Rinderknecht"]}]}, {"DBLP title": "Evaluation of a BIST Technique for CMOS Imagers.", "DBLP authors": ["Livier Lizarraga", "Salvador Mir", "Gilles Sicard"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.62", "OA papers": [{"PaperId": "https://openalex.org/W2135276919", "PaperTitle": "Evaluation of a BIST Technique for CMOS Imagers", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Techniques of Informatics and Microelectronics for Integrated Systems Architecture": 3.0}, "Authors": ["L. Lizarraga", "Salvador Mir", "Gregorio A. Sicard"]}]}, {"DBLP title": "Built-In Speed Grading with a Process-Tolerant ADPLL.", "DBLP authors": ["Hsuan-Jung Hsu", "Chun-Chieh Tu", "Shi-Yu Huang"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.38", "OA papers": [{"PaperId": "https://openalex.org/W2155452708", "PaperTitle": "Built-In Speed Grading with a Process-Tolerant ADPLL", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"National Tsing Hua University": 3.0}, "Authors": ["Hsuan-Jung Hsu", "Chun-Chieh Tu", "Shi-Yu Huang"]}]}, {"DBLP title": "Testing RF Components with Supply Current Signatures.", "DBLP authors": ["Selim Sermet Akbay", "Shreyas Sen", "Abhijit Chatterjee"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.87", "OA papers": [{"PaperId": "https://openalex.org/W2166077178", "PaperTitle": "Testing RF Components with Supply Current Signatures", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["S. Sermet Akbay", "Sercan Sen", "Avishek Chatterjee"]}]}, {"DBLP title": "Current Testable Design of Resistor String DACs.", "DBLP authors": ["Masaki Hashizume", "Yutaka Hata", "Tomomi Nishida", "Hiroyuki Yotsuyanagi", "Yukiya Miura"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.94", "OA papers": [{"PaperId": "https://openalex.org/W2059635202", "PaperTitle": "Current Testable Design of Resistor String DACs", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Tokushima University": 4.0, "Tokyo Metropolitan University": 1.0}, "Authors": ["Makoto Hashizume", "Yutaka Hata", "Teruo Nishida", "Hiroyuki Yotsuyanagi", "Y.M. Miura"]}]}, {"DBLP title": "Implementation of Defect Oriented Testing and ICCQ testing for industrial mixed-signal IC.", "DBLP authors": ["Liquan Fang", "Yang Zhong", "H. van de Donk", "Yizi Xing"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.93", "OA papers": [{"PaperId": "https://openalex.org/W2171869881", "PaperTitle": "Implementation of Defect Oriented Testing and ICCQ testing for industrial mixed-signal IC", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"NXP (Netherlands)": 2.0, "RWTH Aachen University": 1.0}, "Authors": ["Liquan Fang", "Yang Zhong", "H. van de Donk", "Yizi Xing"]}]}, {"DBLP title": "Low-Capture-Power Test Generation by Specifying A Minimum Set of Controlling Inputs.", "DBLP authors": ["Nan-Cheng Lai", "Sying-Jyan Wang"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.32", "OA papers": [{"PaperId": "https://openalex.org/W2109371674", "PaperTitle": "Low-Capture-Power Test Generation by Specifying A Minimum Set of Controlling Inputs", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Chung Hsing University": 2.0}, "Authors": ["Nan-Cheng Lai", "Sying-Jyan Wang"]}]}, {"DBLP title": "Scan Power Reduction Through Scan Architecture Modification And Test Vector Reordering.", "DBLP authors": ["Chandan Giri", "Pradeep Kumar Choudhary", "Santanu Chattopadhyay"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.23", "OA papers": [{"PaperId": "https://openalex.org/W2108001965", "PaperTitle": "Scan Power Reduction Through Scan Architecture Modification And Test Vector Reordering", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Indian Institute of Technology Kharagpur": 3.0}, "Authors": ["Chandra Giri", "Pratik Choudhary", "Sukalyan Chattopadhyay"]}]}, {"DBLP title": "Response Inversion Scan Cell (RISC): A Peak Capture Power Reduction Technique.", "DBLP authors": ["Bo-Hua Chen", "Wei-Chung Kao", "Bing-Chuan Bai", "Shyue-Tsong Shen", "James C.-M. Li"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.74", "OA papers": [{"PaperId": "https://openalex.org/W2137469615", "PaperTitle": "Response Inversion Scan Cell (RISC): A Peak Capture Power Reduction Technique", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"National Taiwan University": 5.0}, "Authors": ["Bohua Chen", "Wei-Chung Kao", "Bing-Chuan Bai", "Shyue-Tsong Shen", "J. C. Li"]}]}, {"DBLP title": "SUPERB: Simulator Utilizing Parallel Evaluation of Resistive Bridges.", "DBLP authors": ["Piet Engelke", "Bettina Braitling", "Ilia Polian", "Michel Renovell", "Bernd Becker"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.71", "OA papers": [{"PaperId": "https://openalex.org/W1987383048", "PaperTitle": "SUPERB: Simulator Utilizing Parallel Evaluation of Resistive Bridges", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Freiburg": 4.0, "Conception et Test de Syst\u00e8mes MICro\u00e9lectroniques": 1.0}, "Authors": ["P. Engelke", "Bettina Braitling", "Ilia Polian", "Michel Renovell", "Bernd Becker"]}]}, {"DBLP title": "Symbolic Path Sensitization Analysis and Applications.", "DBLP authors": ["Jian Kang", "Sharad C. Seth", "Shashank K. Mehta"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.21", "OA papers": [{"PaperId": "https://openalex.org/W2161532660", "PaperTitle": "Symbolic Path Sensitization Analysis and Applications", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Nebraska\u2013Lincoln": 2.0, "Indian Institute of Technology Kanpur": 1.0}, "Authors": ["Jian Kang", "Sharad C. Seth", "Surinder Kumar Mehta"]}]}, {"DBLP title": "Improving Test Pattern Compactness in SAT-based ATPG.", "DBLP authors": ["Stephan Eggersgl\u00fc\u00df", "Rolf Drechsler"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.14", "OA papers": [{"PaperId": "https://openalex.org/W2156423392", "PaperTitle": "Improving Test Pattern Compactness in SAT-based ATPG", "Year": 2007, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of Bremen": 2.0}, "Authors": ["Stephan Eggersgluss", "Rolf Drechsler"]}]}, {"DBLP title": "An HDL-Based Platform for High Level NoC Switch Testing.", "DBLP authors": ["Mahshid Sedghi", "Armin Alaghi", "Elnaz Koopahi", "Zainalabedin Navabi"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.97", "OA papers": [{"PaperId": "https://openalex.org/W2126510689", "PaperTitle": "An HDL-Based Platform for High Level NoC Switch Testing", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Tehran": 4.0}, "Authors": ["Mosslim Sedghi", "Alireza Alaghi", "E. Koopahi", "Zainalabedin Navabi"]}]}, {"DBLP title": "Area Overhead and Test Time Co-Optimization through NoC Bandwidth Sharing.", "DBLP authors": ["Fawnizu Azmadi Hussin", "Tomokazu Yoneda", "Hideo Fujiwara"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.22", "OA papers": [{"PaperId": "https://openalex.org/W2171201291", "PaperTitle": "Area Overhead and Test Time Co-Optimization through NoC Bandwidth Sharing", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Nara Institute of Science and Technology": 3.0}, "Authors": ["Fawnizu Azmadi Hussin", "Toshiyuki Yoneda", "Hideo Fujiwara"]}]}, {"DBLP title": "Test Efficiency Analysis and Improvement of SOC Test Platforms.", "DBLP authors": ["Tong-Yu Hsieh", "Kuen-Jong Lee", "Jian-Jhih You"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.67", "OA papers": [{"PaperId": "https://openalex.org/W2120788632", "PaperTitle": "Test Efficiency Analysis and Improvement of SOC Test Platforms", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Cheng Kung University": 3.0}, "Authors": ["Tong-Yu Hsieh", "Kuen-Jong Lee", "Jian-Jhih You"]}]}, {"DBLP title": "Block Marking and Updating Coding in Test Data Compression for SoC.", "DBLP authors": ["Lei Zhang", "Huaguo Liang", "Wenfa Zhan", "Cuiyun Jiang"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.57", "OA papers": [{"PaperId": "https://openalex.org/W2152056334", "PaperTitle": "Block Marking and Updating Coding in Test Data Compression for SoC", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Hefei University of Technology": 4.0}, "Authors": ["Lei Zhang", "Huaguo Liang", "Wenfa Zhan", "Cuiyun Jiang"]}]}, {"DBLP title": "Enhanced Broadside Testing for Improved Transition Fault Coverage.", "DBLP authors": ["Irith Pomeranz", "Sudhakar M. Reddy"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.85", "OA papers": [{"PaperId": "https://openalex.org/W2141235927", "PaperTitle": "Enhanced Broadside Testing for Improved Transition Fault Coverage", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Purdue University West Lafayette": 1.0, "University of Iowa": 1.0}, "Authors": ["Irith Pomeranz", "Sudhakar M. Reddy"]}]}, {"DBLP title": "On Generating Vectors That Invoke High Circuit Delays - Delay Testing and Dynamic Timing Analysis.", "DBLP authors": ["I-De Huang", "Sandeep K. Gupta"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.119", "OA papers": [{"PaperId": "https://openalex.org/W2100673501", "PaperTitle": "On Generating Vectors That Invoke High Circuit Delays - Delay Testing and Dynamic Timing Analysis", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Southern California": 2.0}, "Authors": ["I. Huang", "Sanjeev Gupta"]}]}, {"DBLP title": "Test Generation for Timing-Critical Transition Faults.", "DBLP authors": ["Xijiang Lin", "Mark Kassab", "Janusz Rajski"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.120", "OA papers": [{"PaperId": "https://openalex.org/W2157017222", "PaperTitle": "Test Generation for Timing-Critical Transition Faults", "Year": 2007, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Mentor Technologies": 3.0}, "Authors": ["Xijiang Lin", "Mark Kassab", "Janusz Rajski"]}]}, {"DBLP title": "Testing Comparison Faults of Ternary Content Addressable Memories with Asymmetric Cells.", "DBLP authors": ["Jin-Fu Li"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.68", "OA papers": [{"PaperId": "https://openalex.org/W2118338560", "PaperTitle": "Testing Comparison Faults of Ternary Content Addressable Memories with Asymmetric Cells", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Central University": 1.0}, "Authors": ["Jin-Fu Li"]}]}, {"DBLP title": "Influence of Threshold Voltage Deviations on 90nm SRAM Core-Cell Behavior.", "DBLP authors": ["Magali Bastian", "Vincent Gouin", "Patrick Girard", "Christian Landrault", "Alexandre Ney", "Serge Pravossoudovitch", "Arnaud Virazel"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.121", "OA papers": [{"PaperId": "https://openalex.org/W2144243854", "PaperTitle": "Influence of Threshold Voltage Deviations on 90nm SRAM Core-Cell Behavior", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Infineon Technol. France, Sophia-Antipolis": 2.0, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 5.0}, "Authors": ["Martin Bastian", "Vincent Gouin", "Patrick Girard", "Christian Landrault", "Andreas Ney", "Serge Pravossoudovitch", "Arnaud Virazel"]}]}, {"DBLP title": "Using FPGA configuration memory to accelerate yield learning for advanced process.", "DBLP authors": ["Jenny Fan", "Xiao-Yu Li", "Ismed Hartanto"], "year": 2007, "doi": "https://doi.org/10.1109/ATS.2007.24", "OA papers": [{"PaperId": "https://openalex.org/W2126118430", "PaperTitle": "Using FPGA configuration memory to accelerate yield learning for advanced process", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Xilinx (United States)": 3.0}, "Authors": ["Jiawei Fan", "Xiaoyu Li", "Ismed D. Hartanto"]}]}]