

================================================================
== Vitis HLS Report for 'sha256'
================================================================
* Date:           Tue Jul 25 19:37:26 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        sha1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.696 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                           |                                 |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                  Instance                 |              Module             |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_sha256_Pipeline_VITIS_LOOP_27_1_fu_59  |sha256_Pipeline_VITIS_LOOP_27_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 6 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%add_i125_loc = alloca i64 1"   --->   Operation 7 'alloca' 'add_i125_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 8 'wait' 'empty' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.69>
ST_2 : Operation 9 [2/2] (3.69ns)   --->   "%call_ln0 = call void @sha256_Pipeline_VITIS_LOOP_27_1, i584 %input_r, i512 %add_i125_loc, i582 %p_loc"   --->   Operation 9 'call' 'call_ln0' <Predicate = true> <Delay = 3.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 10 [1/2] (0.00ns)   --->   "%call_ln0 = call void @sha256_Pipeline_VITIS_LOOP_27_1, i584 %input_r, i512 %add_i125_loc, i582 %p_loc"   --->   Operation 10 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 11 [1/1] (0.00ns)   --->   "%add_i125_loc_load = load i512 %add_i125_loc"   --->   Operation 11 'load' 'add_i125_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "%p_loc_load = load i582 %p_loc"   --->   Operation 12 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "%empty_7 = wait i32 @_ssdm_op_Wait"   --->   Operation 13 'wait' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = partselect i70 @_ssdm_op_PartSelect.i70.i582.i32.i32, i582 %p_loc_load, i32 512, i32 581" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 14 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln174_cast = bitconcatenate i583 @_ssdm_op_BitConcatenate.i583.i1.i70.i512, i1 1, i70 %tmp, i512 %add_i125_loc_load" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 15 'bitconcatenate' 'zext_ln174_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i583 %zext_ln174_cast" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 16 'zext' 'zext_ln174' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i584P128A, i584 %output_r, i584 %zext_ln174" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 17 'write' 'write_ln174' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 18 [1/1] (0.00ns)   --->   "%spectopmodule_ln9 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [../../sum_of_all_input_data_plus_verify/vitis/sha256.cpp:9]   --->   Operation 18 'spectopmodule' 'spectopmodule_ln9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln9 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0" [../../sum_of_all_input_data_plus_verify/vitis/sha256.cpp:9]   --->   Operation 19 'specinterface' 'specinterface_ln9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i584 %input_r, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i584 %input_r"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i584 %output_r, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i584 %output_r"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 24 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i584P128A, i584 %output_r, i584 %zext_ln174" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 24 'write' 'write_ln174' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln43 = ret" [../../sum_of_all_input_data_plus_verify/vitis/sha256.cpp:43]   --->   Operation 25 'ret' 'ret_ln43' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_loc             (alloca        ) [ 001110]
add_i125_loc      (alloca        ) [ 001110]
empty             (wait          ) [ 000000]
call_ln0          (call          ) [ 000000]
add_i125_loc_load (load          ) [ 000000]
p_loc_load        (load          ) [ 000000]
empty_7           (wait          ) [ 000000]
tmp               (partselect    ) [ 000000]
zext_ln174_cast   (bitconcatenate) [ 000000]
zext_ln174        (zext          ) [ 000001]
spectopmodule_ln9 (spectopmodule ) [ 000000]
specinterface_ln9 (specinterface ) [ 000000]
specinterface_ln0 (specinterface ) [ 000000]
specbitsmap_ln0   (specbitsmap   ) [ 000000]
specinterface_ln0 (specinterface ) [ 000000]
specbitsmap_ln0   (specbitsmap   ) [ 000000]
write_ln174       (write         ) [ 000000]
ret_ln43          (ret           ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha256_Pipeline_VITIS_LOOP_27_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i70.i582.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i583.i1.i70.i512"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i584P128A"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="p_loc_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="582" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="add_i125_loc_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_i125_loc/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="grp_write_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="0" slack="0"/>
<pin id="54" dir="0" index="1" bw="584" slack="0"/>
<pin id="55" dir="0" index="2" bw="583" slack="0"/>
<pin id="56" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/4 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_sha256_Pipeline_VITIS_LOOP_27_1_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="0" slack="0"/>
<pin id="61" dir="0" index="1" bw="584" slack="0"/>
<pin id="62" dir="0" index="2" bw="512" slack="1"/>
<pin id="63" dir="0" index="3" bw="582" slack="1"/>
<pin id="64" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="add_i125_loc_load_load_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="512" slack="3"/>
<pin id="69" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_i125_loc_load/4 "/>
</bind>
</comp>

<comp id="70" class="1004" name="p_loc_load_load_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="582" slack="3"/>
<pin id="72" dir="1" index="1" bw="582" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc_load/4 "/>
</bind>
</comp>

<comp id="73" class="1004" name="tmp_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="70" slack="0"/>
<pin id="75" dir="0" index="1" bw="582" slack="0"/>
<pin id="76" dir="0" index="2" bw="11" slack="0"/>
<pin id="77" dir="0" index="3" bw="11" slack="0"/>
<pin id="78" dir="1" index="4" bw="70" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="83" class="1004" name="zext_ln174_cast_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="583" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="70" slack="0"/>
<pin id="87" dir="0" index="3" bw="512" slack="0"/>
<pin id="88" dir="1" index="4" bw="583" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln174_cast/4 "/>
</bind>
</comp>

<comp id="93" class="1004" name="zext_ln174_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="583" slack="0"/>
<pin id="95" dir="1" index="1" bw="584" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/4 "/>
</bind>
</comp>

<comp id="98" class="1005" name="p_loc_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="582" slack="1"/>
<pin id="100" dir="1" index="1" bw="582" slack="1"/>
</pin_list>
<bind>
<opset="p_loc "/>
</bind>
</comp>

<comp id="104" class="1005" name="add_i125_loc_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="512" slack="1"/>
<pin id="106" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="add_i125_loc "/>
</bind>
</comp>

<comp id="110" class="1005" name="zext_ln174_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="584" slack="1"/>
<pin id="112" dir="1" index="1" bw="584" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln174 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="4" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="57"><net_src comp="20" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="66"><net_src comp="0" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="80"><net_src comp="70" pin="1"/><net_sink comp="73" pin=1"/></net>

<net id="81"><net_src comp="12" pin="0"/><net_sink comp="73" pin=2"/></net>

<net id="82"><net_src comp="14" pin="0"/><net_sink comp="73" pin=3"/></net>

<net id="89"><net_src comp="16" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="90"><net_src comp="18" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="91"><net_src comp="73" pin="4"/><net_sink comp="83" pin=2"/></net>

<net id="92"><net_src comp="67" pin="1"/><net_sink comp="83" pin=3"/></net>

<net id="96"><net_src comp="83" pin="4"/><net_sink comp="93" pin=0"/></net>

<net id="97"><net_src comp="93" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="101"><net_src comp="44" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="102"><net_src comp="98" pin="1"/><net_sink comp="59" pin=3"/></net>

<net id="103"><net_src comp="98" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="107"><net_src comp="48" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="108"><net_src comp="104" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="109"><net_src comp="104" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="113"><net_src comp="93" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="114"><net_src comp="110" pin="1"/><net_sink comp="52" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {5 }
 - Input state : 
	Port: sha256 : input_r | {2 3 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
		tmp : 1
		zext_ln174_cast : 2
		zext_ln174 : 3
		write_ln174 : 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|
| Operation|              Functional Unit              |    FF   |   LUT   |
|----------|-------------------------------------------|---------|---------|
|   call   | grp_sha256_Pipeline_VITIS_LOOP_27_1_fu_59 |   512   |   512   |
|----------|-------------------------------------------|---------|---------|
|   write  |              grp_write_fu_52              |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|partselect|                 tmp_fu_73                 |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|bitconcatenate|           zext_ln174_cast_fu_83           |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|   zext   |              zext_ln174_fu_93             |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|   Total  |                                           |   512   |   512   |
|----------|-------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|add_i125_loc_reg_104|   512  |
|    p_loc_reg_98    |   582  |
| zext_ln174_reg_110 |   584  |
+--------------------+--------+
|        Total       |  1678  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_52 |  p2  |   2  |  583 |  1166  ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |  1166  ||  0.387  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   512  |   512  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |  1678  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |  2190  |   521  |
+-----------+--------+--------+--------+
