{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "import pandas as pd"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 87,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>num-cpus</th>\n",
       "      <th>runtime</th>\n",
       "      <th>power</th>\n",
       "      <th>arch</th>\n",
       "      <th>cpu-clock</th>\n",
       "      <th>isa</th>\n",
       "      <th>l1d_assoc</th>\n",
       "      <th>l1d_cache_lines</th>\n",
       "      <th>l1d_shared_by_threads</th>\n",
       "      <th>l1d_size</th>\n",
       "      <th>...</th>\n",
       "      <th>l2_size</th>\n",
       "      <th>l3_assoc</th>\n",
       "      <th>l3_cache_lines</th>\n",
       "      <th>l3_shared_by_threads</th>\n",
       "      <th>l3_size</th>\n",
       "      <th>mem-size</th>\n",
       "      <th>mem-type</th>\n",
       "      <th>mem_clock</th>\n",
       "      <th>num-cpu</th>\n",
       "      <th>bus_speed</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>1</td>\n",
       "      <td>8889.5622</td>\n",
       "      <td>24.197626</td>\n",
       "      <td>InteCorei78700_DDR42666_16GB</td>\n",
       "      <td>3.168</td>\n",
       "      <td>X86_64</td>\n",
       "      <td>8</td>\n",
       "      <td>64</td>\n",
       "      <td>1</td>\n",
       "      <td>32</td>\n",
       "      <td>...</td>\n",
       "      <td>256</td>\n",
       "      <td>16</td>\n",
       "      <td>64</td>\n",
       "      <td>6</td>\n",
       "      <td>12288</td>\n",
       "      <td>16</td>\n",
       "      <td>DDR4</td>\n",
       "      <td>2666</td>\n",
       "      <td>6</td>\n",
       "      <td>4096</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>10</td>\n",
       "      <td>9352.2863</td>\n",
       "      <td>26.644629</td>\n",
       "      <td>InteCorei78700_DDR42666_16GB</td>\n",
       "      <td>3.168</td>\n",
       "      <td>X86_64</td>\n",
       "      <td>8</td>\n",
       "      <td>64</td>\n",
       "      <td>1</td>\n",
       "      <td>32</td>\n",
       "      <td>...</td>\n",
       "      <td>256</td>\n",
       "      <td>16</td>\n",
       "      <td>64</td>\n",
       "      <td>6</td>\n",
       "      <td>12288</td>\n",
       "      <td>16</td>\n",
       "      <td>DDR4</td>\n",
       "      <td>2666</td>\n",
       "      <td>6</td>\n",
       "      <td>4096</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>11</td>\n",
       "      <td>9148.6424</td>\n",
       "      <td>29.952368</td>\n",
       "      <td>InteCorei78700_DDR42666_16GB</td>\n",
       "      <td>3.168</td>\n",
       "      <td>X86_64</td>\n",
       "      <td>8</td>\n",
       "      <td>64</td>\n",
       "      <td>1</td>\n",
       "      <td>32</td>\n",
       "      <td>...</td>\n",
       "      <td>256</td>\n",
       "      <td>16</td>\n",
       "      <td>64</td>\n",
       "      <td>6</td>\n",
       "      <td>12288</td>\n",
       "      <td>16</td>\n",
       "      <td>DDR4</td>\n",
       "      <td>2666</td>\n",
       "      <td>6</td>\n",
       "      <td>4096</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>12</td>\n",
       "      <td>9323.2009</td>\n",
       "      <td>28.713980</td>\n",
       "      <td>InteCorei78700_DDR42666_16GB</td>\n",
       "      <td>3.168</td>\n",
       "      <td>X86_64</td>\n",
       "      <td>8</td>\n",
       "      <td>64</td>\n",
       "      <td>1</td>\n",
       "      <td>32</td>\n",
       "      <td>...</td>\n",
       "      <td>256</td>\n",
       "      <td>16</td>\n",
       "      <td>64</td>\n",
       "      <td>6</td>\n",
       "      <td>12288</td>\n",
       "      <td>16</td>\n",
       "      <td>DDR4</td>\n",
       "      <td>2666</td>\n",
       "      <td>6</td>\n",
       "      <td>4096</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>2</td>\n",
       "      <td>8748.3594</td>\n",
       "      <td>32.409105</td>\n",
       "      <td>InteCorei78700_DDR42666_16GB</td>\n",
       "      <td>3.168</td>\n",
       "      <td>X86_64</td>\n",
       "      <td>8</td>\n",
       "      <td>64</td>\n",
       "      <td>1</td>\n",
       "      <td>32</td>\n",
       "      <td>...</td>\n",
       "      <td>256</td>\n",
       "      <td>16</td>\n",
       "      <td>64</td>\n",
       "      <td>6</td>\n",
       "      <td>12288</td>\n",
       "      <td>16</td>\n",
       "      <td>DDR4</td>\n",
       "      <td>2666</td>\n",
       "      <td>6</td>\n",
       "      <td>4096</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "<p>5 rows Ã— 23 columns</p>\n",
       "</div>"
      ],
      "text/plain": [
       "   num-cpus    runtime      power                          arch  cpu-clock  \\\n",
       "0         1  8889.5622  24.197626  InteCorei78700_DDR42666_16GB      3.168   \n",
       "1        10  9352.2863  26.644629  InteCorei78700_DDR42666_16GB      3.168   \n",
       "2        11  9148.6424  29.952368  InteCorei78700_DDR42666_16GB      3.168   \n",
       "3        12  9323.2009  28.713980  InteCorei78700_DDR42666_16GB      3.168   \n",
       "4         2  8748.3594  32.409105  InteCorei78700_DDR42666_16GB      3.168   \n",
       "\n",
       "      isa  l1d_assoc  l1d_cache_lines  l1d_shared_by_threads  l1d_size  ...  \\\n",
       "0  X86_64          8               64                      1        32  ...   \n",
       "1  X86_64          8               64                      1        32  ...   \n",
       "2  X86_64          8               64                      1        32  ...   \n",
       "3  X86_64          8               64                      1        32  ...   \n",
       "4  X86_64          8               64                      1        32  ...   \n",
       "\n",
       "   l2_size  l3_assoc  l3_cache_lines  l3_shared_by_threads  l3_size  mem-size  \\\n",
       "0      256        16              64                     6    12288        16   \n",
       "1      256        16              64                     6    12288        16   \n",
       "2      256        16              64                     6    12288        16   \n",
       "3      256        16              64                     6    12288        16   \n",
       "4      256        16              64                     6    12288        16   \n",
       "\n",
       "   mem-type  mem_clock  num-cpu bus_speed  \n",
       "0      DDR4       2666        6      4096  \n",
       "1      DDR4       2666        6      4096  \n",
       "2      DDR4       2666        6      4096  \n",
       "3      DDR4       2666        6      4096  \n",
       "4      DDR4       2666        6      4096  \n",
       "\n",
       "[5 rows x 23 columns]"
      ]
     },
     "execution_count": 87,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "dataset_name = ['tracking_physical.csv', 'tracking_simulated.csv']\n",
    "df_p = pd.read_csv('Dataset\\\\' + dataset_name[0])\n",
    "df_s = pd.read_csv('Dataset\\\\' + dataset_name[1])\n",
    "df_p.head()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 88,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>arch</th>\n",
       "      <th>cpu-clock</th>\n",
       "      <th>isa</th>\n",
       "      <th>l1d_assoc</th>\n",
       "      <th>l1d_cache_lines</th>\n",
       "      <th>l1d_shared_by_threads</th>\n",
       "      <th>l1d_size</th>\n",
       "      <th>l2_assoc</th>\n",
       "      <th>l2_cache_lines</th>\n",
       "      <th>l2_shared_by_threads</th>\n",
       "      <th>...</th>\n",
       "      <th>l3_assoc</th>\n",
       "      <th>l3_cache_lines</th>\n",
       "      <th>l3_shared_by_threads</th>\n",
       "      <th>l3_size</th>\n",
       "      <th>mem-size</th>\n",
       "      <th>mem-type</th>\n",
       "      <th>mem_clock</th>\n",
       "      <th>num-cpus</th>\n",
       "      <th>runtime</th>\n",
       "      <th>power</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>IntelCorei97900X_DDR42666_2GB</td>\n",
       "      <td>3.3</td>\n",
       "      <td>X86_64</td>\n",
       "      <td>8</td>\n",
       "      <td>64</td>\n",
       "      <td>1</td>\n",
       "      <td>32</td>\n",
       "      <td>16</td>\n",
       "      <td>64</td>\n",
       "      <td>1</td>\n",
       "      <td>...</td>\n",
       "      <td>16</td>\n",
       "      <td>64</td>\n",
       "      <td>10</td>\n",
       "      <td>16</td>\n",
       "      <td>2</td>\n",
       "      <td>DDR4</td>\n",
       "      <td>2666</td>\n",
       "      <td>10</td>\n",
       "      <td>15412</td>\n",
       "      <td>10.8075</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>IntelCorei97900X_DDR42666_3GB</td>\n",
       "      <td>3.3</td>\n",
       "      <td>X86_64</td>\n",
       "      <td>8</td>\n",
       "      <td>64</td>\n",
       "      <td>1</td>\n",
       "      <td>32</td>\n",
       "      <td>16</td>\n",
       "      <td>64</td>\n",
       "      <td>1</td>\n",
       "      <td>...</td>\n",
       "      <td>16</td>\n",
       "      <td>64</td>\n",
       "      <td>10</td>\n",
       "      <td>16</td>\n",
       "      <td>3</td>\n",
       "      <td>DDR4</td>\n",
       "      <td>2666</td>\n",
       "      <td>10</td>\n",
       "      <td>15412</td>\n",
       "      <td>10.8075</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>IntelCorei97900X_DDR42666_4GB</td>\n",
       "      <td>3.3</td>\n",
       "      <td>X86_64</td>\n",
       "      <td>8</td>\n",
       "      <td>64</td>\n",
       "      <td>1</td>\n",
       "      <td>32</td>\n",
       "      <td>16</td>\n",
       "      <td>64</td>\n",
       "      <td>1</td>\n",
       "      <td>...</td>\n",
       "      <td>16</td>\n",
       "      <td>64</td>\n",
       "      <td>10</td>\n",
       "      <td>16</td>\n",
       "      <td>4</td>\n",
       "      <td>DDR4</td>\n",
       "      <td>2666</td>\n",
       "      <td>10</td>\n",
       "      <td>15412</td>\n",
       "      <td>10.8075</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>IntelCorei97900X_DDR42666_6GB</td>\n",
       "      <td>3.3</td>\n",
       "      <td>X86_64</td>\n",
       "      <td>8</td>\n",
       "      <td>64</td>\n",
       "      <td>1</td>\n",
       "      <td>32</td>\n",
       "      <td>16</td>\n",
       "      <td>64</td>\n",
       "      <td>1</td>\n",
       "      <td>...</td>\n",
       "      <td>16</td>\n",
       "      <td>64</td>\n",
       "      <td>10</td>\n",
       "      <td>16</td>\n",
       "      <td>6</td>\n",
       "      <td>DDR4</td>\n",
       "      <td>2666</td>\n",
       "      <td>10</td>\n",
       "      <td>15412</td>\n",
       "      <td>10.8075</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>IntelCorei97900X_DDR42666_7GB</td>\n",
       "      <td>3.3</td>\n",
       "      <td>X86_64</td>\n",
       "      <td>8</td>\n",
       "      <td>64</td>\n",
       "      <td>1</td>\n",
       "      <td>32</td>\n",
       "      <td>16</td>\n",
       "      <td>64</td>\n",
       "      <td>1</td>\n",
       "      <td>...</td>\n",
       "      <td>16</td>\n",
       "      <td>64</td>\n",
       "      <td>10</td>\n",
       "      <td>16</td>\n",
       "      <td>7</td>\n",
       "      <td>DDR4</td>\n",
       "      <td>2666</td>\n",
       "      <td>10</td>\n",
       "      <td>15412</td>\n",
       "      <td>10.8075</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "<p>5 rows Ã— 21 columns</p>\n",
       "</div>"
      ],
      "text/plain": [
       "                            arch  cpu-clock     isa  l1d_assoc  \\\n",
       "0  IntelCorei97900X_DDR42666_2GB        3.3  X86_64          8   \n",
       "1  IntelCorei97900X_DDR42666_3GB        3.3  X86_64          8   \n",
       "2  IntelCorei97900X_DDR42666_4GB        3.3  X86_64          8   \n",
       "3  IntelCorei97900X_DDR42666_6GB        3.3  X86_64          8   \n",
       "4  IntelCorei97900X_DDR42666_7GB        3.3  X86_64          8   \n",
       "\n",
       "   l1d_cache_lines  l1d_shared_by_threads  l1d_size  l2_assoc  l2_cache_lines  \\\n",
       "0               64                      1        32        16              64   \n",
       "1               64                      1        32        16              64   \n",
       "2               64                      1        32        16              64   \n",
       "3               64                      1        32        16              64   \n",
       "4               64                      1        32        16              64   \n",
       "\n",
       "   l2_shared_by_threads  ...  l3_assoc  l3_cache_lines  l3_shared_by_threads  \\\n",
       "0                     1  ...        16              64                    10   \n",
       "1                     1  ...        16              64                    10   \n",
       "2                     1  ...        16              64                    10   \n",
       "3                     1  ...        16              64                    10   \n",
       "4                     1  ...        16              64                    10   \n",
       "\n",
       "   l3_size  mem-size  mem-type mem_clock  num-cpus  runtime    power  \n",
       "0       16         2      DDR4      2666        10    15412  10.8075  \n",
       "1       16         3      DDR4      2666        10    15412  10.8075  \n",
       "2       16         4      DDR4      2666        10    15412  10.8075  \n",
       "3       16         6      DDR4      2666        10    15412  10.8075  \n",
       "4       16         7      DDR4      2666        10    15412  10.8075  \n",
       "\n",
       "[5 rows x 21 columns]"
      ]
     },
     "execution_count": 88,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    " df_s.head()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 89,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "(Index(['num-cpus', 'runtime', 'power', 'arch', 'cpu-clock', 'isa', 'l1d_assoc',\n",
       "        'l1d_cache_lines', 'l1d_shared_by_threads', 'l1d_size', 'l2_assoc',\n",
       "        'l2_cache_lines', 'l2_shared_by_threads', 'l2_size', 'l3_assoc',\n",
       "        'l3_cache_lines', 'l3_shared_by_threads', 'l3_size', 'mem-size',\n",
       "        'mem-type', 'mem_clock', 'num-cpu', 'bus_speed'],\n",
       "       dtype='object'), 23)"
      ]
     },
     "execution_count": 89,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "df_p.columns, len(df_p.columns)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 90,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "(Index(['arch', 'cpu-clock', 'isa', 'l1d_assoc', 'l1d_cache_lines',\n",
       "        'l1d_shared_by_threads', 'l1d_size', 'l2_assoc', 'l2_cache_lines',\n",
       "        'l2_shared_by_threads', 'l2_size', 'l3_assoc', 'l3_cache_lines',\n",
       "        'l3_shared_by_threads', 'l3_size', 'mem-size', 'mem-type', 'mem_clock',\n",
       "        'num-cpus', 'runtime', 'power'],\n",
       "       dtype='object'), 21)"
      ]
     },
     "execution_count": 90,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "df_s.columns, len(df_s.columns)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 91,
   "metadata": {},
   "outputs": [],
   "source": [
    "new_columns= ['arch', 'cpu-clock', 'isa', 'l1d_assoc', 'l1d_cache_lines',\n",
    "        'l1d_shared_by_threads', 'l1d_size', 'l2_assoc', 'l2_cache_lines',\n",
    "        'l2_shared_by_threads', 'l2_size', 'l3_assoc', 'l3_cache_lines',\n",
    "        'l3_shared_by_threads', 'l3_size', 'mem-size', 'mem-type', 'mem_clock',\n",
    "        'num-cpus','num-cpu','bus_speed', 'runtime', 'power']\n",
    "# ,'num-cpu','bus_speed',  "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 92,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>arch</th>\n",
       "      <th>cpu-clock</th>\n",
       "      <th>isa</th>\n",
       "      <th>l1d_assoc</th>\n",
       "      <th>l1d_cache_lines</th>\n",
       "      <th>l1d_shared_by_threads</th>\n",
       "      <th>l1d_size</th>\n",
       "      <th>l2_assoc</th>\n",
       "      <th>l2_cache_lines</th>\n",
       "      <th>l2_shared_by_threads</th>\n",
       "      <th>...</th>\n",
       "      <th>l3_shared_by_threads</th>\n",
       "      <th>l3_size</th>\n",
       "      <th>mem-size</th>\n",
       "      <th>mem-type</th>\n",
       "      <th>mem_clock</th>\n",
       "      <th>num-cpus</th>\n",
       "      <th>num-cpu</th>\n",
       "      <th>bus_speed</th>\n",
       "      <th>runtime</th>\n",
       "      <th>power</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>InteCorei78700_DDR42666_16GB</td>\n",
       "      <td>3.168</td>\n",
       "      <td>X86_64</td>\n",
       "      <td>8</td>\n",
       "      <td>64</td>\n",
       "      <td>1</td>\n",
       "      <td>32</td>\n",
       "      <td>4</td>\n",
       "      <td>64</td>\n",
       "      <td>1</td>\n",
       "      <td>...</td>\n",
       "      <td>6</td>\n",
       "      <td>12288</td>\n",
       "      <td>16</td>\n",
       "      <td>DDR4</td>\n",
       "      <td>2666</td>\n",
       "      <td>1</td>\n",
       "      <td>6</td>\n",
       "      <td>4096</td>\n",
       "      <td>8889.5622</td>\n",
       "      <td>24.197626</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>InteCorei78700_DDR42666_16GB</td>\n",
       "      <td>3.168</td>\n",
       "      <td>X86_64</td>\n",
       "      <td>8</td>\n",
       "      <td>64</td>\n",
       "      <td>1</td>\n",
       "      <td>32</td>\n",
       "      <td>4</td>\n",
       "      <td>64</td>\n",
       "      <td>1</td>\n",
       "      <td>...</td>\n",
       "      <td>6</td>\n",
       "      <td>12288</td>\n",
       "      <td>16</td>\n",
       "      <td>DDR4</td>\n",
       "      <td>2666</td>\n",
       "      <td>10</td>\n",
       "      <td>6</td>\n",
       "      <td>4096</td>\n",
       "      <td>9352.2863</td>\n",
       "      <td>26.644629</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>InteCorei78700_DDR42666_16GB</td>\n",
       "      <td>3.168</td>\n",
       "      <td>X86_64</td>\n",
       "      <td>8</td>\n",
       "      <td>64</td>\n",
       "      <td>1</td>\n",
       "      <td>32</td>\n",
       "      <td>4</td>\n",
       "      <td>64</td>\n",
       "      <td>1</td>\n",
       "      <td>...</td>\n",
       "      <td>6</td>\n",
       "      <td>12288</td>\n",
       "      <td>16</td>\n",
       "      <td>DDR4</td>\n",
       "      <td>2666</td>\n",
       "      <td>11</td>\n",
       "      <td>6</td>\n",
       "      <td>4096</td>\n",
       "      <td>9148.6424</td>\n",
       "      <td>29.952368</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>InteCorei78700_DDR42666_16GB</td>\n",
       "      <td>3.168</td>\n",
       "      <td>X86_64</td>\n",
       "      <td>8</td>\n",
       "      <td>64</td>\n",
       "      <td>1</td>\n",
       "      <td>32</td>\n",
       "      <td>4</td>\n",
       "      <td>64</td>\n",
       "      <td>1</td>\n",
       "      <td>...</td>\n",
       "      <td>6</td>\n",
       "      <td>12288</td>\n",
       "      <td>16</td>\n",
       "      <td>DDR4</td>\n",
       "      <td>2666</td>\n",
       "      <td>12</td>\n",
       "      <td>6</td>\n",
       "      <td>4096</td>\n",
       "      <td>9323.2009</td>\n",
       "      <td>28.713980</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>InteCorei78700_DDR42666_16GB</td>\n",
       "      <td>3.168</td>\n",
       "      <td>X86_64</td>\n",
       "      <td>8</td>\n",
       "      <td>64</td>\n",
       "      <td>1</td>\n",
       "      <td>32</td>\n",
       "      <td>4</td>\n",
       "      <td>64</td>\n",
       "      <td>1</td>\n",
       "      <td>...</td>\n",
       "      <td>6</td>\n",
       "      <td>12288</td>\n",
       "      <td>16</td>\n",
       "      <td>DDR4</td>\n",
       "      <td>2666</td>\n",
       "      <td>2</td>\n",
       "      <td>6</td>\n",
       "      <td>4096</td>\n",
       "      <td>8748.3594</td>\n",
       "      <td>32.409105</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "<p>5 rows Ã— 23 columns</p>\n",
       "</div>"
      ],
      "text/plain": [
       "                           arch  cpu-clock     isa  l1d_assoc  \\\n",
       "0  InteCorei78700_DDR42666_16GB      3.168  X86_64          8   \n",
       "1  InteCorei78700_DDR42666_16GB      3.168  X86_64          8   \n",
       "2  InteCorei78700_DDR42666_16GB      3.168  X86_64          8   \n",
       "3  InteCorei78700_DDR42666_16GB      3.168  X86_64          8   \n",
       "4  InteCorei78700_DDR42666_16GB      3.168  X86_64          8   \n",
       "\n",
       "   l1d_cache_lines  l1d_shared_by_threads  l1d_size  l2_assoc  l2_cache_lines  \\\n",
       "0               64                      1        32         4              64   \n",
       "1               64                      1        32         4              64   \n",
       "2               64                      1        32         4              64   \n",
       "3               64                      1        32         4              64   \n",
       "4               64                      1        32         4              64   \n",
       "\n",
       "   l2_shared_by_threads  ...  l3_shared_by_threads  l3_size  mem-size  \\\n",
       "0                     1  ...                     6    12288        16   \n",
       "1                     1  ...                     6    12288        16   \n",
       "2                     1  ...                     6    12288        16   \n",
       "3                     1  ...                     6    12288        16   \n",
       "4                     1  ...                     6    12288        16   \n",
       "\n",
       "   mem-type  mem_clock  num-cpus num-cpu  bus_speed    runtime      power  \n",
       "0      DDR4       2666         1       6       4096  8889.5622  24.197626  \n",
       "1      DDR4       2666        10       6       4096  9352.2863  26.644629  \n",
       "2      DDR4       2666        11       6       4096  9148.6424  29.952368  \n",
       "3      DDR4       2666        12       6       4096  9323.2009  28.713980  \n",
       "4      DDR4       2666         2       6       4096  8748.3594  32.409105  \n",
       "\n",
       "[5 rows x 23 columns]"
      ]
     },
     "execution_count": 92,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "df_p = df_p.reindex(columns = new_columns)\n",
    "df_p.head()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 93,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>arch</th>\n",
       "      <th>cpu-clock</th>\n",
       "      <th>isa</th>\n",
       "      <th>l1d_assoc</th>\n",
       "      <th>l1d_cache_lines</th>\n",
       "      <th>l1d_shared_by_threads</th>\n",
       "      <th>l1d_size</th>\n",
       "      <th>l2_assoc</th>\n",
       "      <th>l2_cache_lines</th>\n",
       "      <th>l2_shared_by_threads</th>\n",
       "      <th>...</th>\n",
       "      <th>l3_assoc</th>\n",
       "      <th>l3_cache_lines</th>\n",
       "      <th>l3_shared_by_threads</th>\n",
       "      <th>l3_size</th>\n",
       "      <th>mem-size</th>\n",
       "      <th>mem-type</th>\n",
       "      <th>mem_clock</th>\n",
       "      <th>num-cpus</th>\n",
       "      <th>runtime</th>\n",
       "      <th>power</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>IntelCorei97900X_DDR42666_2GB</td>\n",
       "      <td>3.3</td>\n",
       "      <td>X86_64</td>\n",
       "      <td>8</td>\n",
       "      <td>64</td>\n",
       "      <td>1</td>\n",
       "      <td>32</td>\n",
       "      <td>16</td>\n",
       "      <td>64</td>\n",
       "      <td>1</td>\n",
       "      <td>...</td>\n",
       "      <td>16</td>\n",
       "      <td>64</td>\n",
       "      <td>10</td>\n",
       "      <td>16</td>\n",
       "      <td>2</td>\n",
       "      <td>DDR4</td>\n",
       "      <td>2666</td>\n",
       "      <td>10</td>\n",
       "      <td>15412</td>\n",
       "      <td>10.8075</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>IntelCorei97900X_DDR42666_3GB</td>\n",
       "      <td>3.3</td>\n",
       "      <td>X86_64</td>\n",
       "      <td>8</td>\n",
       "      <td>64</td>\n",
       "      <td>1</td>\n",
       "      <td>32</td>\n",
       "      <td>16</td>\n",
       "      <td>64</td>\n",
       "      <td>1</td>\n",
       "      <td>...</td>\n",
       "      <td>16</td>\n",
       "      <td>64</td>\n",
       "      <td>10</td>\n",
       "      <td>16</td>\n",
       "      <td>3</td>\n",
       "      <td>DDR4</td>\n",
       "      <td>2666</td>\n",
       "      <td>10</td>\n",
       "      <td>15412</td>\n",
       "      <td>10.8075</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>IntelCorei97900X_DDR42666_4GB</td>\n",
       "      <td>3.3</td>\n",
       "      <td>X86_64</td>\n",
       "      <td>8</td>\n",
       "      <td>64</td>\n",
       "      <td>1</td>\n",
       "      <td>32</td>\n",
       "      <td>16</td>\n",
       "      <td>64</td>\n",
       "      <td>1</td>\n",
       "      <td>...</td>\n",
       "      <td>16</td>\n",
       "      <td>64</td>\n",
       "      <td>10</td>\n",
       "      <td>16</td>\n",
       "      <td>4</td>\n",
       "      <td>DDR4</td>\n",
       "      <td>2666</td>\n",
       "      <td>10</td>\n",
       "      <td>15412</td>\n",
       "      <td>10.8075</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>IntelCorei97900X_DDR42666_6GB</td>\n",
       "      <td>3.3</td>\n",
       "      <td>X86_64</td>\n",
       "      <td>8</td>\n",
       "      <td>64</td>\n",
       "      <td>1</td>\n",
       "      <td>32</td>\n",
       "      <td>16</td>\n",
       "      <td>64</td>\n",
       "      <td>1</td>\n",
       "      <td>...</td>\n",
       "      <td>16</td>\n",
       "      <td>64</td>\n",
       "      <td>10</td>\n",
       "      <td>16</td>\n",
       "      <td>6</td>\n",
       "      <td>DDR4</td>\n",
       "      <td>2666</td>\n",
       "      <td>10</td>\n",
       "      <td>15412</td>\n",
       "      <td>10.8075</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>IntelCorei97900X_DDR42666_7GB</td>\n",
       "      <td>3.3</td>\n",
       "      <td>X86_64</td>\n",
       "      <td>8</td>\n",
       "      <td>64</td>\n",
       "      <td>1</td>\n",
       "      <td>32</td>\n",
       "      <td>16</td>\n",
       "      <td>64</td>\n",
       "      <td>1</td>\n",
       "      <td>...</td>\n",
       "      <td>16</td>\n",
       "      <td>64</td>\n",
       "      <td>10</td>\n",
       "      <td>16</td>\n",
       "      <td>7</td>\n",
       "      <td>DDR4</td>\n",
       "      <td>2666</td>\n",
       "      <td>10</td>\n",
       "      <td>15412</td>\n",
       "      <td>10.8075</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "<p>5 rows Ã— 21 columns</p>\n",
       "</div>"
      ],
      "text/plain": [
       "                            arch  cpu-clock     isa  l1d_assoc  \\\n",
       "0  IntelCorei97900X_DDR42666_2GB        3.3  X86_64          8   \n",
       "1  IntelCorei97900X_DDR42666_3GB        3.3  X86_64          8   \n",
       "2  IntelCorei97900X_DDR42666_4GB        3.3  X86_64          8   \n",
       "3  IntelCorei97900X_DDR42666_6GB        3.3  X86_64          8   \n",
       "4  IntelCorei97900X_DDR42666_7GB        3.3  X86_64          8   \n",
       "\n",
       "   l1d_cache_lines  l1d_shared_by_threads  l1d_size  l2_assoc  l2_cache_lines  \\\n",
       "0               64                      1        32        16              64   \n",
       "1               64                      1        32        16              64   \n",
       "2               64                      1        32        16              64   \n",
       "3               64                      1        32        16              64   \n",
       "4               64                      1        32        16              64   \n",
       "\n",
       "   l2_shared_by_threads  ...  l3_assoc  l3_cache_lines  l3_shared_by_threads  \\\n",
       "0                     1  ...        16              64                    10   \n",
       "1                     1  ...        16              64                    10   \n",
       "2                     1  ...        16              64                    10   \n",
       "3                     1  ...        16              64                    10   \n",
       "4                     1  ...        16              64                    10   \n",
       "\n",
       "   l3_size  mem-size  mem-type mem_clock  num-cpus  runtime    power  \n",
       "0       16         2      DDR4      2666        10    15412  10.8075  \n",
       "1       16         3      DDR4      2666        10    15412  10.8075  \n",
       "2       16         4      DDR4      2666        10    15412  10.8075  \n",
       "3       16         6      DDR4      2666        10    15412  10.8075  \n",
       "4       16         7      DDR4      2666        10    15412  10.8075  \n",
       "\n",
       "[5 rows x 21 columns]"
      ]
     },
     "execution_count": 93,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "df_s.head()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 94,
   "metadata": {},
   "outputs": [],
   "source": [
    "df_p.to_csv(dataset_name[0], index = False)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.7.3"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
