--------------------------------------------------------------------------------
Release 14.1 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 3 -s 1 -n 10 -fastpaths
-xml ml505top.twx ml505top.ncd -o ml505top.twr ml505top.pcf

Design file:              ml505top.ncd
Physical constraint file: ml505top.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2012-04-23, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
33 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! datapath/the_ALU/O_shift0002<31>  SLICE_X80Y25.B    SLICE_X80Y25.B1  !
 ! apath/InstrCounter_addsub0000<0>  LICE_X93Y16.AMUX  SLICE_X93Y16.A5  !
 ! apath/InstrCounter_addsub0000<1>  LICE_X93Y16.BMUX  SLICE_X93Y16.B4  !
 ! apath/InstrCounter_addsub0000<2>  LICE_X93Y16.CMUX  SLICE_X93Y16.C1  !
 ! apath/InstrCounter_addsub0000<3>  LICE_X93Y16.DMUX  SLICE_X93Y16.D5  !
 ! apath/InstrCounter_addsub0000<4>  LICE_X93Y17.AMUX  SLICE_X93Y17.A3  !
 ! apath/InstrCounter_addsub0000<5>  LICE_X93Y17.BMUX  SLICE_X93Y17.B4  !
 ! apath/InstrCounter_addsub0000<6>  LICE_X93Y17.CMUX  SLICE_X93Y17.C5  !
 ! apath/InstrCounter_addsub0000<7>  LICE_X93Y17.DMUX  SLICE_X93Y17.D5  !
 ! apath/InstrCounter_addsub0000<8>  LICE_X93Y18.AMUX  SLICE_X93Y18.A3  !
 ! apath/InstrCounter_addsub0000<9>  LICE_X93Y18.BMUX  SLICE_X93Y18.B4  !
 ! path/InstrCounter_addsub0000<10>  LICE_X93Y18.CMUX  SLICE_X93Y18.C1  !
 ! path/InstrCounter_addsub0000<11>  LICE_X93Y18.DMUX  SLICE_X93Y18.D3  !
 ! path/InstrCounter_addsub0000<12>  LICE_X93Y19.AMUX  SLICE_X93Y19.A5  !
 ! path/InstrCounter_addsub0000<13>  LICE_X93Y19.BMUX  SLICE_X93Y19.B4  !
 ! path/InstrCounter_addsub0000<14>  LICE_X93Y19.CMUX  SLICE_X93Y19.C5  !
 ! path/InstrCounter_addsub0000<15>  LICE_X93Y19.DMUX  SLICE_X93Y19.D5  !
 ! path/InstrCounter_addsub0000<16>  LICE_X93Y20.AMUX  SLICE_X93Y20.A5  !
 ! path/InstrCounter_addsub0000<17>  LICE_X93Y20.BMUX  SLICE_X93Y20.B4  !
 ! path/InstrCounter_addsub0000<18>  LICE_X93Y20.CMUX  SLICE_X93Y20.C5  !
 ! path/InstrCounter_addsub0000<19>  LICE_X93Y20.DMUX  SLICE_X93Y20.D3  !
 ! path/InstrCounter_addsub0000<20>  LICE_X93Y21.AMUX  SLICE_X93Y21.A3  !
 ! path/InstrCounter_addsub0000<21>  LICE_X93Y21.BMUX  SLICE_X93Y21.B1  !
 ! path/InstrCounter_addsub0000<22>  LICE_X93Y21.CMUX  SLICE_X93Y21.C1  !
 ! path/InstrCounter_addsub0000<23>  LICE_X93Y21.DMUX  SLICE_X93Y21.D5  !
 ! path/InstrCounter_addsub0000<24>  LICE_X93Y22.AMUX  SLICE_X93Y22.A5  !
 ! path/InstrCounter_addsub0000<25>  LICE_X93Y22.BMUX  SLICE_X93Y22.B1  !
 ! path/InstrCounter_addsub0000<26>  LICE_X93Y22.CMUX  SLICE_X93Y22.C1  !
 ! path/InstrCounter_addsub0000<27>  LICE_X93Y22.DMUX  SLICE_X93Y22.D3  !
 ! path/InstrCounter_addsub0000<28>  LICE_X93Y23.AMUX  SLICE_X93Y23.A3  !
 ! path/InstrCounter_addsub0000<29>  LICE_X93Y23.BMUX  SLICE_X93Y23.B4  !
 ! path/InstrCounter_addsub0000<30>  LICE_X93Y23.CMUX  SLICE_X93Y23.C1  !
 ! path/InstrCounter_addsub0000<31>  LICE_X93Y23.DMUX  SLICE_X93Y23.D3  !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.702ns.
--------------------------------------------------------------------------------
Slack:                  -0.102ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
Error:      0.702ns delay exceeds   0.600ns timing constraint by 0.102ns
From                              To                                Delay(ns)
SLICE_X0Y131.DQ                   IODELAY_X0Y274.DATAIN                 0.702  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------
Slack:                  0.071ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
Report:    0.529ns delay meets   0.600ns timing constraint by 0.071ns
From                              To                                Delay(ns)
SLICE_X0Y130.DQ                   IODELAY_X0Y260.DATAIN                 0.529  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.703ns.
--------------------------------------------------------------------------------
Slack:                  -0.103ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
Error:      0.703ns delay exceeds   0.600ns timing constraint by 0.103ns
From                              To                                Delay(ns)
SLICE_X0Y128.DQ                   IODELAY_X0Y244.DATAIN                 0.703  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.371ns.
--------------------------------------------------------------------------------
Slack:                  0.229ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
Report:    0.371ns delay meets   0.600ns timing constraint by 0.229ns
From                              To                                Delay(ns)
SLICE_X0Y51.DQ                    IODELAY_X0Y102.DATAIN                 0.371  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------
Slack:                  0.071ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
Report:    0.529ns delay meets   0.600ns timing constraint by 0.071ns
From                              To                                Delay(ns)
SLICE_X0Y50.DQ                    IODELAY_X0Y100.DATAIN                 0.529  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.702ns.
--------------------------------------------------------------------------------
Slack:                  -0.102ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
Error:      0.702ns delay exceeds   0.600ns timing constraint by 0.102ns
From                              To                                Delay(ns)
SLICE_X0Y31.DQ                    IODELAY_X0Y75.DATAIN                  0.702  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------
Slack:                  0.071ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
Report:    0.529ns delay meets   0.600ns timing constraint by 0.071ns
From                              To                                Delay(ns)
SLICE_X0Y29.DQ                    IODELAY_X0Y58.DATAIN                  0.529  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.716ns.
--------------------------------------------------------------------------------
Slack:                  -0.116ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
Error:      0.716ns delay exceeds   0.600ns timing constraint by 0.116ns
From                              To                                Delay(ns)
SLICE_X0Y48.DQ                    IODELAY_X0Y87.DATAIN                  0.716  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[7].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.993ns.
--------------------------------------------------------------------------------
Slack:                  -0.143ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync
Error:      0.993ns delay exceeds   0.850ns timing constraint by 0.143ns
From                              To                                Delay(ns)
IODELAY_X0Y274.DATAOUT            ILOGIC_X0Y274.SR                      0.993  
IODELAY_X0Y274.DATAOUT            ILOGIC_X0Y274.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[6].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.838ns.
--------------------------------------------------------------------------------
Slack:                  0.012ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync
Report:    0.838ns delay meets   0.850ns timing constraint by 0.012ns
From                              To                                Delay(ns)
IODELAY_X0Y260.DATAOUT            ILOGIC_X0Y260.SR                      0.838  
IODELAY_X0Y260.DATAOUT            ILOGIC_X0Y260.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[5].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.835ns.
--------------------------------------------------------------------------------
Slack:                  0.015ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync
Report:    0.835ns delay meets   0.850ns timing constraint by 0.015ns
From                              To                                Delay(ns)
IODELAY_X0Y244.DATAOUT            ILOGIC_X0Y244.SR                      0.835  
IODELAY_X0Y244.DATAOUT            ILOGIC_X0Y244.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[4].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.993ns.
--------------------------------------------------------------------------------
Slack:                  -0.143ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync
Error:      0.993ns delay exceeds   0.850ns timing constraint by 0.143ns
From                              To                                Delay(ns)
IODELAY_X0Y102.DATAOUT            ILOGIC_X0Y102.SR                      0.993  
IODELAY_X0Y102.DATAOUT            ILOGIC_X0Y102.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[3].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y100.DATAOUT            ILOGIC_X0Y100.SR                      0.803  
IODELAY_X0Y100.DATAOUT            ILOGIC_X0Y100.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[2].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.993ns.
--------------------------------------------------------------------------------
Slack:                  -0.143ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync
Error:      0.993ns delay exceeds   0.850ns timing constraint by 0.143ns
From                              To                                Delay(ns)
IODELAY_X0Y75.DATAOUT             ILOGIC_X0Y75.SR                       0.993  
IODELAY_X0Y75.DATAOUT             ILOGIC_X0Y75.DDLY                     0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[1].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.805ns.
--------------------------------------------------------------------------------
Slack:                  0.045ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync
Report:    0.805ns delay meets   0.850ns timing constraint by 0.045ns
From                              To                                Delay(ns)
IODELAY_X0Y58.DATAOUT             ILOGIC_X0Y58.SR                       0.805  
IODELAY_X0Y58.DATAOUT             ILOGIC_X0Y58.DDLY                     0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[0].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.993ns.
--------------------------------------------------------------------------------
Slack:                  -0.143ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync
Error:      0.993ns delay exceeds   0.850ns timing constraint by 0.143ns
From                              To                                Delay(ns)
IODELAY_X0Y87.DATAOUT             ILOGIC_X0Y87.SR                       0.993  
IODELAY_X0Y87.DATAOUT             ILOGIC_X0Y87.DDLY                     0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_USER_CLK = PERIOD TIMEGRP "USER_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_USER_CLK = PERIOD TIMEGRP "USER_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: user_clk_pll/CLKOUT1
  Logical resource: user_clk_pll/CLKOUT1
  Location pin: PLL_ADV_X0Y0.CLKOUT1
  Clock network: clk200
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: user_clk_pll/CLKOUT2
  Logical resource: user_clk_pll/CLKOUT2
  Location pin: PLL_ADV_X0Y0.CLKOUT2
  Clock network: clk0
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: user_clk_pll/CLKOUT3
  Logical resource: user_clk_pll/CLKOUT3
  Location pin: PLL_ADV_X0Y0.CLKOUT3
  Clock network: clk90
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_FROM_EN_DQS_FF_TO_DQ_CE_FF = MAXDELAY FROM TIMEGRP 
"EN_DQS_FF" TO TIMEGRP         "TNM_DQ_CE_IDDR" 3.85 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 8 paths analyzed, 8 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.877ns.
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y87.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.877ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y48.DQ       Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff
    IODELAY_X0Y87.DATAIN net (fanout=1)        0.716   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
    IODELAY_X0Y87.DATAOUTTioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y87.DDLY    net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y87.CLK     Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.877ns (2.161ns logic, 0.716ns route)
                                                       (75.1% logic, 24.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y244.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.864ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y128.DQ        Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff
    IODELAY_X0Y244.DATAIN  net (fanout=1)        0.703   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
    IODELAY_X0Y244.DATAOUT Tioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y244.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y244.CLK      Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<5>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.864ns (2.161ns logic, 0.703ns route)
                                                         (75.5% logic, 24.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y274.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.863ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y131.DQ        Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff
    IODELAY_X0Y274.DATAIN  net (fanout=1)        0.702   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
    IODELAY_X0Y274.DATAOUT Tioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y274.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y274.CLK      Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.863ns (2.161ns logic, 0.702ns route)
                                                         (75.5% logic, 24.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y75.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.863ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.DQ       Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff
    IODELAY_X0Y75.DATAIN net (fanout=1)        0.702   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
    IODELAY_X0Y75.DATAOUTTioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y75.DDLY    net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y75.CLK     Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.863ns (2.161ns logic, 0.702ns route)
                                                       (75.5% logic, 24.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y58.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.690ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.DQ       Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff
    IODELAY_X0Y58.DATAIN net (fanout=1)        0.529   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
    IODELAY_X0Y58.DATAOUTTioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y58.DDLY    net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y58.CLK     Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.690ns (2.161ns logic, 0.529ns route)
                                                       (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y100.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.690ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y50.DQ         Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff
    IODELAY_X0Y100.DATAIN  net (fanout=1)        0.529   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
    IODELAY_X0Y100.DATAOUT Tioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y100.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y100.CLK      Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.690ns (2.161ns logic, 0.529ns route)
                                                         (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y260.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.690ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y130.DQ        Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff
    IODELAY_X0Y260.DATAIN  net (fanout=1)        0.529   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
    IODELAY_X0Y260.DATAOUT Tioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y260.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y260.CLK      Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.690ns (2.161ns logic, 0.529ns route)
                                                         (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y102.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.532ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y51.DQ         Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff
    IODELAY_X0Y102.DATAIN  net (fanout=1)        0.371   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
    IODELAY_X0Y102.DATAOUT Tioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y102.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y102.CLK      Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.532ns (2.161ns logic, 0.371ns route)
                                                         (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_FROM_EN_DQS_FF_TO_DQ_CE_FF = MAXDELAY FROM TIMEGRP "EN_DQS_FF" TO TIMEGRP         "TNM_DQ_CE_IDDR" 3.85 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y102.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.618ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.618ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y51.DQ         Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff
    IODELAY_X0Y102.DATAIN  net (fanout=1)        0.342   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
    IODELAY_X0Y102.DATAOUT Tioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y102.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y102.CLK      Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.618ns (2.276ns logic, 0.342ns route)
                                                         (86.9% logic, 13.1% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y58.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.763ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.DQ       Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff
    IODELAY_X0Y58.DATAIN net (fanout=1)        0.487   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
    IODELAY_X0Y58.DATAOUTTioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y58.DDLY    net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y58.CLK     Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.763ns (2.276ns logic, 0.487ns route)
                                                       (82.4% logic, 17.6% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y100.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.763ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y50.DQ         Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff
    IODELAY_X0Y100.DATAIN  net (fanout=1)        0.487   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
    IODELAY_X0Y100.DATAOUT Tioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y100.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y100.CLK      Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.763ns (2.276ns logic, 0.487ns route)
                                                         (82.4% logic, 17.6% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y260.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.763ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y130.DQ        Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff
    IODELAY_X0Y260.DATAIN  net (fanout=1)        0.487   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
    IODELAY_X0Y260.DATAOUT Tioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y260.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y260.CLK      Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.763ns (2.276ns logic, 0.487ns route)
                                                         (82.4% logic, 17.6% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y274.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.922ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.922ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y131.DQ        Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff
    IODELAY_X0Y274.DATAIN  net (fanout=1)        0.646   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
    IODELAY_X0Y274.DATAOUT Tioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y274.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y274.CLK      Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.922ns (2.276ns logic, 0.646ns route)
                                                         (77.9% logic, 22.1% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y75.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.922ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.922ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.DQ       Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff
    IODELAY_X0Y75.DATAIN net (fanout=1)        0.646   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
    IODELAY_X0Y75.DATAOUTTioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y75.DDLY    net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y75.CLK     Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.922ns (2.276ns logic, 0.646ns route)
                                                       (77.9% logic, 22.1% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y244.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.923ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.923ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y128.DQ        Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff
    IODELAY_X0Y244.DATAIN  net (fanout=1)        0.647   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
    IODELAY_X0Y244.DATAOUT Tioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y244.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y244.CLK      Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<5>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.923ns (2.276ns logic, 0.647ns route)
                                                         (77.9% logic, 22.1% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y87.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.934ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.934ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y48.DQ       Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff
    IODELAY_X0Y87.DATAIN net (fanout=1)        0.658   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
    IODELAY_X0Y87.DATAOUTTioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y87.DDLY    net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y87.CLK     Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.934ns (2.276ns logic, 0.658ns route)
                                                       (77.6% logic, 22.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_CE_IDDR" TO TIMEGRP 
"TNM_DQS_FLOPS"         2.4 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 128 paths analyzed, 64 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   4.046ns.
 Maximum delay is   2.047ns.
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y251.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.076ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (0.260 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y251.CE1    net (fanout=8)        0.978   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y251.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.076ns (1.098ns logic, 0.978ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.052ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (0.260 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y251.CE1    net (fanout=8)        0.978   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y251.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.052ns (1.074ns logic, 0.978ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y119.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.067ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y119.CE1    net (fanout=8)        0.969   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y119.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.067ns (1.098ns logic, 0.969ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.043ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y119.CE1    net (fanout=8)        0.969   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y119.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.043ns (1.074ns logic, 0.969ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y118.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.067ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y118.CE1    net (fanout=8)        0.969   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y118.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.067ns (1.098ns logic, 0.969ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.043ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y118.CE1    net (fanout=8)        0.969   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y118.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.043ns (1.074ns logic, 0.969ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y249.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.030ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (0.272 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y249.CE1    net (fanout=8)        0.932   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y249.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.030ns (1.098ns logic, 0.932ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.006ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (0.272 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y249.CE1    net (fanout=8)        0.932   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y249.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.006ns (1.074ns logic, 0.932ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y269.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.834ns (Levels of Logic = 0)
  Clock Path Skew:      -0.051ns (0.260 - 0.311)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y274.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y269.CE1    net (fanout=8)        0.736   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
    ILOGIC_X0Y269.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.834ns (1.098ns logic, 0.736ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.810ns (Levels of Logic = 0)
  Clock Path Skew:      -0.051ns (0.260 - 0.311)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y274.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y269.CE1    net (fanout=8)        0.736   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
    ILOGIC_X0Y269.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.810ns (1.074ns logic, 0.736ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y112.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.951ns (Levels of Logic = 0)
  Clock Path Skew:      0.085ns (0.281 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y112.CE1    net (fanout=8)        0.853   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y112.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.951ns (1.098ns logic, 0.853ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.927ns (Levels of Logic = 0)
  Clock Path Skew:      0.085ns (0.281 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y112.CE1    net (fanout=8)        0.853   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y112.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.927ns (1.074ns logic, 0.853ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y253.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.898ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (0.245 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y253.CE1    net (fanout=8)        0.800   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y253.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.898ns (1.098ns logic, 0.800ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.874ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (0.245 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y253.CE1    net (fanout=8)        0.800   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y253.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.874ns (1.074ns logic, 0.800ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y252.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.898ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (0.245 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y252.CE1    net (fanout=8)        0.800   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y252.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.898ns (1.098ns logic, 0.800ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.874ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (0.245 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y252.CE1    net (fanout=8)        0.800   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y252.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.874ns (1.074ns logic, 0.800ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y117.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.870ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.296 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y117.CE1    net (fanout=8)        0.772   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y117.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.870ns (1.098ns logic, 0.772ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.846ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.296 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y117.CE1    net (fanout=8)        0.772   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y117.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.846ns (1.074ns logic, 0.772ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y116.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.870ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.296 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y116.CE1    net (fanout=8)        0.772   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y116.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.870ns (1.098ns logic, 0.772ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.846ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.296 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y116.CE1    net (fanout=8)        0.772   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y116.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.846ns (1.074ns logic, 0.772ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"         2.4 ns;
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y86.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.920ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.942ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.022ns (0.303 - 0.281)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y87.Q1      Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y86.CE1     net (fanout=8)        0.205   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
    ILOGIC_X0Y86.CLKB    Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      0.942ns (0.737ns logic, 0.205ns route)
                                                       (78.2% logic, 21.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.946ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.968ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.022ns (0.303 - 0.281)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y87.Q1      Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y86.CE1     net (fanout=8)        0.205   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
    ILOGIC_X0Y86.CLK     Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      0.968ns (0.763ns logic, 0.205ns route)
                                                       (78.8% logic, 21.2% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y74.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.921ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.942ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.021ns (0.311 - 0.290)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y75.Q1      Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y74.CE1     net (fanout=8)        0.205   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
    ILOGIC_X0Y74.CLKB    Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      0.942ns (0.737ns logic, 0.205ns route)
                                                       (78.2% logic, 21.8% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y74.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.947ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.968ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.021ns (0.311 - 0.290)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y75.Q1      Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y74.CE1     net (fanout=8)        0.205   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
    ILOGIC_X0Y74.CLK     Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      0.968ns (0.763ns logic, 0.205ns route)
                                                       (78.8% logic, 21.2% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y109.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.073ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.072ns (0.279 - 0.207)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y109.CE1    net (fanout=8)        0.336   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y109.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.073ns (0.737ns logic, 0.336ns route)
                                                       (68.7% logic, 31.3% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y109.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.099ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.072ns (0.279 - 0.207)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y109.CE1    net (fanout=8)        0.336   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y109.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.099ns (0.763ns logic, 0.336ns route)
                                                       (69.4% logic, 30.6% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y107.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.086ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y107.CE1    net (fanout=8)        0.349   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y107.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.086ns (0.737ns logic, 0.349ns route)
                                                       (67.9% logic, 32.1% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y107.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.031ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.112ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y107.CE1    net (fanout=8)        0.349   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y107.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.112ns (0.763ns logic, 0.349ns route)
                                                       (68.6% logic, 31.4% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y104.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.051ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.038ns (0.245 - 0.207)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y104.CE1    net (fanout=8)        0.314   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y104.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.051ns (0.737ns logic, 0.314ns route)
                                                       (70.1% logic, 29.9% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y104.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.039ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.077ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.038ns (0.245 - 0.207)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y104.CE1    net (fanout=8)        0.314   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y104.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.077ns (0.763ns logic, 0.314ns route)
                                                       (70.8% logic, 29.2% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y265.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.014ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.076ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.062ns (0.245 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y265.CE1    net (fanout=8)        0.339   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y265.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.076ns (0.737ns logic, 0.339ns route)
                                                       (68.5% logic, 31.5% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y265.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.040ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.102ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.062ns (0.245 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y265.CE1    net (fanout=8)        0.339   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y265.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.102ns (0.763ns logic, 0.339ns route)
                                                       (69.2% logic, 30.8% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y105.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.080ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.062ns (0.245 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y105.CE1    net (fanout=8)        0.343   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y105.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.080ns (0.737ns logic, 0.343ns route)
                                                       (68.2% logic, 31.8% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y105.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.044ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.062ns (0.245 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y105.CE1    net (fanout=8)        0.343   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y105.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.763ns logic, 0.343ns route)
                                                       (69.0% logic, 31.0% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y64.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.083ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.062ns (0.245 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y58.Q1      Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y64.CE1     net (fanout=8)        0.346   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
    ILOGIC_X0Y64.CLKB    Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.083ns (0.737ns logic, 0.346ns route)
                                                       (68.1% logic, 31.9% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y64.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.047ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.109ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.062ns (0.245 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y58.Q1      Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y64.CE1     net (fanout=8)        0.346   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
    ILOGIC_X0Y64.CLK     Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.109ns (0.763ns logic, 0.346ns route)
                                                       (68.8% logic, 31.2% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y277.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.036ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.064ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.028ns (0.318 - 0.290)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y274.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y277.CE1    net (fanout=8)        0.327   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
    ILOGIC_X0Y277.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.064ns (0.737ns logic, 0.327ns route)
                                                       (69.3% logic, 30.7% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y277.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.062ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.090ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.028ns (0.318 - 0.290)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y274.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y277.CE1    net (fanout=8)        0.327   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
    ILOGIC_X0Y277.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.090ns (0.763ns logic, 0.327ns route)
                                                       (70.0% logic, 30.0% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y276.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.036ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.064ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.028ns (0.318 - 0.290)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y274.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y276.CE1    net (fanout=8)        0.327   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
    ILOGIC_X0Y276.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.064ns (0.737ns logic, 0.327ns route)
                                                       (69.3% logic, 30.7% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y276.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.062ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.090ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.028ns (0.318 - 0.290)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y274.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y276.CE1    net (fanout=8)        0.327   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
    ILOGIC_X0Y276.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.090ns (0.763ns logic, 0.327ns route)
                                                       (70.0% logic, 30.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cpu_clk = PERIOD TIMEGRP "cpu_clk" TS_USER_CLK / 0.5 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7458872055539 paths analyzed, 7861 endpoints analyzed, 1450 failing endpoints
 1450 timing errors detected. (1450 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  80.268ns.
--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_6_31 (SLICE_X89Y48.DX), 120259084524 paths
--------------------------------------------------------------------------------
Slack (setup path):     -30.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_6_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      39.426ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.451ns (3.448 - 3.899)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_6_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y19.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X92Y18.B6      net (fanout=19)       0.314   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X92Y18.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X93Y16.A4      net (fanout=71)       0.763   CPU/the_datapath/CycleCounter_or0000
    SLICE_X93Y16.AMUX    Topaa                 0.383   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.A5      net (fanout=1)        0.370   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X93Y16.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.B4      net (fanout=2)        0.566   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X93Y16.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X93Y16.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X93Y16.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y17.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y17.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X93Y17.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X93Y17.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.C5      net (fanout=2)        0.538   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X93Y17.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X93Y17.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y18.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y18.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.A3      net (fanout=2)        0.446   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X93Y18.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X93Y18.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X93Y18.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.D3      net (fanout=2)        0.445   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X93Y18.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y19.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y19.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.A5      net (fanout=2)        0.377   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X93Y19.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X93Y19.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.C5      net (fanout=2)        0.538   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X93Y19.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X93Y19.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y20.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y20.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.A5      net (fanout=2)        0.379   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X93Y20.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.B4      net (fanout=2)        0.566   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X93Y20.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.C5      net (fanout=2)        0.542   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X93Y20.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.D3      net (fanout=2)        0.446   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X93Y20.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y21.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y21.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X93Y21.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.B1      net (fanout=2)        0.710   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X93Y21.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X93Y21.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.D5      net (fanout=2)        0.383   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X93Y21.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y22.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y22.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.A5      net (fanout=2)        0.377   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X93Y22.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.B1      net (fanout=2)        0.710   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X93Y22.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X93Y22.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.D3      net (fanout=2)        0.445   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X93Y22.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y23.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y23.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X93Y23.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X93Y23.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X93Y23.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X91Y39.C6      net (fanout=2)        1.359   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X91Y39.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg<31>119
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X91Y44.C6      net (fanout=1)        0.699   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X91Y44.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_12_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X89Y48.DX      net (fanout=31)       0.605   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X89Y48.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_6_31
                                                       CPU/the_datapath/the_regfile/the_registers_6_31
    -------------------------------------------------  ---------------------------
    Total                                     39.426ns (19.605ns logic, 19.821ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -29.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_6_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.673ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.451ns (3.448 - 3.899)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_6_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y19.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X92Y18.B6      net (fanout=19)       0.314   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X92Y18.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X93Y16.A4      net (fanout=71)       0.763   CPU/the_datapath/CycleCounter_or0000
    SLICE_X93Y16.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.B4      net (fanout=2)        0.566   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X93Y16.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X93Y16.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X93Y16.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y17.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y17.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X93Y17.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X93Y17.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.C5      net (fanout=2)        0.538   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X93Y17.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X93Y17.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y18.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y18.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.A3      net (fanout=2)        0.446   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X93Y18.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X93Y18.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X93Y18.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.D3      net (fanout=2)        0.445   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X93Y18.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y19.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y19.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.A5      net (fanout=2)        0.377   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X93Y19.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X93Y19.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.C5      net (fanout=2)        0.538   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X93Y19.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X93Y19.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y20.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y20.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.A5      net (fanout=2)        0.379   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X93Y20.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.B4      net (fanout=2)        0.566   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X93Y20.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.C5      net (fanout=2)        0.542   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X93Y20.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.D3      net (fanout=2)        0.446   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X93Y20.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y21.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y21.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X93Y21.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.B1      net (fanout=2)        0.710   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X93Y21.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X93Y21.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.D5      net (fanout=2)        0.383   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X93Y21.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y22.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y22.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.A5      net (fanout=2)        0.377   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X93Y22.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.B1      net (fanout=2)        0.710   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X93Y22.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X93Y22.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.D3      net (fanout=2)        0.445   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X93Y22.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y23.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y23.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X93Y23.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X93Y23.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X93Y23.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X91Y39.C6      net (fanout=2)        1.359   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X91Y39.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg<31>119
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X91Y44.C6      net (fanout=1)        0.699   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X91Y44.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_12_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X89Y48.DX      net (fanout=31)       0.605   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X89Y48.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_6_31
                                                       CPU/the_datapath/the_regfile/the_registers_6_31
    -------------------------------------------------  ---------------------------
    Total                                     38.673ns (19.222ns logic, 19.451ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -29.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_6_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.618ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.451ns (3.448 - 3.899)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_6_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y19.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X92Y18.B6      net (fanout=19)       0.314   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X92Y18.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X93Y16.A4      net (fanout=71)       0.763   CPU/the_datapath/CycleCounter_or0000
    SLICE_X93Y16.AMUX    Topaa                 0.383   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.A5      net (fanout=1)        0.370   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X93Y16.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.B4      net (fanout=2)        0.566   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X93Y16.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X93Y16.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X93Y16.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y17.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y17.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X93Y17.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X93Y17.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.C5      net (fanout=2)        0.538   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X93Y17.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X93Y17.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y18.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y18.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.A3      net (fanout=2)        0.446   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X93Y18.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X93Y18.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X93Y18.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.D3      net (fanout=2)        0.445   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X93Y18.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y19.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y19.BMUX    Tcinb                 0.335   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X93Y19.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.C5      net (fanout=2)        0.538   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X93Y19.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X93Y19.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y20.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y20.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.A5      net (fanout=2)        0.379   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X93Y20.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.B4      net (fanout=2)        0.566   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X93Y20.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.C5      net (fanout=2)        0.542   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X93Y20.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.D3      net (fanout=2)        0.446   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X93Y20.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y21.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y21.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X93Y21.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.B1      net (fanout=2)        0.710   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X93Y21.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X93Y21.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.D5      net (fanout=2)        0.383   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X93Y21.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y22.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y22.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.A5      net (fanout=2)        0.377   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X93Y22.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.B1      net (fanout=2)        0.710   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X93Y22.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X93Y22.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.D3      net (fanout=2)        0.445   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X93Y22.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y23.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y23.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X93Y23.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X93Y23.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X93Y23.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X91Y39.C6      net (fanout=2)        1.359   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X91Y39.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg<31>119
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X91Y44.C6      net (fanout=1)        0.699   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X91Y44.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_12_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X89Y48.DX      net (fanout=31)       0.605   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X89Y48.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_6_31
                                                       CPU/the_datapath/the_regfile/the_registers_6_31
    -------------------------------------------------  ---------------------------
    Total                                     38.618ns (19.174ns logic, 19.444ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_2_31 (SLICE_X91Y48.DX), 120259084524 paths
--------------------------------------------------------------------------------
Slack (setup path):     -30.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_2_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      39.429ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.441ns (3.458 - 3.899)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_2_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y19.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X92Y18.B6      net (fanout=19)       0.314   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X92Y18.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X93Y16.A4      net (fanout=71)       0.763   CPU/the_datapath/CycleCounter_or0000
    SLICE_X93Y16.AMUX    Topaa                 0.383   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.A5      net (fanout=1)        0.370   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X93Y16.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.B4      net (fanout=2)        0.566   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X93Y16.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X93Y16.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X93Y16.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y17.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y17.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X93Y17.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X93Y17.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.C5      net (fanout=2)        0.538   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X93Y17.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X93Y17.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y18.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y18.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.A3      net (fanout=2)        0.446   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X93Y18.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X93Y18.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X93Y18.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.D3      net (fanout=2)        0.445   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X93Y18.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y19.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y19.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.A5      net (fanout=2)        0.377   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X93Y19.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X93Y19.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.C5      net (fanout=2)        0.538   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X93Y19.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X93Y19.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y20.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y20.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.A5      net (fanout=2)        0.379   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X93Y20.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.B4      net (fanout=2)        0.566   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X93Y20.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.C5      net (fanout=2)        0.542   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X93Y20.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.D3      net (fanout=2)        0.446   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X93Y20.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y21.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y21.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X93Y21.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.B1      net (fanout=2)        0.710   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X93Y21.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X93Y21.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.D5      net (fanout=2)        0.383   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X93Y21.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y22.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y22.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.A5      net (fanout=2)        0.377   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X93Y22.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.B1      net (fanout=2)        0.710   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X93Y22.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X93Y22.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.D3      net (fanout=2)        0.445   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X93Y22.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y23.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y23.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X93Y23.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X93Y23.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X93Y23.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X91Y39.C6      net (fanout=2)        1.359   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X91Y39.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg<31>119
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X91Y44.C6      net (fanout=1)        0.699   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X91Y44.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_12_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X91Y48.DX      net (fanout=31)       0.608   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X91Y48.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_2_31
                                                       CPU/the_datapath/the_regfile/the_registers_2_31
    -------------------------------------------------  ---------------------------
    Total                                     39.429ns (19.605ns logic, 19.824ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -29.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_2_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.676ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.441ns (3.458 - 3.899)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_2_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y19.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X92Y18.B6      net (fanout=19)       0.314   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X92Y18.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X93Y16.A4      net (fanout=71)       0.763   CPU/the_datapath/CycleCounter_or0000
    SLICE_X93Y16.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.B4      net (fanout=2)        0.566   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X93Y16.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X93Y16.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X93Y16.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y17.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y17.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X93Y17.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X93Y17.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.C5      net (fanout=2)        0.538   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X93Y17.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X93Y17.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y18.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y18.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.A3      net (fanout=2)        0.446   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X93Y18.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X93Y18.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X93Y18.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.D3      net (fanout=2)        0.445   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X93Y18.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y19.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y19.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.A5      net (fanout=2)        0.377   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X93Y19.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X93Y19.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.C5      net (fanout=2)        0.538   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X93Y19.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X93Y19.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y20.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y20.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.A5      net (fanout=2)        0.379   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X93Y20.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.B4      net (fanout=2)        0.566   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X93Y20.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.C5      net (fanout=2)        0.542   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X93Y20.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.D3      net (fanout=2)        0.446   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X93Y20.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y21.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y21.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X93Y21.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.B1      net (fanout=2)        0.710   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X93Y21.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X93Y21.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.D5      net (fanout=2)        0.383   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X93Y21.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y22.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y22.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.A5      net (fanout=2)        0.377   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X93Y22.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.B1      net (fanout=2)        0.710   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X93Y22.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X93Y22.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.D3      net (fanout=2)        0.445   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X93Y22.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y23.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y23.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X93Y23.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X93Y23.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X93Y23.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X91Y39.C6      net (fanout=2)        1.359   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X91Y39.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg<31>119
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X91Y44.C6      net (fanout=1)        0.699   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X91Y44.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_12_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X91Y48.DX      net (fanout=31)       0.608   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X91Y48.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_2_31
                                                       CPU/the_datapath/the_regfile/the_registers_2_31
    -------------------------------------------------  ---------------------------
    Total                                     38.676ns (19.222ns logic, 19.454ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -29.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_2_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.621ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.441ns (3.458 - 3.899)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_2_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y19.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X92Y18.B6      net (fanout=19)       0.314   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X92Y18.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X93Y16.A4      net (fanout=71)       0.763   CPU/the_datapath/CycleCounter_or0000
    SLICE_X93Y16.AMUX    Topaa                 0.383   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.A5      net (fanout=1)        0.370   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X93Y16.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.B4      net (fanout=2)        0.566   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X93Y16.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X93Y16.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X93Y16.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y17.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y17.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X93Y17.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X93Y17.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.C5      net (fanout=2)        0.538   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X93Y17.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X93Y17.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y18.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y18.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.A3      net (fanout=2)        0.446   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X93Y18.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X93Y18.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X93Y18.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.D3      net (fanout=2)        0.445   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X93Y18.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y19.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y19.BMUX    Tcinb                 0.335   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X93Y19.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.C5      net (fanout=2)        0.538   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X93Y19.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X93Y19.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y20.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y20.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.A5      net (fanout=2)        0.379   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X93Y20.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.B4      net (fanout=2)        0.566   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X93Y20.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.C5      net (fanout=2)        0.542   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X93Y20.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.D3      net (fanout=2)        0.446   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X93Y20.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y21.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y21.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X93Y21.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.B1      net (fanout=2)        0.710   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X93Y21.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X93Y21.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.D5      net (fanout=2)        0.383   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X93Y21.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y22.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y22.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.A5      net (fanout=2)        0.377   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X93Y22.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.B1      net (fanout=2)        0.710   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X93Y22.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X93Y22.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.D3      net (fanout=2)        0.445   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X93Y22.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y23.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y23.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X93Y23.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X93Y23.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X93Y23.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X91Y39.C6      net (fanout=2)        1.359   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X91Y39.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg<31>119
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X91Y44.C6      net (fanout=1)        0.699   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X91Y44.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_12_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X91Y48.DX      net (fanout=31)       0.608   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X91Y48.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_2_31
                                                       CPU/the_datapath/the_regfile/the_registers_2_31
    -------------------------------------------------  ---------------------------
    Total                                     38.621ns (19.174ns logic, 19.447ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_9_31 (SLICE_X89Y47.DX), 120259084524 paths
--------------------------------------------------------------------------------
Slack (setup path):     -30.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_9_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      39.403ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.445ns (3.454 - 3.899)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_9_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y19.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X92Y18.B6      net (fanout=19)       0.314   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X92Y18.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X93Y16.A4      net (fanout=71)       0.763   CPU/the_datapath/CycleCounter_or0000
    SLICE_X93Y16.AMUX    Topaa                 0.383   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.A5      net (fanout=1)        0.370   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X93Y16.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.B4      net (fanout=2)        0.566   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X93Y16.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X93Y16.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X93Y16.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y17.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y17.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X93Y17.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X93Y17.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.C5      net (fanout=2)        0.538   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X93Y17.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X93Y17.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y18.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y18.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.A3      net (fanout=2)        0.446   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X93Y18.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X93Y18.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X93Y18.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.D3      net (fanout=2)        0.445   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X93Y18.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y19.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y19.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.A5      net (fanout=2)        0.377   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X93Y19.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X93Y19.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.C5      net (fanout=2)        0.538   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X93Y19.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X93Y19.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y20.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y20.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.A5      net (fanout=2)        0.379   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X93Y20.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.B4      net (fanout=2)        0.566   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X93Y20.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.C5      net (fanout=2)        0.542   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X93Y20.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.D3      net (fanout=2)        0.446   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X93Y20.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y21.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y21.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X93Y21.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.B1      net (fanout=2)        0.710   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X93Y21.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X93Y21.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.D5      net (fanout=2)        0.383   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X93Y21.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y22.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y22.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.A5      net (fanout=2)        0.377   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X93Y22.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.B1      net (fanout=2)        0.710   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X93Y22.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X93Y22.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.D3      net (fanout=2)        0.445   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X93Y22.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y23.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y23.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X93Y23.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X93Y23.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X93Y23.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X91Y39.C6      net (fanout=2)        1.359   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X91Y39.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg<31>119
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X91Y44.C6      net (fanout=1)        0.699   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X91Y44.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_12_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X89Y47.DX      net (fanout=31)       0.582   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X89Y47.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_9_31
                                                       CPU/the_datapath/the_regfile/the_registers_9_31
    -------------------------------------------------  ---------------------------
    Total                                     39.403ns (19.605ns logic, 19.798ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -29.352ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_9_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.650ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.445ns (3.454 - 3.899)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_9_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y19.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X92Y18.B6      net (fanout=19)       0.314   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X92Y18.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X93Y16.A4      net (fanout=71)       0.763   CPU/the_datapath/CycleCounter_or0000
    SLICE_X93Y16.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.B4      net (fanout=2)        0.566   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X93Y16.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X93Y16.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X93Y16.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y17.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y17.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X93Y17.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X93Y17.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.C5      net (fanout=2)        0.538   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X93Y17.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X93Y17.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y18.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y18.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.A3      net (fanout=2)        0.446   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X93Y18.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X93Y18.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X93Y18.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.D3      net (fanout=2)        0.445   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X93Y18.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y19.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y19.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.A5      net (fanout=2)        0.377   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X93Y19.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X93Y19.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.C5      net (fanout=2)        0.538   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X93Y19.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X93Y19.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y20.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y20.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.A5      net (fanout=2)        0.379   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X93Y20.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.B4      net (fanout=2)        0.566   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X93Y20.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.C5      net (fanout=2)        0.542   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X93Y20.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.D3      net (fanout=2)        0.446   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X93Y20.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y21.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y21.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X93Y21.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.B1      net (fanout=2)        0.710   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X93Y21.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X93Y21.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.D5      net (fanout=2)        0.383   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X93Y21.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y22.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y22.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.A5      net (fanout=2)        0.377   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X93Y22.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.B1      net (fanout=2)        0.710   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X93Y22.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X93Y22.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.D3      net (fanout=2)        0.445   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X93Y22.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y23.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y23.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X93Y23.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X93Y23.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X93Y23.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X91Y39.C6      net (fanout=2)        1.359   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X91Y39.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg<31>119
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X91Y44.C6      net (fanout=1)        0.699   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X91Y44.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_12_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X89Y47.DX      net (fanout=31)       0.582   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X89Y47.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_9_31
                                                       CPU/the_datapath/the_regfile/the_registers_9_31
    -------------------------------------------------  ---------------------------
    Total                                     38.650ns (19.222ns logic, 19.428ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -29.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_9_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.595ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.445ns (3.454 - 3.899)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_9_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y19.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X92Y18.B6      net (fanout=19)       0.314   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X92Y18.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X93Y16.A4      net (fanout=71)       0.763   CPU/the_datapath/CycleCounter_or0000
    SLICE_X93Y16.AMUX    Topaa                 0.383   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.A5      net (fanout=1)        0.370   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X93Y16.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.B4      net (fanout=2)        0.566   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X93Y16.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X93Y16.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X93Y16.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y17.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y17.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X93Y17.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X93Y17.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.C5      net (fanout=2)        0.538   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X93Y17.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X93Y17.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y18.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y18.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.A3      net (fanout=2)        0.446   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X93Y18.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X93Y18.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X93Y18.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.D3      net (fanout=2)        0.445   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X93Y18.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y19.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y19.BMUX    Tcinb                 0.335   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X93Y19.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.C5      net (fanout=2)        0.538   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X93Y19.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X93Y19.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y20.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y20.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.A5      net (fanout=2)        0.379   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X93Y20.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.B4      net (fanout=2)        0.566   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X93Y20.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.C5      net (fanout=2)        0.542   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X93Y20.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.D3      net (fanout=2)        0.446   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X93Y20.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y21.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y21.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X93Y21.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.B1      net (fanout=2)        0.710   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X93Y21.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X93Y21.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.D5      net (fanout=2)        0.383   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X93Y21.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y22.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y22.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.A5      net (fanout=2)        0.377   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X93Y22.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.B1      net (fanout=2)        0.710   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X93Y22.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X93Y22.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.D3      net (fanout=2)        0.445   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X93Y22.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y23.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y23.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X93Y23.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X93Y23.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X93Y23.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X91Y39.C6      net (fanout=2)        1.359   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X91Y39.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg<31>119
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X91Y44.C6      net (fanout=1)        0.699   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X91Y44.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_12_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X89Y47.DX      net (fanout=31)       0.582   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X89Y47.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_9_31
                                                       CPU/the_datapath/the_regfile/the_registers_9_31
    -------------------------------------------------  ---------------------------
    Total                                     38.595ns (19.174ns logic, 19.421ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_30_31 (SLICE_X87Y45.DX), 120259084524 paths
--------------------------------------------------------------------------------
Slack (setup path):     -30.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_30_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      39.402ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.445ns (3.454 - 3.899)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_30_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y19.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X92Y18.B6      net (fanout=19)       0.314   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X92Y18.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X93Y16.A4      net (fanout=71)       0.763   CPU/the_datapath/CycleCounter_or0000
    SLICE_X93Y16.AMUX    Topaa                 0.383   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.A5      net (fanout=1)        0.370   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X93Y16.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.B4      net (fanout=2)        0.566   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X93Y16.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X93Y16.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X93Y16.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y17.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y17.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X93Y17.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X93Y17.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.C5      net (fanout=2)        0.538   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X93Y17.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X93Y17.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y18.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y18.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.A3      net (fanout=2)        0.446   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X93Y18.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X93Y18.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X93Y18.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.D3      net (fanout=2)        0.445   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X93Y18.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y19.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y19.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.A5      net (fanout=2)        0.377   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X93Y19.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X93Y19.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.C5      net (fanout=2)        0.538   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X93Y19.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X93Y19.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y20.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y20.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.A5      net (fanout=2)        0.379   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X93Y20.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.B4      net (fanout=2)        0.566   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X93Y20.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.C5      net (fanout=2)        0.542   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X93Y20.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.D3      net (fanout=2)        0.446   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X93Y20.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y21.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y21.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X93Y21.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.B1      net (fanout=2)        0.710   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X93Y21.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X93Y21.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.D5      net (fanout=2)        0.383   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X93Y21.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y22.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y22.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.A5      net (fanout=2)        0.377   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X93Y22.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.B1      net (fanout=2)        0.710   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X93Y22.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X93Y22.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.D3      net (fanout=2)        0.445   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X93Y22.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y23.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y23.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X93Y23.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X93Y23.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X93Y23.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X91Y39.C6      net (fanout=2)        1.359   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X91Y39.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg<31>119
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X91Y44.C6      net (fanout=1)        0.699   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X91Y44.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_12_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X87Y45.DX      net (fanout=31)       0.581   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X87Y45.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_30_31
                                                       CPU/the_datapath/the_regfile/the_registers_30_31
    -------------------------------------------------  ---------------------------
    Total                                     39.402ns (19.605ns logic, 19.797ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -29.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_30_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.649ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.445ns (3.454 - 3.899)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_30_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y19.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X92Y18.B6      net (fanout=19)       0.314   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X92Y18.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X93Y16.A4      net (fanout=71)       0.763   CPU/the_datapath/CycleCounter_or0000
    SLICE_X93Y16.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.B4      net (fanout=2)        0.566   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X93Y16.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X93Y16.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X93Y16.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y17.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y17.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X93Y17.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X93Y17.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.C5      net (fanout=2)        0.538   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X93Y17.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X93Y17.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y18.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y18.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.A3      net (fanout=2)        0.446   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X93Y18.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X93Y18.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X93Y18.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.D3      net (fanout=2)        0.445   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X93Y18.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y19.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y19.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.A5      net (fanout=2)        0.377   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X93Y19.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X93Y19.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.C5      net (fanout=2)        0.538   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X93Y19.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X93Y19.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y20.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y20.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.A5      net (fanout=2)        0.379   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X93Y20.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.B4      net (fanout=2)        0.566   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X93Y20.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.C5      net (fanout=2)        0.542   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X93Y20.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.D3      net (fanout=2)        0.446   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X93Y20.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y21.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y21.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X93Y21.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.B1      net (fanout=2)        0.710   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X93Y21.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X93Y21.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.D5      net (fanout=2)        0.383   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X93Y21.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y22.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y22.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.A5      net (fanout=2)        0.377   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X93Y22.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.B1      net (fanout=2)        0.710   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X93Y22.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X93Y22.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.D3      net (fanout=2)        0.445   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X93Y22.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y23.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y23.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X93Y23.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X93Y23.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X93Y23.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X91Y39.C6      net (fanout=2)        1.359   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X91Y39.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg<31>119
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X91Y44.C6      net (fanout=1)        0.699   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X91Y44.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_12_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X87Y45.DX      net (fanout=31)       0.581   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X87Y45.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_30_31
                                                       CPU/the_datapath/the_regfile/the_registers_30_31
    -------------------------------------------------  ---------------------------
    Total                                     38.649ns (19.222ns logic, 19.427ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -29.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_30_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.594ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.445ns (3.454 - 3.899)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_30_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y19.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X92Y18.B6      net (fanout=19)       0.314   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X92Y18.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X93Y16.A4      net (fanout=71)       0.763   CPU/the_datapath/CycleCounter_or0000
    SLICE_X93Y16.AMUX    Topaa                 0.383   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.A5      net (fanout=1)        0.370   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X93Y16.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.B4      net (fanout=2)        0.566   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X93Y16.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X93Y16.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X93Y16.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y17.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y17.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X93Y17.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X93Y17.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.C5      net (fanout=2)        0.538   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X93Y17.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X93Y17.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y18.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y18.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.A3      net (fanout=2)        0.446   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X93Y18.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X93Y18.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X93Y18.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.D3      net (fanout=2)        0.445   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X93Y18.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y19.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y19.BMUX    Tcinb                 0.335   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X93Y19.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.C5      net (fanout=2)        0.538   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X93Y19.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X93Y19.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y20.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y20.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.A5      net (fanout=2)        0.379   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X93Y20.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.B4      net (fanout=2)        0.566   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X93Y20.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.C5      net (fanout=2)        0.542   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X93Y20.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.D3      net (fanout=2)        0.446   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X93Y20.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y21.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y21.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X93Y21.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.B1      net (fanout=2)        0.710   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X93Y21.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X93Y21.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.D5      net (fanout=2)        0.383   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X93Y21.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y22.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y22.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.A5      net (fanout=2)        0.377   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X93Y22.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.B1      net (fanout=2)        0.710   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X93Y22.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X93Y22.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.D3      net (fanout=2)        0.445   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X93Y22.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y23.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y23.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X93Y23.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X93Y23.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X93Y23.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X91Y39.C6      net (fanout=2)        1.359   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X91Y39.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg<31>119
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X91Y44.C6      net (fanout=1)        0.699   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X91Y44.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_12_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X87Y45.DX      net (fanout=31)       0.581   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X87Y45.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_30_31
                                                       CPU/the_datapath/the_regfile/the_registers_30_31
    -------------------------------------------------  ---------------------------
    Total                                     38.594ns (19.174ns logic, 19.420ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_8_31 (SLICE_X87Y46.DX), 120259084524 paths
--------------------------------------------------------------------------------
Slack (setup path):     -30.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_8_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      39.396ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.449ns (3.450 - 3.899)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_8_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y19.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X92Y18.B6      net (fanout=19)       0.314   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X92Y18.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X93Y16.A4      net (fanout=71)       0.763   CPU/the_datapath/CycleCounter_or0000
    SLICE_X93Y16.AMUX    Topaa                 0.383   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.A5      net (fanout=1)        0.370   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X93Y16.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.B4      net (fanout=2)        0.566   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X93Y16.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X93Y16.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X93Y16.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y17.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y17.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X93Y17.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X93Y17.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.C5      net (fanout=2)        0.538   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X93Y17.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X93Y17.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y18.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y18.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.A3      net (fanout=2)        0.446   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X93Y18.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X93Y18.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X93Y18.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.D3      net (fanout=2)        0.445   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X93Y18.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y19.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y19.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.A5      net (fanout=2)        0.377   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X93Y19.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X93Y19.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.C5      net (fanout=2)        0.538   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X93Y19.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X93Y19.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y20.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y20.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.A5      net (fanout=2)        0.379   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X93Y20.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.B4      net (fanout=2)        0.566   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X93Y20.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.C5      net (fanout=2)        0.542   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X93Y20.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.D3      net (fanout=2)        0.446   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X93Y20.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y21.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y21.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X93Y21.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.B1      net (fanout=2)        0.710   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X93Y21.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X93Y21.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.D5      net (fanout=2)        0.383   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X93Y21.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y22.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y22.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.A5      net (fanout=2)        0.377   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X93Y22.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.B1      net (fanout=2)        0.710   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X93Y22.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X93Y22.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.D3      net (fanout=2)        0.445   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X93Y22.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y23.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y23.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X93Y23.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X93Y23.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X93Y23.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X91Y39.C6      net (fanout=2)        1.359   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X91Y39.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg<31>119
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X91Y44.C6      net (fanout=1)        0.699   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X91Y44.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_12_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X87Y46.DX      net (fanout=31)       0.575   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X87Y46.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_8_31
                                                       CPU/the_datapath/the_regfile/the_registers_8_31
    -------------------------------------------------  ---------------------------
    Total                                     39.396ns (19.605ns logic, 19.791ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -29.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_8_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.643ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.449ns (3.450 - 3.899)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_8_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y19.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X92Y18.B6      net (fanout=19)       0.314   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X92Y18.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X93Y16.A4      net (fanout=71)       0.763   CPU/the_datapath/CycleCounter_or0000
    SLICE_X93Y16.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.B4      net (fanout=2)        0.566   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X93Y16.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X93Y16.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X93Y16.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y17.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y17.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X93Y17.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X93Y17.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.C5      net (fanout=2)        0.538   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X93Y17.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X93Y17.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y18.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y18.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.A3      net (fanout=2)        0.446   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X93Y18.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X93Y18.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X93Y18.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.D3      net (fanout=2)        0.445   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X93Y18.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y19.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y19.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.A5      net (fanout=2)        0.377   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X93Y19.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X93Y19.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.C5      net (fanout=2)        0.538   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X93Y19.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X93Y19.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y20.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y20.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.A5      net (fanout=2)        0.379   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X93Y20.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.B4      net (fanout=2)        0.566   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X93Y20.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.C5      net (fanout=2)        0.542   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X93Y20.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.D3      net (fanout=2)        0.446   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X93Y20.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y21.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y21.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X93Y21.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.B1      net (fanout=2)        0.710   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X93Y21.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X93Y21.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.D5      net (fanout=2)        0.383   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X93Y21.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y22.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y22.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.A5      net (fanout=2)        0.377   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X93Y22.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.B1      net (fanout=2)        0.710   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X93Y22.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X93Y22.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.D3      net (fanout=2)        0.445   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X93Y22.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y23.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y23.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X93Y23.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X93Y23.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X93Y23.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X91Y39.C6      net (fanout=2)        1.359   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X91Y39.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg<31>119
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X91Y44.C6      net (fanout=1)        0.699   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X91Y44.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_12_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X87Y46.DX      net (fanout=31)       0.575   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X87Y46.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_8_31
                                                       CPU/the_datapath/the_regfile/the_registers_8_31
    -------------------------------------------------  ---------------------------
    Total                                     38.643ns (19.222ns logic, 19.421ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -29.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_8_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.588ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.449ns (3.450 - 3.899)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_8_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y19.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X92Y18.B6      net (fanout=19)       0.314   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X92Y18.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X93Y16.A4      net (fanout=71)       0.763   CPU/the_datapath/CycleCounter_or0000
    SLICE_X93Y16.AMUX    Topaa                 0.383   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.A5      net (fanout=1)        0.370   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X93Y16.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.B4      net (fanout=2)        0.566   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X93Y16.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X93Y16.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X93Y16.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y17.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y17.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X93Y17.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X93Y17.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.C5      net (fanout=2)        0.538   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X93Y17.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X93Y17.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y18.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y18.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.A3      net (fanout=2)        0.446   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X93Y18.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X93Y18.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X93Y18.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.D3      net (fanout=2)        0.445   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X93Y18.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y19.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y19.BMUX    Tcinb                 0.335   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X93Y19.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.C5      net (fanout=2)        0.538   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X93Y19.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X93Y19.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y20.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y20.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.A5      net (fanout=2)        0.379   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X93Y20.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.B4      net (fanout=2)        0.566   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X93Y20.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.C5      net (fanout=2)        0.542   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X93Y20.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.D3      net (fanout=2)        0.446   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X93Y20.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y21.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y21.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X93Y21.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.B1      net (fanout=2)        0.710   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X93Y21.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X93Y21.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.D5      net (fanout=2)        0.383   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X93Y21.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y22.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y22.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.A5      net (fanout=2)        0.377   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X93Y22.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.B1      net (fanout=2)        0.710   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X93Y22.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X93Y22.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.D3      net (fanout=2)        0.445   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X93Y22.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y23.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y23.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X93Y23.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X93Y23.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X93Y23.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X91Y39.C6      net (fanout=2)        1.359   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X91Y39.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg<31>119
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X91Y44.C6      net (fanout=1)        0.699   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X91Y44.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_12_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X87Y46.DX      net (fanout=31)       0.575   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X87Y46.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_8_31
                                                       CPU/the_datapath/the_regfile/the_registers_8_31
    -------------------------------------------------  ---------------------------
    Total                                     38.588ns (19.174ns logic, 19.414ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_13_31 (SLICE_X88Y47.DX), 120259084524 paths
--------------------------------------------------------------------------------
Slack (setup path):     -30.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_13_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      39.396ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.445ns (3.454 - 3.899)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_13_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y19.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X92Y18.B6      net (fanout=19)       0.314   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X92Y18.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X93Y16.A4      net (fanout=71)       0.763   CPU/the_datapath/CycleCounter_or0000
    SLICE_X93Y16.AMUX    Topaa                 0.383   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.A5      net (fanout=1)        0.370   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X93Y16.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.B4      net (fanout=2)        0.566   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X93Y16.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X93Y16.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X93Y16.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y17.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y17.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X93Y17.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X93Y17.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.C5      net (fanout=2)        0.538   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X93Y17.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X93Y17.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y18.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y18.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.A3      net (fanout=2)        0.446   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X93Y18.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X93Y18.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X93Y18.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.D3      net (fanout=2)        0.445   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X93Y18.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y19.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y19.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.A5      net (fanout=2)        0.377   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X93Y19.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X93Y19.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.C5      net (fanout=2)        0.538   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X93Y19.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X93Y19.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y20.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y20.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.A5      net (fanout=2)        0.379   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X93Y20.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.B4      net (fanout=2)        0.566   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X93Y20.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.C5      net (fanout=2)        0.542   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X93Y20.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.D3      net (fanout=2)        0.446   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X93Y20.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y21.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y21.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X93Y21.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.B1      net (fanout=2)        0.710   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X93Y21.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X93Y21.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.D5      net (fanout=2)        0.383   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X93Y21.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y22.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y22.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.A5      net (fanout=2)        0.377   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X93Y22.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.B1      net (fanout=2)        0.710   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X93Y22.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X93Y22.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.D3      net (fanout=2)        0.445   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X93Y22.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y23.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y23.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X93Y23.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X93Y23.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X93Y23.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X91Y39.C6      net (fanout=2)        1.359   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X91Y39.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg<31>119
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X91Y44.C6      net (fanout=1)        0.699   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X91Y44.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_12_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X88Y47.DX      net (fanout=31)       0.582   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X88Y47.CLK     Tdick                -0.005   CPU/the_datapath/the_regfile/the_registers_13_31
                                                       CPU/the_datapath/the_regfile/the_registers_13_31
    -------------------------------------------------  ---------------------------
    Total                                     39.396ns (19.598ns logic, 19.798ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -29.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_13_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.643ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.445ns (3.454 - 3.899)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_13_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y19.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X92Y18.B6      net (fanout=19)       0.314   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X92Y18.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X93Y16.A4      net (fanout=71)       0.763   CPU/the_datapath/CycleCounter_or0000
    SLICE_X93Y16.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.B4      net (fanout=2)        0.566   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X93Y16.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X93Y16.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X93Y16.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y17.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y17.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X93Y17.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X93Y17.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.C5      net (fanout=2)        0.538   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X93Y17.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X93Y17.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y18.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y18.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.A3      net (fanout=2)        0.446   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X93Y18.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X93Y18.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X93Y18.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.D3      net (fanout=2)        0.445   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X93Y18.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y19.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y19.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.A5      net (fanout=2)        0.377   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X93Y19.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X93Y19.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.C5      net (fanout=2)        0.538   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X93Y19.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X93Y19.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y20.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y20.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.A5      net (fanout=2)        0.379   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X93Y20.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.B4      net (fanout=2)        0.566   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X93Y20.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.C5      net (fanout=2)        0.542   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X93Y20.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.D3      net (fanout=2)        0.446   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X93Y20.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y21.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y21.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X93Y21.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.B1      net (fanout=2)        0.710   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X93Y21.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X93Y21.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.D5      net (fanout=2)        0.383   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X93Y21.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y22.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y22.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.A5      net (fanout=2)        0.377   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X93Y22.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.B1      net (fanout=2)        0.710   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X93Y22.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X93Y22.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.D3      net (fanout=2)        0.445   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X93Y22.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y23.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y23.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X93Y23.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X93Y23.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X93Y23.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X91Y39.C6      net (fanout=2)        1.359   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X91Y39.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg<31>119
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X91Y44.C6      net (fanout=1)        0.699   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X91Y44.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_12_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X88Y47.DX      net (fanout=31)       0.582   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X88Y47.CLK     Tdick                -0.005   CPU/the_datapath/the_regfile/the_registers_13_31
                                                       CPU/the_datapath/the_regfile/the_registers_13_31
    -------------------------------------------------  ---------------------------
    Total                                     38.643ns (19.215ns logic, 19.428ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -29.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_13_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.588ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.445ns (3.454 - 3.899)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_13_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y19.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X92Y18.B6      net (fanout=19)       0.314   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X92Y18.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X93Y16.A4      net (fanout=71)       0.763   CPU/the_datapath/CycleCounter_or0000
    SLICE_X93Y16.AMUX    Topaa                 0.383   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.A5      net (fanout=1)        0.370   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X93Y16.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.B4      net (fanout=2)        0.566   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X93Y16.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X93Y16.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X93Y16.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y17.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y17.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X93Y17.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X93Y17.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.C5      net (fanout=2)        0.538   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X93Y17.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X93Y17.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y18.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y18.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.A3      net (fanout=2)        0.446   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X93Y18.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X93Y18.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X93Y18.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.D3      net (fanout=2)        0.445   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X93Y18.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y19.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y19.BMUX    Tcinb                 0.335   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X93Y19.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.C5      net (fanout=2)        0.538   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X93Y19.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X93Y19.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y20.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y20.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.A5      net (fanout=2)        0.379   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X93Y20.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.B4      net (fanout=2)        0.566   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X93Y20.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.C5      net (fanout=2)        0.542   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X93Y20.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.D3      net (fanout=2)        0.446   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X93Y20.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y21.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y21.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X93Y21.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.B1      net (fanout=2)        0.710   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X93Y21.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X93Y21.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.D5      net (fanout=2)        0.383   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X93Y21.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y22.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y22.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.A5      net (fanout=2)        0.377   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X93Y22.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.B1      net (fanout=2)        0.710   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X93Y22.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X93Y22.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.D3      net (fanout=2)        0.445   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X93Y22.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y23.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y23.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X93Y23.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X93Y23.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X93Y23.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X91Y39.C6      net (fanout=2)        1.359   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X91Y39.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg<31>119
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X91Y44.C6      net (fanout=1)        0.699   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X91Y44.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_12_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X88Y47.DX      net (fanout=31)       0.582   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X88Y47.CLK     Tdick                -0.005   CPU/the_datapath/the_regfile/the_registers_13_31
                                                       CPU/the_datapath/the_regfile/the_registers_13_31
    -------------------------------------------------  ---------------------------
    Total                                     38.588ns (19.167ns logic, 19.421ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_18_31 (SLICE_X91Y47.DX), 120259084524 paths
--------------------------------------------------------------------------------
Slack (setup path):     -30.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_18_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      39.405ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.434ns (3.465 - 3.899)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_18_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y19.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X92Y18.B6      net (fanout=19)       0.314   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X92Y18.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X93Y16.A4      net (fanout=71)       0.763   CPU/the_datapath/CycleCounter_or0000
    SLICE_X93Y16.AMUX    Topaa                 0.383   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.A5      net (fanout=1)        0.370   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X93Y16.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.B4      net (fanout=2)        0.566   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X93Y16.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X93Y16.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X93Y16.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y17.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y17.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X93Y17.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X93Y17.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.C5      net (fanout=2)        0.538   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X93Y17.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X93Y17.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y18.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y18.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.A3      net (fanout=2)        0.446   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X93Y18.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X93Y18.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X93Y18.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.D3      net (fanout=2)        0.445   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X93Y18.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y19.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y19.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.A5      net (fanout=2)        0.377   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X93Y19.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X93Y19.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.C5      net (fanout=2)        0.538   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X93Y19.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X93Y19.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y20.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y20.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.A5      net (fanout=2)        0.379   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X93Y20.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.B4      net (fanout=2)        0.566   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X93Y20.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.C5      net (fanout=2)        0.542   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X93Y20.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.D3      net (fanout=2)        0.446   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X93Y20.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y21.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y21.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X93Y21.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.B1      net (fanout=2)        0.710   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X93Y21.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X93Y21.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.D5      net (fanout=2)        0.383   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X93Y21.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y22.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y22.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.A5      net (fanout=2)        0.377   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X93Y22.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.B1      net (fanout=2)        0.710   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X93Y22.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X93Y22.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.D3      net (fanout=2)        0.445   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X93Y22.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y23.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y23.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X93Y23.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X93Y23.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X93Y23.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X91Y39.C6      net (fanout=2)        1.359   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X91Y39.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg<31>119
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X91Y44.C6      net (fanout=1)        0.699   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X91Y44.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_12_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X91Y47.DX      net (fanout=31)       0.584   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X91Y47.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_18_31
                                                       CPU/the_datapath/the_regfile/the_registers_18_31
    -------------------------------------------------  ---------------------------
    Total                                     39.405ns (19.605ns logic, 19.800ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -29.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_18_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.652ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.434ns (3.465 - 3.899)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_18_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y19.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X92Y18.B6      net (fanout=19)       0.314   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X92Y18.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X93Y16.A4      net (fanout=71)       0.763   CPU/the_datapath/CycleCounter_or0000
    SLICE_X93Y16.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.B4      net (fanout=2)        0.566   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X93Y16.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X93Y16.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X93Y16.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y17.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y17.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X93Y17.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X93Y17.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.C5      net (fanout=2)        0.538   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X93Y17.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X93Y17.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y18.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y18.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.A3      net (fanout=2)        0.446   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X93Y18.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X93Y18.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X93Y18.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.D3      net (fanout=2)        0.445   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X93Y18.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y19.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y19.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.A5      net (fanout=2)        0.377   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X93Y19.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X93Y19.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.C5      net (fanout=2)        0.538   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X93Y19.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X93Y19.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y20.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y20.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.A5      net (fanout=2)        0.379   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X93Y20.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.B4      net (fanout=2)        0.566   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X93Y20.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.C5      net (fanout=2)        0.542   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X93Y20.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.D3      net (fanout=2)        0.446   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X93Y20.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y21.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y21.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X93Y21.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.B1      net (fanout=2)        0.710   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X93Y21.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X93Y21.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.D5      net (fanout=2)        0.383   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X93Y21.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y22.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y22.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.A5      net (fanout=2)        0.377   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X93Y22.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.B1      net (fanout=2)        0.710   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X93Y22.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X93Y22.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.D3      net (fanout=2)        0.445   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X93Y22.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y23.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y23.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X93Y23.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X93Y23.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X93Y23.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X91Y39.C6      net (fanout=2)        1.359   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X91Y39.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg<31>119
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X91Y44.C6      net (fanout=1)        0.699   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X91Y44.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_12_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X91Y47.DX      net (fanout=31)       0.584   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X91Y47.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_18_31
                                                       CPU/the_datapath/the_regfile/the_registers_18_31
    -------------------------------------------------  ---------------------------
    Total                                     38.652ns (19.222ns logic, 19.430ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -29.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_18_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.597ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.434ns (3.465 - 3.899)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_18_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y19.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X92Y18.B6      net (fanout=19)       0.314   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X92Y18.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X93Y16.A4      net (fanout=71)       0.763   CPU/the_datapath/CycleCounter_or0000
    SLICE_X93Y16.AMUX    Topaa                 0.383   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.A5      net (fanout=1)        0.370   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X93Y16.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.B4      net (fanout=2)        0.566   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X93Y16.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X93Y16.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X93Y16.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y17.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y17.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X93Y17.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X93Y17.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.C5      net (fanout=2)        0.538   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X93Y17.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X93Y17.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y18.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y18.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.A3      net (fanout=2)        0.446   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X93Y18.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X93Y18.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X93Y18.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.D3      net (fanout=2)        0.445   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X93Y18.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y19.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y19.BMUX    Tcinb                 0.335   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X93Y19.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.C5      net (fanout=2)        0.538   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X93Y19.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X93Y19.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y20.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y20.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.A5      net (fanout=2)        0.379   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X93Y20.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.B4      net (fanout=2)        0.566   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X93Y20.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.C5      net (fanout=2)        0.542   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X93Y20.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.D3      net (fanout=2)        0.446   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X93Y20.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y21.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y21.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X93Y21.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.B1      net (fanout=2)        0.710   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X93Y21.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X93Y21.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.D5      net (fanout=2)        0.383   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X93Y21.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y22.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y22.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.A5      net (fanout=2)        0.377   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X93Y22.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.B1      net (fanout=2)        0.710   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X93Y22.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X93Y22.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.D3      net (fanout=2)        0.445   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X93Y22.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y23.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y23.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X93Y23.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X93Y23.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X93Y23.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X91Y39.C6      net (fanout=2)        1.359   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X91Y39.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg<31>119
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X91Y44.C6      net (fanout=1)        0.699   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X91Y44.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_12_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X91Y47.DX      net (fanout=31)       0.584   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X91Y47.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_18_31
                                                       CPU/the_datapath/the_regfile/the_registers_18_31
    -------------------------------------------------  ---------------------------
    Total                                     38.597ns (19.174ns logic, 19.423ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_17_31 (SLICE_X89Y46.DX), 120259084524 paths
--------------------------------------------------------------------------------
Slack (setup path):     -30.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_17_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      39.398ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.440ns (3.459 - 3.899)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_17_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y19.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X92Y18.B6      net (fanout=19)       0.314   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X92Y18.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X93Y16.A4      net (fanout=71)       0.763   CPU/the_datapath/CycleCounter_or0000
    SLICE_X93Y16.AMUX    Topaa                 0.383   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.A5      net (fanout=1)        0.370   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X93Y16.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.B4      net (fanout=2)        0.566   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X93Y16.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X93Y16.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X93Y16.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y17.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y17.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X93Y17.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X93Y17.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.C5      net (fanout=2)        0.538   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X93Y17.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X93Y17.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y18.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y18.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.A3      net (fanout=2)        0.446   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X93Y18.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X93Y18.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X93Y18.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.D3      net (fanout=2)        0.445   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X93Y18.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y19.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y19.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.A5      net (fanout=2)        0.377   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X93Y19.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X93Y19.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.C5      net (fanout=2)        0.538   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X93Y19.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X93Y19.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y20.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y20.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.A5      net (fanout=2)        0.379   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X93Y20.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.B4      net (fanout=2)        0.566   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X93Y20.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.C5      net (fanout=2)        0.542   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X93Y20.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.D3      net (fanout=2)        0.446   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X93Y20.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y21.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y21.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X93Y21.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.B1      net (fanout=2)        0.710   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X93Y21.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X93Y21.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.D5      net (fanout=2)        0.383   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X93Y21.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y22.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y22.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.A5      net (fanout=2)        0.377   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X93Y22.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.B1      net (fanout=2)        0.710   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X93Y22.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X93Y22.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.D3      net (fanout=2)        0.445   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X93Y22.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y23.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y23.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X93Y23.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X93Y23.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X93Y23.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X91Y39.C6      net (fanout=2)        1.359   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X91Y39.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg<31>119
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X91Y44.C6      net (fanout=1)        0.699   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X91Y44.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_12_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X89Y46.DX      net (fanout=31)       0.577   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X89Y46.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_17_31
                                                       CPU/the_datapath/the_regfile/the_registers_17_31
    -------------------------------------------------  ---------------------------
    Total                                     39.398ns (19.605ns logic, 19.793ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -29.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_17_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.645ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.440ns (3.459 - 3.899)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_17_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y19.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X92Y18.B6      net (fanout=19)       0.314   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X92Y18.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X93Y16.A4      net (fanout=71)       0.763   CPU/the_datapath/CycleCounter_or0000
    SLICE_X93Y16.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.B4      net (fanout=2)        0.566   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X93Y16.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X93Y16.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X93Y16.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y17.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y17.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X93Y17.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X93Y17.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.C5      net (fanout=2)        0.538   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X93Y17.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X93Y17.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y18.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y18.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.A3      net (fanout=2)        0.446   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X93Y18.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X93Y18.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X93Y18.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.D3      net (fanout=2)        0.445   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X93Y18.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y19.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y19.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.A5      net (fanout=2)        0.377   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X93Y19.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X93Y19.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.C5      net (fanout=2)        0.538   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X93Y19.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X93Y19.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y20.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y20.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.A5      net (fanout=2)        0.379   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X93Y20.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.B4      net (fanout=2)        0.566   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X93Y20.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.C5      net (fanout=2)        0.542   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X93Y20.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.D3      net (fanout=2)        0.446   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X93Y20.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y21.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y21.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X93Y21.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.B1      net (fanout=2)        0.710   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X93Y21.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X93Y21.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.D5      net (fanout=2)        0.383   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X93Y21.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y22.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y22.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.A5      net (fanout=2)        0.377   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X93Y22.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.B1      net (fanout=2)        0.710   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X93Y22.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X93Y22.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.D3      net (fanout=2)        0.445   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X93Y22.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y23.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y23.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X93Y23.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X93Y23.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X93Y23.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X91Y39.C6      net (fanout=2)        1.359   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X91Y39.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg<31>119
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X91Y44.C6      net (fanout=1)        0.699   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X91Y44.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_12_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X89Y46.DX      net (fanout=31)       0.577   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X89Y46.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_17_31
                                                       CPU/the_datapath/the_regfile/the_registers_17_31
    -------------------------------------------------  ---------------------------
    Total                                     38.645ns (19.222ns logic, 19.423ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -29.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_17_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.590ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.440ns (3.459 - 3.899)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_17_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y19.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X92Y18.B6      net (fanout=19)       0.314   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X92Y18.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X93Y16.A4      net (fanout=71)       0.763   CPU/the_datapath/CycleCounter_or0000
    SLICE_X93Y16.AMUX    Topaa                 0.383   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.A5      net (fanout=1)        0.370   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X93Y16.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.B4      net (fanout=2)        0.566   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X93Y16.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X93Y16.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X93Y16.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y17.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y17.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X93Y17.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X93Y17.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.C5      net (fanout=2)        0.538   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X93Y17.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X93Y17.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y18.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y18.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.A3      net (fanout=2)        0.446   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X93Y18.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X93Y18.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X93Y18.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.D3      net (fanout=2)        0.445   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X93Y18.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y19.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y19.BMUX    Tcinb                 0.335   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X93Y19.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.C5      net (fanout=2)        0.538   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X93Y19.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X93Y19.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y20.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y20.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.A5      net (fanout=2)        0.379   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X93Y20.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.B4      net (fanout=2)        0.566   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X93Y20.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.C5      net (fanout=2)        0.542   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X93Y20.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.D3      net (fanout=2)        0.446   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X93Y20.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y21.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y21.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X93Y21.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.B1      net (fanout=2)        0.710   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X93Y21.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X93Y21.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.D5      net (fanout=2)        0.383   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X93Y21.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y22.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y22.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.A5      net (fanout=2)        0.377   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X93Y22.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.B1      net (fanout=2)        0.710   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X93Y22.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X93Y22.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.D3      net (fanout=2)        0.445   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X93Y22.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y23.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y23.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X93Y23.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X93Y23.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X93Y23.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X91Y39.C6      net (fanout=2)        1.359   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X91Y39.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg<31>119
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X91Y44.C6      net (fanout=1)        0.699   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X91Y44.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_12_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X89Y46.DX      net (fanout=31)       0.577   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X89Y46.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_17_31
                                                       CPU/the_datapath/the_regfile/the_registers_17_31
    -------------------------------------------------  ---------------------------
    Total                                     38.590ns (19.174ns logic, 19.416ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_1_31 (SLICE_X90Y47.DX), 120259084524 paths
--------------------------------------------------------------------------------
Slack (setup path):     -30.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_1_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      39.425ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.409ns (3.490 - 3.899)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_1_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y19.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X92Y18.B6      net (fanout=19)       0.314   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X92Y18.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X93Y16.A4      net (fanout=71)       0.763   CPU/the_datapath/CycleCounter_or0000
    SLICE_X93Y16.AMUX    Topaa                 0.383   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.A5      net (fanout=1)        0.370   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X93Y16.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.B4      net (fanout=2)        0.566   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X93Y16.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X93Y16.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X93Y16.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y17.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y17.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X93Y17.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X93Y17.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.C5      net (fanout=2)        0.538   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X93Y17.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X93Y17.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y18.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y18.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.A3      net (fanout=2)        0.446   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X93Y18.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X93Y18.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X93Y18.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.D3      net (fanout=2)        0.445   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X93Y18.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y19.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y19.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.A5      net (fanout=2)        0.377   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X93Y19.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X93Y19.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.C5      net (fanout=2)        0.538   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X93Y19.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X93Y19.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y20.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y20.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.A5      net (fanout=2)        0.379   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X93Y20.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.B4      net (fanout=2)        0.566   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X93Y20.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.C5      net (fanout=2)        0.542   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X93Y20.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.D3      net (fanout=2)        0.446   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X93Y20.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y21.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y21.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X93Y21.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.B1      net (fanout=2)        0.710   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X93Y21.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X93Y21.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.D5      net (fanout=2)        0.383   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X93Y21.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y22.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y22.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.A5      net (fanout=2)        0.377   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X93Y22.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.B1      net (fanout=2)        0.710   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X93Y22.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X93Y22.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.D3      net (fanout=2)        0.445   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X93Y22.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y23.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y23.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X93Y23.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X93Y23.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X93Y23.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X91Y39.C6      net (fanout=2)        1.359   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X91Y39.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg<31>119
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X91Y44.C6      net (fanout=1)        0.699   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X91Y44.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_12_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X90Y47.DX      net (fanout=31)       0.604   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X90Y47.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_1_31
                                                       CPU/the_datapath/the_regfile/the_registers_1_31
    -------------------------------------------------  ---------------------------
    Total                                     39.425ns (19.605ns logic, 19.820ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -29.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_1_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.672ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.409ns (3.490 - 3.899)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_1_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y19.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X92Y18.B6      net (fanout=19)       0.314   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X92Y18.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X93Y16.A4      net (fanout=71)       0.763   CPU/the_datapath/CycleCounter_or0000
    SLICE_X93Y16.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.B4      net (fanout=2)        0.566   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X93Y16.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X93Y16.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X93Y16.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y17.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y17.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X93Y17.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X93Y17.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.C5      net (fanout=2)        0.538   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X93Y17.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X93Y17.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y18.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y18.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.A3      net (fanout=2)        0.446   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X93Y18.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X93Y18.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X93Y18.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.D3      net (fanout=2)        0.445   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X93Y18.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y19.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y19.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.A5      net (fanout=2)        0.377   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X93Y19.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X93Y19.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.C5      net (fanout=2)        0.538   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X93Y19.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X93Y19.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y20.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y20.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.A5      net (fanout=2)        0.379   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X93Y20.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.B4      net (fanout=2)        0.566   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X93Y20.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.C5      net (fanout=2)        0.542   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X93Y20.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.D3      net (fanout=2)        0.446   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X93Y20.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y21.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y21.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X93Y21.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.B1      net (fanout=2)        0.710   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X93Y21.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X93Y21.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.D5      net (fanout=2)        0.383   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X93Y21.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y22.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y22.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.A5      net (fanout=2)        0.377   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X93Y22.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.B1      net (fanout=2)        0.710   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X93Y22.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X93Y22.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.D3      net (fanout=2)        0.445   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X93Y22.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y23.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y23.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X93Y23.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X93Y23.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X93Y23.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X91Y39.C6      net (fanout=2)        1.359   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X91Y39.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg<31>119
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X91Y44.C6      net (fanout=1)        0.699   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X91Y44.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_12_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X90Y47.DX      net (fanout=31)       0.604   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X90Y47.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_1_31
                                                       CPU/the_datapath/the_regfile/the_registers_1_31
    -------------------------------------------------  ---------------------------
    Total                                     38.672ns (19.222ns logic, 19.450ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -29.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_1_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.617ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.409ns (3.490 - 3.899)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_1_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y19.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X92Y18.B6      net (fanout=19)       0.314   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X92Y18.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X93Y16.A4      net (fanout=71)       0.763   CPU/the_datapath/CycleCounter_or0000
    SLICE_X93Y16.AMUX    Topaa                 0.383   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.A5      net (fanout=1)        0.370   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X93Y16.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.B4      net (fanout=2)        0.566   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X93Y16.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X93Y16.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X93Y16.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y17.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y17.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X93Y17.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X93Y17.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.C5      net (fanout=2)        0.538   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X93Y17.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X93Y17.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y18.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y18.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.A3      net (fanout=2)        0.446   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X93Y18.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X93Y18.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X93Y18.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.D3      net (fanout=2)        0.445   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X93Y18.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y19.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y19.BMUX    Tcinb                 0.335   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X93Y19.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.C5      net (fanout=2)        0.538   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X93Y19.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X93Y19.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y20.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y20.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.A5      net (fanout=2)        0.379   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X93Y20.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.B4      net (fanout=2)        0.566   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X93Y20.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.C5      net (fanout=2)        0.542   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X93Y20.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.D3      net (fanout=2)        0.446   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X93Y20.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y21.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y21.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X93Y21.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.B1      net (fanout=2)        0.710   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X93Y21.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X93Y21.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.D5      net (fanout=2)        0.383   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X93Y21.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y22.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y22.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.A5      net (fanout=2)        0.377   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X93Y22.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.B1      net (fanout=2)        0.710   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X93Y22.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X93Y22.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.D3      net (fanout=2)        0.445   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X93Y22.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y23.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y23.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X93Y23.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X93Y23.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X93Y23.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X91Y39.C6      net (fanout=2)        1.359   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X91Y39.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg<31>119
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X91Y44.C6      net (fanout=1)        0.699   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X91Y44.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_12_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X90Y47.DX      net (fanout=31)       0.604   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X90Y47.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_1_31
                                                       CPU/the_datapath/the_regfile/the_registers_1_31
    -------------------------------------------------  ---------------------------
    Total                                     38.617ns (19.174ns logic, 19.443ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_15_31 (SLICE_X88Y46.DX), 120259084524 paths
--------------------------------------------------------------------------------
Slack (setup path):     -30.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_15_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      39.391ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.440ns (3.459 - 3.899)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_15_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y19.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X92Y18.B6      net (fanout=19)       0.314   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X92Y18.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X93Y16.A4      net (fanout=71)       0.763   CPU/the_datapath/CycleCounter_or0000
    SLICE_X93Y16.AMUX    Topaa                 0.383   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.A5      net (fanout=1)        0.370   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X93Y16.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.B4      net (fanout=2)        0.566   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X93Y16.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X93Y16.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X93Y16.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y17.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y17.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X93Y17.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X93Y17.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.C5      net (fanout=2)        0.538   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X93Y17.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X93Y17.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y18.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y18.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.A3      net (fanout=2)        0.446   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X93Y18.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X93Y18.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X93Y18.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.D3      net (fanout=2)        0.445   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X93Y18.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y19.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y19.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.A5      net (fanout=2)        0.377   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X93Y19.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X93Y19.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.C5      net (fanout=2)        0.538   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X93Y19.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X93Y19.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y20.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y20.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.A5      net (fanout=2)        0.379   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X93Y20.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.B4      net (fanout=2)        0.566   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X93Y20.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.C5      net (fanout=2)        0.542   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X93Y20.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.D3      net (fanout=2)        0.446   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X93Y20.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y21.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y21.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X93Y21.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.B1      net (fanout=2)        0.710   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X93Y21.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X93Y21.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.D5      net (fanout=2)        0.383   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X93Y21.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y22.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y22.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.A5      net (fanout=2)        0.377   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X93Y22.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.B1      net (fanout=2)        0.710   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X93Y22.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X93Y22.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.D3      net (fanout=2)        0.445   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X93Y22.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y23.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y23.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X93Y23.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X93Y23.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X93Y23.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X91Y39.C6      net (fanout=2)        1.359   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X91Y39.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg<31>119
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X91Y44.C6      net (fanout=1)        0.699   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X91Y44.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_12_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X88Y46.DX      net (fanout=31)       0.577   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X88Y46.CLK     Tdick                -0.005   CPU/the_datapath/the_regfile/the_registers_15_31
                                                       CPU/the_datapath/the_regfile/the_registers_15_31
    -------------------------------------------------  ---------------------------
    Total                                     39.391ns (19.598ns logic, 19.793ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -29.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_15_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.638ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.440ns (3.459 - 3.899)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_15_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y19.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X92Y18.B6      net (fanout=19)       0.314   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X92Y18.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X93Y16.A4      net (fanout=71)       0.763   CPU/the_datapath/CycleCounter_or0000
    SLICE_X93Y16.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.B4      net (fanout=2)        0.566   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X93Y16.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X93Y16.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X93Y16.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y17.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y17.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X93Y17.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X93Y17.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.C5      net (fanout=2)        0.538   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X93Y17.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X93Y17.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y18.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y18.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.A3      net (fanout=2)        0.446   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X93Y18.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X93Y18.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X93Y18.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.D3      net (fanout=2)        0.445   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X93Y18.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y19.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y19.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.A5      net (fanout=2)        0.377   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X93Y19.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X93Y19.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.C5      net (fanout=2)        0.538   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X93Y19.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X93Y19.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y20.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y20.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.A5      net (fanout=2)        0.379   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X93Y20.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.B4      net (fanout=2)        0.566   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X93Y20.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.C5      net (fanout=2)        0.542   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X93Y20.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.D3      net (fanout=2)        0.446   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X93Y20.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y21.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y21.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X93Y21.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.B1      net (fanout=2)        0.710   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X93Y21.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X93Y21.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.D5      net (fanout=2)        0.383   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X93Y21.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y22.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y22.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.A5      net (fanout=2)        0.377   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X93Y22.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.B1      net (fanout=2)        0.710   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X93Y22.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X93Y22.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.D3      net (fanout=2)        0.445   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X93Y22.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y23.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y23.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X93Y23.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X93Y23.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X93Y23.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X91Y39.C6      net (fanout=2)        1.359   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X91Y39.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg<31>119
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X91Y44.C6      net (fanout=1)        0.699   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X91Y44.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_12_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X88Y46.DX      net (fanout=31)       0.577   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X88Y46.CLK     Tdick                -0.005   CPU/the_datapath/the_regfile/the_registers_15_31
                                                       CPU/the_datapath/the_regfile/the_registers_15_31
    -------------------------------------------------  ---------------------------
    Total                                     38.638ns (19.215ns logic, 19.423ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -29.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_15_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.583ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.440ns (3.459 - 3.899)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_15_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y19.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X92Y18.B6      net (fanout=19)       0.314   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X92Y18.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X93Y16.A4      net (fanout=71)       0.763   CPU/the_datapath/CycleCounter_or0000
    SLICE_X93Y16.AMUX    Topaa                 0.383   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.A5      net (fanout=1)        0.370   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X93Y16.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.B4      net (fanout=2)        0.566   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X93Y16.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X93Y16.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y16.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X93Y16.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_31_16
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y17.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X93Y17.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X93Y17.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X93Y17.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.C5      net (fanout=2)        0.538   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X93Y17.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y17.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X93Y17.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_25_16
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y18.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X93Y18.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.A3      net (fanout=2)        0.446   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X93Y18.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X93Y18.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X93Y18.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y18.D3      net (fanout=2)        0.445   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X93Y18.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_9_16
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y19.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X93Y19.BMUX    Tcinb                 0.335   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X93Y19.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.C5      net (fanout=2)        0.538   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X93Y19.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y19.D5      net (fanout=2)        0.381   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X93Y19.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y20.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X93Y20.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.A5      net (fanout=2)        0.379   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X93Y20.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.B4      net (fanout=2)        0.566   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X93Y20.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.C5      net (fanout=2)        0.542   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X93Y20.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y20.D3      net (fanout=2)        0.446   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X93Y20.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y21.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X93Y21.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X93Y21.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.B1      net (fanout=2)        0.710   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X93Y21.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X93Y21.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y21.D5      net (fanout=2)        0.383   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X93Y21.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y22.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X93Y22.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.A5      net (fanout=2)        0.377   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X93Y22.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.B1      net (fanout=2)        0.710   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X93Y22.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X93Y22.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y22.D3      net (fanout=2)        0.445   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X93Y22.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y23.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X93Y23.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.A3      net (fanout=2)        0.442   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X93Y23.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.B4      net (fanout=2)        0.561   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X93Y23.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X93Y23.C1      net (fanout=2)        0.706   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X93Y23.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X91Y39.C6      net (fanout=2)        1.359   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X91Y39.CMUX    Tilo                  0.392   CPU/the_datapath/WriteData_Reg<31>119
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X91Y44.C6      net (fanout=1)        0.699   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X91Y44.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_12_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X88Y46.DX      net (fanout=31)       0.577   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X88Y46.CLK     Tdick                -0.005   CPU/the_datapath/the_regfile/the_registers_15_31
                                                       CPU/the_datapath/the_regfile/the_registers_15_31
    -------------------------------------------------  ---------------------------
    Total                                     38.583ns (19.167ns logic, 19.416ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_cpu_clk = PERIOD TIMEGRP "cpu_clk" TS_USER_CLK / 0.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mem_arch/icache/active_data_line_129 (SLICE_X31Y10.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.452ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/icache/first_read_1 (FF)
  Destination:          mem_arch/icache/active_data_line_129 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.486ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (0.581 - 0.547)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/icache/first_read_1 to mem_arch/icache/active_data_line_129
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y10.BQ      Tcko                  0.414   mem_arch/icache/first_read<3>
                                                       mem_arch/icache/first_read_1
    SLICE_X31Y10.B6      net (fanout=2)        0.268   mem_arch/icache/first_read<1>
    SLICE_X31Y10.CLK     Tah         (-Th)     0.196   mem_arch/icache/active_data_line<131>
                                                       mem_arch/icache/active_data_line_mux0000<129>1
                                                       mem_arch/icache/active_data_line_129
    -------------------------------------------------  ---------------------------
    Total                                      0.486ns (0.218ns logic, 0.268ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/PC_IF_RA_30 (SLICE_X66Y26.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.455ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/the_datapath/the_PC/the_pc_30 (FF)
  Destination:          CPU/the_datapath/PC_IF_RA_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.498ns (Levels of Logic = 0)
  Clock Path Skew:      0.043ns (0.173 - 0.130)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CPU/the_datapath/the_PC/the_pc_30 to CPU/the_datapath/PC_IF_RA_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y27.CQ      Tcko                  0.414   CPU/the_datapath/the_PC/the_pc<30>
                                                       CPU/the_datapath/the_PC/the_pc_30
    SLICE_X66Y26.CX      net (fanout=6)        0.302   CPU/the_datapath/the_PC/the_pc<30>
    SLICE_X66Y26.CLK     Tckdi       (-Th)     0.218   CPU/the_datapath/PC_IF_RA<31>
                                                       CPU/the_datapath/PC_IF_RA_30
    -------------------------------------------------  ---------------------------
    Total                                      0.498ns (0.196ns logic, 0.302ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/icache/active_data_line_131 (SLICE_X31Y10.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.456ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/icache/first_read_3 (FF)
  Destination:          mem_arch/icache/active_data_line_131 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.490ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (0.581 - 0.547)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/icache/first_read_3 to mem_arch/icache/active_data_line_131
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y10.DQ      Tcko                  0.414   mem_arch/icache/first_read<3>
                                                       mem_arch/icache/first_read_3
    SLICE_X31Y10.D6      net (fanout=2)        0.271   mem_arch/icache/first_read<3>
    SLICE_X31Y10.CLK     Tah         (-Th)     0.195   mem_arch/icache/active_data_line<131>
                                                       mem_arch/icache/active_data_line_mux0000<131>1
                                                       mem_arch/icache/active_data_line_131
    -------------------------------------------------  ---------------------------
    Total                                      0.490ns (0.219ns logic, 0.271ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/icache/active_data_line_130 (SLICE_X31Y10.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.462ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/icache/first_read_2 (FF)
  Destination:          mem_arch/icache/active_data_line_130 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.496ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (0.581 - 0.547)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/icache/first_read_2 to mem_arch/icache/active_data_line_130
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y10.CQ      Tcko                  0.414   mem_arch/icache/first_read<3>
                                                       mem_arch/icache/first_read_2
    SLICE_X31Y10.C6      net (fanout=2)        0.277   mem_arch/icache/first_read<2>
    SLICE_X31Y10.CLK     Tah         (-Th)     0.195   mem_arch/icache/active_data_line<131>
                                                       mem_arch/icache/active_data_line_mux0000<130>1
                                                       mem_arch/icache/active_data_line_130
    -------------------------------------------------  ---------------------------
    Total                                      0.496ns (0.219ns logic, 0.277ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/icache/active_data_line_251 (SLICE_X34Y23.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.462ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/icache/first_read_123 (FF)
  Destination:          mem_arch/icache/active_data_line_251 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.516ns (Levels of Logic = 1)
  Clock Path Skew:      0.054ns (0.597 - 0.543)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/icache/first_read_123 to mem_arch/icache/active_data_line_251
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y24.DQ      Tcko                  0.433   mem_arch/icache/first_read<123>
                                                       mem_arch/icache/first_read_123
    SLICE_X34Y23.D6      net (fanout=2)        0.278   mem_arch/icache/first_read<123>
    SLICE_X34Y23.CLK     Tah         (-Th)     0.195   mem_arch/icache/active_data_line<251>
                                                       mem_arch/icache/active_data_line_mux0000<251>1
                                                       mem_arch/icache/active_data_line_251
    -------------------------------------------------  ---------------------------
    Total                                      0.516ns (0.238ns logic, 0.278ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/icache/active_data_line_153 (SLICE_X35Y11.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.462ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/icache/first_read_25 (FF)
  Destination:          mem_arch/icache/active_data_line_153 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.488ns (Levels of Logic = 1)
  Clock Path Skew:      0.026ns (0.547 - 0.521)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/icache/first_read_25 to mem_arch/icache/active_data_line_153
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y11.BQ      Tcko                  0.414   mem_arch/icache/first_read<27>
                                                       mem_arch/icache/first_read_25
    SLICE_X35Y11.B6      net (fanout=2)        0.270   mem_arch/icache/first_read<25>
    SLICE_X35Y11.CLK     Tah         (-Th)     0.196   mem_arch/icache/active_data_line<155>
                                                       mem_arch/icache/active_data_line_mux0000<153>1
                                                       mem_arch/icache/active_data_line_153
    -------------------------------------------------  ---------------------------
    Total                                      0.488ns (0.218ns logic, 0.270ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/icache/active_data_line_190 (SLICE_X34Y12.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.468ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/icache/first_read_62 (FF)
  Destination:          mem_arch/icache/active_data_line_190 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.520ns (Levels of Logic = 1)
  Clock Path Skew:      0.052ns (0.579 - 0.527)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/icache/first_read_62 to mem_arch/icache/active_data_line_190
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y12.CQ      Tcko                  0.433   mem_arch/icache/first_read<63>
                                                       mem_arch/icache/first_read_62
    SLICE_X34Y12.C6      net (fanout=2)        0.282   mem_arch/icache/first_read<62>
    SLICE_X34Y12.CLK     Tah         (-Th)     0.195   mem_arch/icache/active_data_line<191>
                                                       mem_arch/icache/active_data_line_mux0000<190>1
                                                       mem_arch/icache/active_data_line_190
    -------------------------------------------------  ---------------------------
    Total                                      0.520ns (0.238ns logic, 0.282ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/icache/active_data_line_146 (SLICE_X31Y14.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.469ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/icache/first_read_18 (FF)
  Destination:          mem_arch/icache/active_data_line_146 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.040ns (0.604 - 0.564)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/icache/first_read_18 to mem_arch/icache/active_data_line_146
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y13.CQ      Tcko                  0.433   mem_arch/icache/first_read<19>
                                                       mem_arch/icache/first_read_18
    SLICE_X31Y14.C6      net (fanout=2)        0.271   mem_arch/icache/first_read<18>
    SLICE_X31Y14.CLK     Tah         (-Th)     0.195   mem_arch/icache/active_data_line<147>
                                                       mem_arch/icache/active_data_line_mux0000<146>1
                                                       mem_arch/icache/active_data_line_146
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.238ns logic, 0.271ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/icache/active_data_line_225 (SLICE_X31Y21.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.471ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/icache/first_read_97 (FF)
  Destination:          mem_arch/icache/active_data_line_225 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.486ns (Levels of Logic = 1)
  Clock Path Skew:      0.015ns (0.156 - 0.141)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/icache/first_read_97 to mem_arch/icache/active_data_line_225
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y23.BQ      Tcko                  0.414   mem_arch/icache/first_read<99>
                                                       mem_arch/icache/first_read_97
    SLICE_X31Y21.B6      net (fanout=2)        0.268   mem_arch/icache/first_read<97>
    SLICE_X31Y21.CLK     Tah         (-Th)     0.196   mem_arch/icache/active_data_line<227>
                                                       mem_arch/icache/active_data_line_mux0000<225>1
                                                       mem_arch/icache/active_data_line_225
    -------------------------------------------------  ---------------------------
    Total                                      0.486ns (0.218ns logic, 0.268ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Paths for end point rst_sr_1 (SLICE_X64Y30.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.483ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sr_0 (FF)
  Destination:          rst_sr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.483ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: rst_sr_0 to rst_sr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y30.AQ      Tcko                  0.433   rst_sr<2>
                                                       rst_sr_0
    SLICE_X64Y30.BX      net (fanout=2)        0.292   rst_sr<0>
    SLICE_X64Y30.CLK     Tckdi       (-Th)     0.242   rst_sr<2>
                                                       rst_sr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.483ns (0.191ns logic, 0.292ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cpu_clk = PERIOD TIMEGRP "cpu_clk" TS_USER_CLK / 0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKAL
  Logical resource: CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKAL
  Location pin: RAMB36_X3Y4.CLKARDCLKL
  Clock network: cpu_clk_g
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKAU
  Logical resource: CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKAU
  Location pin: RAMB36_X3Y4.CLKARDCLKU
  Clock network: cpu_clk_g
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKBL
  Logical resource: CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKBL
  Location pin: RAMB36_X3Y4.CLKBWRCLKL
  Clock network: cpu_clk_g
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk200 = PERIOD TIMEGRP "clk200" TS_USER_CLK / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 24 paths analyzed, 24 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12 (SLICE_X47Y65.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.431ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.397ns (Levels of Logic = 0)
  Clock Path Skew:      -0.062ns (1.167 - 1.229)
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y65.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11
    SLICE_X47Y65.AX      net (fanout=1)        0.955   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
    SLICE_X47Y65.CLK     Tdick                -0.008   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12
    -------------------------------------------------  ---------------------------
    Total                                      1.397ns (0.442ns logic, 0.955ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22 (SLICE_X36Y69.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.284ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y69.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21
    SLICE_X36Y69.CX      net (fanout=1)        0.818   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<21>
    SLICE_X36Y69.CLK     Tdick                -0.005   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22
    -------------------------------------------------  ---------------------------
    Total                                      1.284ns (0.466ns logic, 0.818ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18 (SLICE_X44Y68.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.280ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y68.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17
    SLICE_X44Y68.CX      net (fanout=1)        0.814   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<17>
    SLICE_X44Y68.CLK     Tdick                -0.005   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18
    -------------------------------------------------  ---------------------------
    Total                                      1.280ns (0.466ns logic, 0.814ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2 (SLICE_X56Y64.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.280ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y64.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<3>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1
    SLICE_X56Y64.CX      net (fanout=1)        0.814   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<1>
    SLICE_X56Y64.CLK     Tdick                -0.005   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<3>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2
    -------------------------------------------------  ---------------------------
    Total                                      1.280ns (0.466ns logic, 0.814ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6 (SLICE_X56Y65.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.280ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y65.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5
    SLICE_X56Y65.CX      net (fanout=1)        0.814   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<5>
    SLICE_X56Y65.CLK     Tdick                -0.005   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6
    -------------------------------------------------  ---------------------------
    Total                                      1.280ns (0.466ns logic, 0.814ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10 (SLICE_X54Y65.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.275ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y65.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9
    SLICE_X54Y65.CX      net (fanout=1)        0.821   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<9>
    SLICE_X54Y65.CLK     Tdick                 0.004   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10
    -------------------------------------------------  ---------------------------
    Total                                      1.275ns (0.454ns logic, 0.821ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16 (SLICE_X44Y68.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.079ns (Levels of Logic = 0)
  Clock Path Skew:      -0.042ns (0.472 - 0.514)
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y65.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15
    SLICE_X44Y68.AX      net (fanout=1)        0.641   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
    SLICE_X44Y68.CLK     Tdick                -0.012   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16
    -------------------------------------------------  ---------------------------
    Total                                      1.079ns (0.438ns logic, 0.641ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20 (SLICE_X36Y69.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_19 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.071ns (Levels of Logic = 0)
  Clock Path Skew:      -0.015ns (0.492 - 0.507)
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_19 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y68.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_19
    SLICE_X36Y69.AX      net (fanout=1)        0.612   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
    SLICE_X36Y69.CLK     Tdick                -0.012   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20
    -------------------------------------------------  ---------------------------
    Total                                      1.071ns (0.459ns logic, 0.612ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_24 (SLICE_X30Y68.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_24 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.090ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.540 - 0.529)
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y69.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23
    SLICE_X30Y68.AX      net (fanout=1)        0.631   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
    SLICE_X30Y68.CLK     Tdick                -0.012   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<24>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_24
    -------------------------------------------------  ---------------------------
    Total                                      1.090ns (0.459ns logic, 0.631ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8 (SLICE_X54Y65.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.892ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.983ns (Levels of Logic = 0)
  Clock Path Skew:      -0.015ns (0.454 - 0.469)
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y65.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7
    SLICE_X54Y65.AX      net (fanout=1)        0.520   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
    SLICE_X54Y65.CLK     Tdick                -0.008   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8
    -------------------------------------------------  ---------------------------
    Total                                      0.983ns (0.463ns logic, 0.520ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk200 = PERIOD TIMEGRP "clk200" TS_USER_CLK / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13 (SLICE_X47Y65.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y65.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12
    SLICE_X47Y65.BX      net (fanout=1)        0.282   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<12>
    SLICE_X47Y65.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1 (SLICE_X56Y64.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_0 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_0 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y64.AQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<3>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_0
    SLICE_X56Y64.BX      net (fanout=1)        0.285   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<0>
    SLICE_X56Y64.CLK     Tckdi       (-Th)     0.242   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<3>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.191ns logic, 0.285ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5 (SLICE_X56Y65.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y65.AQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4
    SLICE_X56Y65.BX      net (fanout=1)        0.285   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<4>
    SLICE_X56Y65.CLK     Tckdi       (-Th)     0.242   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.191ns logic, 0.285ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15 (SLICE_X47Y65.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.477ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.477ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y65.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14
    SLICE_X47Y65.DX      net (fanout=1)        0.282   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<14>
    SLICE_X47Y65.CLK     Tckdi       (-Th)     0.219   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15
    -------------------------------------------------  ---------------------------
    Total                                      0.477ns (0.195ns logic, 0.282ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21 (SLICE_X36Y69.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.479ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.479ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y69.AQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20
    SLICE_X36Y69.BX      net (fanout=1)        0.288   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<20>
    SLICE_X36Y69.CLK     Tckdi       (-Th)     0.242   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21
    -------------------------------------------------  ---------------------------
    Total                                      0.479ns (0.191ns logic, 0.288ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17 (SLICE_X44Y68.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.479ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.479ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y68.AQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16
    SLICE_X44Y68.BX      net (fanout=1)        0.288   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<16>
    SLICE_X44Y68.CLK     Tckdi       (-Th)     0.242   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17
    -------------------------------------------------  ---------------------------
    Total                                      0.479ns (0.191ns logic, 0.288ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23 (SLICE_X36Y69.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.484ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.484ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y69.CQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22
    SLICE_X36Y69.DX      net (fanout=1)        0.281   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<22>
    SLICE_X36Y69.CLK     Tckdi       (-Th)     0.230   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23
    -------------------------------------------------  ---------------------------
    Total                                      0.484ns (0.203ns logic, 0.281ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_19 (SLICE_X44Y68.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.484ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.484ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y68.CQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18
    SLICE_X44Y68.DX      net (fanout=1)        0.281   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<18>
    SLICE_X44Y68.CLK     Tckdi       (-Th)     0.230   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_19
    -------------------------------------------------  ---------------------------
    Total                                      0.484ns (0.203ns logic, 0.281ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7 (SLICE_X56Y65.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.484ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.484ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y65.CQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6
    SLICE_X56Y65.DX      net (fanout=1)        0.281   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<6>
    SLICE_X56Y65.CLK     Tckdi       (-Th)     0.230   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7
    -------------------------------------------------  ---------------------------
    Total                                      0.484ns (0.203ns logic, 0.281ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9 (SLICE_X54Y65.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.486ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.486ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y65.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8
    SLICE_X54Y65.BX      net (fanout=1)        0.303   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<8>
    SLICE_X54Y65.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9
    -------------------------------------------------  ---------------------------
    Total                                      0.486ns (0.183ns logic, 0.303ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk200 = PERIOD TIMEGRP "clk200" TS_USER_CLK / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: clk200_buf/I0
  Logical resource: clk200_buf/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: clk200
--------------------------------------------------------------------------------
Slack: 3.946ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>/SR
  Logical resource: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12/SR
  Location pin: SLICE_X47Y65.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/locked_inv
--------------------------------------------------------------------------------
Slack: 3.946ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>/SR
  Logical resource: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12/SR
  Location pin: SLICE_X47Y65.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/locked_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk0 = PERIOD TIMEGRP "clk0" TS_USER_CLK / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4038 paths analyzed, 2424 endpoints analyzed, 3 failing endpoints
 3 timing errors detected. (3 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.741ns.
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/phy_init_done_r (SLICE_X57Y101.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -1.741ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/phy_init_done_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.926ns (Levels of Logic = 0)
  Clock Path Skew:      -0.573ns (3.326 - 3.899)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/phy_init_done_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y19.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X57Y101.DX     net (fanout=19)       5.453   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X57Y101.CLK    Tdick                 0.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/phy_init_done_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/phy_init_done_r
    -------------------------------------------------  ---------------------------
    Total                                      5.926ns (0.473ns logic, 5.453ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_7 (SLICE_X25Y83.DX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.916ns (Levels of Logic = 1)
  Clock Path Skew:      -0.193ns (3.397 - 3.590)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y88.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X12Y108.B6     net (fanout=32)       2.244   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
    SLICE_X12Y108.B      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<56>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_rise1
    SLICE_X25Y83.DX      net (fanout=2)        2.105   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<56>
    SLICE_X25Y83.CLK     Tdick                 0.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_7
    -------------------------------------------------  ---------------------------
    Total                                      4.916ns (0.567ns logic, 4.349ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.683ns (Levels of Logic = 1)
  Clock Path Skew:      -0.390ns (1.293 - 1.683)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y134.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X12Y108.B5     net (fanout=2)        2.032   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_rise
    SLICE_X12Y108.B      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<56>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_rise1
    SLICE_X25Y83.DX      net (fanout=2)        2.105   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<56>
    SLICE_X25Y83.CLK     Tdick                 0.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_7
    -------------------------------------------------  ---------------------------
    Total                                      4.683ns (0.546ns logic, 4.137ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.585ns (Levels of Logic = 1)
  Clock Path Skew:      -0.390ns (1.293 - 1.683)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y134.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X12Y108.B4     net (fanout=2)        1.934   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg2a_out_rise
    SLICE_X12Y108.B      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<56>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_rise1
    SLICE_X25Y83.DX      net (fanout=2)        2.105   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<56>
    SLICE_X25Y83.CLK     Tdick                 0.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_7
    -------------------------------------------------  ---------------------------
    Total                                      4.585ns (0.546ns logic, 4.039ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt (OLOGIC_X0Y233.D1), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.921ns (Levels of Logic = 1)
  Clock Path Skew:      0.028ns (3.599 - 3.571)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y104.BQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren
    SLICE_X21Y98.B3      net (fanout=2)        2.073   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren
    SLICE_X21Y98.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_disable_r<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/odt_01
    OLOGIC_X0Y233.D1     net (fanout=1)        1.870   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/odt
    OLOGIC_X0Y233.CLK    Todck                 0.434   DDR2_ODT_OBUF
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt
    -------------------------------------------------  ---------------------------
    Total                                      4.921ns (0.978ns logic, 3.943ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.543ns (Levels of Logic = 1)
  Clock Path Skew:      -0.069ns (3.599 - 3.668)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y74.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X21Y98.B6      net (fanout=155)      1.674   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X21Y98.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_disable_r<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/odt_01
    OLOGIC_X0Y233.D1     net (fanout=1)        1.870   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/odt
    OLOGIC_X0Y233.CLK    Todck                 0.434   DDR2_ODT_OBUF
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt
    -------------------------------------------------  ---------------------------
    Total                                      4.543ns (0.999ns logic, 3.544ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.772ns (Levels of Logic = 1)
  Clock Path Skew:      0.032ns (0.716 - 0.684)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y104.CQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren
    SLICE_X21Y98.B2      net (fanout=2)        0.924   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren
    SLICE_X21Y98.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_disable_r<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/odt_01
    OLOGIC_X0Y233.D1     net (fanout=1)        1.870   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/odt
    OLOGIC_X0Y233.CLK    Todck                 0.434   DDR2_ODT_OBUF
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt
    -------------------------------------------------  ---------------------------
    Total                                      3.772ns (0.978ns logic, 2.794ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r_2 (SLICE_X52Y111.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.529ns (Levels of Logic = 1)
  Clock Path Skew:      -0.291ns (1.190 - 1.481)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y122.BQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
    SLICE_X40Y112.A4     net (fanout=32)       2.028   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
    SLICE_X40Y112.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0002
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out21
    SLICE_X52Y111.SR     net (fanout=3)        1.410   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0002
    SLICE_X52Y111.CLK    Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r_2
    -------------------------------------------------  ---------------------------
    Total                                      4.529ns (1.091ns logic, 3.438ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.269ns (Levels of Logic = 1)
  Clock Path Skew:      -0.310ns (1.190 - 1.500)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y121.CQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
    SLICE_X40Y112.A5     net (fanout=32)       1.768   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
    SLICE_X40Y112.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0002
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out21
    SLICE_X52Y111.SR     net (fanout=3)        1.410   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0002
    SLICE_X52Y111.CLK    Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r_2
    -------------------------------------------------  ---------------------------
    Total                                      4.269ns (1.091ns logic, 3.178ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.971ns (Levels of Logic = 1)
  Clock Path Skew:      -0.278ns (1.190 - 1.468)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y123.AQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1
    SLICE_X40Y112.A6     net (fanout=33)       1.470   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1
    SLICE_X40Y112.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0002
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out21
    SLICE_X52Y111.SR     net (fanout=3)        1.410   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0002
    SLICE_X52Y111.CLK    Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r_2
    -------------------------------------------------  ---------------------------
    Total                                      3.971ns (1.091ns logic, 2.880ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r_1 (SLICE_X52Y111.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.526ns (Levels of Logic = 1)
  Clock Path Skew:      -0.291ns (1.190 - 1.481)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y122.BQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
    SLICE_X40Y112.A4     net (fanout=32)       2.028   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
    SLICE_X40Y112.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0002
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out21
    SLICE_X52Y111.SR     net (fanout=3)        1.410   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0002
    SLICE_X52Y111.CLK    Tsrck                 0.544   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r_1
    -------------------------------------------------  ---------------------------
    Total                                      4.526ns (1.088ns logic, 3.438ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.266ns (Levels of Logic = 1)
  Clock Path Skew:      -0.310ns (1.190 - 1.500)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y121.CQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
    SLICE_X40Y112.A5     net (fanout=32)       1.768   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
    SLICE_X40Y112.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0002
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out21
    SLICE_X52Y111.SR     net (fanout=3)        1.410   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0002
    SLICE_X52Y111.CLK    Tsrck                 0.544   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r_1
    -------------------------------------------------  ---------------------------
    Total                                      4.266ns (1.088ns logic, 3.178ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.968ns (Levels of Logic = 1)
  Clock Path Skew:      -0.278ns (1.190 - 1.468)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y123.AQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1
    SLICE_X40Y112.A6     net (fanout=33)       1.470   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1
    SLICE_X40Y112.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0002
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out21
    SLICE_X52Y111.SR     net (fanout=3)        1.410   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0002
    SLICE_X52Y111.CLK    Tsrck                 0.544   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r_1
    -------------------------------------------------  ---------------------------
    Total                                      3.968ns (1.088ns logic, 2.880ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r_0 (SLICE_X52Y111.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.523ns (Levels of Logic = 1)
  Clock Path Skew:      -0.291ns (1.190 - 1.481)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y122.BQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
    SLICE_X40Y112.A4     net (fanout=32)       2.028   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
    SLICE_X40Y112.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0002
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out21
    SLICE_X52Y111.SR     net (fanout=3)        1.410   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0002
    SLICE_X52Y111.CLK    Tsrck                 0.541   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r_0
    -------------------------------------------------  ---------------------------
    Total                                      4.523ns (1.085ns logic, 3.438ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.263ns (Levels of Logic = 1)
  Clock Path Skew:      -0.310ns (1.190 - 1.500)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y121.CQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
    SLICE_X40Y112.A5     net (fanout=32)       1.768   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
    SLICE_X40Y112.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0002
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out21
    SLICE_X52Y111.SR     net (fanout=3)        1.410   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0002
    SLICE_X52Y111.CLK    Tsrck                 0.541   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r_0
    -------------------------------------------------  ---------------------------
    Total                                      4.263ns (1.085ns logic, 3.178ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.965ns (Levels of Logic = 1)
  Clock Path Skew:      -0.278ns (1.190 - 1.468)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y123.AQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1
    SLICE_X40Y112.A6     net (fanout=33)       1.470   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1
    SLICE_X40Y112.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0002
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out21
    SLICE_X52Y111.SR     net (fanout=3)        1.410   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0002
    SLICE_X52Y111.CLK    Tsrck                 0.541   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r_0
    -------------------------------------------------  ---------------------------
    Total                                      3.965ns (1.085ns logic, 2.880ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAMB36_X1Y10.DIBDIL9), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_62 (FF)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.748ns (Levels of Logic = 0)
  Clock Path Skew:      -0.054ns (1.487 - 1.541)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_62 to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X10Y112.CQ        Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall<63>
                                                          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_62
    RAMB36_X1Y10.DIBDIL9    net (fanout=1)        3.956   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall<62>
    RAMB36_X1Y10.CLKBWRCLKL Trdck_DI              0.342   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    ----------------------------------------------------  ---------------------------
    Total                                         4.748ns (0.792ns logic, 3.956ns route)
                                                          (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_54 (SLICE_X12Y109.AX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_54 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.571ns (Levels of Logic = 1)
  Clock Path Skew:      -0.092ns (3.498 - 3.590)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y88.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel
    SLICE_X10Y120.C4     net (fanout=32)       3.153   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<6>
    SLICE_X10Y120.C      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<54>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/rd_data_rise1
    SLICE_X12Y109.AX     net (fanout=2)        0.865   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<54>
    SLICE_X12Y109.CLK    Tdick                -0.012   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_54
    -------------------------------------------------  ---------------------------
    Total                                      4.571ns (0.553ns logic, 4.018ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_54 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.695ns (Levels of Logic = 1)
  Clock Path Skew:      -0.253ns (1.394 - 1.647)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y133.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X10Y120.C6     net (fanout=2)        1.277   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/stg2a_out_rise
    SLICE_X10Y120.C      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<54>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/rd_data_rise1
    SLICE_X12Y109.AX     net (fanout=2)        0.865   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<54>
    SLICE_X12Y109.CLK    Tdick                -0.012   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_54
    -------------------------------------------------  ---------------------------
    Total                                      2.695ns (0.553ns logic, 2.142ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_54 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.642ns (Levels of Logic = 1)
  Clock Path Skew:      -0.253ns (1.394 - 1.647)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y133.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X10Y120.C5     net (fanout=2)        1.224   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/stg3b_out_rise
    SLICE_X10Y120.C      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<54>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/rd_data_rise1
    SLICE_X12Y109.AX     net (fanout=2)        0.865   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<54>
    SLICE_X12Y109.CLK    Tdick                -0.012   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_54
    -------------------------------------------------  ---------------------------
    Total                                      2.642ns (0.553ns logic, 2.089ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0]..u_ff_cs_n (OLOGIC_X0Y231.D1), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0]..u_ff_cs_n (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.567ns (Levels of Logic = 1)
  Clock Path Skew:      -0.071ns (3.597 - 3.668)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0]..u_ff_cs_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y74.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X7Y98.D6       net (fanout=155)      2.209   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X7Y98.D        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/cs_n_mux
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/cs_n_mux_0_mux00001
    OLOGIC_X0Y231.D1     net (fanout=1)        1.359   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/cs_n_mux
    OLOGIC_X0Y231.CLK    Todck                 0.434   DDR2_CS_B_OBUF
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0]..u_ff_cs_n
    -------------------------------------------------  ---------------------------
    Total                                      4.567ns (0.999ns logic, 3.568ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_n_r1_0 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0]..u_ff_cs_n (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.714ns (Levels of Logic = 1)
  Clock Path Skew:      0.099ns (0.714 - 0.615)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_n_r1_0 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0]..u_ff_cs_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y101.DQ     Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_n_r1<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_n_r1_0
    SLICE_X7Y98.D5       net (fanout=2)        1.356   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_n_r1<0>
    SLICE_X7Y98.D        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/cs_n_mux
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/cs_n_mux_0_mux00001
    OLOGIC_X0Y231.D1     net (fanout=1)        1.359   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/cs_n_mux
    OLOGIC_X0Y231.CLK    Todck                 0.434   DDR2_CS_B_OBUF
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0]..u_ff_cs_n
    -------------------------------------------------  ---------------------------
    Total                                      3.714ns (0.999ns logic, 2.715ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.397ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_disable_r_0 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0]..u_ff_cs_n (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.580ns (Levels of Logic = 1)
  Clock Path Skew:      0.087ns (1.493 - 1.406)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_disable_r_0 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0]..u_ff_cs_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y98.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_disable_r<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_disable_r_0
    SLICE_X7Y98.D2       net (fanout=2)        1.243   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_disable_r<0>
    SLICE_X7Y98.D        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/cs_n_mux
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/cs_n_mux_0_mux00001
    OLOGIC_X0Y231.D1     net (fanout=1)        1.359   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/cs_n_mux
    OLOGIC_X0Y231.CLK    Todck                 0.434   DDR2_CS_B_OBUF
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0]..u_ff_cs_n
    -------------------------------------------------  ---------------------------
    Total                                      3.580ns (0.978ns logic, 2.602ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAMB36_X1Y9.DIBDIU13), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_63 (FF)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.746ns (Levels of Logic = 0)
  Clock Path Skew:      -0.024ns (1.487 - 1.511)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_63 to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X13Y112.DQ       Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise<63>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_63
    RAMB36_X1Y9.DIBDIU13   net (fanout=1)        3.954   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise<63>
    RAMB36_X1Y9.CLKBWRCLKU Trdck_DI              0.342   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                         mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    ---------------------------------------------------  ---------------------------
    Total                                        4.746ns (0.792ns logic, 3.954ns route)
                                                         (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk0 = PERIOD TIMEGRP "clk0" TS_USER_CLK / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X44Y77.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[19].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.478ns (Levels of Logic = 1)
  Clock Path Skew:      0.234ns (3.531 - 3.297)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[19].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y78.DQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<19>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[19].u_ff_gate_dly
    SLICE_X44Y77.C6      net (fanout=1)        0.262   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<19>
    SLICE_X44Y77.CLK     Tah         (-Th)     0.217   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.478ns (0.216ns logic, 0.262ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X64Y55.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.083ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[3].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.575ns (Levels of Logic = 1)
  Clock Path Skew:      0.250ns (3.595 - 3.345)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[3].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y56.DQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[3].u_ff_gate_dly
    SLICE_X64Y55.A5      net (fanout=1)        0.361   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<3>
    SLICE_X64Y55.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.575ns (0.214ns logic, 0.361ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X68Y92.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.095ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[38].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.582ns (Levels of Logic = 1)
  Clock Path Skew:      0.245ns (3.499 - 3.254)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[38].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y91.CQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<39>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[38].u_ff_gate_dly
    SLICE_X68Y92.A5      net (fanout=1)        0.368   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<38>
    SLICE_X68Y92.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.582ns (0.214ns logic, 0.368ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X92Y80.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.595ns (Levels of Logic = 1)
  Clock Path Skew:      0.241ns (3.662 - 3.421)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y78.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly
    SLICE_X92Y80.A6      net (fanout=1)        0.400   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<4>
    SLICE_X92Y80.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      0.595ns (0.195ns logic, 0.400ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X68Y92.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.132ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[39].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.619ns (Levels of Logic = 1)
  Clock Path Skew:      0.245ns (3.499 - 3.254)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[39].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y91.DQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<39>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[39].u_ff_gate_dly
    SLICE_X68Y92.A6      net (fanout=1)        0.405   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<39>
    SLICE_X68Y92.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.619ns (0.214ns logic, 0.405ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_r_0 (SLICE_X36Y55.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.139ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_0 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_r_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.647ns (Levels of Logic = 0)
  Clock Path Skew:      0.266ns (3.650 - 3.384)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_0 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y58.AQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_0
    SLICE_X36Y55.DX      net (fanout=2)        0.444   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel<0>
    SLICE_X36Y55.CLK     Tckdi       (-Th)     0.230   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_r<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_r_0
    -------------------------------------------------  ---------------------------
    Total                                      0.647ns (0.203ns logic, 0.444ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X44Y91.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.167ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.629ns (Levels of Logic = 1)
  Clock Path Skew:      0.220ns (3.510 - 3.290)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y91.DQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly
    SLICE_X44Y91.A6      net (fanout=1)        0.434   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<4>
    SLICE_X44Y91.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      0.629ns (0.195ns logic, 0.434ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X92Y80.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.210ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.704ns (Levels of Logic = 1)
  Clock Path Skew:      0.252ns (3.662 - 3.410)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y79.CQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly
    SLICE_X92Y80.A4      net (fanout=1)        0.490   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<2>
    SLICE_X92Y80.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      0.704ns (0.214ns logic, 0.490ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X44Y91.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.212ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.704ns (Levels of Logic = 1)
  Clock Path Skew:      0.250ns (3.510 - 3.260)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y90.CQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly
    SLICE_X44Y91.A4      net (fanout=1)        0.490   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<2>
    SLICE_X44Y91.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      0.704ns (0.214ns logic, 0.490ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X64Y48.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.214ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[23].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.709ns (Levels of Logic = 1)
  Clock Path Skew:      0.253ns (3.580 - 3.327)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[23].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y47.DQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<23>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[23].u_ff_gate_dly
    SLICE_X64Y48.B5      net (fanout=1)        0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<23>
    SLICE_X64Y48.CLK     Tah         (-Th)     0.222   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.709ns (0.192ns logic, 0.517ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk0 = PERIOD TIMEGRP "clk0" TS_USER_CLK / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.450ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.275ns (Torpwh)
  Physical resource: DDR2_CS_B_OBUF/REV
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0]..u_ff_cs_n/REV
  Location pin: OLOGIC_X0Y231.REV
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r<24>
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_oddr_dqs/N2/SR
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_tri_state_dqs/N0/SR
  Location pin: OLOGIC_X0Y96.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r_24_1
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_oddr_dqs/N3/SR
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_tri_state_dqs/N1/SR
  Location pin: OLOGIC_X0Y58.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r_24_1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk90 = PERIOD TIMEGRP "clk90" TS_USER_CLK / 2 PHASE 1.25 
ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 926 paths analyzed, 790 endpoints analyzed, 274 failing endpoints
 274 timing errors detected. (274 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.328ns.
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_88 (SLICE_X23Y74.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_88 (FF)
  Requirement:          1.250ns
  Data Path Delay:      2.320ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.270ns (3.398 - 3.668)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_88
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y74.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X16Y75.C6      net (fanout=155)      0.541   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X16Y75.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<76>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<100>11
    SLICE_X23Y74.SR      net (fanout=6)        0.667   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2
    SLICE_X23Y74.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<88>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_88
    -------------------------------------------------  ---------------------------
    Total                                      2.320ns (1.112ns logic, 1.208ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_0 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_88 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.668ns (Levels of Logic = 1)
  Clock Path Skew:      -0.099ns (1.294 - 1.393)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_0 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_88
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y84.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_0
    SLICE_X16Y75.C5      net (fanout=1)        0.910   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<0>
    SLICE_X16Y75.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<76>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<100>11
    SLICE_X23Y74.SR      net (fanout=6)        0.667   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2
    SLICE_X23Y74.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<88>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_88
    -------------------------------------------------  ---------------------------
    Total                                      2.668ns (1.091ns logic, 1.577ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_72 (SLICE_X23Y74.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_72 (FF)
  Requirement:          1.250ns
  Data Path Delay:      2.318ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.270ns (3.398 - 3.668)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_72
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y74.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X16Y75.C6      net (fanout=155)      0.541   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X16Y75.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<76>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<100>11
    SLICE_X23Y74.SR      net (fanout=6)        0.667   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2
    SLICE_X23Y74.CLK     Tsrck                 0.545   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<88>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_72
    -------------------------------------------------  ---------------------------
    Total                                      2.318ns (1.110ns logic, 1.208ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_0 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_72 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.666ns (Levels of Logic = 1)
  Clock Path Skew:      -0.099ns (1.294 - 1.393)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_0 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_72
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y84.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_0
    SLICE_X16Y75.C5      net (fanout=1)        0.910   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<0>
    SLICE_X16Y75.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<76>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<100>11
    SLICE_X23Y74.SR      net (fanout=6)        0.667   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2
    SLICE_X23Y74.CLK     Tsrck                 0.545   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<88>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_72
    -------------------------------------------------  ---------------------------
    Total                                      2.666ns (1.089ns logic, 1.577ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_78 (SLICE_X17Y73.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_78 (FF)
  Requirement:          1.250ns
  Data Path Delay:      2.265ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.244ns (3.424 - 3.668)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_78
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y74.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X15Y76.D6      net (fanout=155)      0.664   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X15Y76.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<71>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<101>11
    SLICE_X17Y73.SR      net (fanout=16)       0.489   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01
    SLICE_X17Y73.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<79>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_78
    -------------------------------------------------  ---------------------------
    Total                                      2.265ns (1.112ns logic, 1.153ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_78 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.521ns (Levels of Logic = 1)
  Clock Path Skew:      -0.102ns (1.320 - 1.422)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_78
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y84.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1
    SLICE_X15Y76.D5      net (fanout=1)        0.941   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<1>
    SLICE_X15Y76.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<71>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<101>11
    SLICE_X17Y73.SR      net (fanout=16)       0.489   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01
    SLICE_X17Y73.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<79>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_78
    -------------------------------------------------  ---------------------------
    Total                                      2.521ns (1.091ns logic, 1.430ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_79 (SLICE_X17Y73.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_79 (FF)
  Requirement:          1.250ns
  Data Path Delay:      2.265ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.244ns (3.424 - 3.668)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_79
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y74.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X15Y76.D6      net (fanout=155)      0.664   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X15Y76.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<71>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<101>11
    SLICE_X17Y73.SR      net (fanout=16)       0.489   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01
    SLICE_X17Y73.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<79>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_79
    -------------------------------------------------  ---------------------------
    Total                                      2.265ns (1.112ns logic, 1.153ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_79 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.521ns (Levels of Logic = 1)
  Clock Path Skew:      -0.102ns (1.320 - 1.422)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_79
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y84.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1
    SLICE_X15Y76.D5      net (fanout=1)        0.941   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<1>
    SLICE_X15Y76.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<71>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<101>11
    SLICE_X17Y73.SR      net (fanout=16)       0.489   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01
    SLICE_X17Y73.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<79>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_79
    -------------------------------------------------  ---------------------------
    Total                                      2.521ns (1.091ns logic, 1.430ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_77 (SLICE_X17Y73.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_77 (FF)
  Requirement:          1.250ns
  Data Path Delay:      2.263ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.244ns (3.424 - 3.668)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_77
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y74.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X15Y76.D6      net (fanout=155)      0.664   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X15Y76.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<71>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<101>11
    SLICE_X17Y73.SR      net (fanout=16)       0.489   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01
    SLICE_X17Y73.CLK     Tsrck                 0.545   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<79>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_77
    -------------------------------------------------  ---------------------------
    Total                                      2.263ns (1.110ns logic, 1.153ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_77 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.519ns (Levels of Logic = 1)
  Clock Path Skew:      -0.102ns (1.320 - 1.422)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_77
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y84.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1
    SLICE_X15Y76.D5      net (fanout=1)        0.941   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<1>
    SLICE_X15Y76.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<71>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<101>11
    SLICE_X17Y73.SR      net (fanout=16)       0.489   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01
    SLICE_X17Y73.CLK     Tsrck                 0.545   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<79>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_77
    -------------------------------------------------  ---------------------------
    Total                                      2.519ns (1.089ns logic, 1.430ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_66 (SLICE_X14Y73.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_66 (FF)
  Requirement:          1.250ns
  Data Path Delay:      2.288ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.218ns (3.450 - 3.668)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_66
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y74.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X15Y76.D6      net (fanout=155)      0.664   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X15Y76.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<71>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<101>11
    SLICE_X14Y73.SR      net (fanout=16)       0.512   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01
    SLICE_X14Y73.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<67>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_66
    -------------------------------------------------  ---------------------------
    Total                                      2.288ns (1.112ns logic, 1.176ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_66 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.544ns (Levels of Logic = 1)
  Clock Path Skew:      -0.076ns (1.346 - 1.422)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_66
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y84.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1
    SLICE_X15Y76.D5      net (fanout=1)        0.941   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<1>
    SLICE_X15Y76.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<71>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<101>11
    SLICE_X14Y73.SR      net (fanout=16)       0.512   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01
    SLICE_X14Y73.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<67>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_66
    -------------------------------------------------  ---------------------------
    Total                                      2.544ns (1.091ns logic, 1.453ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_67 (SLICE_X14Y73.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_67 (FF)
  Requirement:          1.250ns
  Data Path Delay:      2.288ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.218ns (3.450 - 3.668)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_67
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y74.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X15Y76.D6      net (fanout=155)      0.664   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X15Y76.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<71>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<101>11
    SLICE_X14Y73.SR      net (fanout=16)       0.512   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01
    SLICE_X14Y73.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<67>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_67
    -------------------------------------------------  ---------------------------
    Total                                      2.288ns (1.112ns logic, 1.176ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_67 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.544ns (Levels of Logic = 1)
  Clock Path Skew:      -0.076ns (1.346 - 1.422)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_67
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y84.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1
    SLICE_X15Y76.D5      net (fanout=1)        0.941   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<1>
    SLICE_X15Y76.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<71>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<101>11
    SLICE_X14Y73.SR      net (fanout=16)       0.512   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01
    SLICE_X14Y73.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<67>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_67
    -------------------------------------------------  ---------------------------
    Total                                      2.544ns (1.091ns logic, 1.453ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_65 (SLICE_X14Y73.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_65 (FF)
  Requirement:          1.250ns
  Data Path Delay:      2.286ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.218ns (3.450 - 3.668)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_65
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y74.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X15Y76.D6      net (fanout=155)      0.664   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X15Y76.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<71>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<101>11
    SLICE_X14Y73.SR      net (fanout=16)       0.512   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01
    SLICE_X14Y73.CLK     Tsrck                 0.545   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<67>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_65
    -------------------------------------------------  ---------------------------
    Total                                      2.286ns (1.110ns logic, 1.176ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_65 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.542ns (Levels of Logic = 1)
  Clock Path Skew:      -0.076ns (1.346 - 1.422)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_65
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y84.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1
    SLICE_X15Y76.D5      net (fanout=1)        0.941   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<1>
    SLICE_X15Y76.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<71>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<101>11
    SLICE_X14Y73.SR      net (fanout=16)       0.512   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01
    SLICE_X14Y73.CLK     Tsrck                 0.545   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<67>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_65
    -------------------------------------------------  ---------------------------
    Total                                      2.542ns (1.089ns logic, 1.453ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_94 (SLICE_X15Y73.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_94 (FF)
  Requirement:          1.250ns
  Data Path Delay:      2.261ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.243ns (3.425 - 3.668)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_94
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y74.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X15Y76.D6      net (fanout=155)      0.664   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X15Y76.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<71>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<101>11
    SLICE_X15Y73.SR      net (fanout=16)       0.485   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01
    SLICE_X15Y73.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<95>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_94
    -------------------------------------------------  ---------------------------
    Total                                      2.261ns (1.112ns logic, 1.149ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_94 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.517ns (Levels of Logic = 1)
  Clock Path Skew:      -0.101ns (1.321 - 1.422)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_94
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y84.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1
    SLICE_X15Y76.D5      net (fanout=1)        0.941   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<1>
    SLICE_X15Y76.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<71>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<101>11
    SLICE_X15Y73.SR      net (fanout=16)       0.485   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01
    SLICE_X15Y73.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<95>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_94
    -------------------------------------------------  ---------------------------
    Total                                      2.517ns (1.091ns logic, 1.426ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_95 (SLICE_X15Y73.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_95 (FF)
  Requirement:          1.250ns
  Data Path Delay:      2.261ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.243ns (3.425 - 3.668)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_95
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y74.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X15Y76.D6      net (fanout=155)      0.664   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X15Y76.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<71>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<101>11
    SLICE_X15Y73.SR      net (fanout=16)       0.485   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01
    SLICE_X15Y73.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<95>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_95
    -------------------------------------------------  ---------------------------
    Total                                      2.261ns (1.112ns logic, 1.149ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_95 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.517ns (Levels of Logic = 1)
  Clock Path Skew:      -0.101ns (1.321 - 1.422)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_95
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y84.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1
    SLICE_X15Y76.D5      net (fanout=1)        0.941   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<1>
    SLICE_X15Y76.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<71>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<101>11
    SLICE_X15Y73.SR      net (fanout=16)       0.485   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01
    SLICE_X15Y73.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<95>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_95
    -------------------------------------------------  ---------------------------
    Total                                      2.517ns (1.091ns logic, 1.426ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk90 = PERIOD TIMEGRP "clk90" TS_USER_CLK / 2 PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_1 (SLICE_X4Y83.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.434ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.446ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.147 - 0.135)
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y84.AQ       Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1
    SLICE_X4Y83.BX       net (fanout=1)        0.274   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1<1>
    SLICE_X4Y83.CLK      Tckdi       (-Th)     0.242   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_1
    -------------------------------------------------  ---------------------------
    Total                                      0.446ns (0.172ns logic, 0.274ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift10 (SLICE_X67Y71.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift9 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift9 to mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y71.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift9
    SLICE_X67Y71.BX      net (fanout=1)        0.282   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift9
    SLICE_X67Y71.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift10
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift6 (SLICE_X71Y73.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift5 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift5 to mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y73.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift5
    SLICE_X71Y73.BX      net (fanout=1)        0.282   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift5
    SLICE_X71Y73.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift6
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1 (SLICE_X22Y84.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.466ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.540ns (Levels of Logic = 1)
  Clock Path Skew:      0.074ns (0.681 - 0.607)
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y84.BQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r_1
    SLICE_X22Y84.A6      net (fanout=7)        0.304   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r<1>
    SLICE_X22Y84.CLK     Tah         (-Th)     0.197   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_mux0000<0>111
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1
    -------------------------------------------------  ---------------------------
    Total                                      0.540ns (0.236ns logic, 0.304ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/calib_rden_90_r (SLICE_X25Y87.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.466ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/calib_rden_90_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.487ns (Levels of Logic = 0)
  Clock Path Skew:      0.021ns (0.135 - 0.114)
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/calib_rden_90_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y89.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r
    SLICE_X25Y87.DX      net (fanout=2)        0.292   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r
    SLICE_X25Y87.CLK     Tckdi       (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/calib_rden_90_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/calib_rden_90_r
    -------------------------------------------------  ---------------------------
    Total                                      0.487ns (0.195ns logic, 0.292ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24 (SLICE_X21Y48.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.474ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_23 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.474ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_23 to mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y48.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r<24>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_23
    SLICE_X21Y48.BX      net (fanout=7)        0.291   mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r<23>
    SLICE_X21Y48.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r<24>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24
    -------------------------------------------------  ---------------------------
    Total                                      0.474ns (0.183ns logic, 0.291ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift14 (SLICE_X52Y70.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift13 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift13 to mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y70.AQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift16
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift13
    SLICE_X52Y70.BX      net (fanout=1)        0.285   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift13
    SLICE_X52Y70.CLK     Tckdi       (-Th)     0.242   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift16
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift14
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.191ns logic, 0.285ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8 (SLICE_X71Y73.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.477ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift7 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.477ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift7 to mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y73.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift7
    SLICE_X71Y73.DX      net (fanout=1)        0.282   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift7
    SLICE_X71Y73.CLK     Tckdi       (-Th)     0.219   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8
    -------------------------------------------------  ---------------------------
    Total                                      0.477ns (0.195ns logic, 0.282ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12 (SLICE_X67Y71.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.479ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift11 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.479ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift11 to mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y71.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift11
    SLICE_X67Y71.DX      net (fanout=1)        0.284   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift11
    SLICE_X67Y71.CLK     Tckdi       (-Th)     0.219   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12
    -------------------------------------------------  ---------------------------
    Total                                      0.479ns (0.195ns logic, 0.284ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0 (SLICE_X23Y84.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.482ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.529ns (Levels of Logic = 1)
  Clock Path Skew:      0.047ns (0.654 - 0.607)
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y84.BQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r_1
    SLICE_X23Y84.A6      net (fanout=7)        0.293   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r<1>
    SLICE_X23Y84.CLK     Tah         (-Th)     0.197   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_mux0000<11>1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0
    -------------------------------------------------  ---------------------------
    Total                                      0.529ns (0.236ns logic, 0.293ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk90 = PERIOD TIMEGRP "clk90" TS_USER_CLK / 2 PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/dq_out/SR
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y66.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r<24>
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/dq_out/SR
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y68.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r<24>
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/dq_out/SR
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y72.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24_6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkdiv0 = PERIOD TIMEGRP "clkdiv0" TS_USER_CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11123 paths analyzed, 3915 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error, 0 component switching limit errors)
 Minimum period is   9.690ns.
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57 (SLICE_X27Y98.BX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.075ns (Levels of Logic = 1)
  Clock Path Skew:      -0.528ns (3.395 - 3.923)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y136.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X15Y108.C5     net (fanout=2)        2.130   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg2a_out_rise
    SLICE_X15Y108.C      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r<53>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/rd_data_rise1
    SLICE_X27Y98.BX      net (fanout=2)        1.391   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<57>
    SLICE_X27Y98.CLK     Tdick                -0.011   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57
    -------------------------------------------------  ---------------------------
    Total                                      4.075ns (0.554ns logic, 3.521ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.961ns (Levels of Logic = 1)
  Clock Path Skew:      -0.528ns (3.395 - 3.923)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y136.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X15Y108.C6     net (fanout=2)        2.016   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg3b_out_rise
    SLICE_X15Y108.C      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r<53>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/rd_data_rise1
    SLICE_X27Y98.BX      net (fanout=2)        1.391   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<57>
    SLICE_X27Y98.CLK     Tdick                -0.011   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57
    -------------------------------------------------  ---------------------------
    Total                                      3.961ns (0.554ns logic, 3.407ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.540ns (Levels of Logic = 1)
  Clock Path Skew:      0.015ns (0.602 - 0.587)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y88.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X15Y108.C4     net (fanout=32)       2.595   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
    SLICE_X15Y108.C      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r<53>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/rd_data_rise1
    SLICE_X27Y98.BX      net (fanout=2)        1.391   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<57>
    SLICE_X27Y98.CLK     Tdick                -0.011   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57
    -------------------------------------------------  ---------------------------
    Total                                      4.540ns (0.554ns logic, 3.986ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59 (SLICE_X27Y98.DX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.976ns (Levels of Logic = 1)
  Clock Path Skew:      -0.534ns (3.395 - 3.929)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y138.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X10Y115.D5     net (fanout=2)        2.130   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg3b_out_rise
    SLICE_X10Y115.D      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/rd_data_rise1
    SLICE_X27Y98.DX      net (fanout=2)        1.279   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<59>
    SLICE_X27Y98.CLK     Tdick                 0.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59
    -------------------------------------------------  ---------------------------
    Total                                      3.976ns (0.567ns logic, 3.409ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.784ns (Levels of Logic = 1)
  Clock Path Skew:      -0.534ns (3.395 - 3.929)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y138.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X10Y115.D6     net (fanout=2)        1.938   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg2a_out_rise
    SLICE_X10Y115.D      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/rd_data_rise1
    SLICE_X27Y98.DX      net (fanout=2)        1.279   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<59>
    SLICE_X27Y98.CLK     Tdick                 0.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59
    -------------------------------------------------  ---------------------------
    Total                                      3.784ns (0.567ns logic, 3.217ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.370ns (Levels of Logic = 1)
  Clock Path Skew:      0.015ns (0.602 - 0.587)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y88.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X10Y115.D4     net (fanout=32)       2.524   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
    SLICE_X10Y115.D      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/rd_data_rise1
    SLICE_X27Y98.DX      net (fanout=2)        1.279   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<59>
    SLICE_X27Y98.CLK     Tdick                 0.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59
    -------------------------------------------------  ---------------------------
    Total                                      4.370ns (0.567ns logic, 3.803ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56 (SLICE_X27Y98.AX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.727ns (Levels of Logic = 1)
  Clock Path Skew:      -0.550ns (3.395 - 3.945)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y134.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X12Y108.B5     net (fanout=2)        2.032   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_rise
    SLICE_X12Y108.B      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<56>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_rise1
    SLICE_X27Y98.AX      net (fanout=2)        1.159   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<56>
    SLICE_X27Y98.CLK     Tdick                -0.008   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56
    -------------------------------------------------  ---------------------------
    Total                                      3.727ns (0.536ns logic, 3.191ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.629ns (Levels of Logic = 1)
  Clock Path Skew:      -0.550ns (3.395 - 3.945)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y134.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X12Y108.B4     net (fanout=2)        1.934   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg2a_out_rise
    SLICE_X12Y108.B      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<56>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_rise1
    SLICE_X27Y98.AX      net (fanout=2)        1.159   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<56>
    SLICE_X27Y98.CLK     Tdick                -0.008   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56
    -------------------------------------------------  ---------------------------
    Total                                      3.629ns (0.536ns logic, 3.093ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.960ns (Levels of Logic = 1)
  Clock Path Skew:      0.015ns (0.602 - 0.587)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y88.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X12Y108.B6     net (fanout=32)       2.244   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
    SLICE_X12Y108.B      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<56>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_rise1
    SLICE_X27Y98.AX      net (fanout=2)        1.159   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<56>
    SLICE_X27Y98.CLK     Tdick                -0.008   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56
    -------------------------------------------------  ---------------------------
    Total                                      3.960ns (0.557ns logic, 3.403ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_42 (SLICE_X16Y93.CX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_42 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.672ns (Levels of Logic = 1)
  Clock Path Skew:      -0.550ns (3.409 - 3.959)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y122.CQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall
    SLICE_X10Y103.C4     net (fanout=2)        1.721   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/stg3b_out_fall
    SLICE_X10Y103.C      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<42>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/rd_data_fall1
    SLICE_X16Y93.CX      net (fanout=2)        1.412   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<42>
    SLICE_X16Y93.CLK     Tdick                -0.005   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_42
    -------------------------------------------------  ---------------------------
    Total                                      3.672ns (0.539ns logic, 3.133ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_42 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.416ns (Levels of Logic = 1)
  Clock Path Skew:      -0.550ns (3.409 - 3.959)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y122.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
    SLICE_X10Y103.C5     net (fanout=2)        1.465   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/stg2a_out_fall
    SLICE_X10Y103.C      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<42>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/rd_data_fall1
    SLICE_X16Y93.CX      net (fanout=2)        1.412   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<42>
    SLICE_X16Y93.CLK     Tdick                -0.005   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_42
    -------------------------------------------------  ---------------------------
    Total                                      3.416ns (0.539ns logic, 2.877ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_42 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.173ns (Levels of Logic = 1)
  Clock Path Skew:      0.029ns (0.616 - 0.587)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y88.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel
    SLICE_X10Y103.C6     net (fanout=32)       2.201   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<5>
    SLICE_X10Y103.C      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<42>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/rd_data_fall1
    SLICE_X16Y93.CX      net (fanout=2)        1.412   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<42>
    SLICE_X16Y93.CLK     Tdick                -0.005   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_42
    -------------------------------------------------  ---------------------------
    Total                                      4.173ns (0.560ns logic, 3.613ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43 (SLICE_X23Y94.DX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.590ns (Levels of Logic = 1)
  Clock Path Skew:      -0.556ns (3.399 - 3.955)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y123.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X12Y94.A5      net (fanout=2)        2.220   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/stg3b_out_rise
    SLICE_X12Y94.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/rd_data_rise1
    SLICE_X23Y94.DX      net (fanout=2)        0.824   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<43>
    SLICE_X23Y94.CLK     Tdick                 0.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43
    -------------------------------------------------  ---------------------------
    Total                                      3.590ns (0.546ns logic, 3.044ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.380ns (Levels of Logic = 1)
  Clock Path Skew:      -0.556ns (3.399 - 3.955)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y123.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X12Y94.A4      net (fanout=2)        2.010   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/stg2a_out_rise
    SLICE_X12Y94.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/rd_data_rise1
    SLICE_X23Y94.DX      net (fanout=2)        0.824   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<43>
    SLICE_X23Y94.CLK     Tdick                 0.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43
    -------------------------------------------------  ---------------------------
    Total                                      3.380ns (0.546ns logic, 2.834ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.054ns (Levels of Logic = 1)
  Clock Path Skew:      0.019ns (0.606 - 0.587)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y88.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel
    SLICE_X12Y94.A6      net (fanout=32)       2.663   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<5>
    SLICE_X12Y94.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/rd_data_rise1
    SLICE_X23Y94.DX      net (fanout=2)        0.824   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<43>
    SLICE_X23Y94.CLK     Tdick                 0.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43
    -------------------------------------------------  ---------------------------
    Total                                      4.054ns (0.567ns logic, 3.487ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58 (SLICE_X27Y98.CX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.620ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.576ns (Levels of Logic = 1)
  Clock Path Skew:      -0.562ns (3.395 - 3.957)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y137.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X11Y114.A5     net (fanout=2)        1.716   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg3b_out_rise
    SLICE_X11Y114.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<58>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/rd_data_rise1
    SLICE_X27Y98.CX      net (fanout=2)        1.312   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<58>
    SLICE_X27Y98.CLK     Tdick                 0.004   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58
    -------------------------------------------------  ---------------------------
    Total                                      3.576ns (0.548ns logic, 3.028ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.373ns (Levels of Logic = 1)
  Clock Path Skew:      -0.562ns (3.395 - 3.957)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y137.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X11Y114.A6     net (fanout=2)        1.513   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg2a_out_rise
    SLICE_X11Y114.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<58>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/rd_data_rise1
    SLICE_X27Y98.CX      net (fanout=2)        1.312   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<58>
    SLICE_X27Y98.CLK     Tdick                 0.004   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58
    -------------------------------------------------  ---------------------------
    Total                                      3.373ns (0.548ns logic, 2.825ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.183ns (Levels of Logic = 1)
  Clock Path Skew:      0.015ns (0.602 - 0.587)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y88.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X11Y114.A4     net (fanout=32)       2.302   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
    SLICE_X11Y114.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<58>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/rd_data_rise1
    SLICE_X27Y98.CX      net (fanout=2)        1.312   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<58>
    SLICE_X27Y98.CLK     Tdick                 0.004   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58
    -------------------------------------------------  ---------------------------
    Total                                      4.183ns (0.569ns logic, 3.614ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_63 (SLICE_X20Y108.DX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_63 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.594ns (Levels of Logic = 1)
  Clock Path Skew:      -0.449ns (3.482 - 3.931)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y139.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X13Y118.A5     net (fanout=2)        2.179   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/stg3b_out_rise
    SLICE_X13Y118.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<63>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/rd_data_rise1
    SLICE_X20Y108.DX     net (fanout=2)        0.855   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<63>
    SLICE_X20Y108.CLK    Tdick                -0.005   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<63>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_63
    -------------------------------------------------  ---------------------------
    Total                                      3.594ns (0.560ns logic, 3.034ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_63 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.940ns (Levels of Logic = 1)
  Clock Path Skew:      -0.449ns (3.482 - 3.931)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y139.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X13Y118.A6     net (fanout=2)        1.525   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/stg2a_out_rise
    SLICE_X13Y118.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<63>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/rd_data_rise1
    SLICE_X20Y108.DX     net (fanout=2)        0.855   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<63>
    SLICE_X20Y108.CLK    Tdick                -0.005   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<63>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_63
    -------------------------------------------------  ---------------------------
    Total                                      2.940ns (0.560ns logic, 2.380ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.835ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_63 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.093ns (Levels of Logic = 1)
  Clock Path Skew:      0.050ns (1.378 - 1.328)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y88.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X13Y118.A4     net (fanout=32)       2.678   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
    SLICE_X13Y118.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<63>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/rd_data_rise1
    SLICE_X20Y108.DX     net (fanout=2)        0.855   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<63>
    SLICE_X20Y108.CLK    Tdick                -0.005   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<63>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_63
    -------------------------------------------------  ---------------------------
    Total                                      4.093ns (0.560ns logic, 3.533ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59 (SLICE_X20Y99.DX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.518ns (Levels of Logic = 1)
  Clock Path Skew:      -0.518ns (3.411 - 3.929)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y138.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall
    SLICE_X8Y118.A6      net (fanout=2)        1.524   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg3b_out_fall
    SLICE_X8Y118.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<61>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/rd_data_fall1
    SLICE_X20Y99.DX      net (fanout=2)        1.434   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<59>
    SLICE_X20Y99.CLK     Tdick                -0.005   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59
    -------------------------------------------------  ---------------------------
    Total                                      3.518ns (0.560ns logic, 2.958ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.781ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.459ns (Levels of Logic = 1)
  Clock Path Skew:      -0.518ns (3.411 - 3.929)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y138.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
    SLICE_X8Y118.A5      net (fanout=2)        1.465   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg2a_out_fall
    SLICE_X8Y118.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<61>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/rd_data_fall1
    SLICE_X20Y99.DX      net (fanout=2)        1.434   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<59>
    SLICE_X20Y99.CLK     Tdick                -0.005   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59
    -------------------------------------------------  ---------------------------
    Total                                      3.459ns (0.560ns logic, 2.899ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.571ns (Levels of Logic = 1)
  Clock Path Skew:      0.031ns (0.618 - 0.587)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y88.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X8Y118.A4      net (fanout=32)       2.577   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
    SLICE_X8Y118.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<61>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/rd_data_fall1
    SLICE_X20Y99.DX      net (fanout=2)        1.434   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<59>
    SLICE_X20Y99.CLK     Tdick                -0.005   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59
    -------------------------------------------------  ---------------------------
    Total                                      4.571ns (0.560ns logic, 4.011ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_51 (SLICE_X23Y96.DX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_51 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.503ns (Levels of Logic = 1)
  Clock Path Skew:      -0.533ns (3.405 - 3.938)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y133.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X7Y110.A5      net (fanout=2)        1.565   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/stg3b_out_rise
    SLICE_X7Y110.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux<11>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/rd_data_rise1
    SLICE_X23Y96.DX      net (fanout=2)        1.392   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<51>
    SLICE_X23Y96.CLK     Tdick                 0.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<51>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_51
    -------------------------------------------------  ---------------------------
    Total                                      3.503ns (0.546ns logic, 2.957ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_51 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.192ns (Levels of Logic = 1)
  Clock Path Skew:      -0.533ns (3.405 - 3.938)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y133.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X7Y110.A6      net (fanout=2)        1.254   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/stg2a_out_rise
    SLICE_X7Y110.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux<11>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/rd_data_rise1
    SLICE_X23Y96.DX      net (fanout=2)        1.392   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<51>
    SLICE_X23Y96.CLK     Tdick                 0.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<51>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_51
    -------------------------------------------------  ---------------------------
    Total                                      3.192ns (0.546ns logic, 2.646ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_51 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.029ns (Levels of Logic = 1)
  Clock Path Skew:      0.025ns (0.612 - 0.587)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y88.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel
    SLICE_X7Y110.A4      net (fanout=32)       2.070   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<6>
    SLICE_X7Y110.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux<11>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/rd_data_rise1
    SLICE_X23Y96.DX      net (fanout=2)        1.392   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<51>
    SLICE_X23Y96.CLK     Tdick                 0.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<51>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_51
    -------------------------------------------------  ---------------------------
    Total                                      4.029ns (0.567ns logic, 3.462ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56 (SLICE_X20Y99.AX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.476ns (Levels of Logic = 1)
  Clock Path Skew:      -0.534ns (3.411 - 3.945)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y134.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
    SLICE_X10Y111.C3     net (fanout=2)        1.844   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg2a_out_fall
    SLICE_X10Y111.C      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux<5>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_fall1
    SLICE_X20Y99.AX      net (fanout=2)        1.100   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<56>
    SLICE_X20Y99.CLK     Tdick                -0.012   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56
    -------------------------------------------------  ---------------------------
    Total                                      3.476ns (0.532ns logic, 2.944ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.973ns (Levels of Logic = 1)
  Clock Path Skew:      -0.534ns (3.411 - 3.945)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y134.CQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall
    SLICE_X10Y111.C6     net (fanout=2)        1.341   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_fall
    SLICE_X10Y111.C      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux<5>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_fall1
    SLICE_X20Y99.AX      net (fanout=2)        1.100   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<56>
    SLICE_X20Y99.CLK     Tdick                -0.012   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56
    -------------------------------------------------  ---------------------------
    Total                                      2.973ns (0.532ns logic, 2.441ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.687ns (Levels of Logic = 1)
  Clock Path Skew:      0.031ns (0.618 - 0.587)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y88.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X10Y111.C5     net (fanout=32)       2.034   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
    SLICE_X10Y111.C      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux<5>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_fall1
    SLICE_X20Y99.AX      net (fanout=2)        1.100   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<56>
    SLICE_X20Y99.CLK     Tdick                -0.012   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56
    -------------------------------------------------  ---------------------------
    Total                                      3.687ns (0.553ns logic, 3.134ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkdiv0 = PERIOD TIMEGRP "clkdiv0" TS_USER_CLK HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd (SLICE_X66Y72.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.497ns (Levels of Logic = 0)
  Clock Path Skew:      0.270ns (3.524 - 3.254)
  Source Clock:         clk0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y73.DQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1
    SLICE_X66Y72.DX      net (fanout=1)        0.302   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1
    SLICE_X66Y72.CLK     Tckdi       (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd
    -------------------------------------------------  ---------------------------
    Total                                      0.497ns (0.195ns logic, 0.302ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r (SLICE_X61Y121.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.162ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.660ns (Levels of Logic = 0)
  Clock Path Skew:      0.256ns (3.665 - 3.409)
  Source Clock:         clk0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y121.AQ     Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r
    SLICE_X61Y121.DX     net (fanout=1)        0.446   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r
    SLICE_X61Y121.CLK    Tckdi       (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r
    -------------------------------------------------  ---------------------------
    Total                                      0.660ns (0.214ns logic, 0.446ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly (SLICE_X97Y78.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_4 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.467ns (Levels of Logic = 0)
  Clock Path Skew:      0.051ns (0.676 - 0.625)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_4 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y78.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_4
    SLICE_X97Y78.AX      net (fanout=1)        0.282   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a<4>
    SLICE_X97Y78.CLK     Tckdi       (-Th)     0.229   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly
    -------------------------------------------------  ---------------------------
    Total                                      0.467ns (0.185ns logic, 0.282ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_r_4 (SLICE_X70Y116.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.434ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_r_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_r_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.515ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (0.556 - 0.475)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_r_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y116.DQ     Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_r_1
    SLICE_X70Y116.C6     net (fanout=5)        0.296   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_r<1>
    SLICE_X70Y116.CLK    Tah         (-Th)     0.195   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_r<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/Mcount_cke_200us_cnt_r_xor<4>11
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_r_4
    -------------------------------------------------  ---------------------------
    Total                                      0.515ns (0.219ns logic, 0.296ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q1_bit1_r1 (SLICE_X46Y60.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q1_bit1_r (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q1_bit1_r1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.503ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (0.571 - 0.507)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q1_bit1_r to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q1_bit1_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y60.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q1_bit1_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q1_bit1_r
    SLICE_X46Y60.AX      net (fanout=2)        0.318   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q1_bit1_r
    SLICE_X46Y60.CLK     Tckdi       (-Th)     0.229   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q1_bit1_r1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q1_bit1_r1
    -------------------------------------------------  ---------------------------
    Total                                      0.503ns (0.185ns logic, 0.318ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd28 (SLICE_X62Y110.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.441ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd22 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.508ns (Levels of Logic = 1)
  Clock Path Skew:      0.067ns (0.497 - 0.430)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd22 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y110.AQ     Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd22
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd22
    SLICE_X62Y110.A6     net (fanout=1)        0.272   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd22
    SLICE_X62Y110.CLK    Tah         (-Th)     0.197   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd27
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd28-In78
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd28
    -------------------------------------------------  ---------------------------
    Total                                      0.508ns (0.236ns logic, 0.272ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[33].u_ff_gate_dly (SLICE_X77Y85.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.445ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_33 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[33].u_ff_gate_dly (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.496ns (Levels of Logic = 0)
  Clock Path Skew:      0.051ns (0.570 - 0.519)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_33 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[33].u_ff_gate_dly
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y84.CQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly<33>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_33
    SLICE_X77Y85.BX      net (fanout=2)        0.294   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly<33>
    SLICE_X77Y85.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<35>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[33].u_ff_gate_dly
    -------------------------------------------------  ---------------------------
    Total                                      0.496ns (0.202ns logic, 0.294ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/done_200us_r (SLICE_X71Y116.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.447ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_r_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/done_200us_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.501ns (Levels of Logic = 1)
  Clock Path Skew:      0.054ns (0.529 - 0.475)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_r_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/done_200us_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y116.DQ     Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_r_1
    SLICE_X71Y116.D6     net (fanout=5)        0.282   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_r<1>
    SLICE_X71Y116.CLK    Tah         (-Th)     0.195   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/done_200us_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/done_200us_r_cmp_eq00001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/done_200us_r
    -------------------------------------------------  ---------------------------
    Total                                      0.501ns (0.219ns logic, 0.282ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/next_count_dqs_2 (SLICE_X46Y81.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs_2 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/next_count_dqs_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.522ns (Levels of Logic = 1)
  Clock Path Skew:      0.063ns (0.558 - 0.495)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs_2 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/next_count_dqs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y81.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs_2
    SLICE_X46Y81.D6      net (fanout=58)       0.303   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs<2>
    SLICE_X46Y81.CLK     Tah         (-Th)     0.195   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/next_count_dqs<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/next_count_dqs_mux0000<0>1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/next_count_dqs_2
    -------------------------------------------------  ---------------------------
    Total                                      0.522ns (0.219ns logic, 0.303ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_data_match_stgd (SLICE_X46Y62.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.464ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q2_r (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_data_match_stgd (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.508ns (Levels of Logic = 1)
  Clock Path Skew:      0.044ns (0.187 - 0.143)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q2_r to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_data_match_stgd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y64.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q2_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q2_r
    SLICE_X46Y62.A6      net (fanout=4)        0.291   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q2_r
    SLICE_X46Y62.CLK     Tah         (-Th)     0.197   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_data_match_stgd
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_data_match_stgd_and000011
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_data_match_stgd
    -------------------------------------------------  ---------------------------
    Total                                      0.508ns (0.217ns logic, 0.291ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkdiv0 = PERIOD TIMEGRP "clkdiv0" TS_USER_CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.001ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/u_idelay_dq/C
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/u_idelay_dq/C
  Location pin: IODELAY_X0Y275.C
  Clock network: clkdiv0_g
--------------------------------------------------------------------------------
Slack: 6.001ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C
  Location pin: IODELAY_X0Y58.C
  Clock network: clkdiv0_g
--------------------------------------------------------------------------------
Slack: 6.001ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_idelay_dqs/C
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_idelay_dqs/C
  Location pin: IODELAY_X0Y103.C
  Clock network: clkdiv0_g
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_USER_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_USER_CLK                    |     10.000ns|      4.000ns|     40.134ns|            0|         1728|            0|7458872071650|
| TS_cpu_clk                    |     20.000ns|     80.268ns|          N/A|         1450|            0|7458872055539|            0|
| TS_clk200                     |      5.000ns|      1.666ns|          N/A|            0|            0|           24|            0|
| TS_clk0                       |      5.000ns|      6.741ns|          N/A|            3|            0|         4038|            0|
| TS_clk90                      |      5.000ns|     11.328ns|          N/A|          274|            0|          926|            0|
| TS_clkdiv0                    |     10.000ns|      9.690ns|          N/A|            1|            0|        11123|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

12 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock DDR2_DQS_N<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<0>  |         |    1.705|         |    1.729|
DDR2_DQS_P<0>  |         |    1.705|         |    1.729|
USER_CLK       |         |         |    2.877|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<1>  |         |    1.764|         |    1.788|
DDR2_DQS_P<1>  |         |    1.764|         |    1.788|
USER_CLK       |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<2>  |         |    1.679|         |    1.703|
DDR2_DQS_P<2>  |         |    1.679|         |    1.703|
USER_CLK       |         |         |    2.863|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<3>  |         |    1.877|         |    1.901|
DDR2_DQS_P<3>  |         |    1.877|         |    1.901|
USER_CLK       |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<4>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<4>  |         |    2.000|         |    2.024|
DDR2_DQS_P<4>  |         |    2.000|         |    2.024|
USER_CLK       |         |         |    2.532|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<5>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<5>  |         |    1.669|         |    1.693|
DDR2_DQS_P<5>  |         |    1.669|         |    1.693|
USER_CLK       |         |         |    2.864|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<6>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<6>  |         |    2.023|         |    2.047|
DDR2_DQS_P<6>  |         |    2.023|         |    2.047|
USER_CLK       |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<7>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<7>  |         |    1.896|         |    1.920|
DDR2_DQS_P<7>  |         |    1.896|         |    1.920|
USER_CLK       |         |         |    2.863|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<0>  |         |    1.705|         |    1.729|
DDR2_DQS_P<0>  |         |    1.705|         |    1.729|
USER_CLK       |         |         |    2.877|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<1>  |         |    1.764|         |    1.788|
DDR2_DQS_P<1>  |         |    1.764|         |    1.788|
USER_CLK       |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<2>  |         |    1.679|         |    1.703|
DDR2_DQS_P<2>  |         |    1.679|         |    1.703|
USER_CLK       |         |         |    2.863|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<3>  |         |    1.877|         |    1.901|
DDR2_DQS_P<3>  |         |    1.877|         |    1.901|
USER_CLK       |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<4>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<4>  |         |    2.000|         |    2.024|
DDR2_DQS_P<4>  |         |    2.000|         |    2.024|
USER_CLK       |         |         |    2.532|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<5>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<5>  |         |    1.669|         |    1.693|
DDR2_DQS_P<5>  |         |    1.669|         |    1.693|
USER_CLK       |         |         |    2.864|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<6>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<6>  |         |    2.023|         |    2.047|
DDR2_DQS_P<6>  |         |    2.023|         |    2.047|
USER_CLK       |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<7>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<7>  |         |    1.896|         |    1.920|
DDR2_DQS_P<7>  |         |    1.896|         |    1.920|
USER_CLK       |         |         |    2.863|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock USER_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
USER_CLK       |   42.167|    1.908|    3.711|    3.632|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 1736  Score: 13658229  (Setup/Max: 13658214, Hold: 15)

Constraints cover 7458872071786 paths, 16 nets, and 31462 connections

Design statistics:
   Minimum period:  80.268ns{1}   (Maximum frequency:  12.458MHz)
   Maximum path delay from/to any node:   2.877ns
   Maximum net delay:   0.993ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Dec  2 15:42:06 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 727 MB



