****************************************
Report : qor
Design : ORCA_TOP
Version: Q-2019.12-SP4
Date   : Thu May 18 15:56:26 2023
****************************************
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)


Scenario           'func_worst'
Timing Path Group  '**in2reg_default**'
----------------------------------------
Levels of Logic:                      6
Critical Path Length:              4.00
Critical Path Slack:              -0.03
Critical Path Clk Period:          4.10
Total Negative Slack:             -0.03
No. of Violating Paths:               1
----------------------------------------

Scenario           'func_worst'
Timing Path Group  '**reg2out_default**'
----------------------------------------
Levels of Logic:                      2
Critical Path Length:              2.25
Critical Path Slack:               1.75
Critical Path Clk Period:          7.50
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'func_worst'
Timing Path Group  'PCI_CLK'
----------------------------------------
Levels of Logic:                     29
Critical Path Length:              7.10
Critical Path Slack:              -0.01
Critical Path Clk Period:          7.50
Total Negative Slack:             -0.01
No. of Violating Paths:               1
----------------------------------------

Scenario           'func_worst'
Timing Path Group  'SYS_2x_CLK'
----------------------------------------
Levels of Logic:                     13
Critical Path Length:              1.83
Critical Path Slack:              -0.00
Critical Path Clk Period:          2.40
Total Negative Slack:             -0.01
No. of Violating Paths:               3
----------------------------------------

Scenario           'func_worst'
Timing Path Group  'SYS_CLK'
----------------------------------------
Levels of Logic:                     37
Critical Path Length:              4.38
Critical Path Slack:              -0.06
Critical Path Clk Period:          4.80
Total Negative Slack:             -0.75
No. of Violating Paths:              42
----------------------------------------

Scenario           'func_worst'
Timing Path Group  'SDRAM_CLK'
----------------------------------------
Levels of Logic:                      3
Critical Path Length:              2.58
Critical Path Slack:              -0.00
Critical Path Clk Period:          4.10
Total Negative Slack:             -0.00
No. of Violating Paths:               1
----------------------------------------

Scenario           'func_best'
Timing Path Group  '**in2reg_default**'
----------------------------------------
Worst Hold Violation:             -0.05
Total Hold Violation:             -0.05
No. of Hold Violations:               1
----------------------------------------

Scenario           'func_best'
Timing Path Group  '**reg2out_default**'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func_best'
Timing Path Group  'PCI_CLK'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func_best'
Timing Path Group  'SYS_2x_CLK'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func_best'
Timing Path Group  'SYS_CLK'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func_best'
Timing Path Group  'SDRAM_CLK'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'test_worst'
Timing Path Group  '**in2reg_default**'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:              4.60
Critical Path Slack:               9.46
Critical Path Clk Period:         30.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'test_worst'
Timing Path Group  '**reg2out_default**'
----------------------------------------
Levels of Logic:                      2
Critical Path Length:              2.30
Critical Path Slack:               1.66
Critical Path Clk Period:          7.50
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'test_worst'
Timing Path Group  'PCI_CLK'
----------------------------------------
Levels of Logic:                      2
Critical Path Length:              2.43
Critical Path Slack:               0.14
Critical Path Clk Period:          7.50
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'test_worst'
Timing Path Group  'SYS_2x_CLK'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:              0.39
Critical Path Slack:              -0.50
Critical Path Clk Period:          2.40
Total Negative Slack:             -0.54
No. of Violating Paths:               2
----------------------------------------

Scenario           'test_worst'
Timing Path Group  'SYS_CLK'
----------------------------------------
Levels of Logic:                      5
Critical Path Length:              2.42
Critical Path Slack:               0.00
Critical Path Clk Period:          4.80
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'test_worst'
Timing Path Group  'SDRAM_CLK'
----------------------------------------
Levels of Logic:                      0
Critical Path Length:              0.84
Critical Path Slack:               0.14
Critical Path Clk Period:          4.10
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'test_worst'
Timing Path Group  'ate_clk'
----------------------------------------
Levels of Logic:                      2
Critical Path Length:              2.36
Critical Path Slack:              11.40
Critical Path Clk Period:         30.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'test_best'
Timing Path Group  '**reg2out_default**'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'test_best'
Timing Path Group  'PCI_CLK'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'test_best'
Timing Path Group  'SYS_2x_CLK'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'test_best'
Timing Path Group  'SYS_CLK'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'test_best'
Timing Path Group  'SDRAM_CLK'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'test_best'
Timing Path Group  'ate_clk'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:             63
Hierarchical Port Count:           3519
Leaf Cell Count:                  46108
Buf/Inv Cell Count:                7790
Buf Cell Count:                    2564
Inv Cell Count:                    5226
CT Buf/Inv Cell Count:                0
Combinational Cell Count:         40907
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    96
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:             5201
   Integrated Clock-Gating Cell Count:                     30
   Sequential Macro Cell Count:                            40
   Single-bit Sequential Cell Count:                       5131
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                         40
----------------------------------------


Area
----------------------------------------
Combinational Area:           105164.02
Noncombinational Area:         47002.15
Buf/Inv Area:                  16464.72
Total Buffer Area:              8160.56
Total Inverter Area:            8304.16
Macro/Black Box Area:         231744.78
Net Area:                             0
Net XLength:                  679332.55
Net YLength:                  664226.98
----------------------------------------
Cell Area (netlist):                         383910.96
Cell Area (netlist and physical only):       792371.96
Net Length:                  1343559.53


Design Rules
----------------------------------------
Total Number of Nets:             49142
Nets with Violations:               100
Max Trans Violations:                25
Max Cap Violations:                  99
----------------------------------------

1
