circuit Top : @[:@2.0]
  module Instruction : @[:@3.2]
    input clock : Clock @[:@4.4]
    input reset : UInt<1> @[:@5.4]
    input io_wrAddr : UInt<10> @[:@6.4]
    output io_rdData : UInt<32> @[:@6.4]
  
    mem mem : @[Instruction.scala 11:22:@8.4]
      data-type => UInt<32>
      depth => 1024
      read-latency => 0
      write-latency => 1
      reader => _T_11
      read-under-write => undefined
    io_rdData <= mem._T_11.data @[Instruction.scala 12:19:@10.4]
    mem._T_11.addr <= io_wrAddr @[Instruction.scala 12:25:@9.4]
    mem._T_11.en <= UInt<1>("h1") @[Instruction.scala 11:22:@8.4 Instruction.scala 12:25:@9.4]
    mem._T_11.clk <= clock @[Instruction.scala 12:25:@9.4]

  module Pc : @[:@12.2]
    input clock : Clock @[:@13.4]
    input reset : UInt<1> @[:@14.4]
    input io_input : UInt<32> @[:@15.4]
    output io_pc4 : UInt<32> @[:@15.4]
    output io_pc : UInt<32> @[:@15.4]
  
    reg reg : UInt<32>, clock with :
      reset => (UInt<1>("h0"), reg) @[Pc.scala 11:26:@17.4]
    node _T_14 = add(reg, UInt<3>("h4")) @[Pc.scala 13:23:@20.4]
    node _T_15 = tail(_T_14, 1) @[Pc.scala 13:23:@21.4]
    io_pc4 <= _T_15 @[Pc.scala 13:16:@22.4]
    io_pc <= reg @[Pc.scala 14:15:@23.4]
    reg <= io_input @[Pc.scala 11:26:@18.4 Pc.scala 12:13:@19.4]

  module Control : @[:@25.2]
    input clock : Clock @[:@26.4]
    input reset : UInt<1> @[:@27.4]
    input io_opcode : UInt<7> @[:@28.4]
    output io_memwrite : UInt<1> @[:@28.4]
    output io_branch : SInt<1> @[:@28.4]
    output io_memread : UInt<1> @[:@28.4]
    output io_regwrite : UInt<1> @[:@28.4]
    output io_memtoreg : UInt<1> @[:@28.4]
    output io_aluop : UInt<3> @[:@28.4]
    output io_opA : UInt<2> @[:@28.4]
    output io_opB : UInt<1> @[:@28.4]
    output io_extend : UInt<2> @[:@28.4]
    output io_nxtpc : UInt<2> @[:@28.4]
  
    node _T_28 = eq(io_opcode, UInt<6>("h33")) @[Control.scala 18:24:@30.4]
    node _T_40 = eq(io_opcode, UInt<2>("h3")) @[Control.scala 30:30:@44.6]
    node _T_52 = eq(io_opcode, UInt<6>("h23")) @[Control.scala 42:30:@58.8]
    node _T_64 = eq(io_opcode, UInt<7>("h63")) @[Control.scala 54:30:@72.10]
    node _T_76 = eq(io_opcode, UInt<5>("h13")) @[Control.scala 66:30:@86.12]
    node _T_88 = eq(io_opcode, UInt<7>("h67")) @[Control.scala 78:30:@100.14]
    node _T_100 = eq(io_opcode, UInt<7>("h6f")) @[Control.scala 90:30:@114.16]
    node _T_112 = eq(io_opcode, UInt<6>("h37")) @[Control.scala 102:30:@128.18]
    node _GEN_0 = validif(_T_112, UInt<1>("h0")) @[Control.scala 102:47:@129.18]
    node _GEN_1 = validif(_T_112, asSInt(UInt<1>("h0"))) @[Control.scala 102:47:@129.18]
    node _GEN_2 = validif(_T_112, UInt<1>("h1")) @[Control.scala 102:47:@129.18]
    node _GEN_3 = validif(_T_112, UInt<3>("h6")) @[Control.scala 102:47:@129.18]
    node _GEN_4 = validif(_T_112, UInt<2>("h3")) @[Control.scala 102:47:@129.18]
    node _GEN_5 = mux(_T_100, UInt<1>("h0"), _GEN_0) @[Control.scala 90:47:@115.16]
    node _GEN_6 = mux(_T_100, asSInt(UInt<1>("h0")), _GEN_1) @[Control.scala 90:47:@115.16]
    node _GEN_7 = mux(_T_100, UInt<1>("h1"), _GEN_2) @[Control.scala 90:47:@115.16]
    node _GEN_8 = mux(_T_100, UInt<2>("h3"), _GEN_3) @[Control.scala 90:47:@115.16]
    node _GEN_9 = mux(_T_100, UInt<2>("h2"), _GEN_4) @[Control.scala 90:47:@115.16]
    node _GEN_10 = mux(_T_100, UInt<1>("h0"), _GEN_2) @[Control.scala 90:47:@115.16]
    node _GEN_11 = mux(_T_100, UInt<2>("h2"), _GEN_0) @[Control.scala 90:47:@115.16]
    node _GEN_12 = mux(_T_88, UInt<1>("h0"), _GEN_5) @[Control.scala 78:47:@101.14]
    node _GEN_13 = mux(_T_88, asSInt(UInt<1>("h0")), _GEN_6) @[Control.scala 78:47:@101.14]
    node _GEN_14 = mux(_T_88, UInt<1>("h1"), _GEN_7) @[Control.scala 78:47:@101.14]
    node _GEN_15 = mux(_T_88, UInt<2>("h3"), _GEN_8) @[Control.scala 78:47:@101.14]
    node _GEN_16 = mux(_T_88, UInt<2>("h2"), _GEN_9) @[Control.scala 78:47:@101.14]
    node _GEN_17 = mux(_T_88, UInt<1>("h0"), _GEN_10) @[Control.scala 78:47:@101.14]
    node _GEN_18 = mux(_T_88, UInt<2>("h3"), _GEN_11) @[Control.scala 78:47:@101.14]
    node _GEN_19 = mux(_T_76, UInt<1>("h0"), _GEN_12) @[Control.scala 66:47:@87.12]
    node _GEN_20 = mux(_T_76, asSInt(UInt<1>("h0")), _GEN_13) @[Control.scala 66:47:@87.12]
    node _GEN_21 = mux(_T_76, UInt<1>("h1"), _GEN_14) @[Control.scala 66:47:@87.12]
    node _GEN_22 = mux(_T_76, UInt<1>("h1"), _GEN_15) @[Control.scala 66:47:@87.12]
    node _GEN_23 = mux(_T_76, UInt<1>("h0"), _GEN_16) @[Control.scala 66:47:@87.12]
    node _GEN_24 = mux(_T_76, UInt<1>("h1"), _GEN_17) @[Control.scala 66:47:@87.12]
    node _GEN_25 = mux(_T_76, UInt<1>("h0"), _GEN_17) @[Control.scala 66:47:@87.12]
    node _GEN_26 = mux(_T_76, UInt<1>("h0"), _GEN_18) @[Control.scala 66:47:@87.12]
    node _GEN_27 = mux(_T_64, UInt<1>("h0"), _GEN_19) @[Control.scala 54:47:@73.10]
    node _GEN_28 = mux(_T_64, asSInt(UInt<2>("h1")), _GEN_20) @[Control.scala 54:47:@73.10]
    node _GEN_29 = mux(_T_64, UInt<1>("h1"), _GEN_21) @[Control.scala 54:47:@73.10]
    node _GEN_30 = mux(_T_64, UInt<2>("h2"), _GEN_22) @[Control.scala 54:47:@73.10]
    node _GEN_31 = mux(_T_64, UInt<1>("h0"), _GEN_23) @[Control.scala 54:47:@73.10]
    node _GEN_32 = mux(_T_64, UInt<1>("h0"), _GEN_24) @[Control.scala 54:47:@73.10]
    node _GEN_33 = mux(_T_64, UInt<1>("h0"), _GEN_25) @[Control.scala 54:47:@73.10]
    node _GEN_34 = mux(_T_64, UInt<1>("h1"), _GEN_26) @[Control.scala 54:47:@73.10]
    node _GEN_35 = mux(_T_52, UInt<1>("h1"), _GEN_27) @[Control.scala 42:47:@59.8]
    node _GEN_36 = mux(_T_52, asSInt(UInt<1>("h0")), _GEN_28) @[Control.scala 42:47:@59.8]
    node _GEN_37 = mux(_T_52, UInt<1>("h0"), _GEN_27) @[Control.scala 42:47:@59.8]
    node _GEN_38 = mux(_T_52, UInt<1>("h0"), _GEN_29) @[Control.scala 42:47:@59.8]
    node _GEN_39 = mux(_T_52, UInt<3>("h5"), _GEN_30) @[Control.scala 42:47:@59.8]
    node _GEN_40 = mux(_T_52, UInt<1>("h0"), _GEN_31) @[Control.scala 42:47:@59.8]
    node _GEN_41 = mux(_T_52, UInt<1>("h1"), _GEN_32) @[Control.scala 42:47:@59.8]
    node _GEN_42 = mux(_T_52, UInt<2>("h2"), _GEN_33) @[Control.scala 42:47:@59.8]
    node _GEN_43 = mux(_T_52, UInt<1>("h0"), _GEN_34) @[Control.scala 42:47:@59.8]
    node _GEN_44 = mux(_T_40, UInt<1>("h0"), _GEN_35) @[Control.scala 30:47:@45.6]
    node _GEN_45 = mux(_T_40, asSInt(UInt<1>("h0")), _GEN_36) @[Control.scala 30:47:@45.6]
    node _GEN_46 = mux(_T_40, UInt<1>("h1"), _GEN_37) @[Control.scala 30:47:@45.6]
    node _GEN_47 = mux(_T_40, UInt<1>("h1"), _GEN_38) @[Control.scala 30:47:@45.6]
    node _GEN_48 = mux(_T_40, UInt<3>("h4"), _GEN_39) @[Control.scala 30:47:@45.6]
    node _GEN_49 = mux(_T_40, UInt<1>("h0"), _GEN_40) @[Control.scala 30:47:@45.6]
    node _GEN_50 = mux(_T_40, UInt<1>("h1"), _GEN_41) @[Control.scala 30:47:@45.6]
    node _GEN_51 = mux(_T_40, UInt<1>("h0"), _GEN_42) @[Control.scala 30:47:@45.6]
    node _GEN_52 = mux(_T_40, UInt<1>("h0"), _GEN_43) @[Control.scala 30:47:@45.6]
    node _GEN_53 = mux(_T_28, UInt<1>("h0"), _GEN_44) @[Control.scala 18:41:@31.4]
    node _GEN_54 = mux(_T_28, asSInt(UInt<1>("h0")), _GEN_45) @[Control.scala 18:41:@31.4]
    node _GEN_55 = mux(_T_28, UInt<1>("h0"), _GEN_46) @[Control.scala 18:41:@31.4]
    node _GEN_56 = mux(_T_28, UInt<1>("h1"), _GEN_47) @[Control.scala 18:41:@31.4]
    node _GEN_57 = mux(_T_28, UInt<1>("h0"), _GEN_48) @[Control.scala 18:41:@31.4]
    node _GEN_58 = mux(_T_28, UInt<1>("h0"), _GEN_49) @[Control.scala 18:41:@31.4]
    node _GEN_59 = mux(_T_28, UInt<1>("h0"), _GEN_50) @[Control.scala 18:41:@31.4]
    node _GEN_60 = mux(_T_28, UInt<1>("h0"), _GEN_51) @[Control.scala 18:41:@31.4]
    node _GEN_61 = mux(_T_28, UInt<1>("h0"), _GEN_52) @[Control.scala 18:41:@31.4]
    io_memwrite <= _GEN_53 @[Control.scala 19:29:@32.6 Control.scala 31:29:@46.8 Control.scala 43:29:@60.10 Control.scala 55:29:@74.12 Control.scala 67:29:@88.14 Control.scala 79:29:@102.16 Control.scala 91:29:@116.18 Control.scala 103:29:@130.20]
    io_branch <= asSInt(bits(_GEN_54, 0, 0)) @[Control.scala 20:27:@33.6 Control.scala 32:27:@47.8 Control.scala 44:27:@61.10 Control.scala 56:27:@75.12 Control.scala 68:27:@89.14 Control.scala 80:27:@103.16 Control.scala 92:27:@117.18 Control.scala 104:27:@131.20]
    io_memread <= _GEN_55 @[Control.scala 21:28:@34.6 Control.scala 33:28:@48.8 Control.scala 45:28:@62.10 Control.scala 57:28:@76.12 Control.scala 69:28:@90.14 Control.scala 81:28:@104.16 Control.scala 93:28:@118.18 Control.scala 105:28:@132.20]
    io_regwrite <= _GEN_56 @[Control.scala 22:29:@35.6 Control.scala 34:29:@49.8 Control.scala 46:29:@63.10 Control.scala 58:29:@77.12 Control.scala 70:29:@91.14 Control.scala 82:29:@105.16 Control.scala 94:29:@119.18 Control.scala 106:29:@133.20]
    io_memtoreg <= _GEN_55 @[Control.scala 23:29:@36.6 Control.scala 35:29:@50.8 Control.scala 47:29:@64.10 Control.scala 59:29:@78.12 Control.scala 71:29:@92.14 Control.scala 83:29:@106.16 Control.scala 95:29:@120.18 Control.scala 107:29:@134.20]
    io_aluop <= _GEN_57 @[Control.scala 24:26:@37.6 Control.scala 36:26:@51.8 Control.scala 48:26:@65.10 Control.scala 60:26:@79.12 Control.scala 72:26:@93.14 Control.scala 84:26:@107.16 Control.scala 96:26:@121.18 Control.scala 108:26:@135.20]
    io_opA <= _GEN_58 @[Control.scala 25:24:@38.6 Control.scala 37:24:@52.8 Control.scala 49:24:@66.10 Control.scala 61:24:@80.12 Control.scala 73:24:@94.14 Control.scala 85:24:@108.16 Control.scala 97:24:@122.18 Control.scala 109:24:@136.20]
    io_opB <= _GEN_59 @[Control.scala 26:24:@39.6 Control.scala 38:24:@53.8 Control.scala 50:24:@67.10 Control.scala 62:24:@81.12 Control.scala 74:24:@95.14 Control.scala 86:24:@109.16 Control.scala 98:24:@123.18 Control.scala 110:24:@137.20]
    io_extend <= _GEN_60 @[Control.scala 27:27:@40.6 Control.scala 39:27:@54.8 Control.scala 51:27:@68.10 Control.scala 63:27:@82.12 Control.scala 75:27:@96.14 Control.scala 87:27:@110.16 Control.scala 99:27:@124.18 Control.scala 111:27:@138.20]
    io_nxtpc <= _GEN_61 @[Control.scala 28:26:@41.6 Control.scala 40:26:@55.8 Control.scala 52:26:@69.10 Control.scala 64:26:@83.12 Control.scala 76:26:@97.14 Control.scala 88:26:@111.16 Control.scala 100:26:@125.18 Control.scala 112:26:@139.20]

  module Imme : @[:@154.2]
    input clock : Clock @[:@155.4]
    input reset : UInt<1> @[:@156.4]
    input io_inst : UInt<32> @[:@157.4]
    input io_pc : UInt<32> @[:@157.4]
    output io_Sout : SInt<32> @[:@157.4]
    output io_Uout : SInt<32> @[:@157.4]
    output io_Sbout : SInt<32> @[:@157.4]
    output io_Ujout : SInt<32> @[:@157.4]
    output io_Iout : SInt<32> @[:@157.4]
  
    node extract1 = bits(io_inst, 11, 7) @[Imme.scala 18:31:@159.4]
    node extract2 = bits(io_inst, 31, 25) @[Imme.scala 19:31:@160.4]
    node combined0 = cat(extract2, extract1) @[Cat.scala 30:58:@161.4]
    node _T_19 = bits(combined0, 11, 11) @[Imme.scala 21:42:@162.4]
    node _T_20 = bits(_T_19, 0, 0) @[Bitwise.scala 72:15:@163.4]
    node _T_23 = mux(_T_20, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 72:12:@164.4]
    node _T_24 = cat(_T_23, combined0) @[Cat.scala 30:58:@165.4]
    node _T_25 = asSInt(_T_24) @[Imme.scala 21:60:@166.4]
    node extract3 = bits(io_inst, 31, 12) @[Imme.scala 24:31:@168.4]
    node _T_26 = bits(extract3, 19, 19) @[Imme.scala 25:42:@169.4]
    node _T_27 = bits(_T_26, 0, 0) @[Bitwise.scala 72:15:@170.4]
    node _T_30 = mux(_T_27, UInt<12>("hfff"), UInt<12>("h0")) @[Bitwise.scala 72:12:@171.4]
    node _T_31 = cat(_T_30, extract3) @[Cat.scala 30:58:@172.4]
    node _T_33 = dshl(_T_31, UInt<4>("hc")) @[Imme.scala 25:59:@173.4]
    node _T_34 = asSInt(_T_33) @[Imme.scala 25:68:@174.4]
    node _T_35 = bits(combined0, 11, 11) @[Imme.scala 28:38:@176.4]
    node _T_36 = bits(combined0, 0, 0) @[Imme.scala 28:53:@177.4]
    node _T_37 = bits(combined0, 10, 5) @[Imme.scala 28:67:@178.4]
    node _T_38 = bits(combined0, 4, 1) @[Imme.scala 28:84:@179.4]
    node _T_40 = cat(_T_38, UInt<1>("h0")) @[Cat.scala 30:58:@180.4]
    node _T_41 = cat(_T_35, _T_36) @[Cat.scala 30:58:@181.4]
    node _T_42 = cat(_T_41, _T_37) @[Cat.scala 30:58:@182.4]
    node combined1 = cat(_T_42, _T_40) @[Cat.scala 30:58:@183.4]
    node _T_43 = bits(combined1, 12, 12) @[Imme.scala 29:44:@184.4]
    node _T_44 = bits(_T_43, 0, 0) @[Bitwise.scala 72:15:@185.4]
    node _T_47 = mux(_T_44, UInt<19>("h7ffff"), UInt<19>("h0")) @[Bitwise.scala 72:12:@186.4]
    node _T_48 = cat(_T_47, combined1) @[Cat.scala 30:58:@187.4]
    node _T_49 = add(_T_48, io_pc) @[Imme.scala 29:62:@188.4]
    node _T_50 = tail(_T_49, 1) @[Imme.scala 29:62:@189.4]
    node _T_51 = asSInt(_T_50) @[Imme.scala 29:71:@190.4]
    node extract4 = bits(io_inst, 31, 20) @[Imme.scala 32:31:@192.4]
    node _T_52 = bits(extract4, 11, 11) @[Imme.scala 33:41:@193.4]
    node _T_53 = bits(_T_52, 0, 0) @[Bitwise.scala 72:15:@194.4]
    node _T_56 = mux(_T_53, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 72:12:@195.4]
    node _T_57 = cat(_T_56, extract4) @[Cat.scala 30:58:@196.4]
    node _T_58 = asSInt(_T_57) @[Imme.scala 33:58:@197.4]
    node _T_59 = bits(io_inst, 31, 31) @[Imme.scala 37:36:@199.4]
    node _T_60 = bits(io_inst, 19, 12) @[Imme.scala 37:49:@200.4]
    node _T_61 = bits(io_inst, 20, 20) @[Imme.scala 37:65:@201.4]
    node _T_62 = bits(io_inst, 30, 21) @[Imme.scala 37:78:@202.4]
    node _T_64 = cat(_T_62, UInt<1>("h0")) @[Cat.scala 30:58:@203.4]
    node _T_65 = cat(_T_59, _T_60) @[Cat.scala 30:58:@204.4]
    node _T_66 = cat(_T_65, _T_61) @[Cat.scala 30:58:@205.4]
    node combined2 = cat(_T_66, _T_64) @[Cat.scala 30:58:@206.4]
    node _T_67 = bits(io_inst, 31, 31) @[Imme.scala 38:42:@207.4]
    node _T_68 = bits(_T_67, 0, 0) @[Bitwise.scala 72:15:@208.4]
    node _T_71 = mux(_T_68, UInt<11>("h7ff"), UInt<11>("h0")) @[Bitwise.scala 72:12:@209.4]
    node _T_72 = cat(_T_71, combined2) @[Cat.scala 30:58:@210.4]
    node _T_73 = add(_T_72, io_pc) @[Imme.scala 38:60:@211.4]
    node _T_74 = tail(_T_73, 1) @[Imme.scala 38:60:@212.4]
    node _T_75 = asSInt(_T_74) @[Imme.scala 38:69:@213.4]
    io_Sout <= _T_25 @[Imme.scala 21:17:@167.4]
    io_Uout <= asSInt(bits(_T_34, 31, 0)) @[Imme.scala 25:17:@175.4]
    io_Sbout <= _T_51 @[Imme.scala 29:18:@191.4]
    io_Ujout <= _T_75 @[Imme.scala 38:18:@214.4]
    io_Iout <= _T_58 @[Imme.scala 33:17:@198.4]

  module Alu : @[:@216.2]
    input clock : Clock @[:@217.4]
    input reset : UInt<1> @[:@218.4]
    input io_rs1 : SInt<32> @[:@219.4]
    input io_rs2 : SInt<32> @[:@219.4]
    input io_cntrl : UInt<5> @[:@219.4]
    output io_out : SInt<32> @[:@219.4]
    output io_branch : SInt<32> @[:@219.4]
  
    node _T_16 = eq(io_cntrl, UInt<1>("h0")) @[Alu.scala 15:23:@221.4]
    node _T_17 = add(io_rs1, io_rs2) @[Alu.scala 16:34:@223.6]
    node _T_18 = tail(_T_17, 1) @[Alu.scala 16:34:@224.6]
    node _T_19 = asSInt(_T_18) @[Alu.scala 16:34:@225.6]
    node _T_21 = eq(io_cntrl, UInt<1>("h1")) @[Alu.scala 18:29:@229.6]
    node _T_22 = bits(io_rs2, 4, 0) @[Alu.scala 19:35:@231.8]
    node _T_23 = dshl(io_rs1, _T_22) @[Alu.scala 20:34:@232.8]
    node _T_25 = eq(io_cntrl, UInt<2>("h2")) @[Alu.scala 22:29:@236.8]
    node _T_26 = lt(io_rs1, io_rs2) @[Alu.scala 23:29:@238.10]
    node _GEN_0 = mux(_T_26, asSInt(UInt<2>("h1")), asSInt(UInt<1>("h0"))) @[Alu.scala 23:38:@239.10]
    node _T_30 = eq(io_cntrl, UInt<2>("h3")) @[Alu.scala 29:29:@247.10]
    node _T_32 = eq(io_cntrl, UInt<5>("h16")) @[Alu.scala 29:56:@248.10]
    node _T_33 = or(_T_30, _T_32) @[Alu.scala 29:44:@249.10]
    node _T_34 = asUInt(io_rs1) @[Alu.scala 30:29:@251.12]
    node _T_35 = asUInt(io_rs2) @[Alu.scala 30:45:@252.12]
    node _T_36 = lt(_T_34, _T_35) @[Alu.scala 30:36:@253.12]
    node _GEN_1 = mux(_T_36, asSInt(UInt<2>("h1")), asSInt(UInt<1>("h0"))) @[Alu.scala 30:52:@254.12]
    node _T_40 = eq(io_cntrl, UInt<3>("h4")) @[Alu.scala 36:29:@262.12]
    node _T_41 = xor(io_rs1, io_rs2) @[Alu.scala 37:34:@264.14]
    node _T_42 = asSInt(_T_41) @[Alu.scala 37:34:@265.14]
    node _T_44 = eq(io_cntrl, UInt<3>("h5")) @[Alu.scala 39:29:@269.14]
    node _T_45 = bits(io_rs2, 4, 0) @[Alu.scala 40:36:@271.16]
    node _T_46 = dshr(io_rs1, _T_45) @[Alu.scala 41:34:@272.16]
    node _T_48 = eq(io_cntrl, UInt<3>("h6")) @[Alu.scala 43:29:@276.16]
    node _T_49 = or(io_rs1, io_rs2) @[Alu.scala 44:34:@278.18]
    node _T_50 = asSInt(_T_49) @[Alu.scala 44:34:@279.18]
    node _T_52 = eq(io_cntrl, UInt<3>("h7")) @[Alu.scala 46:29:@283.18]
    node _T_53 = and(io_rs1, io_rs2) @[Alu.scala 47:34:@285.20]
    node _T_54 = asSInt(_T_53) @[Alu.scala 47:34:@286.20]
    node _T_56 = eq(io_cntrl, UInt<4>("h8")) @[Alu.scala 49:29:@290.20]
    node _T_57 = sub(io_rs1, io_rs2) @[Alu.scala 50:34:@292.22]
    node _T_58 = tail(_T_57, 1) @[Alu.scala 50:34:@293.22]
    node _T_59 = asSInt(_T_58) @[Alu.scala 50:34:@294.22]
    node _T_61 = eq(io_cntrl, UInt<4>("hd")) @[Alu.scala 52:29:@298.22]
    node _T_62 = bits(io_rs2, 4, 0) @[Alu.scala 53:36:@300.24]
    node _T_63 = dshr(io_rs1, _T_62) @[Alu.scala 54:34:@301.24]
    node _T_65 = eq(io_cntrl, UInt<5>("h10")) @[Alu.scala 56:29:@305.24]
    node _T_66 = eq(io_rs1, io_rs2) @[Alu.scala 57:29:@307.26]
    node _GEN_2 = mux(_T_66, asSInt(UInt<2>("h1")), asSInt(UInt<1>("h0"))) @[Alu.scala 57:40:@308.26]
    node _T_70 = eq(io_cntrl, UInt<5>("h11")) @[Alu.scala 63:29:@316.26]
    node _T_71 = neq(io_rs1, io_rs2) @[Alu.scala 64:29:@318.28]
    node _GEN_3 = mux(_T_71, asSInt(UInt<2>("h1")), asSInt(UInt<1>("h0"))) @[Alu.scala 64:40:@319.28]
    node _T_75 = eq(io_cntrl, UInt<5>("h14")) @[Alu.scala 70:29:@327.28]
    node _T_76 = lt(io_rs1, io_rs2) @[Alu.scala 71:29:@329.30]
    node _GEN_4 = mux(_T_76, asSInt(UInt<2>("h1")), asSInt(UInt<1>("h0"))) @[Alu.scala 71:38:@330.30]
    node _T_80 = eq(io_cntrl, UInt<5>("h15")) @[Alu.scala 77:29:@338.30]
    node _T_81 = geq(io_rs1, io_rs2) @[Alu.scala 78:29:@340.32]
    node _GEN_5 = mux(_T_81, asSInt(UInt<2>("h1")), asSInt(UInt<1>("h0"))) @[Alu.scala 78:39:@341.32]
    node _T_85 = eq(io_cntrl, UInt<5>("h17")) @[Alu.scala 84:29:@349.32]
    node _T_86 = geq(io_rs1, io_rs2) @[Alu.scala 85:29:@351.34]
    node _GEN_6 = mux(_T_86, asSInt(UInt<2>("h1")), asSInt(UInt<1>("h0"))) @[Alu.scala 85:39:@352.34]
    node _T_90 = eq(io_cntrl, UInt<5>("h1f")) @[Alu.scala 91:29:@360.34]
    node _GEN_7 = validif(_T_90, io_rs1) @[Alu.scala 91:44:@361.34]
    node _GEN_8 = mux(_T_85, _GEN_6, _GEN_7) @[Alu.scala 84:44:@350.32]
    node _GEN_9 = mux(_T_80, _GEN_5, _GEN_8) @[Alu.scala 77:44:@339.30]
    node _GEN_10 = mux(_T_75, _GEN_4, _GEN_9) @[Alu.scala 70:44:@328.28]
    node _GEN_11 = mux(_T_70, _GEN_3, _GEN_10) @[Alu.scala 63:44:@317.26]
    node _GEN_12 = mux(_T_65, _GEN_2, _GEN_11) @[Alu.scala 56:44:@306.24]
    node _GEN_13 = mux(_T_61, _T_63, _GEN_12) @[Alu.scala 52:44:@299.22]
    node _GEN_14 = mux(_T_56, _T_59, _GEN_13) @[Alu.scala 49:45:@291.20]
    node _GEN_15 = mux(_T_52, _T_54, _GEN_14) @[Alu.scala 46:44:@284.18]
    node _GEN_16 = mux(_T_48, _T_50, _GEN_15) @[Alu.scala 43:44:@277.16]
    node _GEN_17 = mux(_T_44, _T_46, _GEN_16) @[Alu.scala 39:44:@270.14]
    node _GEN_18 = mux(_T_40, _T_42, _GEN_17) @[Alu.scala 36:44:@263.12]
    node _GEN_19 = mux(_T_33, _GEN_1, _GEN_18) @[Alu.scala 29:71:@250.10]
    node _GEN_20 = mux(_T_25, _GEN_0, _GEN_19) @[Alu.scala 22:44:@237.8]
    node _GEN_21 = mux(_T_21, _T_23, _GEN_20) @[Alu.scala 18:44:@230.6]
    node _GEN_22 = mux(_T_16, _T_19, _GEN_21) @[Alu.scala 15:38:@222.4]
    node branchcheck = bits(io_cntrl, 4, 3) @[Alu.scala 98:35:@367.4]
    node _T_92 = eq(branchcheck, UInt<2>("h2")) @[Alu.scala 99:26:@368.4]
    node _T_94 = eq(io_out, asSInt(UInt<2>("h1"))) @[Alu.scala 99:48:@369.4]
    node _T_95 = and(_T_92, _T_94) @[Alu.scala 99:38:@370.4]
    node _GEN_23 = mux(_T_95, asSInt(UInt<2>("h1")), asSInt(UInt<1>("h0"))) @[Alu.scala 99:56:@371.4]
    io_out <= asSInt(bits(_GEN_22, 31, 0)) @[Alu.scala 16:24:@226.6 Alu.scala 20:24:@233.8 Alu.scala 24:32:@240.12 Alu.scala 26:32:@243.12 Alu.scala 31:32:@255.14 Alu.scala 33:32:@258.14 Alu.scala 37:24:@266.14 Alu.scala 41:24:@273.16 Alu.scala 44:24:@280.18 Alu.scala 47:24:@287.20 Alu.scala 50:24:@295.22 Alu.scala 54:24:@302.24 Alu.scala 58:32:@309.28 Alu.scala 60:32:@312.28 Alu.scala 65:32:@320.30 Alu.scala 67:32:@323.30 Alu.scala 72:32:@331.32 Alu.scala 74:32:@334.32 Alu.scala 79:32:@342.34 Alu.scala 81:32:@345.34 Alu.scala 86:32:@353.36 Alu.scala 88:32:@356.36 Alu.scala 92:24:@362.36]
    io_branch <= _GEN_23 @[Alu.scala 100:27:@372.6 Alu.scala 102:27:@375.6]

  module AluOp : @[:@378.2]
    input clock : Clock @[:@379.4]
    input reset : UInt<1> @[:@380.4]
    input io_fnc3 : UInt<3> @[:@381.4]
    input io_fnc7 : UInt<1> @[:@381.4]
    input io_aluop : UInt<3> @[:@381.4]
    output io_out : UInt<5> @[:@381.4]
  
    node _T_14 = eq(io_aluop, UInt<1>("h0")) @[AluOp.scala 14:24:@383.4]
    node _T_16 = cat(UInt<1>("h0"), io_fnc7) @[Cat.scala 30:58:@385.6]
    node _T_17 = cat(_T_16, io_fnc3) @[Cat.scala 30:58:@386.6]
    node _T_19 = eq(io_aluop, UInt<3>("h4")) @[AluOp.scala 16:30:@390.6]
    node _T_22 = eq(io_aluop, UInt<3>("h5")) @[AluOp.scala 18:30:@395.8]
    node _T_25 = eq(io_aluop, UInt<2>("h2")) @[AluOp.scala 20:30:@400.10]
    node _T_27 = cat(UInt<2>("h2"), io_fnc3) @[Cat.scala 30:58:@402.12]
    node _T_29 = eq(io_aluop, UInt<1>("h1")) @[AluOp.scala 22:30:@406.12]
    node _T_31 = eq(io_fnc3, UInt<3>("h5")) @[AluOp.scala 23:31:@408.14]
    node _T_33 = cat(UInt<1>("h0"), io_fnc7) @[Cat.scala 30:58:@410.16]
    node _T_34 = cat(_T_33, io_fnc3) @[Cat.scala 30:58:@411.16]
    node _T_36 = cat(UInt<1>("h0"), io_fnc3) @[Cat.scala 30:58:@415.16]
    node _GEN_0 = mux(_T_31, _T_34, _T_36) @[AluOp.scala 23:44:@409.14]
    node _T_38 = eq(io_aluop, UInt<2>("h3")) @[AluOp.scala 28:30:@420.14]
    node _T_41 = eq(io_aluop, UInt<3>("h6")) @[AluOp.scala 30:30:@425.16]
    node _GEN_1 = validif(_T_41, UInt<1>("h0")) @[AluOp.scala 30:43:@426.16]
    node _GEN_2 = mux(_T_38, UInt<5>("h1f"), _GEN_1) @[AluOp.scala 28:43:@421.14]
    node _GEN_3 = mux(_T_29, _GEN_0, _GEN_2) @[AluOp.scala 22:43:@407.12]
    node _GEN_4 = mux(_T_25, _T_27, _GEN_3) @[AluOp.scala 20:43:@401.10]
    node _GEN_5 = mux(_T_22, UInt<1>("h0"), _GEN_4) @[AluOp.scala 18:43:@396.8]
    node _GEN_6 = mux(_T_19, UInt<1>("h0"), _GEN_5) @[AluOp.scala 16:43:@391.6]
    node _GEN_7 = mux(_T_14, _T_17, _GEN_6) @[AluOp.scala 14:37:@384.4]
    io_out <= _GEN_7 @[AluOp.scala 15:24:@387.6 AluOp.scala 17:24:@392.8 AluOp.scala 19:24:@397.10 AluOp.scala 21:24:@403.12 AluOp.scala 24:32:@412.16 AluOp.scala 26:32:@416.16 AluOp.scala 29:24:@422.16 AluOp.scala 31:24:@427.18]

  module Regfile : @[:@433.2]
    input clock : Clock @[:@434.4]
    input reset : UInt<1> @[:@435.4]
    input io_regwrite : UInt<1> @[:@436.4]
    input io_rd_sel : UInt<5> @[:@436.4]
    input io_r1 : UInt<5> @[:@436.4]
    input io_r2 : UInt<5> @[:@436.4]
    input io_writedata : SInt<32> @[:@436.4]
    output io_rs1 : SInt<32> @[:@436.4]
    output io_rs2 : SInt<32> @[:@436.4]
  
    reg registers_0 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_0) @[Regfile.scala 15:28:@438.4]
    reg registers_1 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_1) @[Regfile.scala 15:28:@438.4]
    reg registers_2 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_2) @[Regfile.scala 15:28:@438.4]
    reg registers_3 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_3) @[Regfile.scala 15:28:@438.4]
    reg registers_4 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_4) @[Regfile.scala 15:28:@438.4]
    reg registers_5 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_5) @[Regfile.scala 15:28:@438.4]
    reg registers_6 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_6) @[Regfile.scala 15:28:@438.4]
    reg registers_7 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_7) @[Regfile.scala 15:28:@438.4]
    reg registers_8 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_8) @[Regfile.scala 15:28:@438.4]
    reg registers_9 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_9) @[Regfile.scala 15:28:@438.4]
    reg registers_10 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_10) @[Regfile.scala 15:28:@438.4]
    reg registers_11 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_11) @[Regfile.scala 15:28:@438.4]
    reg registers_12 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_12) @[Regfile.scala 15:28:@438.4]
    reg registers_13 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_13) @[Regfile.scala 15:28:@438.4]
    reg registers_14 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_14) @[Regfile.scala 15:28:@438.4]
    reg registers_15 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_15) @[Regfile.scala 15:28:@438.4]
    reg registers_16 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_16) @[Regfile.scala 15:28:@438.4]
    reg registers_17 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_17) @[Regfile.scala 15:28:@438.4]
    reg registers_18 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_18) @[Regfile.scala 15:28:@438.4]
    reg registers_19 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_19) @[Regfile.scala 15:28:@438.4]
    reg registers_20 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_20) @[Regfile.scala 15:28:@438.4]
    reg registers_21 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_21) @[Regfile.scala 15:28:@438.4]
    reg registers_22 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_22) @[Regfile.scala 15:28:@438.4]
    reg registers_23 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_23) @[Regfile.scala 15:28:@438.4]
    reg registers_24 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_24) @[Regfile.scala 15:28:@438.4]
    reg registers_25 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_25) @[Regfile.scala 15:28:@438.4]
    reg registers_26 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_26) @[Regfile.scala 15:28:@438.4]
    reg registers_27 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_27) @[Regfile.scala 15:28:@438.4]
    reg registers_28 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_28) @[Regfile.scala 15:28:@438.4]
    reg registers_29 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_29) @[Regfile.scala 15:28:@438.4]
    reg registers_30 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_30) @[Regfile.scala 15:28:@438.4]
    reg registers_31 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_31) @[Regfile.scala 15:28:@438.4]
    node _GEN_0 = validif(eq(UInt<1>("h0"), io_r1), registers_0) @[Regfile.scala 17:16:@440.4]
    node _GEN_1 = mux(eq(UInt<1>("h1"), io_r1), registers_1, _GEN_0) @[Regfile.scala 17:16:@440.4]
    node _GEN_2 = mux(eq(UInt<2>("h2"), io_r1), registers_2, _GEN_1) @[Regfile.scala 17:16:@440.4]
    node _GEN_3 = mux(eq(UInt<2>("h3"), io_r1), registers_3, _GEN_2) @[Regfile.scala 17:16:@440.4]
    node _GEN_4 = mux(eq(UInt<3>("h4"), io_r1), registers_4, _GEN_3) @[Regfile.scala 17:16:@440.4]
    node _GEN_5 = mux(eq(UInt<3>("h5"), io_r1), registers_5, _GEN_4) @[Regfile.scala 17:16:@440.4]
    node _GEN_6 = mux(eq(UInt<3>("h6"), io_r1), registers_6, _GEN_5) @[Regfile.scala 17:16:@440.4]
    node _GEN_7 = mux(eq(UInt<3>("h7"), io_r1), registers_7, _GEN_6) @[Regfile.scala 17:16:@440.4]
    node _GEN_8 = mux(eq(UInt<4>("h8"), io_r1), registers_8, _GEN_7) @[Regfile.scala 17:16:@440.4]
    node _GEN_9 = mux(eq(UInt<4>("h9"), io_r1), registers_9, _GEN_8) @[Regfile.scala 17:16:@440.4]
    node _GEN_10 = mux(eq(UInt<4>("ha"), io_r1), registers_10, _GEN_9) @[Regfile.scala 17:16:@440.4]
    node _GEN_11 = mux(eq(UInt<4>("hb"), io_r1), registers_11, _GEN_10) @[Regfile.scala 17:16:@440.4]
    node _GEN_12 = mux(eq(UInt<4>("hc"), io_r1), registers_12, _GEN_11) @[Regfile.scala 17:16:@440.4]
    node _GEN_13 = mux(eq(UInt<4>("hd"), io_r1), registers_13, _GEN_12) @[Regfile.scala 17:16:@440.4]
    node _GEN_14 = mux(eq(UInt<4>("he"), io_r1), registers_14, _GEN_13) @[Regfile.scala 17:16:@440.4]
    node _GEN_15 = mux(eq(UInt<4>("hf"), io_r1), registers_15, _GEN_14) @[Regfile.scala 17:16:@440.4]
    node _GEN_16 = mux(eq(UInt<5>("h10"), io_r1), registers_16, _GEN_15) @[Regfile.scala 17:16:@440.4]
    node _GEN_17 = mux(eq(UInt<5>("h11"), io_r1), registers_17, _GEN_16) @[Regfile.scala 17:16:@440.4]
    node _GEN_18 = mux(eq(UInt<5>("h12"), io_r1), registers_18, _GEN_17) @[Regfile.scala 17:16:@440.4]
    node _GEN_19 = mux(eq(UInt<5>("h13"), io_r1), registers_19, _GEN_18) @[Regfile.scala 17:16:@440.4]
    node _GEN_20 = mux(eq(UInt<5>("h14"), io_r1), registers_20, _GEN_19) @[Regfile.scala 17:16:@440.4]
    node _GEN_21 = mux(eq(UInt<5>("h15"), io_r1), registers_21, _GEN_20) @[Regfile.scala 17:16:@440.4]
    node _GEN_22 = mux(eq(UInt<5>("h16"), io_r1), registers_22, _GEN_21) @[Regfile.scala 17:16:@440.4]
    node _GEN_23 = mux(eq(UInt<5>("h17"), io_r1), registers_23, _GEN_22) @[Regfile.scala 17:16:@440.4]
    node _GEN_24 = mux(eq(UInt<5>("h18"), io_r1), registers_24, _GEN_23) @[Regfile.scala 17:16:@440.4]
    node _GEN_25 = mux(eq(UInt<5>("h19"), io_r1), registers_25, _GEN_24) @[Regfile.scala 17:16:@440.4]
    node _GEN_26 = mux(eq(UInt<5>("h1a"), io_r1), registers_26, _GEN_25) @[Regfile.scala 17:16:@440.4]
    node _GEN_27 = mux(eq(UInt<5>("h1b"), io_r1), registers_27, _GEN_26) @[Regfile.scala 17:16:@440.4]
    node _GEN_28 = mux(eq(UInt<5>("h1c"), io_r1), registers_28, _GEN_27) @[Regfile.scala 17:16:@440.4]
    node _GEN_29 = mux(eq(UInt<5>("h1d"), io_r1), registers_29, _GEN_28) @[Regfile.scala 17:16:@440.4]
    node _GEN_30 = mux(eq(UInt<5>("h1e"), io_r1), registers_30, _GEN_29) @[Regfile.scala 17:16:@440.4]
    node _GEN_31 = mux(eq(UInt<5>("h1f"), io_r1), registers_31, _GEN_30) @[Regfile.scala 17:16:@440.4]
    node _GEN_32 = validif(eq(UInt<1>("h0"), io_r2), registers_0) @[Regfile.scala 18:16:@441.4]
    node _GEN_33 = mux(eq(UInt<1>("h1"), io_r2), registers_1, _GEN_32) @[Regfile.scala 18:16:@441.4]
    node _GEN_34 = mux(eq(UInt<2>("h2"), io_r2), registers_2, _GEN_33) @[Regfile.scala 18:16:@441.4]
    node _GEN_35 = mux(eq(UInt<2>("h3"), io_r2), registers_3, _GEN_34) @[Regfile.scala 18:16:@441.4]
    node _GEN_36 = mux(eq(UInt<3>("h4"), io_r2), registers_4, _GEN_35) @[Regfile.scala 18:16:@441.4]
    node _GEN_37 = mux(eq(UInt<3>("h5"), io_r2), registers_5, _GEN_36) @[Regfile.scala 18:16:@441.4]
    node _GEN_38 = mux(eq(UInt<3>("h6"), io_r2), registers_6, _GEN_37) @[Regfile.scala 18:16:@441.4]
    node _GEN_39 = mux(eq(UInt<3>("h7"), io_r2), registers_7, _GEN_38) @[Regfile.scala 18:16:@441.4]
    node _GEN_40 = mux(eq(UInt<4>("h8"), io_r2), registers_8, _GEN_39) @[Regfile.scala 18:16:@441.4]
    node _GEN_41 = mux(eq(UInt<4>("h9"), io_r2), registers_9, _GEN_40) @[Regfile.scala 18:16:@441.4]
    node _GEN_42 = mux(eq(UInt<4>("ha"), io_r2), registers_10, _GEN_41) @[Regfile.scala 18:16:@441.4]
    node _GEN_43 = mux(eq(UInt<4>("hb"), io_r2), registers_11, _GEN_42) @[Regfile.scala 18:16:@441.4]
    node _GEN_44 = mux(eq(UInt<4>("hc"), io_r2), registers_12, _GEN_43) @[Regfile.scala 18:16:@441.4]
    node _GEN_45 = mux(eq(UInt<4>("hd"), io_r2), registers_13, _GEN_44) @[Regfile.scala 18:16:@441.4]
    node _GEN_46 = mux(eq(UInt<4>("he"), io_r2), registers_14, _GEN_45) @[Regfile.scala 18:16:@441.4]
    node _GEN_47 = mux(eq(UInt<4>("hf"), io_r2), registers_15, _GEN_46) @[Regfile.scala 18:16:@441.4]
    node _GEN_48 = mux(eq(UInt<5>("h10"), io_r2), registers_16, _GEN_47) @[Regfile.scala 18:16:@441.4]
    node _GEN_49 = mux(eq(UInt<5>("h11"), io_r2), registers_17, _GEN_48) @[Regfile.scala 18:16:@441.4]
    node _GEN_50 = mux(eq(UInt<5>("h12"), io_r2), registers_18, _GEN_49) @[Regfile.scala 18:16:@441.4]
    node _GEN_51 = mux(eq(UInt<5>("h13"), io_r2), registers_19, _GEN_50) @[Regfile.scala 18:16:@441.4]
    node _GEN_52 = mux(eq(UInt<5>("h14"), io_r2), registers_20, _GEN_51) @[Regfile.scala 18:16:@441.4]
    node _GEN_53 = mux(eq(UInt<5>("h15"), io_r2), registers_21, _GEN_52) @[Regfile.scala 18:16:@441.4]
    node _GEN_54 = mux(eq(UInt<5>("h16"), io_r2), registers_22, _GEN_53) @[Regfile.scala 18:16:@441.4]
    node _GEN_55 = mux(eq(UInt<5>("h17"), io_r2), registers_23, _GEN_54) @[Regfile.scala 18:16:@441.4]
    node _GEN_56 = mux(eq(UInt<5>("h18"), io_r2), registers_24, _GEN_55) @[Regfile.scala 18:16:@441.4]
    node _GEN_57 = mux(eq(UInt<5>("h19"), io_r2), registers_25, _GEN_56) @[Regfile.scala 18:16:@441.4]
    node _GEN_58 = mux(eq(UInt<5>("h1a"), io_r2), registers_26, _GEN_57) @[Regfile.scala 18:16:@441.4]
    node _GEN_59 = mux(eq(UInt<5>("h1b"), io_r2), registers_27, _GEN_58) @[Regfile.scala 18:16:@441.4]
    node _GEN_60 = mux(eq(UInt<5>("h1c"), io_r2), registers_28, _GEN_59) @[Regfile.scala 18:16:@441.4]
    node _GEN_61 = mux(eq(UInt<5>("h1d"), io_r2), registers_29, _GEN_60) @[Regfile.scala 18:16:@441.4]
    node _GEN_62 = mux(eq(UInt<5>("h1e"), io_r2), registers_30, _GEN_61) @[Regfile.scala 18:16:@441.4]
    node _GEN_63 = mux(eq(UInt<5>("h1f"), io_r2), registers_31, _GEN_62) @[Regfile.scala 18:16:@441.4]
    node _T_60 = eq(io_regwrite, UInt<1>("h1")) @[Regfile.scala 19:26:@442.4]
    node _T_62 = eq(io_rd_sel, UInt<1>("h0")) @[Regfile.scala 20:32:@444.6]
    node _GEN_128 = asSInt(UInt<1>("h0")) @[Regfile.scala 20:47:@445.6]
    node _registers_io_rd_sel = pad(_GEN_128, 32) @[Regfile.scala 21:46:@446.8 Regfile.scala 21:46:@446.8]
    node _GEN_64 = mux(eq(UInt<1>("h0"), io_rd_sel), _registers_io_rd_sel, asSInt(UInt<1>("h0"))) @[Regfile.scala 21:46:@446.8]
    node _GEN_65 = mux(eq(UInt<1>("h1"), io_rd_sel), _registers_io_rd_sel, registers_1) @[Regfile.scala 21:46:@446.8]
    node _GEN_66 = mux(eq(UInt<2>("h2"), io_rd_sel), _registers_io_rd_sel, registers_2) @[Regfile.scala 21:46:@446.8]
    node _GEN_67 = mux(eq(UInt<2>("h3"), io_rd_sel), _registers_io_rd_sel, registers_3) @[Regfile.scala 21:46:@446.8]
    node _GEN_68 = mux(eq(UInt<3>("h4"), io_rd_sel), _registers_io_rd_sel, registers_4) @[Regfile.scala 21:46:@446.8]
    node _GEN_69 = mux(eq(UInt<3>("h5"), io_rd_sel), _registers_io_rd_sel, registers_5) @[Regfile.scala 21:46:@446.8]
    node _GEN_70 = mux(eq(UInt<3>("h6"), io_rd_sel), _registers_io_rd_sel, registers_6) @[Regfile.scala 21:46:@446.8]
    node _GEN_71 = mux(eq(UInt<3>("h7"), io_rd_sel), _registers_io_rd_sel, registers_7) @[Regfile.scala 21:46:@446.8]
    node _GEN_72 = mux(eq(UInt<4>("h8"), io_rd_sel), _registers_io_rd_sel, registers_8) @[Regfile.scala 21:46:@446.8]
    node _GEN_73 = mux(eq(UInt<4>("h9"), io_rd_sel), _registers_io_rd_sel, registers_9) @[Regfile.scala 21:46:@446.8]
    node _GEN_74 = mux(eq(UInt<4>("ha"), io_rd_sel), _registers_io_rd_sel, registers_10) @[Regfile.scala 21:46:@446.8]
    node _GEN_75 = mux(eq(UInt<4>("hb"), io_rd_sel), _registers_io_rd_sel, registers_11) @[Regfile.scala 21:46:@446.8]
    node _GEN_76 = mux(eq(UInt<4>("hc"), io_rd_sel), _registers_io_rd_sel, registers_12) @[Regfile.scala 21:46:@446.8]
    node _GEN_77 = mux(eq(UInt<4>("hd"), io_rd_sel), _registers_io_rd_sel, registers_13) @[Regfile.scala 21:46:@446.8]
    node _GEN_78 = mux(eq(UInt<4>("he"), io_rd_sel), _registers_io_rd_sel, registers_14) @[Regfile.scala 21:46:@446.8]
    node _GEN_79 = mux(eq(UInt<4>("hf"), io_rd_sel), _registers_io_rd_sel, registers_15) @[Regfile.scala 21:46:@446.8]
    node _GEN_80 = mux(eq(UInt<5>("h10"), io_rd_sel), _registers_io_rd_sel, registers_16) @[Regfile.scala 21:46:@446.8]
    node _GEN_81 = mux(eq(UInt<5>("h11"), io_rd_sel), _registers_io_rd_sel, registers_17) @[Regfile.scala 21:46:@446.8]
    node _GEN_82 = mux(eq(UInt<5>("h12"), io_rd_sel), _registers_io_rd_sel, registers_18) @[Regfile.scala 21:46:@446.8]
    node _GEN_83 = mux(eq(UInt<5>("h13"), io_rd_sel), _registers_io_rd_sel, registers_19) @[Regfile.scala 21:46:@446.8]
    node _GEN_84 = mux(eq(UInt<5>("h14"), io_rd_sel), _registers_io_rd_sel, registers_20) @[Regfile.scala 21:46:@446.8]
    node _GEN_85 = mux(eq(UInt<5>("h15"), io_rd_sel), _registers_io_rd_sel, registers_21) @[Regfile.scala 21:46:@446.8]
    node _GEN_86 = mux(eq(UInt<5>("h16"), io_rd_sel), _registers_io_rd_sel, registers_22) @[Regfile.scala 21:46:@446.8]
    node _GEN_87 = mux(eq(UInt<5>("h17"), io_rd_sel), _registers_io_rd_sel, registers_23) @[Regfile.scala 21:46:@446.8]
    node _GEN_88 = mux(eq(UInt<5>("h18"), io_rd_sel), _registers_io_rd_sel, registers_24) @[Regfile.scala 21:46:@446.8]
    node _GEN_89 = mux(eq(UInt<5>("h19"), io_rd_sel), _registers_io_rd_sel, registers_25) @[Regfile.scala 21:46:@446.8]
    node _GEN_90 = mux(eq(UInt<5>("h1a"), io_rd_sel), _registers_io_rd_sel, registers_26) @[Regfile.scala 21:46:@446.8]
    node _GEN_91 = mux(eq(UInt<5>("h1b"), io_rd_sel), _registers_io_rd_sel, registers_27) @[Regfile.scala 21:46:@446.8]
    node _GEN_92 = mux(eq(UInt<5>("h1c"), io_rd_sel), _registers_io_rd_sel, registers_28) @[Regfile.scala 21:46:@446.8]
    node _GEN_93 = mux(eq(UInt<5>("h1d"), io_rd_sel), _registers_io_rd_sel, registers_29) @[Regfile.scala 21:46:@446.8]
    node _GEN_94 = mux(eq(UInt<5>("h1e"), io_rd_sel), _registers_io_rd_sel, registers_30) @[Regfile.scala 21:46:@446.8]
    node _GEN_95 = mux(eq(UInt<5>("h1f"), io_rd_sel), _registers_io_rd_sel, registers_31) @[Regfile.scala 21:46:@446.8]
    node _registers_io_rd_sel_0 = io_writedata @[Regfile.scala 23:46:@449.8 Regfile.scala 23:46:@449.8]
    node _GEN_96 = mux(eq(UInt<1>("h0"), io_rd_sel), _registers_io_rd_sel_0, asSInt(UInt<1>("h0"))) @[Regfile.scala 23:46:@449.8]
    node _GEN_97 = mux(eq(UInt<1>("h1"), io_rd_sel), _registers_io_rd_sel_0, registers_1) @[Regfile.scala 23:46:@449.8]
    node _GEN_98 = mux(eq(UInt<2>("h2"), io_rd_sel), _registers_io_rd_sel_0, registers_2) @[Regfile.scala 23:46:@449.8]
    node _GEN_99 = mux(eq(UInt<2>("h3"), io_rd_sel), _registers_io_rd_sel_0, registers_3) @[Regfile.scala 23:46:@449.8]
    node _GEN_100 = mux(eq(UInt<3>("h4"), io_rd_sel), _registers_io_rd_sel_0, registers_4) @[Regfile.scala 23:46:@449.8]
    node _GEN_101 = mux(eq(UInt<3>("h5"), io_rd_sel), _registers_io_rd_sel_0, registers_5) @[Regfile.scala 23:46:@449.8]
    node _GEN_102 = mux(eq(UInt<3>("h6"), io_rd_sel), _registers_io_rd_sel_0, registers_6) @[Regfile.scala 23:46:@449.8]
    node _GEN_103 = mux(eq(UInt<3>("h7"), io_rd_sel), _registers_io_rd_sel_0, registers_7) @[Regfile.scala 23:46:@449.8]
    node _GEN_104 = mux(eq(UInt<4>("h8"), io_rd_sel), _registers_io_rd_sel_0, registers_8) @[Regfile.scala 23:46:@449.8]
    node _GEN_105 = mux(eq(UInt<4>("h9"), io_rd_sel), _registers_io_rd_sel_0, registers_9) @[Regfile.scala 23:46:@449.8]
    node _GEN_106 = mux(eq(UInt<4>("ha"), io_rd_sel), _registers_io_rd_sel_0, registers_10) @[Regfile.scala 23:46:@449.8]
    node _GEN_107 = mux(eq(UInt<4>("hb"), io_rd_sel), _registers_io_rd_sel_0, registers_11) @[Regfile.scala 23:46:@449.8]
    node _GEN_108 = mux(eq(UInt<4>("hc"), io_rd_sel), _registers_io_rd_sel_0, registers_12) @[Regfile.scala 23:46:@449.8]
    node _GEN_109 = mux(eq(UInt<4>("hd"), io_rd_sel), _registers_io_rd_sel_0, registers_13) @[Regfile.scala 23:46:@449.8]
    node _GEN_110 = mux(eq(UInt<4>("he"), io_rd_sel), _registers_io_rd_sel_0, registers_14) @[Regfile.scala 23:46:@449.8]
    node _GEN_111 = mux(eq(UInt<4>("hf"), io_rd_sel), _registers_io_rd_sel_0, registers_15) @[Regfile.scala 23:46:@449.8]
    node _GEN_112 = mux(eq(UInt<5>("h10"), io_rd_sel), _registers_io_rd_sel_0, registers_16) @[Regfile.scala 23:46:@449.8]
    node _GEN_113 = mux(eq(UInt<5>("h11"), io_rd_sel), _registers_io_rd_sel_0, registers_17) @[Regfile.scala 23:46:@449.8]
    node _GEN_114 = mux(eq(UInt<5>("h12"), io_rd_sel), _registers_io_rd_sel_0, registers_18) @[Regfile.scala 23:46:@449.8]
    node _GEN_115 = mux(eq(UInt<5>("h13"), io_rd_sel), _registers_io_rd_sel_0, registers_19) @[Regfile.scala 23:46:@449.8]
    node _GEN_116 = mux(eq(UInt<5>("h14"), io_rd_sel), _registers_io_rd_sel_0, registers_20) @[Regfile.scala 23:46:@449.8]
    node _GEN_117 = mux(eq(UInt<5>("h15"), io_rd_sel), _registers_io_rd_sel_0, registers_21) @[Regfile.scala 23:46:@449.8]
    node _GEN_118 = mux(eq(UInt<5>("h16"), io_rd_sel), _registers_io_rd_sel_0, registers_22) @[Regfile.scala 23:46:@449.8]
    node _GEN_119 = mux(eq(UInt<5>("h17"), io_rd_sel), _registers_io_rd_sel_0, registers_23) @[Regfile.scala 23:46:@449.8]
    node _GEN_120 = mux(eq(UInt<5>("h18"), io_rd_sel), _registers_io_rd_sel_0, registers_24) @[Regfile.scala 23:46:@449.8]
    node _GEN_121 = mux(eq(UInt<5>("h19"), io_rd_sel), _registers_io_rd_sel_0, registers_25) @[Regfile.scala 23:46:@449.8]
    node _GEN_122 = mux(eq(UInt<5>("h1a"), io_rd_sel), _registers_io_rd_sel_0, registers_26) @[Regfile.scala 23:46:@449.8]
    node _GEN_123 = mux(eq(UInt<5>("h1b"), io_rd_sel), _registers_io_rd_sel_0, registers_27) @[Regfile.scala 23:46:@449.8]
    node _GEN_124 = mux(eq(UInt<5>("h1c"), io_rd_sel), _registers_io_rd_sel_0, registers_28) @[Regfile.scala 23:46:@449.8]
    node _GEN_125 = mux(eq(UInt<5>("h1d"), io_rd_sel), _registers_io_rd_sel_0, registers_29) @[Regfile.scala 23:46:@449.8]
    node _GEN_126 = mux(eq(UInt<5>("h1e"), io_rd_sel), _registers_io_rd_sel_0, registers_30) @[Regfile.scala 23:46:@449.8]
    node _GEN_127 = mux(eq(UInt<5>("h1f"), io_rd_sel), _registers_io_rd_sel_0, registers_31) @[Regfile.scala 23:46:@449.8]
    node _GEN_129 = mux(_T_62, _GEN_64, _GEN_96) @[Regfile.scala 20:47:@445.6]
    node _GEN_130 = mux(_T_62, _GEN_65, _GEN_97) @[Regfile.scala 20:47:@445.6]
    node _GEN_131 = mux(_T_62, _GEN_66, _GEN_98) @[Regfile.scala 20:47:@445.6]
    node _GEN_132 = mux(_T_62, _GEN_67, _GEN_99) @[Regfile.scala 20:47:@445.6]
    node _GEN_133 = mux(_T_62, _GEN_68, _GEN_100) @[Regfile.scala 20:47:@445.6]
    node _GEN_134 = mux(_T_62, _GEN_69, _GEN_101) @[Regfile.scala 20:47:@445.6]
    node _GEN_135 = mux(_T_62, _GEN_70, _GEN_102) @[Regfile.scala 20:47:@445.6]
    node _GEN_136 = mux(_T_62, _GEN_71, _GEN_103) @[Regfile.scala 20:47:@445.6]
    node _GEN_137 = mux(_T_62, _GEN_72, _GEN_104) @[Regfile.scala 20:47:@445.6]
    node _GEN_138 = mux(_T_62, _GEN_73, _GEN_105) @[Regfile.scala 20:47:@445.6]
    node _GEN_139 = mux(_T_62, _GEN_74, _GEN_106) @[Regfile.scala 20:47:@445.6]
    node _GEN_140 = mux(_T_62, _GEN_75, _GEN_107) @[Regfile.scala 20:47:@445.6]
    node _GEN_141 = mux(_T_62, _GEN_76, _GEN_108) @[Regfile.scala 20:47:@445.6]
    node _GEN_142 = mux(_T_62, _GEN_77, _GEN_109) @[Regfile.scala 20:47:@445.6]
    node _GEN_143 = mux(_T_62, _GEN_78, _GEN_110) @[Regfile.scala 20:47:@445.6]
    node _GEN_144 = mux(_T_62, _GEN_79, _GEN_111) @[Regfile.scala 20:47:@445.6]
    node _GEN_145 = mux(_T_62, _GEN_80, _GEN_112) @[Regfile.scala 20:47:@445.6]
    node _GEN_146 = mux(_T_62, _GEN_81, _GEN_113) @[Regfile.scala 20:47:@445.6]
    node _GEN_147 = mux(_T_62, _GEN_82, _GEN_114) @[Regfile.scala 20:47:@445.6]
    node _GEN_148 = mux(_T_62, _GEN_83, _GEN_115) @[Regfile.scala 20:47:@445.6]
    node _GEN_149 = mux(_T_62, _GEN_84, _GEN_116) @[Regfile.scala 20:47:@445.6]
    node _GEN_150 = mux(_T_62, _GEN_85, _GEN_117) @[Regfile.scala 20:47:@445.6]
    node _GEN_151 = mux(_T_62, _GEN_86, _GEN_118) @[Regfile.scala 20:47:@445.6]
    node _GEN_152 = mux(_T_62, _GEN_87, _GEN_119) @[Regfile.scala 20:47:@445.6]
    node _GEN_153 = mux(_T_62, _GEN_88, _GEN_120) @[Regfile.scala 20:47:@445.6]
    node _GEN_154 = mux(_T_62, _GEN_89, _GEN_121) @[Regfile.scala 20:47:@445.6]
    node _GEN_155 = mux(_T_62, _GEN_90, _GEN_122) @[Regfile.scala 20:47:@445.6]
    node _GEN_156 = mux(_T_62, _GEN_91, _GEN_123) @[Regfile.scala 20:47:@445.6]
    node _GEN_157 = mux(_T_62, _GEN_92, _GEN_124) @[Regfile.scala 20:47:@445.6]
    node _GEN_158 = mux(_T_62, _GEN_93, _GEN_125) @[Regfile.scala 20:47:@445.6]
    node _GEN_159 = mux(_T_62, _GEN_94, _GEN_126) @[Regfile.scala 20:47:@445.6]
    node _GEN_160 = mux(_T_62, _GEN_95, _GEN_127) @[Regfile.scala 20:47:@445.6]
    node _GEN_161 = mux(_T_60, _GEN_129, asSInt(UInt<1>("h0"))) @[Regfile.scala 19:34:@443.4]
    node _GEN_162 = mux(_T_60, _GEN_130, registers_1) @[Regfile.scala 19:34:@443.4]
    node _GEN_163 = mux(_T_60, _GEN_131, registers_2) @[Regfile.scala 19:34:@443.4]
    node _GEN_164 = mux(_T_60, _GEN_132, registers_3) @[Regfile.scala 19:34:@443.4]
    node _GEN_165 = mux(_T_60, _GEN_133, registers_4) @[Regfile.scala 19:34:@443.4]
    node _GEN_166 = mux(_T_60, _GEN_134, registers_5) @[Regfile.scala 19:34:@443.4]
    node _GEN_167 = mux(_T_60, _GEN_135, registers_6) @[Regfile.scala 19:34:@443.4]
    node _GEN_168 = mux(_T_60, _GEN_136, registers_7) @[Regfile.scala 19:34:@443.4]
    node _GEN_169 = mux(_T_60, _GEN_137, registers_8) @[Regfile.scala 19:34:@443.4]
    node _GEN_170 = mux(_T_60, _GEN_138, registers_9) @[Regfile.scala 19:34:@443.4]
    node _GEN_171 = mux(_T_60, _GEN_139, registers_10) @[Regfile.scala 19:34:@443.4]
    node _GEN_172 = mux(_T_60, _GEN_140, registers_11) @[Regfile.scala 19:34:@443.4]
    node _GEN_173 = mux(_T_60, _GEN_141, registers_12) @[Regfile.scala 19:34:@443.4]
    node _GEN_174 = mux(_T_60, _GEN_142, registers_13) @[Regfile.scala 19:34:@443.4]
    node _GEN_175 = mux(_T_60, _GEN_143, registers_14) @[Regfile.scala 19:34:@443.4]
    node _GEN_176 = mux(_T_60, _GEN_144, registers_15) @[Regfile.scala 19:34:@443.4]
    node _GEN_177 = mux(_T_60, _GEN_145, registers_16) @[Regfile.scala 19:34:@443.4]
    node _GEN_178 = mux(_T_60, _GEN_146, registers_17) @[Regfile.scala 19:34:@443.4]
    node _GEN_179 = mux(_T_60, _GEN_147, registers_18) @[Regfile.scala 19:34:@443.4]
    node _GEN_180 = mux(_T_60, _GEN_148, registers_19) @[Regfile.scala 19:34:@443.4]
    node _GEN_181 = mux(_T_60, _GEN_149, registers_20) @[Regfile.scala 19:34:@443.4]
    node _GEN_182 = mux(_T_60, _GEN_150, registers_21) @[Regfile.scala 19:34:@443.4]
    node _GEN_183 = mux(_T_60, _GEN_151, registers_22) @[Regfile.scala 19:34:@443.4]
    node _GEN_184 = mux(_T_60, _GEN_152, registers_23) @[Regfile.scala 19:34:@443.4]
    node _GEN_185 = mux(_T_60, _GEN_153, registers_24) @[Regfile.scala 19:34:@443.4]
    node _GEN_186 = mux(_T_60, _GEN_154, registers_25) @[Regfile.scala 19:34:@443.4]
    node _GEN_187 = mux(_T_60, _GEN_155, registers_26) @[Regfile.scala 19:34:@443.4]
    node _GEN_188 = mux(_T_60, _GEN_156, registers_27) @[Regfile.scala 19:34:@443.4]
    node _GEN_189 = mux(_T_60, _GEN_157, registers_28) @[Regfile.scala 19:34:@443.4]
    node _GEN_190 = mux(_T_60, _GEN_158, registers_29) @[Regfile.scala 19:34:@443.4]
    node _GEN_191 = mux(_T_60, _GEN_159, registers_30) @[Regfile.scala 19:34:@443.4]
    node _GEN_192 = mux(_T_60, _GEN_160, registers_31) @[Regfile.scala 19:34:@443.4]
    node _registers_io_r1 = _GEN_31 @[Regfile.scala 17:16:@440.4 Regfile.scala 17:16:@440.4 Regfile.scala 17:16:@440.4 Regfile.scala 17:16:@440.4 Regfile.scala 17:16:@440.4 Regfile.scala 17:16:@440.4 Regfile.scala 17:16:@440.4 Regfile.scala 17:16:@440.4 Regfile.scala 17:16:@440.4 Regfile.scala 17:16:@440.4 Regfile.scala 17:16:@440.4 Regfile.scala 17:16:@440.4 Regfile.scala 17:16:@440.4 Regfile.scala 17:16:@440.4 Regfile.scala 17:16:@440.4 Regfile.scala 17:16:@440.4 Regfile.scala 17:16:@440.4 Regfile.scala 17:16:@440.4 Regfile.scala 17:16:@440.4 Regfile.scala 17:16:@440.4 Regfile.scala 17:16:@440.4 Regfile.scala 17:16:@440.4 Regfile.scala 17:16:@440.4 Regfile.scala 17:16:@440.4 Regfile.scala 17:16:@440.4 Regfile.scala 17:16:@440.4 Regfile.scala 17:16:@440.4 Regfile.scala 17:16:@440.4 Regfile.scala 17:16:@440.4 Regfile.scala 17:16:@440.4 Regfile.scala 17:16:@440.4 Regfile.scala 17:16:@440.4 Regfile.scala 17:16:@440.4]
    node _registers_io_r2 = _GEN_63 @[Regfile.scala 18:16:@441.4 Regfile.scala 18:16:@441.4 Regfile.scala 18:16:@441.4 Regfile.scala 18:16:@441.4 Regfile.scala 18:16:@441.4 Regfile.scala 18:16:@441.4 Regfile.scala 18:16:@441.4 Regfile.scala 18:16:@441.4 Regfile.scala 18:16:@441.4 Regfile.scala 18:16:@441.4 Regfile.scala 18:16:@441.4 Regfile.scala 18:16:@441.4 Regfile.scala 18:16:@441.4 Regfile.scala 18:16:@441.4 Regfile.scala 18:16:@441.4 Regfile.scala 18:16:@441.4 Regfile.scala 18:16:@441.4 Regfile.scala 18:16:@441.4 Regfile.scala 18:16:@441.4 Regfile.scala 18:16:@441.4 Regfile.scala 18:16:@441.4 Regfile.scala 18:16:@441.4 Regfile.scala 18:16:@441.4 Regfile.scala 18:16:@441.4 Regfile.scala 18:16:@441.4 Regfile.scala 18:16:@441.4 Regfile.scala 18:16:@441.4 Regfile.scala 18:16:@441.4 Regfile.scala 18:16:@441.4 Regfile.scala 18:16:@441.4 Regfile.scala 18:16:@441.4 Regfile.scala 18:16:@441.4 Regfile.scala 18:16:@441.4]
    io_rs1 <= _registers_io_r1 @[Regfile.scala 17:16:@440.4]
    io_rs2 <= _registers_io_r2 @[Regfile.scala 18:16:@441.4]
    registers_0 <= _GEN_161 @[Regfile.scala 16:22:@439.4 Regfile.scala 21:46:@446.8 Regfile.scala 23:46:@449.8]
    registers_1 <= _GEN_162 @[Regfile.scala 21:46:@446.8 Regfile.scala 23:46:@449.8]
    registers_2 <= _GEN_163 @[Regfile.scala 21:46:@446.8 Regfile.scala 23:46:@449.8]
    registers_3 <= _GEN_164 @[Regfile.scala 21:46:@446.8 Regfile.scala 23:46:@449.8]
    registers_4 <= _GEN_165 @[Regfile.scala 21:46:@446.8 Regfile.scala 23:46:@449.8]
    registers_5 <= _GEN_166 @[Regfile.scala 21:46:@446.8 Regfile.scala 23:46:@449.8]
    registers_6 <= _GEN_167 @[Regfile.scala 21:46:@446.8 Regfile.scala 23:46:@449.8]
    registers_7 <= _GEN_168 @[Regfile.scala 21:46:@446.8 Regfile.scala 23:46:@449.8]
    registers_8 <= _GEN_169 @[Regfile.scala 21:46:@446.8 Regfile.scala 23:46:@449.8]
    registers_9 <= _GEN_170 @[Regfile.scala 21:46:@446.8 Regfile.scala 23:46:@449.8]
    registers_10 <= _GEN_171 @[Regfile.scala 21:46:@446.8 Regfile.scala 23:46:@449.8]
    registers_11 <= _GEN_172 @[Regfile.scala 21:46:@446.8 Regfile.scala 23:46:@449.8]
    registers_12 <= _GEN_173 @[Regfile.scala 21:46:@446.8 Regfile.scala 23:46:@449.8]
    registers_13 <= _GEN_174 @[Regfile.scala 21:46:@446.8 Regfile.scala 23:46:@449.8]
    registers_14 <= _GEN_175 @[Regfile.scala 21:46:@446.8 Regfile.scala 23:46:@449.8]
    registers_15 <= _GEN_176 @[Regfile.scala 21:46:@446.8 Regfile.scala 23:46:@449.8]
    registers_16 <= _GEN_177 @[Regfile.scala 21:46:@446.8 Regfile.scala 23:46:@449.8]
    registers_17 <= _GEN_178 @[Regfile.scala 21:46:@446.8 Regfile.scala 23:46:@449.8]
    registers_18 <= _GEN_179 @[Regfile.scala 21:46:@446.8 Regfile.scala 23:46:@449.8]
    registers_19 <= _GEN_180 @[Regfile.scala 21:46:@446.8 Regfile.scala 23:46:@449.8]
    registers_20 <= _GEN_181 @[Regfile.scala 21:46:@446.8 Regfile.scala 23:46:@449.8]
    registers_21 <= _GEN_182 @[Regfile.scala 21:46:@446.8 Regfile.scala 23:46:@449.8]
    registers_22 <= _GEN_183 @[Regfile.scala 21:46:@446.8 Regfile.scala 23:46:@449.8]
    registers_23 <= _GEN_184 @[Regfile.scala 21:46:@446.8 Regfile.scala 23:46:@449.8]
    registers_24 <= _GEN_185 @[Regfile.scala 21:46:@446.8 Regfile.scala 23:46:@449.8]
    registers_25 <= _GEN_186 @[Regfile.scala 21:46:@446.8 Regfile.scala 23:46:@449.8]
    registers_26 <= _GEN_187 @[Regfile.scala 21:46:@446.8 Regfile.scala 23:46:@449.8]
    registers_27 <= _GEN_188 @[Regfile.scala 21:46:@446.8 Regfile.scala 23:46:@449.8]
    registers_28 <= _GEN_189 @[Regfile.scala 21:46:@446.8 Regfile.scala 23:46:@449.8]
    registers_29 <= _GEN_190 @[Regfile.scala 21:46:@446.8 Regfile.scala 23:46:@449.8]
    registers_30 <= _GEN_191 @[Regfile.scala 21:46:@446.8 Regfile.scala 23:46:@449.8]
    registers_31 <= _GEN_192 @[Regfile.scala 21:46:@446.8 Regfile.scala 23:46:@449.8]

  module Jalrr : @[:@453.2]
    input clock : Clock @[:@454.4]
    input reset : UInt<1> @[:@455.4]
    input io_input1 : SInt<32> @[:@456.4]
    input io_input2 : SInt<32> @[:@456.4]
    output io_out : UInt<32> @[:@456.4]
  
    node _T_11 = add(io_input1, io_input2) @[Jalrr.scala 11:30:@458.4]
    node _T_12 = tail(_T_11, 1) @[Jalrr.scala 11:30:@459.4]
    node _T_13 = asSInt(_T_12) @[Jalrr.scala 11:30:@460.4]
    node _T_14 = asUInt(_T_13) @[Jalrr.scala 11:43:@461.4]
    node _T_16 = and(_T_14, UInt<32>("hfffffffe")) @[Jalrr.scala 11:50:@462.4]
    io_out <= _T_16 @[Jalrr.scala 11:16:@463.4]

  module Memory : @[:@465.2]
    input clock : Clock @[:@466.4]
    input reset : UInt<1> @[:@467.4]
    output io_out : SInt<32> @[:@468.4]
    input io_load : UInt<1> @[:@468.4]
    input io_store : UInt<1> @[:@468.4]
    input io_addd : UInt<8> @[:@468.4]
    input io_data : SInt<32> @[:@468.4]
  
    mem mem : @[Memory.scala 13:22:@470.4]
      data-type => UInt<32>
      depth => 1024
      read-latency => 0
      write-latency => 1
      reader => _T_19
      writer => _T_23
      read-under-write => undefined
    node _T_18 = eq(io_load, UInt<1>("h1")) @[Memory.scala 14:22:@471.4]
    node _T_20 = asSInt(mem._T_19.data) @[Memory.scala 15:40:@474.6]
    node _T_22 = eq(io_store, UInt<1>("h1")) @[Memory.scala 16:29:@478.6]
    node _T_24 = asUInt(io_data) @[Memory.scala 17:43:@481.8]
    node _GEN_0 = validif(_T_22, io_addd) @[Memory.scala 16:40:@479.6]
    node _GEN_1 = validif(_T_22, clock) @[Memory.scala 16:40:@479.6]
    node _GEN_2 = mux(_T_22, UInt<1>("h1"), UInt<1>("h0")) @[Memory.scala 16:40:@479.6]
    node _GEN_3 = validif(_T_22, UInt<1>("h1")) @[Memory.scala 16:40:@479.6]
    node _GEN_4 = validif(_T_22, _T_24) @[Memory.scala 16:40:@479.6]
    node _GEN_5 = validif(_T_18, io_addd) @[Memory.scala 14:33:@472.4]
    node _GEN_6 = validif(_T_18, clock) @[Memory.scala 14:33:@472.4]
    node _GEN_7 = mux(_T_18, UInt<1>("h1"), UInt<1>("h0")) @[Memory.scala 14:33:@472.4]
    node _GEN_8 = validif(_T_18, _T_20) @[Memory.scala 14:33:@472.4]
    node _GEN_9 = validif(eq(_T_18, UInt<1>("h0")), _GEN_0) @[Memory.scala 14:33:@472.4]
    node _GEN_10 = validif(eq(_T_18, UInt<1>("h0")), _GEN_1) @[Memory.scala 14:33:@472.4]
    node _GEN_11 = mux(_T_18, UInt<1>("h0"), _GEN_2) @[Memory.scala 14:33:@472.4]
    node _GEN_12 = validif(eq(_T_18, UInt<1>("h0")), _GEN_3) @[Memory.scala 14:33:@472.4]
    node _GEN_13 = validif(eq(_T_18, UInt<1>("h0")), _GEN_4) @[Memory.scala 14:33:@472.4]
    io_out <= _GEN_8 @[Memory.scala 15:24:@475.6]
    mem._T_19.addr <= _GEN_5 @[Memory.scala 15:30:@473.6]
    mem._T_19.en <= _GEN_7 @[Memory.scala 13:22:@470.4 Memory.scala 15:30:@473.6]
    mem._T_19.clk <= _GEN_6 @[Memory.scala 15:30:@473.6]
    mem._T_23.addr <= _GEN_9 @[Memory.scala 17:20:@480.8]
    mem._T_23.en <= _GEN_11 @[Memory.scala 13:22:@470.4 Memory.scala 17:20:@480.8]
    mem._T_23.clk <= _GEN_10 @[Memory.scala 17:20:@480.8]
    mem._T_23.data <= _GEN_13 @[Memory.scala 17:30:@482.8]
    mem._T_23.mask <= _GEN_12 @[Memory.scala 17:20:@480.8 Memory.scala 17:30:@482.8]

  module Top : @[:@489.2]
    input clock : Clock @[:@490.4]
    input reset : UInt<1> @[:@491.4]
    output io_regout : SInt<32> @[:@492.4]
  
    inst Instruction of Instruction @[Top.scala 14:33:@494.4]
    inst pc of Pc @[Top.scala 15:24:@497.4]
    inst control of Control @[Top.scala 16:29:@500.4]
    inst immediate of Imme @[Top.scala 17:31:@503.4]
    inst alu of Alu @[Top.scala 18:25:@506.4]
    inst alucontrol of AluOp @[Top.scala 19:32:@509.4]
    inst regfile of Regfile @[Top.scala 20:29:@512.4]
    inst jalr of Jalrr @[Top.scala 21:26:@515.4]
    inst memory of Memory @[Top.scala 22:28:@518.4]
    node _T_7 = bits(pc.io_pc, 11, 2) @[Top.scala 23:42:@521.4]
    node _T_8 = and(control.io_branch, alu.io_branch) @[Top.scala 26:38:@523.4]
    node bout = asSInt(_T_8) @[Top.scala 26:38:@524.4]
    node _T_10 = eq(control.io_nxtpc, UInt<1>("h0")) @[Top.scala 28:31:@525.4]
    node _T_12 = eq(control.io_nxtpc, UInt<2>("h3")) @[Top.scala 30:37:@530.6]
    node _T_14 = eq(control.io_nxtpc, UInt<2>("h2")) @[Top.scala 32:37:@535.8]
    node _T_15 = asUInt(immediate.io_Ujout) @[Top.scala 33:51:@537.10]
    node _T_17 = eq(control.io_nxtpc, UInt<1>("h1")) @[Top.scala 34:37:@541.10]
    node _T_19 = eq(bout, asSInt(UInt<2>("h1"))) @[Top.scala 35:27:@543.12]
    node _T_20 = asUInt(immediate.io_Sbout) @[Top.scala 36:59:@545.14]
    node _GEN_0 = validif(_T_19, _T_20) @[Top.scala 35:35:@544.12]
    node _GEN_1 = validif(_T_17, _GEN_0) @[Top.scala 34:49:@542.10]
    node _GEN_2 = mux(_T_14, _T_15, _GEN_1) @[Top.scala 32:49:@536.8]
    node _GEN_3 = mux(_T_12, jalr.io_out, _GEN_2) @[Top.scala 30:49:@531.6]
    node _GEN_4 = mux(_T_10, pc.io_pc4, _GEN_3) @[Top.scala 28:43:@526.4]
    node _T_21 = bits(Instruction.io_rdData, 6, 0) @[Top.scala 45:41:@555.4]
    node _T_22 = bits(Instruction.io_rdData, 19, 15) @[Top.scala 50:37:@559.4]
    node _T_23 = bits(Instruction.io_rdData, 24, 20) @[Top.scala 51:37:@561.4]
    node _T_24 = bits(Instruction.io_rdData, 11, 7) @[Top.scala 52:41:@563.4]
    node _T_25 = bits(Instruction.io_rdData, 14, 12) @[Top.scala 56:42:@567.4]
    node _T_26 = bits(Instruction.io_rdData, 30, 30) @[Top.scala 57:42:@569.4]
    node _T_28 = eq(control.io_opA, UInt<1>("h0")) @[Top.scala 60:30:@571.4]
    node _T_30 = eq(control.io_opA, UInt<2>("h3")) @[Top.scala 60:62:@572.4]
    node _T_31 = or(_T_28, _T_30) @[Top.scala 60:43:@573.4]
    node _T_33 = eq(control.io_opA, UInt<2>("h2")) @[Top.scala 62:35:@578.6]
    node _T_34 = asSInt(pc.io_pc4) @[Top.scala 63:41:@580.8]
    node _GEN_5 = validif(_T_33, _T_34) @[Top.scala 62:47:@579.6]
    node _GEN_6 = mux(_T_31, regfile.io_rs1, _GEN_5) @[Top.scala 60:75:@574.4]
    node _T_36 = eq(control.io_extend, UInt<1>("h0")) @[Top.scala 69:33:@587.4]
    node _T_38 = eq(control.io_nxtpc, UInt<2>("h3")) @[Top.scala 69:67:@588.4]
    node _T_39 = and(_T_36, _T_38) @[Top.scala 69:46:@589.4]
    node _GEN_7 = validif(_T_39, immediate.io_Iout) @[Top.scala 69:80:@590.4]
    node _T_41 = eq(control.io_extend, UInt<1>("h0")) @[Top.scala 77:32:@596.4]
    node _T_43 = eq(control.io_opB, UInt<1>("h1")) @[Top.scala 77:62:@597.4]
    node _T_44 = and(_T_41, _T_43) @[Top.scala 77:44:@598.4]
    node _T_46 = eq(control.io_extend, UInt<2>("h2")) @[Top.scala 79:38:@603.6]
    node _T_48 = eq(control.io_opB, UInt<1>("h1")) @[Top.scala 79:68:@604.6]
    node _T_49 = and(_T_46, _T_48) @[Top.scala 79:50:@605.6]
    node _T_51 = eq(control.io_extend, UInt<1>("h1")) @[Top.scala 81:38:@610.8]
    node _T_53 = eq(control.io_opB, UInt<1>("h1")) @[Top.scala 81:68:@611.8]
    node _T_54 = and(_T_51, _T_53) @[Top.scala 81:50:@612.8]
    node _GEN_8 = mux(_T_54, immediate.io_Uout, regfile.io_rs2) @[Top.scala 81:79:@613.8]
    node _GEN_9 = mux(_T_49, immediate.io_Sout, _GEN_8) @[Top.scala 79:79:@606.6]
    node _GEN_10 = mux(_T_44, immediate.io_Iout, _GEN_9) @[Top.scala 77:73:@599.4]
    node _T_55 = bits(alu.io_out, 9, 2) @[Top.scala 90:37:@622.4]
    node _T_57 = eq(control.io_memtoreg, UInt<1>("h1")) @[Top.scala 93:34:@625.4]
    node _GEN_11 = mux(_T_57, memory.io_out, alu.io_out) @[Top.scala 93:45:@626.4]
    io_regout <= regfile.io_writedata @[Top.scala 99:19:@632.4]
    Instruction.clock <= clock @[:@495.4]
    Instruction.reset <= reset @[:@496.4]
    Instruction.io_wrAddr <= _T_7 @[Top.scala 23:31:@522.4]
    pc.clock <= clock @[:@498.4]
    pc.reset <= reset @[:@499.4]
    pc.io_input <= _GEN_4 @[Top.scala 29:29:@527.6 Top.scala 31:29:@532.8 Top.scala 33:29:@538.10 Top.scala 36:37:@546.14]
    control.clock <= clock @[:@501.4]
    control.reset <= reset @[:@502.4]
    control.io_opcode <= _T_21 @[Top.scala 45:27:@556.4]
    immediate.clock <= clock @[:@504.4]
    immediate.reset <= reset @[:@505.4]
    immediate.io_inst <= Instruction.io_rdData @[Top.scala 46:27:@557.4]
    immediate.io_pc <= pc.io_pc @[Top.scala 47:25:@558.4]
    alu.clock <= clock @[:@507.4]
    alu.reset <= reset @[:@508.4]
    alu.io_rs1 <= _GEN_6 @[Top.scala 61:28:@575.6 Top.scala 63:28:@581.8]
    alu.io_rs2 <= _GEN_10 @[Top.scala 78:28:@600.6 Top.scala 80:28:@607.8 Top.scala 82:28:@614.10 Top.scala 84:28:@617.10]
    alu.io_cntrl <= alucontrol.io_out @[Top.scala 92:22:@624.4]
    alucontrol.clock <= clock @[:@510.4]
    alucontrol.reset <= reset @[:@511.4]
    alucontrol.io_fnc3 <= _T_25 @[Top.scala 56:28:@568.4]
    alucontrol.io_fnc7 <= _T_26 @[Top.scala 57:28:@570.4]
    alucontrol.io_aluop <= control.io_aluop @[Top.scala 55:29:@566.4]
    regfile.clock <= clock @[:@513.4]
    regfile.reset <= reset @[:@514.4]
    regfile.io_regwrite <= control.io_regwrite @[Top.scala 53:29:@565.4]
    regfile.io_rd_sel <= _T_24 @[Top.scala 52:27:@564.4]
    regfile.io_r1 <= _T_22 @[Top.scala 50:23:@560.4]
    regfile.io_r2 <= _T_23 @[Top.scala 51:23:@562.4]
    regfile.io_writedata <= _GEN_11 @[Top.scala 94:38:@627.6 Top.scala 96:38:@630.6]
    jalr.clock <= clock @[:@516.4]
    jalr.reset <= reset @[:@517.4]
    jalr.io_input1 <= regfile.io_rs1 @[Top.scala 68:24:@586.4]
    jalr.io_input2 <= _GEN_7 @[Top.scala 70:32:@591.6]
    memory.clock <= clock @[:@519.4]
    memory.reset <= reset @[:@520.4]
    memory.io_load <= control.io_memread @[Top.scala 87:24:@619.4]
    memory.io_store <= control.io_memwrite @[Top.scala 88:25:@620.4]
    memory.io_addd <= _T_55 @[Top.scala 90:24:@623.4]
    memory.io_data <= regfile.io_rs2 @[Top.scala 89:24:@621.4]
