---
// Auto-generated instruction documentation
// Do not edit by hand

[[inst_addw]]
==== ADDW

*Syntax:* addw SrcL, SrcR<{.sw,.uw,.neg}><<<shamt>, ->{t, u, Rd}

*Description:* -

*Encoding:*

image::../generated/encodings/enc_addw.svg[ADDW encoding,width=800]

*Uop-Class:* ALU

*Compression:* L32 (len=32)

*Uop-Class payload:* `{"source": "group_rule", "uop_kind": "ALU"}`
