\hypertarget{group___p_o_r_t___register___masks}{}\section{P\+O\+RT Register Masks}
\label{group___p_o_r_t___register___masks}\index{PORT Register Masks@{PORT Register Masks}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___p_o_r_t___register___masks_gae9d33dd352fbda70db758fa6daabf495}\label{group___p_o_r_t___register___masks_gae9d33dd352fbda70db758fa6daabf495}} 
\#define {\bfseries P\+O\+R\+T\+\_\+\+P\+C\+R\+\_\+\+C\+O\+U\+NT}~(32\+U)
\end{DoxyCompactItemize}
\subsection*{P\+CR -\/ Pin Control Register n}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___p_o_r_t___register___masks_ga075e53298ec26cb1b463c95b902c39c1}\label{group___p_o_r_t___register___masks_ga075e53298ec26cb1b463c95b902c39c1}} 
\#define {\bfseries P\+O\+R\+T\+\_\+\+P\+C\+R\+\_\+\+P\+S\+\_\+\+M\+A\+SK}~(0x1\+U)
\item 
\mbox{\Hypertarget{group___p_o_r_t___register___masks_ga7c040fa4d37750af5fef3ea1d0e370a9}\label{group___p_o_r_t___register___masks_ga7c040fa4d37750af5fef3ea1d0e370a9}} 
\#define {\bfseries P\+O\+R\+T\+\_\+\+P\+C\+R\+\_\+\+P\+S\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___p_o_r_t___register___masks_gabc7a02f49894ead35ce5d435bd05fb47}{P\+O\+R\+T\+\_\+\+P\+C\+R\+\_\+\+PS}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ P\+O\+R\+T\+\_\+\+P\+C\+R\+\_\+\+P\+S\+\_\+\+S\+H\+I\+FT)) \& P\+O\+R\+T\+\_\+\+P\+C\+R\+\_\+\+P\+S\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___p_o_r_t___register___masks_ga125482aa2497e8435dac49c039b7fa97}\label{group___p_o_r_t___register___masks_ga125482aa2497e8435dac49c039b7fa97}} 
\#define {\bfseries P\+O\+R\+T\+\_\+\+P\+C\+R\+\_\+\+P\+E\+\_\+\+M\+A\+SK}~(0x2\+U)
\item 
\mbox{\Hypertarget{group___p_o_r_t___register___masks_ga18556773988cdd78e363959884dbec46}\label{group___p_o_r_t___register___masks_ga18556773988cdd78e363959884dbec46}} 
\#define {\bfseries P\+O\+R\+T\+\_\+\+P\+C\+R\+\_\+\+P\+E\+\_\+\+S\+H\+I\+FT}~(1\+U)
\item 
\#define \mbox{\hyperlink{group___p_o_r_t___register___masks_gaa149bd9cd83aa17c213a827f9482a913}{P\+O\+R\+T\+\_\+\+P\+C\+R\+\_\+\+PE}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ P\+O\+R\+T\+\_\+\+P\+C\+R\+\_\+\+P\+E\+\_\+\+S\+H\+I\+FT)) \& P\+O\+R\+T\+\_\+\+P\+C\+R\+\_\+\+P\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___p_o_r_t___register___masks_ga9cdf02a7b160ee528de8e18aad2cae60}\label{group___p_o_r_t___register___masks_ga9cdf02a7b160ee528de8e18aad2cae60}} 
\#define {\bfseries P\+O\+R\+T\+\_\+\+P\+C\+R\+\_\+\+S\+R\+E\+\_\+\+M\+A\+SK}~(0x4\+U)
\item 
\mbox{\Hypertarget{group___p_o_r_t___register___masks_ga87657ecdc18eb5b344d4e399a3a2fb70}\label{group___p_o_r_t___register___masks_ga87657ecdc18eb5b344d4e399a3a2fb70}} 
\#define {\bfseries P\+O\+R\+T\+\_\+\+P\+C\+R\+\_\+\+S\+R\+E\+\_\+\+S\+H\+I\+FT}~(2\+U)
\item 
\#define \mbox{\hyperlink{group___p_o_r_t___register___masks_ga0b115d46762f17530e67c2caeeca89b7}{P\+O\+R\+T\+\_\+\+P\+C\+R\+\_\+\+S\+RE}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ P\+O\+R\+T\+\_\+\+P\+C\+R\+\_\+\+S\+R\+E\+\_\+\+S\+H\+I\+FT)) \& P\+O\+R\+T\+\_\+\+P\+C\+R\+\_\+\+S\+R\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___p_o_r_t___register___masks_ga7f1f5c3812018f9ed4d84a187146ba91}\label{group___p_o_r_t___register___masks_ga7f1f5c3812018f9ed4d84a187146ba91}} 
\#define {\bfseries P\+O\+R\+T\+\_\+\+P\+C\+R\+\_\+\+P\+F\+E\+\_\+\+M\+A\+SK}~(0x10\+U)
\item 
\mbox{\Hypertarget{group___p_o_r_t___register___masks_gae7d057ebd3218784fca57f55a85f2d29}\label{group___p_o_r_t___register___masks_gae7d057ebd3218784fca57f55a85f2d29}} 
\#define {\bfseries P\+O\+R\+T\+\_\+\+P\+C\+R\+\_\+\+P\+F\+E\+\_\+\+S\+H\+I\+FT}~(4\+U)
\item 
\#define \mbox{\hyperlink{group___p_o_r_t___register___masks_ga6aaad9480435ab627b88723f45b5c133}{P\+O\+R\+T\+\_\+\+P\+C\+R\+\_\+\+P\+FE}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ P\+O\+R\+T\+\_\+\+P\+C\+R\+\_\+\+P\+F\+E\+\_\+\+S\+H\+I\+FT)) \& P\+O\+R\+T\+\_\+\+P\+C\+R\+\_\+\+P\+F\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___p_o_r_t___register___masks_gae1c37b9f66e58bd80e7764232fd05cee}\label{group___p_o_r_t___register___masks_gae1c37b9f66e58bd80e7764232fd05cee}} 
\#define {\bfseries P\+O\+R\+T\+\_\+\+P\+C\+R\+\_\+\+D\+S\+E\+\_\+\+M\+A\+SK}~(0x40\+U)
\item 
\mbox{\Hypertarget{group___p_o_r_t___register___masks_ga00ae08038ade5432d0240666658d8867}\label{group___p_o_r_t___register___masks_ga00ae08038ade5432d0240666658d8867}} 
\#define {\bfseries P\+O\+R\+T\+\_\+\+P\+C\+R\+\_\+\+D\+S\+E\+\_\+\+S\+H\+I\+FT}~(6\+U)
\item 
\#define \mbox{\hyperlink{group___p_o_r_t___register___masks_ga991775ce627dd1e581bdaf4508239240}{P\+O\+R\+T\+\_\+\+P\+C\+R\+\_\+\+D\+SE}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ P\+O\+R\+T\+\_\+\+P\+C\+R\+\_\+\+D\+S\+E\+\_\+\+S\+H\+I\+FT)) \& P\+O\+R\+T\+\_\+\+P\+C\+R\+\_\+\+D\+S\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___p_o_r_t___register___masks_ga0feec5fc6b285b83c573f913c74e5c41}\label{group___p_o_r_t___register___masks_ga0feec5fc6b285b83c573f913c74e5c41}} 
\#define {\bfseries P\+O\+R\+T\+\_\+\+P\+C\+R\+\_\+\+M\+U\+X\+\_\+\+M\+A\+SK}~(0x700\+U)
\item 
\mbox{\Hypertarget{group___p_o_r_t___register___masks_gaa39e1cfed4df3797e4f1d141adab8776}\label{group___p_o_r_t___register___masks_gaa39e1cfed4df3797e4f1d141adab8776}} 
\#define {\bfseries P\+O\+R\+T\+\_\+\+P\+C\+R\+\_\+\+M\+U\+X\+\_\+\+S\+H\+I\+FT}~(8\+U)
\item 
\#define \mbox{\hyperlink{group___p_o_r_t___register___masks_ga13b6c873e0e5385583b1f7907a9f796a}{P\+O\+R\+T\+\_\+\+P\+C\+R\+\_\+\+M\+UX}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ P\+O\+R\+T\+\_\+\+P\+C\+R\+\_\+\+M\+U\+X\+\_\+\+S\+H\+I\+FT)) \& P\+O\+R\+T\+\_\+\+P\+C\+R\+\_\+\+M\+U\+X\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___p_o_r_t___register___masks_gabaef70d886fda0a7da8e862308bf5909}\label{group___p_o_r_t___register___masks_gabaef70d886fda0a7da8e862308bf5909}} 
\#define {\bfseries P\+O\+R\+T\+\_\+\+P\+C\+R\+\_\+\+I\+R\+Q\+C\+\_\+\+M\+A\+SK}~(0x\+F0000\+U)
\item 
\mbox{\Hypertarget{group___p_o_r_t___register___masks_ga0bda43cd85ca4d5df17f12a193937d81}\label{group___p_o_r_t___register___masks_ga0bda43cd85ca4d5df17f12a193937d81}} 
\#define {\bfseries P\+O\+R\+T\+\_\+\+P\+C\+R\+\_\+\+I\+R\+Q\+C\+\_\+\+S\+H\+I\+FT}~(16\+U)
\item 
\#define \mbox{\hyperlink{group___p_o_r_t___register___masks_ga7e6b6f68db9e76cf6fa34774c9b9b8f9}{P\+O\+R\+T\+\_\+\+P\+C\+R\+\_\+\+I\+R\+QC}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ P\+O\+R\+T\+\_\+\+P\+C\+R\+\_\+\+I\+R\+Q\+C\+\_\+\+S\+H\+I\+FT)) \& P\+O\+R\+T\+\_\+\+P\+C\+R\+\_\+\+I\+R\+Q\+C\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___p_o_r_t___register___masks_ga154d9308c2ab5b6a78ab04d9f3b08879}\label{group___p_o_r_t___register___masks_ga154d9308c2ab5b6a78ab04d9f3b08879}} 
\#define {\bfseries P\+O\+R\+T\+\_\+\+P\+C\+R\+\_\+\+I\+S\+F\+\_\+\+M\+A\+SK}~(0x1000000\+U)
\item 
\mbox{\Hypertarget{group___p_o_r_t___register___masks_ga5fbf95753704fb1d71da88299c11105e}\label{group___p_o_r_t___register___masks_ga5fbf95753704fb1d71da88299c11105e}} 
\#define {\bfseries P\+O\+R\+T\+\_\+\+P\+C\+R\+\_\+\+I\+S\+F\+\_\+\+S\+H\+I\+FT}~(24\+U)
\item 
\#define \mbox{\hyperlink{group___p_o_r_t___register___masks_ga88858366faa5d54510cb5c081289c075}{P\+O\+R\+T\+\_\+\+P\+C\+R\+\_\+\+I\+SF}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ P\+O\+R\+T\+\_\+\+P\+C\+R\+\_\+\+I\+S\+F\+\_\+\+S\+H\+I\+FT)) \& P\+O\+R\+T\+\_\+\+P\+C\+R\+\_\+\+I\+S\+F\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{G\+P\+C\+LR -\/ Global Pin Control Low Register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___p_o_r_t___register___masks_gaa7e4a890e9d09d85279889ce3ecb0044}\label{group___p_o_r_t___register___masks_gaa7e4a890e9d09d85279889ce3ecb0044}} 
\#define {\bfseries P\+O\+R\+T\+\_\+\+G\+P\+C\+L\+R\+\_\+\+G\+P\+W\+D\+\_\+\+M\+A\+SK}~(0x\+F\+F\+F\+F\+U)
\item 
\mbox{\Hypertarget{group___p_o_r_t___register___masks_gaafacaac0aa215f596b947609857d6491}\label{group___p_o_r_t___register___masks_gaafacaac0aa215f596b947609857d6491}} 
\#define {\bfseries P\+O\+R\+T\+\_\+\+G\+P\+C\+L\+R\+\_\+\+G\+P\+W\+D\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___p_o_r_t___register___masks_gae13a63b19950557e19c9a884f3d3b77a}{P\+O\+R\+T\+\_\+\+G\+P\+C\+L\+R\+\_\+\+G\+P\+WD}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ P\+O\+R\+T\+\_\+\+G\+P\+C\+L\+R\+\_\+\+G\+P\+W\+D\+\_\+\+S\+H\+I\+FT)) \& P\+O\+R\+T\+\_\+\+G\+P\+C\+L\+R\+\_\+\+G\+P\+W\+D\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___p_o_r_t___register___masks_ga49c4160370859546837be80a2eed1365}\label{group___p_o_r_t___register___masks_ga49c4160370859546837be80a2eed1365}} 
\#define {\bfseries P\+O\+R\+T\+\_\+\+G\+P\+C\+L\+R\+\_\+\+G\+P\+W\+E\+\_\+\+M\+A\+SK}~(0x\+F\+F\+F\+F0000\+U)
\item 
\mbox{\Hypertarget{group___p_o_r_t___register___masks_ga340d6aadd9516b3cac26187b014ce9d3}\label{group___p_o_r_t___register___masks_ga340d6aadd9516b3cac26187b014ce9d3}} 
\#define {\bfseries P\+O\+R\+T\+\_\+\+G\+P\+C\+L\+R\+\_\+\+G\+P\+W\+E\+\_\+\+S\+H\+I\+FT}~(16\+U)
\item 
\#define \mbox{\hyperlink{group___p_o_r_t___register___masks_ga52502515ea180d574d919f0ec155da74}{P\+O\+R\+T\+\_\+\+G\+P\+C\+L\+R\+\_\+\+G\+P\+WE}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ P\+O\+R\+T\+\_\+\+G\+P\+C\+L\+R\+\_\+\+G\+P\+W\+E\+\_\+\+S\+H\+I\+FT)) \& P\+O\+R\+T\+\_\+\+G\+P\+C\+L\+R\+\_\+\+G\+P\+W\+E\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{G\+P\+C\+HR -\/ Global Pin Control High Register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___p_o_r_t___register___masks_ga4f288d1140184d41384f459c263d6e63}\label{group___p_o_r_t___register___masks_ga4f288d1140184d41384f459c263d6e63}} 
\#define {\bfseries P\+O\+R\+T\+\_\+\+G\+P\+C\+H\+R\+\_\+\+G\+P\+W\+D\+\_\+\+M\+A\+SK}~(0x\+F\+F\+F\+F\+U)
\item 
\mbox{\Hypertarget{group___p_o_r_t___register___masks_gab4464bb98b737fbf75d42682fef3c09c}\label{group___p_o_r_t___register___masks_gab4464bb98b737fbf75d42682fef3c09c}} 
\#define {\bfseries P\+O\+R\+T\+\_\+\+G\+P\+C\+H\+R\+\_\+\+G\+P\+W\+D\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___p_o_r_t___register___masks_ga47cddb6551f05cf4810b6f7d96084540}{P\+O\+R\+T\+\_\+\+G\+P\+C\+H\+R\+\_\+\+G\+P\+WD}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ P\+O\+R\+T\+\_\+\+G\+P\+C\+H\+R\+\_\+\+G\+P\+W\+D\+\_\+\+S\+H\+I\+FT)) \& P\+O\+R\+T\+\_\+\+G\+P\+C\+H\+R\+\_\+\+G\+P\+W\+D\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___p_o_r_t___register___masks_ga5e60b77e9d69fc09654c8034e31df7b5}\label{group___p_o_r_t___register___masks_ga5e60b77e9d69fc09654c8034e31df7b5}} 
\#define {\bfseries P\+O\+R\+T\+\_\+\+G\+P\+C\+H\+R\+\_\+\+G\+P\+W\+E\+\_\+\+M\+A\+SK}~(0x\+F\+F\+F\+F0000\+U)
\item 
\mbox{\Hypertarget{group___p_o_r_t___register___masks_gacbc69d159ff1e697736d296bbc95566d}\label{group___p_o_r_t___register___masks_gacbc69d159ff1e697736d296bbc95566d}} 
\#define {\bfseries P\+O\+R\+T\+\_\+\+G\+P\+C\+H\+R\+\_\+\+G\+P\+W\+E\+\_\+\+S\+H\+I\+FT}~(16\+U)
\item 
\#define \mbox{\hyperlink{group___p_o_r_t___register___masks_gac451ecefadd3d10c690199acf0540d6f}{P\+O\+R\+T\+\_\+\+G\+P\+C\+H\+R\+\_\+\+G\+P\+WE}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ P\+O\+R\+T\+\_\+\+G\+P\+C\+H\+R\+\_\+\+G\+P\+W\+E\+\_\+\+S\+H\+I\+FT)) \& P\+O\+R\+T\+\_\+\+G\+P\+C\+H\+R\+\_\+\+G\+P\+W\+E\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{I\+S\+FR -\/ Interrupt Status Flag Register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___p_o_r_t___register___masks_gabb5d188f3dfe38f0d8bbb870e81fb7e3}\label{group___p_o_r_t___register___masks_gabb5d188f3dfe38f0d8bbb870e81fb7e3}} 
\#define {\bfseries P\+O\+R\+T\+\_\+\+I\+S\+F\+R\+\_\+\+I\+S\+F\+\_\+\+M\+A\+SK}~(0x\+F\+F\+F\+F\+F\+F\+F\+F\+U)
\item 
\mbox{\Hypertarget{group___p_o_r_t___register___masks_ga678f290447622562272513d57eb2bf78}\label{group___p_o_r_t___register___masks_ga678f290447622562272513d57eb2bf78}} 
\#define {\bfseries P\+O\+R\+T\+\_\+\+I\+S\+F\+R\+\_\+\+I\+S\+F\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___p_o_r_t___register___masks_gae1ab6f959d1aa15059efd14641caf2e7}{P\+O\+R\+T\+\_\+\+I\+S\+F\+R\+\_\+\+I\+SF}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ P\+O\+R\+T\+\_\+\+I\+S\+F\+R\+\_\+\+I\+S\+F\+\_\+\+S\+H\+I\+FT)) \& P\+O\+R\+T\+\_\+\+I\+S\+F\+R\+\_\+\+I\+S\+F\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___p_o_r_t___register___masks_ga47cddb6551f05cf4810b6f7d96084540}\label{group___p_o_r_t___register___masks_ga47cddb6551f05cf4810b6f7d96084540}} 
\index{PORT Register Masks@{PORT Register Masks}!PORT\_GPCHR\_GPWD@{PORT\_GPCHR\_GPWD}}
\index{PORT\_GPCHR\_GPWD@{PORT\_GPCHR\_GPWD}!PORT Register Masks@{PORT Register Masks}}
\subsubsection{\texorpdfstring{PORT\_GPCHR\_GPWD}{PORT\_GPCHR\_GPWD}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+G\+P\+C\+H\+R\+\_\+\+G\+P\+WD(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ P\+O\+R\+T\+\_\+\+G\+P\+C\+H\+R\+\_\+\+G\+P\+W\+D\+\_\+\+S\+H\+I\+FT)) \& P\+O\+R\+T\+\_\+\+G\+P\+C\+H\+R\+\_\+\+G\+P\+W\+D\+\_\+\+M\+A\+SK)}

G\+P\+WD -\/ Global Pin Write Data \mbox{\Hypertarget{group___p_o_r_t___register___masks_gac451ecefadd3d10c690199acf0540d6f}\label{group___p_o_r_t___register___masks_gac451ecefadd3d10c690199acf0540d6f}} 
\index{PORT Register Masks@{PORT Register Masks}!PORT\_GPCHR\_GPWE@{PORT\_GPCHR\_GPWE}}
\index{PORT\_GPCHR\_GPWE@{PORT\_GPCHR\_GPWE}!PORT Register Masks@{PORT Register Masks}}
\subsubsection{\texorpdfstring{PORT\_GPCHR\_GPWE}{PORT\_GPCHR\_GPWE}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+G\+P\+C\+H\+R\+\_\+\+G\+P\+WE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ P\+O\+R\+T\+\_\+\+G\+P\+C\+H\+R\+\_\+\+G\+P\+W\+E\+\_\+\+S\+H\+I\+FT)) \& P\+O\+R\+T\+\_\+\+G\+P\+C\+H\+R\+\_\+\+G\+P\+W\+E\+\_\+\+M\+A\+SK)}

G\+P\+WE -\/ Global Pin Write Enable 0b0000000000000000..Corresponding Pin Control Register is not updated with the value in G\+P\+WD. 0b0000000000000001..Corresponding Pin Control Register is updated with the value in G\+P\+WD. \mbox{\Hypertarget{group___p_o_r_t___register___masks_gae13a63b19950557e19c9a884f3d3b77a}\label{group___p_o_r_t___register___masks_gae13a63b19950557e19c9a884f3d3b77a}} 
\index{PORT Register Masks@{PORT Register Masks}!PORT\_GPCLR\_GPWD@{PORT\_GPCLR\_GPWD}}
\index{PORT\_GPCLR\_GPWD@{PORT\_GPCLR\_GPWD}!PORT Register Masks@{PORT Register Masks}}
\subsubsection{\texorpdfstring{PORT\_GPCLR\_GPWD}{PORT\_GPCLR\_GPWD}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+G\+P\+C\+L\+R\+\_\+\+G\+P\+WD(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ P\+O\+R\+T\+\_\+\+G\+P\+C\+L\+R\+\_\+\+G\+P\+W\+D\+\_\+\+S\+H\+I\+FT)) \& P\+O\+R\+T\+\_\+\+G\+P\+C\+L\+R\+\_\+\+G\+P\+W\+D\+\_\+\+M\+A\+SK)}

G\+P\+WD -\/ Global Pin Write Data \mbox{\Hypertarget{group___p_o_r_t___register___masks_ga52502515ea180d574d919f0ec155da74}\label{group___p_o_r_t___register___masks_ga52502515ea180d574d919f0ec155da74}} 
\index{PORT Register Masks@{PORT Register Masks}!PORT\_GPCLR\_GPWE@{PORT\_GPCLR\_GPWE}}
\index{PORT\_GPCLR\_GPWE@{PORT\_GPCLR\_GPWE}!PORT Register Masks@{PORT Register Masks}}
\subsubsection{\texorpdfstring{PORT\_GPCLR\_GPWE}{PORT\_GPCLR\_GPWE}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+G\+P\+C\+L\+R\+\_\+\+G\+P\+WE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ P\+O\+R\+T\+\_\+\+G\+P\+C\+L\+R\+\_\+\+G\+P\+W\+E\+\_\+\+S\+H\+I\+FT)) \& P\+O\+R\+T\+\_\+\+G\+P\+C\+L\+R\+\_\+\+G\+P\+W\+E\+\_\+\+M\+A\+SK)}

G\+P\+WE -\/ Global Pin Write Enable 0b0000000000000000..Corresponding Pin Control Register is not updated with the value in G\+P\+WD. 0b0000000000000001..Corresponding Pin Control Register is updated with the value in G\+P\+WD. \mbox{\Hypertarget{group___p_o_r_t___register___masks_gae1ab6f959d1aa15059efd14641caf2e7}\label{group___p_o_r_t___register___masks_gae1ab6f959d1aa15059efd14641caf2e7}} 
\index{PORT Register Masks@{PORT Register Masks}!PORT\_ISFR\_ISF@{PORT\_ISFR\_ISF}}
\index{PORT\_ISFR\_ISF@{PORT\_ISFR\_ISF}!PORT Register Masks@{PORT Register Masks}}
\subsubsection{\texorpdfstring{PORT\_ISFR\_ISF}{PORT\_ISFR\_ISF}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+I\+S\+F\+R\+\_\+\+I\+SF(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ P\+O\+R\+T\+\_\+\+I\+S\+F\+R\+\_\+\+I\+S\+F\+\_\+\+S\+H\+I\+FT)) \& P\+O\+R\+T\+\_\+\+I\+S\+F\+R\+\_\+\+I\+S\+F\+\_\+\+M\+A\+SK)}

I\+SF -\/ Interrupt Status Flag 0b00000000000000000000000000000000..Configured interrupt is not detected. 0b00000000000000000000000000000001..Configured interrupt is detected. If the pin is configured to generate a D\+MA request, then the corresponding flag will be cleared automatically at the completion of the requested D\+MA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared. \mbox{\Hypertarget{group___p_o_r_t___register___masks_ga991775ce627dd1e581bdaf4508239240}\label{group___p_o_r_t___register___masks_ga991775ce627dd1e581bdaf4508239240}} 
\index{PORT Register Masks@{PORT Register Masks}!PORT\_PCR\_DSE@{PORT\_PCR\_DSE}}
\index{PORT\_PCR\_DSE@{PORT\_PCR\_DSE}!PORT Register Masks@{PORT Register Masks}}
\subsubsection{\texorpdfstring{PORT\_PCR\_DSE}{PORT\_PCR\_DSE}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+C\+R\+\_\+\+D\+SE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ P\+O\+R\+T\+\_\+\+P\+C\+R\+\_\+\+D\+S\+E\+\_\+\+S\+H\+I\+FT)) \& P\+O\+R\+T\+\_\+\+P\+C\+R\+\_\+\+D\+S\+E\+\_\+\+M\+A\+SK)}

D\+SE -\/ Drive Strength Enable 0b0..Low drive strength is configured on the corresponding pin, if pin is configured as a digital output. 0b1..High drive strength is configured on the corresponding pin, if pin is configured as a digital output. \mbox{\Hypertarget{group___p_o_r_t___register___masks_ga7e6b6f68db9e76cf6fa34774c9b9b8f9}\label{group___p_o_r_t___register___masks_ga7e6b6f68db9e76cf6fa34774c9b9b8f9}} 
\index{PORT Register Masks@{PORT Register Masks}!PORT\_PCR\_IRQC@{PORT\_PCR\_IRQC}}
\index{PORT\_PCR\_IRQC@{PORT\_PCR\_IRQC}!PORT Register Masks@{PORT Register Masks}}
\subsubsection{\texorpdfstring{PORT\_PCR\_IRQC}{PORT\_PCR\_IRQC}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+C\+R\+\_\+\+I\+R\+QC(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ P\+O\+R\+T\+\_\+\+P\+C\+R\+\_\+\+I\+R\+Q\+C\+\_\+\+S\+H\+I\+FT)) \& P\+O\+R\+T\+\_\+\+P\+C\+R\+\_\+\+I\+R\+Q\+C\+\_\+\+M\+A\+SK)}

I\+R\+QC -\/ Interrupt Configuration 0b0000..Interrupt Status Flag (I\+SF) is disabled. 0b0001..I\+SF flag and D\+MA request on rising edge. 0b0010..I\+SF flag and D\+MA request on falling edge. 0b0011..I\+SF flag and D\+MA request on either edge. 0b0100..Reserved. 0b0101..Reserved. 0b0110..Reserved. 0b0111..Reserved. 0b1000..I\+SF flag and Interrupt when logic 0. 0b1001..I\+SF flag and Interrupt on rising-\/edge. 0b1010..I\+SF flag and Interrupt on falling-\/edge. 0b1011..I\+SF flag and Interrupt on either edge. 0b1100..I\+SF flag and Interrupt when logic 1. 0b1101..Reserved. 0b1110..Reserved. 0b1111..Reserved. \mbox{\Hypertarget{group___p_o_r_t___register___masks_ga88858366faa5d54510cb5c081289c075}\label{group___p_o_r_t___register___masks_ga88858366faa5d54510cb5c081289c075}} 
\index{PORT Register Masks@{PORT Register Masks}!PORT\_PCR\_ISF@{PORT\_PCR\_ISF}}
\index{PORT\_PCR\_ISF@{PORT\_PCR\_ISF}!PORT Register Masks@{PORT Register Masks}}
\subsubsection{\texorpdfstring{PORT\_PCR\_ISF}{PORT\_PCR\_ISF}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+C\+R\+\_\+\+I\+SF(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ P\+O\+R\+T\+\_\+\+P\+C\+R\+\_\+\+I\+S\+F\+\_\+\+S\+H\+I\+FT)) \& P\+O\+R\+T\+\_\+\+P\+C\+R\+\_\+\+I\+S\+F\+\_\+\+M\+A\+SK)}

I\+SF -\/ Interrupt Status Flag 0b0..Configured interrupt is not detected. 0b1..Configured interrupt is detected. If the pin is configured to generate a D\+MA request, then the corresponding flag will be cleared automatically at the completion of the requested D\+MA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared. \mbox{\Hypertarget{group___p_o_r_t___register___masks_ga13b6c873e0e5385583b1f7907a9f796a}\label{group___p_o_r_t___register___masks_ga13b6c873e0e5385583b1f7907a9f796a}} 
\index{PORT Register Masks@{PORT Register Masks}!PORT\_PCR\_MUX@{PORT\_PCR\_MUX}}
\index{PORT\_PCR\_MUX@{PORT\_PCR\_MUX}!PORT Register Masks@{PORT Register Masks}}
\subsubsection{\texorpdfstring{PORT\_PCR\_MUX}{PORT\_PCR\_MUX}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+C\+R\+\_\+\+M\+UX(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ P\+O\+R\+T\+\_\+\+P\+C\+R\+\_\+\+M\+U\+X\+\_\+\+S\+H\+I\+FT)) \& P\+O\+R\+T\+\_\+\+P\+C\+R\+\_\+\+M\+U\+X\+\_\+\+M\+A\+SK)}

M\+UX -\/ Pin Mux Control 0b000..Pin disabled (Alternative 0) (analog). 0b001..Alternative 1 (G\+P\+IO). 0b010..Alternative 2 (chip-\/specific). 0b011..Alternative 3 (chip-\/specific). 0b100..Alternative 4 (chip-\/specific). 0b101..Alternative 5 (chip-\/specific). 0b110..Alternative 6 (chip-\/specific). 0b111..Alternative 7 (chip-\/specific). \mbox{\Hypertarget{group___p_o_r_t___register___masks_gaa149bd9cd83aa17c213a827f9482a913}\label{group___p_o_r_t___register___masks_gaa149bd9cd83aa17c213a827f9482a913}} 
\index{PORT Register Masks@{PORT Register Masks}!PORT\_PCR\_PE@{PORT\_PCR\_PE}}
\index{PORT\_PCR\_PE@{PORT\_PCR\_PE}!PORT Register Masks@{PORT Register Masks}}
\subsubsection{\texorpdfstring{PORT\_PCR\_PE}{PORT\_PCR\_PE}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+C\+R\+\_\+\+PE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ P\+O\+R\+T\+\_\+\+P\+C\+R\+\_\+\+P\+E\+\_\+\+S\+H\+I\+FT)) \& P\+O\+R\+T\+\_\+\+P\+C\+R\+\_\+\+P\+E\+\_\+\+M\+A\+SK)}

PE -\/ Pull Enable 0b0..Internal pullup or pulldown resistor is not enabled on the corresponding pin. 0b1..Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input. \mbox{\Hypertarget{group___p_o_r_t___register___masks_ga6aaad9480435ab627b88723f45b5c133}\label{group___p_o_r_t___register___masks_ga6aaad9480435ab627b88723f45b5c133}} 
\index{PORT Register Masks@{PORT Register Masks}!PORT\_PCR\_PFE@{PORT\_PCR\_PFE}}
\index{PORT\_PCR\_PFE@{PORT\_PCR\_PFE}!PORT Register Masks@{PORT Register Masks}}
\subsubsection{\texorpdfstring{PORT\_PCR\_PFE}{PORT\_PCR\_PFE}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+C\+R\+\_\+\+P\+FE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ P\+O\+R\+T\+\_\+\+P\+C\+R\+\_\+\+P\+F\+E\+\_\+\+S\+H\+I\+FT)) \& P\+O\+R\+T\+\_\+\+P\+C\+R\+\_\+\+P\+F\+E\+\_\+\+M\+A\+SK)}

P\+FE -\/ Passive Filter Enable 0b0..Passive input filter is disabled on the corresponding pin. 0b1..Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics. \mbox{\Hypertarget{group___p_o_r_t___register___masks_gabc7a02f49894ead35ce5d435bd05fb47}\label{group___p_o_r_t___register___masks_gabc7a02f49894ead35ce5d435bd05fb47}} 
\index{PORT Register Masks@{PORT Register Masks}!PORT\_PCR\_PS@{PORT\_PCR\_PS}}
\index{PORT\_PCR\_PS@{PORT\_PCR\_PS}!PORT Register Masks@{PORT Register Masks}}
\subsubsection{\texorpdfstring{PORT\_PCR\_PS}{PORT\_PCR\_PS}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+C\+R\+\_\+\+PS(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ P\+O\+R\+T\+\_\+\+P\+C\+R\+\_\+\+P\+S\+\_\+\+S\+H\+I\+FT)) \& P\+O\+R\+T\+\_\+\+P\+C\+R\+\_\+\+P\+S\+\_\+\+M\+A\+SK)}

PS -\/ Pull Select 0b0..Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set. 0b1..Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set. \mbox{\Hypertarget{group___p_o_r_t___register___masks_ga0b115d46762f17530e67c2caeeca89b7}\label{group___p_o_r_t___register___masks_ga0b115d46762f17530e67c2caeeca89b7}} 
\index{PORT Register Masks@{PORT Register Masks}!PORT\_PCR\_SRE@{PORT\_PCR\_SRE}}
\index{PORT\_PCR\_SRE@{PORT\_PCR\_SRE}!PORT Register Masks@{PORT Register Masks}}
\subsubsection{\texorpdfstring{PORT\_PCR\_SRE}{PORT\_PCR\_SRE}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+P\+C\+R\+\_\+\+S\+RE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ P\+O\+R\+T\+\_\+\+P\+C\+R\+\_\+\+S\+R\+E\+\_\+\+S\+H\+I\+FT)) \& P\+O\+R\+T\+\_\+\+P\+C\+R\+\_\+\+S\+R\+E\+\_\+\+M\+A\+SK)}

S\+RE -\/ Slew Rate Enable 0b0..Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output. 0b1..Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output. 