<!doctype html>
<html>
<head>
<title>DRAMTMG4_SHADOW (DDRC) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___ddrc.html")>DDRC Module</a> &gt; DRAMTMG4_SHADOW (DDRC) Register</p><h1>DRAMTMG4_SHADOW (DDRC) Register</h1>
<h2>DRAMTMG4_SHADOW (DDRC) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>DRAMTMG4_SHADOW</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000002110</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD072110 (DDRC)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">rw<span class="tooltiptext">Normal read/write</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x05040405</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>SDRAM Timing Shadow Register 4</td></tr>
</table>
<p>All register fields are quasi-dynamic group 2 and group 4, unless described otherwise in the register field description. Group 2 registers can be written in self-refresh, deep power-down, and maximum power saving modes. Group 4 registers can be written depending on MSTR.frequency_mode.</p>
<h2>DRAMTMG4_SHADOW (DDRC) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>t_rcd</td><td class="center">28:24</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x5</td><td>tRCD - tAL: Minimum time from activate to read or write command to same bank.<br/>Program this to ((tRCD - tAL)/2) and round it up to the next integer value.<br/>Minimum value allowed for this register is 1, which implies minimum (tRCD - tAL) value to be 2.<br/>Unit: Clocks.<br/>Programming Mode: Quasi-dynamic Group 1, Group 2, and Group 4</td></tr>
<tr valign=top><td>t_ccd</td><td class="center">19:16</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x4</td><td>DDR4: tCCD_L: This is the minimum time between two reads or two writes for same bank group.<br/>Others: tCCD: This is the minimum time between two reads or two writes.<br/>Program this to (tCCD_L/2 or tCCD/2) and round it up to the next integer value.<br/>Unit: clocks.</td></tr>
<tr valign=top><td>t_rrd</td><td class="center">11:8</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x4</td><td>DDR4: tRRD_L: Minimum time between activates from bank 'a' to bank 'b' for same bank group.<br/>Others: tRRD: Minimum time between activates from bank 'a' to bank 'b'Program this to (tRRD_L/2 or tRRD/2) and round it up to the next integer value.<br/>Unit: Clocks.</td></tr>
<tr valign=top><td>t_rp</td><td class="center"> 4:0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x5</td><td>tRP:<br/>Minimum time from precharge to activate of same bank.<br/>t_rp should be set to RoundDown(RoundUp(tRP/tCK)/2) + 1.<br/>In LPDDR4, t_rp should be set to RoundUp(RoundUp(tRP/tCK)/2).<br/>Unit: Clocks.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>