// Seed: 3332086156
module module_0;
  wire id_2, id_3;
endmodule
module module_1 (
    input tri id_0
);
  uwire id_2, id_3;
  assign id_3 = 1'b0;
  tri id_4;
  module_0();
  assign id_4 = 1;
  wire id_5, id_6;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_18;
  inout wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_17 = 1;
  module_0();
  assign id_16 = 1;
  wire id_19;
  wire id_20;
  id_21 :
  assert property (@(posedge 1) id_8) id_10 <= id_17;
  assign id_7 = 1;
  id_22(
      1
  );
endmodule
