vendor_name = ModelSim
source_file = 1, /home/tiagot/Desktop/PEM_git/pem_shared/sistemas digitais/Projeto 3 - Processador 4 bits v2/ula_3bits.v
source_file = 1, /home/tiagot/Desktop/PEM_git/pem_shared/sistemas digitais/Projeto 3 - Processador 4 bits v2/subtrator.v
source_file = 1, /home/tiagot/Desktop/PEM_git/pem_shared/sistemas digitais/Projeto 3 - Processador 4 bits v2/somador.v
source_file = 1, /home/tiagot/Desktop/PEM_git/pem_shared/sistemas digitais/Projeto 3 - Processador 4 bits v2/seg7.v
source_file = 1, /home/tiagot/Desktop/PEM_git/pem_shared/sistemas digitais/Projeto 3 - Processador 4 bits v2/program_rom.v
source_file = 1, /home/tiagot/Desktop/PEM_git/pem_shared/sistemas digitais/Projeto 3 - Processador 4 bits v2/processador.v
source_file = 1, /home/tiagot/Desktop/PEM_git/pem_shared/sistemas digitais/Projeto 3 - Processador 4 bits v2/op_xor.v
source_file = 1, /home/tiagot/Desktop/PEM_git/pem_shared/sistemas digitais/Projeto 3 - Processador 4 bits v2/op_or.v
source_file = 1, /home/tiagot/Desktop/PEM_git/pem_shared/sistemas digitais/Projeto 3 - Processador 4 bits v2/op_and.v
source_file = 1, /home/tiagot/Desktop/PEM_git/pem_shared/sistemas digitais/Projeto 3 - Processador 4 bits v2/mult.v
source_file = 1, /home/tiagot/Desktop/PEM_git/pem_shared/sistemas digitais/Projeto 3 - Processador 4 bits v2/div.v
source_file = 1, /home/tiagot/Desktop/PEM_git/pem_shared/sistemas digitais/Projeto 3 - Processador 4 bits v2/data_ram.v
source_file = 1, /home/tiagot/Desktop/PEM_git/pem_shared/sistemas digitais/Projeto 3 - Processador 4 bits v2/db/processador.cbx.xml
source_file = 1, /opt/altera13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, /opt/altera13.0sp1/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, /opt/altera13.0sp1/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, /opt/altera13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, /opt/altera13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/tiagot/Desktop/PEM_git/pem_shared/sistemas digitais/Projeto 3 - Processador 4 bits v2/db/lpm_divide_45m.tdf
source_file = 1, /home/tiagot/Desktop/PEM_git/pem_shared/sistemas digitais/Projeto 3 - Processador 4 bits v2/db/sign_div_unsign_bkh.tdf
source_file = 1, /home/tiagot/Desktop/PEM_git/pem_shared/sistemas digitais/Projeto 3 - Processador 4 bits v2/db/alt_u_div_ove.tdf
source_file = 1, /home/tiagot/Desktop/PEM_git/pem_shared/sistemas digitais/Projeto 3 - Processador 4 bits v2/db/add_sub_lkc.tdf
source_file = 1, /home/tiagot/Desktop/PEM_git/pem_shared/sistemas digitais/Projeto 3 - Processador 4 bits v2/db/add_sub_mkc.tdf
source_file = 1, /home/tiagot/Desktop/PEM_git/pem_shared/sistemas digitais/Projeto 3 - Processador 4 bits v2/db/lpm_divide_1dm.tdf
source_file = 1, /opt/altera13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, /opt/altera13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, /opt/altera13.0sp1/quartus/libraries/megafunctions/multcore.inc
source_file = 1, /opt/altera13.0sp1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, /opt/altera13.0sp1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, /opt/altera13.0sp1/quartus/libraries/megafunctions/multcore.tdf
source_file = 1, /opt/altera13.0sp1/quartus/libraries/megafunctions/csa_add.inc
source_file = 1, /opt/altera13.0sp1/quartus/libraries/megafunctions/mpar_add.inc
source_file = 1, /opt/altera13.0sp1/quartus/libraries/megafunctions/muleabz.inc
source_file = 1, /opt/altera13.0sp1/quartus/libraries/megafunctions/mul_lfrg.inc
source_file = 1, /opt/altera13.0sp1/quartus/libraries/megafunctions/mul_boothc.inc
source_file = 1, /opt/altera13.0sp1/quartus/libraries/megafunctions/alt_ded_mult.inc
source_file = 1, /opt/altera13.0sp1/quartus/libraries/megafunctions/alt_ded_mult_y.inc
source_file = 1, /opt/altera13.0sp1/quartus/libraries/megafunctions/dffpipe.inc
source_file = 1, /opt/altera13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf
source_file = 1, /opt/altera13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, /opt/altera13.0sp1/quartus/libraries/megafunctions/addcore.inc
source_file = 1, /opt/altera13.0sp1/quartus/libraries/megafunctions/look_add.inc
source_file = 1, /opt/altera13.0sp1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, /home/tiagot/Desktop/PEM_git/pem_shared/sistemas digitais/Projeto 3 - Processador 4 bits v2/db/add_sub_07h.tdf
source_file = 1, /home/tiagot/Desktop/PEM_git/pem_shared/sistemas digitais/Projeto 3 - Processador 4 bits v2/db/add_sub_17h.tdf
source_file = 1, /opt/altera13.0sp1/quartus/libraries/megafunctions/altshift.tdf
source_file = 1, /home/tiagot/Desktop/PEM_git/pem_shared/sistemas digitais/Projeto 3 - Processador 4 bits v2/db/lpm_divide_tcm.tdf
source_file = 1, /home/tiagot/Desktop/PEM_git/pem_shared/sistemas digitais/Projeto 3 - Processador 4 bits v2/db/sign_div_unsign_7kh.tdf
source_file = 1, /home/tiagot/Desktop/PEM_git/pem_shared/sistemas digitais/Projeto 3 - Processador 4 bits v2/db/alt_u_div_gve.tdf
design_name = processador
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\, Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0, processador, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\, Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2, processador, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\, Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0, processador, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\, Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0, processador, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\, Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2, processador, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\, Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4, processador, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\, Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0, processador, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\, Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2, processador, 1
instance = comp, \ulainstance|somadorinstance|Add0~0\, ulainstance|somadorinstance|Add0~0, processador, 1
instance = comp, \ulainstance|divinstance|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2\, ulainstance|divinstance|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2, processador, 1
instance = comp, \ulainstance|somadorinstance|Add0~2\, ulainstance|somadorinstance|Add0~2, processador, 1
instance = comp, \ulainstance|multinstance|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2\, ulainstance|multinstance|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2, processador, 1
instance = comp, \ulainstance|multinstance|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4\, ulainstance|multinstance|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4, processador, 1
instance = comp, \ulainstance|multinstance|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6\, ulainstance|multinstance|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6, processador, 1
instance = comp, \ulainstance|somadorinstance|Add0~4\, ulainstance|somadorinstance|Add0~4, processador, 1
instance = comp, \ulainstance|somadorinstance|Add0~6\, ulainstance|somadorinstance|Add0~6, processador, 1
instance = comp, \ulainstance|subtratorinstance|resultado[1]\, ulainstance|subtratorinstance|resultado[1], processador, 1
instance = comp, \ulainstance|subtratorinstance|resultado[2]\, ulainstance|subtratorinstance|resultado[2], processador, 1
instance = comp, \ulainstance|subtratorinstance|resultado[3]\, ulainstance|subtratorinstance|resultado[3], processador, 1
instance = comp, \ulainstance|subtratorinstance|resultado[0]~4\, ulainstance|subtratorinstance|resultado[0]~4, processador, 1
instance = comp, \ulainstance|subtratorinstance|resultado[1]~6\, ulainstance|subtratorinstance|resultado[1]~6, processador, 1
instance = comp, \ulainstance|subtratorinstance|resultado[2]~8\, ulainstance|subtratorinstance|resultado[2]~8, processador, 1
instance = comp, \ulainstance|subtratorinstance|resultado[3]~10\, ulainstance|subtratorinstance|resultado[3]~10, processador, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[28]~16\, Mod0|auto_generated|divider|divider|StageOut[28]~16, processador, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[27]~19\, Mod0|auto_generated|divider|divider|StageOut[27]~19, processador, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[26]~21\, Mod0|auto_generated|divider|divider|StageOut[26]~21, processador, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[25]~22\, Mod0|auto_generated|divider|divider|StageOut[25]~22, processador, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[30]~25\, Mod0|auto_generated|divider|divider|StageOut[30]~25, processador, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[31]~29\, Mod0|auto_generated|divider|divider|StageOut[31]~29, processador, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[28]~17\, Div0|auto_generated|divider|divider|StageOut[28]~17, processador, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[27]~19\, Div0|auto_generated|divider|divider|StageOut[27]~19, processador, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[26]~21\, Div0|auto_generated|divider|divider|StageOut[26]~21, processador, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[25]~23\, Div0|auto_generated|divider|divider|StageOut[25]~23, processador, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[32]~25\, Div0|auto_generated|divider|divider|StageOut[32]~25, processador, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[31]~27\, Div0|auto_generated|divider|divider|StageOut[31]~27, processador, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[30]~29\, Div0|auto_generated|divider|divider|StageOut[30]~29, processador, 1
instance = comp, \seg7instance|Selector3~0\, seg7instance|Selector3~0, processador, 1
instance = comp, \seg7instance|Selector1~0\, seg7instance|Selector1~0, processador, 1
instance = comp, \seg7instance|Selector0~2\, seg7instance|Selector0~2, processador, 1
instance = comp, \seg7instance|Selector0~3\, seg7instance|Selector0~3, processador, 1
instance = comp, \ulainstance|subtratorinstance|out[1]\, ulainstance|subtratorinstance|out[1], processador, 1
instance = comp, \ulainstance|op_xorinstance|out[1]\, ulainstance|op_xorinstance|out[1], processador, 1
instance = comp, \ulainstance|subtratorinstance|out[3]\, ulainstance|subtratorinstance|out[3], processador, 1
instance = comp, \ulainstance|subtratorinstance|out[2]\, ulainstance|subtratorinstance|out[2], processador, 1
instance = comp, \ulainstance|op_xorinstance|out[2]\, ulainstance|op_xorinstance|out[2], processador, 1
instance = comp, \ulainstance|multinstance|Mult0|mult_core|decoder_node[0][0]\, ulainstance|multinstance|Mult0|mult_core|decoder_node[0][0], processador, 1
instance = comp, \ulainstance|subtratorinstance|out~0\, ulainstance|subtratorinstance|out~0, processador, 1
instance = comp, \ulainstance|multinstance|Mult0|mult_core|decoder_node[0][1]\, ulainstance|multinstance|Mult0|mult_core|decoder_node[0][1], processador, 1
instance = comp, \ulainstance|multinstance|Mult0|mult_core|decoder_node[1][1]\, ulainstance|multinstance|Mult0|mult_core|decoder_node[1][1], processador, 1
instance = comp, \ulainstance|multinstance|Mult0|mult_core|decoder_node[2][1]\, ulainstance|multinstance|Mult0|mult_core|decoder_node[2][1], processador, 1
instance = comp, \ulainstance|subtratorinstance|Add1~0\, ulainstance|subtratorinstance|Add1~0, processador, 1
instance = comp, \ulainstance|subtratorinstance|out~1\, ulainstance|subtratorinstance|out~1, processador, 1
instance = comp, \ulainstance|subtratorinstance|out~2\, ulainstance|subtratorinstance|out~2, processador, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[33]~33\, Mod0|auto_generated|divider|divider|StageOut[33]~33, processador, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[32]~34\, Mod0|auto_generated|divider|divider|StageOut[32]~34, processador, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[33]~30\, Div0|auto_generated|divider|divider|StageOut[33]~30, processador, 1
instance = comp, \KEY[3]~I\, KEY[3], processador, 1
instance = comp, \pc~2\, pc~2, processador, 1
instance = comp, \pc[2]\, pc[2], processador, 1
instance = comp, \pc~1\, pc~1, processador, 1
instance = comp, \pc[1]\, pc[1], processador, 1
instance = comp, \pc~0\, pc~0, processador, 1
instance = comp, \pc[0]\, pc[0], processador, 1
instance = comp, \opcode[0]\, opcode[0], processador, 1
instance = comp, \LEDG[0]~reg0\, LEDG[0]~reg0, processador, 1
instance = comp, \opcode[1]\, opcode[1], processador, 1
instance = comp, \LEDG[1]~reg0\, LEDG[1]~reg0, processador, 1
instance = comp, \opcode[2]\, opcode[2], processador, 1
instance = comp, \LEDG[2]~reg0\, LEDG[2]~reg0, processador, 1
instance = comp, \CLOCK_50~I\, CLOCK_50, processador, 1
instance = comp, \CLOCK_50~clkctrl\, CLOCK_50~clkctrl, processador, 1
instance = comp, \SW[4]~I\, SW[4], processador, 1
instance = comp, \data[0]~feeder\, data[0]~feeder, processador, 1
instance = comp, \KEY[2]~I\, KEY[2], processador, 1
instance = comp, \data[0]\, data[0], processador, 1
instance = comp, \draminstance|dram~0feeder\, draminstance|dram~0feeder, processador, 1
instance = comp, \we_d~0\, we_d~0, processador, 1
instance = comp, \draminstance|dram~0\, draminstance|dram~0, processador, 1
instance = comp, \LEDR[0]~reg0\, LEDR[0]~reg0, processador, 1
instance = comp, \SW[5]~I\, SW[5], processador, 1
instance = comp, \data[1]~feeder\, data[1]~feeder, processador, 1
instance = comp, \data[1]\, data[1], processador, 1
instance = comp, \draminstance|dram~1\, draminstance|dram~1, processador, 1
instance = comp, \LEDR[1]~reg0\, LEDR[1]~reg0, processador, 1
instance = comp, \SW[6]~I\, SW[6], processador, 1
instance = comp, \data[2]~feeder\, data[2]~feeder, processador, 1
instance = comp, \data[2]\, data[2], processador, 1
instance = comp, \draminstance|dram~2feeder\, draminstance|dram~2feeder, processador, 1
instance = comp, \draminstance|dram~2\, draminstance|dram~2, processador, 1
instance = comp, \LEDR[2]~reg0\, LEDR[2]~reg0, processador, 1
instance = comp, \SW[7]~I\, SW[7], processador, 1
instance = comp, \data[3]\, data[3], processador, 1
instance = comp, \draminstance|dram~3\, draminstance|dram~3, processador, 1
instance = comp, \LEDR[3]~reg0\, LEDR[3]~reg0, processador, 1
instance = comp, \SW[0]~I\, SW[0], processador, 1
instance = comp, \data[4]~feeder\, data[4]~feeder, processador, 1
instance = comp, \data[4]\, data[4], processador, 1
instance = comp, \draminstance|dram~4feeder\, draminstance|dram~4feeder, processador, 1
instance = comp, \draminstance|dram~4\, draminstance|dram~4, processador, 1
instance = comp, \LEDR[4]~reg0\, LEDR[4]~reg0, processador, 1
instance = comp, \SW[1]~I\, SW[1], processador, 1
instance = comp, \data[5]~feeder\, data[5]~feeder, processador, 1
instance = comp, \data[5]\, data[5], processador, 1
instance = comp, \draminstance|dram~5\, draminstance|dram~5, processador, 1
instance = comp, \LEDR[5]~reg0feeder\, LEDR[5]~reg0feeder, processador, 1
instance = comp, \LEDR[5]~reg0\, LEDR[5]~reg0, processador, 1
instance = comp, \SW[2]~I\, SW[2], processador, 1
instance = comp, \data[6]~feeder\, data[6]~feeder, processador, 1
instance = comp, \data[6]\, data[6], processador, 1
instance = comp, \draminstance|dram~6\, draminstance|dram~6, processador, 1
instance = comp, \LEDR[6]~reg0\, LEDR[6]~reg0, processador, 1
instance = comp, \SW[3]~I\, SW[3], processador, 1
instance = comp, \data[7]~feeder\, data[7]~feeder, processador, 1
instance = comp, \data[7]\, data[7], processador, 1
instance = comp, \draminstance|dram~7feeder\, draminstance|dram~7feeder, processador, 1
instance = comp, \draminstance|dram~7\, draminstance|dram~7, processador, 1
instance = comp, \LEDR[7]~reg0\, LEDR[7]~reg0, processador, 1
instance = comp, \ulainstance|subtratorinstance|resultado[0]\, ulainstance|subtratorinstance|resultado[0], processador, 1
instance = comp, \ulainstance|subtratorinstance|out[0]\, ulainstance|subtratorinstance|out[0], processador, 1
instance = comp, \ulainstance|Mux8~7\, ulainstance|Mux8~7, processador, 1
instance = comp, \ulainstance|Mux8~6\, ulainstance|Mux8~6, processador, 1
instance = comp, \ulainstance|Mux8~4\, ulainstance|Mux8~4, processador, 1
instance = comp, \ulainstance|divinstance|Div0|auto_generated|divider|divider|StageOut[5]~0\, ulainstance|divinstance|Div0|auto_generated|divider|divider|StageOut[5]~0, processador, 1
instance = comp, \ulainstance|divinstance|Div0|auto_generated|divider|divider|StageOut[5]~1\, ulainstance|divinstance|Div0|auto_generated|divider|divider|StageOut[5]~1, processador, 1
instance = comp, \ulainstance|divinstance|Div0|auto_generated|divider|divider|StageOut[5]~2\, ulainstance|divinstance|Div0|auto_generated|divider|divider|StageOut[5]~2, processador, 1
instance = comp, \ulainstance|divinstance|Div0|auto_generated|divider|divider|selnose[5]~0\, ulainstance|divinstance|Div0|auto_generated|divider|divider|selnose[5]~0, processador, 1
instance = comp, \ulainstance|divinstance|Div0|auto_generated|divider|divider|StageOut[4]~3\, ulainstance|divinstance|Div0|auto_generated|divider|divider|StageOut[4]~3, processador, 1
instance = comp, \ulainstance|divinstance|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0\, ulainstance|divinstance|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0, processador, 1
instance = comp, \ulainstance|divinstance|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4\, ulainstance|divinstance|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4, processador, 1
instance = comp, \ulainstance|divinstance|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6\, ulainstance|divinstance|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6, processador, 1
instance = comp, \ulainstance|divinstance|Div0|auto_generated|divider|divider|StageOut[10]~4\, ulainstance|divinstance|Div0|auto_generated|divider|divider|StageOut[10]~4, processador, 1
instance = comp, \ulainstance|divinstance|Div0|auto_generated|divider|divider|StageOut[9]~5\, ulainstance|divinstance|Div0|auto_generated|divider|divider|StageOut[9]~5, processador, 1
instance = comp, \ulainstance|divinstance|Div0|auto_generated|divider|divider|StageOut[8]~6\, ulainstance|divinstance|Div0|auto_generated|divider|divider|StageOut[8]~6, processador, 1
instance = comp, \ulainstance|divinstance|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\, ulainstance|divinstance|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1, processador, 1
instance = comp, \ulainstance|divinstance|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\, ulainstance|divinstance|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3, processador, 1
instance = comp, \ulainstance|divinstance|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\, ulainstance|divinstance|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5, processador, 1
instance = comp, \ulainstance|divinstance|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7\, ulainstance|divinstance|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7, processador, 1
instance = comp, \ulainstance|divinstance|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8\, ulainstance|divinstance|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8, processador, 1
instance = comp, \ulainstance|Mux8~9\, ulainstance|Mux8~9, processador, 1
instance = comp, \ulainstance|Mux8~5\, ulainstance|Mux8~5, processador, 1
instance = comp, \ulainstance|Mux8~8\, ulainstance|Mux8~8, processador, 1
instance = comp, \ulainstance|out_ula[0]\, ulainstance|out_ula[0], processador, 1
instance = comp, \disp0[0]~reg0\, disp0[0]~reg0, processador, 1
instance = comp, \ulainstance|multinstance|Mult0|mult_core|decoder_node[1][0]\, ulainstance|multinstance|Mult0|mult_core|decoder_node[1][0], processador, 1
instance = comp, \ulainstance|multinstance|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0\, ulainstance|multinstance|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0, processador, 1
instance = comp, \ulainstance|subtratorinstance|Equal0~0\, ulainstance|subtratorinstance|Equal0~0, processador, 1
instance = comp, \ulainstance|out_ula[2]~1\, ulainstance|out_ula[2]~1, processador, 1
instance = comp, \ulainstance|out_ula[2]~2\, ulainstance|out_ula[2]~2, processador, 1
instance = comp, \ulainstance|divinstance|Div0|auto_generated|divider|divider|selnose[10]\, ulainstance|divinstance|Div0|auto_generated|divider|divider|selnose[10], processador, 1
instance = comp, \ulainstance|Mux5~0\, ulainstance|Mux5~0, processador, 1
instance = comp, \ulainstance|out_ula[2]~0\, ulainstance|out_ula[2]~0, processador, 1
instance = comp, \ulainstance|Mux7~0\, ulainstance|Mux7~0, processador, 1
instance = comp, \ulainstance|Mux7~1\, ulainstance|Mux7~1, processador, 1
instance = comp, \ulainstance|Mux7~2\, ulainstance|Mux7~2, processador, 1
instance = comp, \ulainstance|Mux7~3\, ulainstance|Mux7~3, processador, 1
instance = comp, \ulainstance|out_ula[1]\, ulainstance|out_ula[1], processador, 1
instance = comp, \ulainstance|multinstance|Mult0|mult_core|decoder_node[2][2]\, ulainstance|multinstance|Mult0|mult_core|decoder_node[2][2], processador, 1
instance = comp, \ulainstance|multinstance|Mult0|mult_core|decoder_node[1][2]\, ulainstance|multinstance|Mult0|mult_core|decoder_node[1][2], processador, 1
instance = comp, \ulainstance|multinstance|Mult0|mult_core|decoder_node[0][2]\, ulainstance|multinstance|Mult0|mult_core|decoder_node[0][2], processador, 1
instance = comp, \ulainstance|multinstance|Mult0|mult_core|decoder_node[2][0]\, ulainstance|multinstance|Mult0|mult_core|decoder_node[2][0], processador, 1
instance = comp, \ulainstance|multinstance|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0\, ulainstance|multinstance|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0, processador, 1
instance = comp, \ulainstance|multinstance|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2\, ulainstance|multinstance|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2, processador, 1
instance = comp, \ulainstance|multinstance|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4\, ulainstance|multinstance|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4, processador, 1
instance = comp, \ulainstance|Mux4~2\, ulainstance|Mux4~2, processador, 1
instance = comp, \ulainstance|out_ula[4]\, ulainstance|out_ula[4], processador, 1
instance = comp, \ulainstance|Mux5~1\, ulainstance|Mux5~1, processador, 1
instance = comp, \ulainstance|Mux5~2\, ulainstance|Mux5~2, processador, 1
instance = comp, \ulainstance|Mux5~3\, ulainstance|Mux5~3, processador, 1
instance = comp, \ulainstance|Mux5~4\, ulainstance|Mux5~4, processador, 1
instance = comp, \ulainstance|out_ula[3]\, ulainstance|out_ula[3], processador, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\, Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4, processador, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\, Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7, processador, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8\, Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8, processador, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[28]~17\, Mod0|auto_generated|divider|divider|StageOut[28]~17, processador, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[27]~18\, Mod0|auto_generated|divider|divider|StageOut[27]~18, processador, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[26]~20\, Mod0|auto_generated|divider|divider|StageOut[26]~20, processador, 1
instance = comp, \ulainstance|divinstance|Div0|auto_generated|divider|divider|selnose[5]~1\, ulainstance|divinstance|Div0|auto_generated|divider|divider|selnose[5]~1, processador, 1
instance = comp, \ulainstance|Mux6~0\, ulainstance|Mux6~0, processador, 1
instance = comp, \ulainstance|Mux6~1\, ulainstance|Mux6~1, processador, 1
instance = comp, \ulainstance|Mux6~2\, ulainstance|Mux6~2, processador, 1
instance = comp, \ulainstance|Mux6~3\, ulainstance|Mux6~3, processador, 1
instance = comp, \ulainstance|out_ula[2]\, ulainstance|out_ula[2], processador, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[25]~23\, Mod0|auto_generated|divider|divider|StageOut[25]~23, processador, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\, Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2, processador, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\, Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4, processador, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\, Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7, processador, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8\, Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8, processador, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[30]~24\, Mod0|auto_generated|divider|divider|StageOut[30]~24, processador, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0\, Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0, processador, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[33]~26\, Mod0|auto_generated|divider|divider|StageOut[33]~26, processador, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[32]~27\, Mod0|auto_generated|divider|divider|StageOut[32]~27, processador, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[31]~28\, Mod0|auto_generated|divider|divider|StageOut[31]~28, processador, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2\, Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2, processador, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4\, Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4, processador, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\, Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7, processador, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8\, Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8, processador, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[36]~30\, Mod0|auto_generated|divider|divider|StageOut[36]~30, processador, 1
instance = comp, \disp0[1]~reg0\, disp0[1]~reg0, processador, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[37]~31\, Mod0|auto_generated|divider|divider|StageOut[37]~31, processador, 1
instance = comp, \disp0[2]~reg0\, disp0[2]~reg0, processador, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[38]~32\, Mod0|auto_generated|divider|divider|StageOut[38]~32, processador, 1
instance = comp, \disp0[3]~reg0\, disp0[3]~reg0, processador, 1
instance = comp, \ulainstance|multinstance|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6\, ulainstance|multinstance|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6, processador, 1
instance = comp, \ulainstance|Mux3~2\, ulainstance|Mux3~2, processador, 1
instance = comp, \ulainstance|out_ula[5]\, ulainstance|out_ula[5], processador, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\, Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7, processador, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8\, Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8, processador, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[28]~16\, Div0|auto_generated|divider|divider|StageOut[28]~16, processador, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[27]~18\, Div0|auto_generated|divider|divider|StageOut[27]~18, processador, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[26]~20\, Div0|auto_generated|divider|divider|StageOut[26]~20, processador, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[25]~22\, Div0|auto_generated|divider|divider|StageOut[25]~22, processador, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\, Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4, processador, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\, Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7, processador, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8\, Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8, processador, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[33]~24\, Div0|auto_generated|divider|divider|StageOut[33]~24, processador, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[32]~31\, Div0|auto_generated|divider|divider|StageOut[32]~31, processador, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[31]~26\, Div0|auto_generated|divider|divider|StageOut[31]~26, processador, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[30]~28\, Div0|auto_generated|divider|divider|StageOut[30]~28, processador, 1
instance = comp, \disp1[0]~2\, disp1[0]~2, processador, 1
instance = comp, \disp1[0]~4\, disp1[0]~4, processador, 1
instance = comp, \disp1[0]~6\, disp1[0]~6, processador, 1
instance = comp, \disp1[0]~8\, disp1[0]~8, processador, 1
instance = comp, \disp1[0]~9\, disp1[0]~9, processador, 1
instance = comp, \disp1[0]~reg0\, disp1[0]~reg0, processador, 1
instance = comp, \disp1[1]~11\, disp1[1]~11, processador, 1
instance = comp, \disp1[1]~reg0\, disp1[1]~reg0, processador, 1
instance = comp, \disp1[2]~12\, disp1[2]~12, processador, 1
instance = comp, \disp1[2]~reg0\, disp1[2]~reg0, processador, 1
instance = comp, \disp2[0]~reg0\, disp2[0]~reg0, processador, 1
instance = comp, \disp2[1]~reg0\, disp2[1]~reg0, processador, 1
instance = comp, \disp2[2]~reg0\, disp2[2]~reg0, processador, 1
instance = comp, \disp2[3]~reg0\, disp2[3]~reg0, processador, 1
instance = comp, \disp3[0]~reg0\, disp3[0]~reg0, processador, 1
instance = comp, \disp3[1]~reg0\, disp3[1]~reg0, processador, 1
instance = comp, \disp3[2]~reg0\, disp3[2]~reg0, processador, 1
instance = comp, \disp3[3]~reg0\, disp3[3]~reg0, processador, 1
instance = comp, \seg7instance|display_state.10~feeder\, seg7instance|display_state.10~feeder, processador, 1
instance = comp, \seg7instance|display_state.10\, seg7instance|display_state.10, processador, 1
instance = comp, \seg7instance|display_state.11\, seg7instance|display_state.11, processador, 1
instance = comp, \seg7instance|display_state.00~0\, seg7instance|display_state.00~0, processador, 1
instance = comp, \seg7instance|display_state.00\, seg7instance|display_state.00, processador, 1
instance = comp, \seg7instance|display_state.01~0\, seg7instance|display_state.01~0, processador, 1
instance = comp, \seg7instance|display_state.01\, seg7instance|display_state.01, processador, 1
instance = comp, \seg7instance|Selector0~0\, seg7instance|Selector0~0, processador, 1
instance = comp, \seg7instance|Selector3~1\, seg7instance|Selector3~1, processador, 1
instance = comp, \seg7instance|Selector0~1\, seg7instance|Selector0~1, processador, 1
instance = comp, \seg7instance|Selector2~0\, seg7instance|Selector2~0, processador, 1
instance = comp, \seg7instance|Selector2~1\, seg7instance|Selector2~1, processador, 1
instance = comp, \seg7instance|Selector1~1\, seg7instance|Selector1~1, processador, 1
instance = comp, \seg7instance|WideOr6~0\, seg7instance|WideOr6~0, processador, 1
instance = comp, \seg7instance|hex_out0[0]~feeder\, seg7instance|hex_out0[0]~feeder, processador, 1
instance = comp, \seg7instance|hex_out0[0]\, seg7instance|hex_out0[0], processador, 1
instance = comp, \seg7instance|WideOr5~0\, seg7instance|WideOr5~0, processador, 1
instance = comp, \seg7instance|hex_out0[1]~feeder\, seg7instance|hex_out0[1]~feeder, processador, 1
instance = comp, \seg7instance|hex_out0[1]\, seg7instance|hex_out0[1], processador, 1
instance = comp, \seg7instance|WideOr4~0\, seg7instance|WideOr4~0, processador, 1
instance = comp, \seg7instance|hex_out0[2]~feeder\, seg7instance|hex_out0[2]~feeder, processador, 1
instance = comp, \seg7instance|hex_out0[2]\, seg7instance|hex_out0[2], processador, 1
instance = comp, \seg7instance|WideOr3~0\, seg7instance|WideOr3~0, processador, 1
instance = comp, \seg7instance|hex_out0[3]\, seg7instance|hex_out0[3], processador, 1
instance = comp, \seg7instance|WideOr2~0\, seg7instance|WideOr2~0, processador, 1
instance = comp, \seg7instance|hex_out0[4]\, seg7instance|hex_out0[4], processador, 1
instance = comp, \seg7instance|WideOr1~0\, seg7instance|WideOr1~0, processador, 1
instance = comp, \seg7instance|hex_out0[5]\, seg7instance|hex_out0[5], processador, 1
instance = comp, \seg7instance|WideOr0~0\, seg7instance|WideOr0~0, processador, 1
instance = comp, \seg7instance|hex_out0[6]\, seg7instance|hex_out0[6], processador, 1
instance = comp, \seg7instance|hex_out1~0\, seg7instance|hex_out1~0, processador, 1
instance = comp, \seg7instance|hex_out1[0]\, seg7instance|hex_out1[0], processador, 1
instance = comp, \seg7instance|hex_out1~1\, seg7instance|hex_out1~1, processador, 1
instance = comp, \seg7instance|hex_out1[1]\, seg7instance|hex_out1[1], processador, 1
instance = comp, \seg7instance|hex_out1~2\, seg7instance|hex_out1~2, processador, 1
instance = comp, \seg7instance|hex_out1[2]\, seg7instance|hex_out1[2], processador, 1
instance = comp, \ulainstance|subtratorinstance|Equal0~1\, ulainstance|subtratorinstance|Equal0~1, processador, 1
instance = comp, \ulainstance|subtratorinstance|s\, ulainstance|subtratorinstance|s, processador, 1
instance = comp, \seg7instance|hex_out1~3\, seg7instance|hex_out1~3, processador, 1
instance = comp, \seg7instance|hex_out1[3]\, seg7instance|hex_out1[3], processador, 1
instance = comp, \seg7instance|hex_out1~4\, seg7instance|hex_out1~4, processador, 1
instance = comp, \seg7instance|hex_out1[4]\, seg7instance|hex_out1[4], processador, 1
instance = comp, \seg7instance|hex_out1~5\, seg7instance|hex_out1~5, processador, 1
instance = comp, \seg7instance|hex_out1[5]\, seg7instance|hex_out1[5], processador, 1
instance = comp, \seg7instance|hex_out1~6\, seg7instance|hex_out1~6, processador, 1
instance = comp, \seg7instance|hex_out1[6]\, seg7instance|hex_out1[6], processador, 1
instance = comp, \seg7instance|hex_out2[0]~feeder\, seg7instance|hex_out2[0]~feeder, processador, 1
instance = comp, \seg7instance|hex_out2[0]\, seg7instance|hex_out2[0], processador, 1
instance = comp, \seg7instance|hex_out2[1]~feeder\, seg7instance|hex_out2[1]~feeder, processador, 1
instance = comp, \seg7instance|hex_out2[1]\, seg7instance|hex_out2[1], processador, 1
instance = comp, \seg7instance|hex_out2[2]~feeder\, seg7instance|hex_out2[2]~feeder, processador, 1
instance = comp, \seg7instance|hex_out2[2]\, seg7instance|hex_out2[2], processador, 1
instance = comp, \seg7instance|hex_out2[3]\, seg7instance|hex_out2[3], processador, 1
instance = comp, \seg7instance|hex_out2[4]~feeder\, seg7instance|hex_out2[4]~feeder, processador, 1
instance = comp, \seg7instance|hex_out2[4]\, seg7instance|hex_out2[4], processador, 1
instance = comp, \seg7instance|hex_out2[5]\, seg7instance|hex_out2[5], processador, 1
instance = comp, \seg7instance|hex_out2[6]\, seg7instance|hex_out2[6], processador, 1
instance = comp, \seg7instance|hex_out3[0]\, seg7instance|hex_out3[0], processador, 1
instance = comp, \seg7instance|hex_out3[1]\, seg7instance|hex_out3[1], processador, 1
instance = comp, \seg7instance|hex_out3[2]\, seg7instance|hex_out3[2], processador, 1
instance = comp, \seg7instance|hex_out3[3]\, seg7instance|hex_out3[3], processador, 1
instance = comp, \seg7instance|hex_out3[4]\, seg7instance|hex_out3[4], processador, 1
instance = comp, \seg7instance|hex_out3[5]~feeder\, seg7instance|hex_out3[5]~feeder, processador, 1
instance = comp, \seg7instance|hex_out3[5]\, seg7instance|hex_out3[5], processador, 1
instance = comp, \seg7instance|hex_out3[6]\, seg7instance|hex_out3[6], processador, 1
instance = comp, \KEY[0]~I\, KEY[0], processador, 1
instance = comp, \KEY[1]~I\, KEY[1], processador, 1
instance = comp, \LEDG[0]~I\, LEDG[0], processador, 1
instance = comp, \LEDG[1]~I\, LEDG[1], processador, 1
instance = comp, \LEDG[2]~I\, LEDG[2], processador, 1
instance = comp, \LEDR[0]~I\, LEDR[0], processador, 1
instance = comp, \LEDR[1]~I\, LEDR[1], processador, 1
instance = comp, \LEDR[2]~I\, LEDR[2], processador, 1
instance = comp, \LEDR[3]~I\, LEDR[3], processador, 1
instance = comp, \LEDR[4]~I\, LEDR[4], processador, 1
instance = comp, \LEDR[5]~I\, LEDR[5], processador, 1
instance = comp, \LEDR[6]~I\, LEDR[6], processador, 1
instance = comp, \LEDR[7]~I\, LEDR[7], processador, 1
instance = comp, \disp0[0]~I\, disp0[0], processador, 1
instance = comp, \disp0[1]~I\, disp0[1], processador, 1
instance = comp, \disp0[2]~I\, disp0[2], processador, 1
instance = comp, \disp0[3]~I\, disp0[3], processador, 1
instance = comp, \disp1[0]~I\, disp1[0], processador, 1
instance = comp, \disp1[1]~I\, disp1[1], processador, 1
instance = comp, \disp1[2]~I\, disp1[2], processador, 1
instance = comp, \disp1[3]~I\, disp1[3], processador, 1
instance = comp, \disp2[0]~I\, disp2[0], processador, 1
instance = comp, \disp2[1]~I\, disp2[1], processador, 1
instance = comp, \disp2[2]~I\, disp2[2], processador, 1
instance = comp, \disp2[3]~I\, disp2[3], processador, 1
instance = comp, \disp3[0]~I\, disp3[0], processador, 1
instance = comp, \disp3[1]~I\, disp3[1], processador, 1
instance = comp, \disp3[2]~I\, disp3[2], processador, 1
instance = comp, \disp3[3]~I\, disp3[3], processador, 1
instance = comp, \HEX0[0]~I\, HEX0[0], processador, 1
instance = comp, \HEX0[1]~I\, HEX0[1], processador, 1
instance = comp, \HEX0[2]~I\, HEX0[2], processador, 1
instance = comp, \HEX0[3]~I\, HEX0[3], processador, 1
instance = comp, \HEX0[4]~I\, HEX0[4], processador, 1
instance = comp, \HEX0[5]~I\, HEX0[5], processador, 1
instance = comp, \HEX0[6]~I\, HEX0[6], processador, 1
instance = comp, \HEX0[7]~I\, HEX0[7], processador, 1
instance = comp, \HEX1[0]~I\, HEX1[0], processador, 1
instance = comp, \HEX1[1]~I\, HEX1[1], processador, 1
instance = comp, \HEX1[2]~I\, HEX1[2], processador, 1
instance = comp, \HEX1[3]~I\, HEX1[3], processador, 1
instance = comp, \HEX1[4]~I\, HEX1[4], processador, 1
instance = comp, \HEX1[5]~I\, HEX1[5], processador, 1
instance = comp, \HEX1[6]~I\, HEX1[6], processador, 1
instance = comp, \HEX1[7]~I\, HEX1[7], processador, 1
instance = comp, \HEX2[0]~I\, HEX2[0], processador, 1
instance = comp, \HEX2[1]~I\, HEX2[1], processador, 1
instance = comp, \HEX2[2]~I\, HEX2[2], processador, 1
instance = comp, \HEX2[3]~I\, HEX2[3], processador, 1
instance = comp, \HEX2[4]~I\, HEX2[4], processador, 1
instance = comp, \HEX2[5]~I\, HEX2[5], processador, 1
instance = comp, \HEX2[6]~I\, HEX2[6], processador, 1
instance = comp, \HEX2[7]~I\, HEX2[7], processador, 1
instance = comp, \HEX3[0]~I\, HEX3[0], processador, 1
instance = comp, \HEX3[1]~I\, HEX3[1], processador, 1
instance = comp, \HEX3[2]~I\, HEX3[2], processador, 1
instance = comp, \HEX3[3]~I\, HEX3[3], processador, 1
instance = comp, \HEX3[4]~I\, HEX3[4], processador, 1
instance = comp, \HEX3[5]~I\, HEX3[5], processador, 1
instance = comp, \HEX3[6]~I\, HEX3[6], processador, 1
instance = comp, \HEX3[7]~I\, HEX3[7], processador, 1
