// Seed: 3905202351
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_4 = 1'b0 == 1;
endmodule
module module_1 (
    input tri1 id_0,
    output tri1 id_1,
    output uwire id_2,
    input supply1 id_3,
    input wor id_4,
    output uwire id_5
);
  wire id_7;
  module_0(
      id_7, id_7, id_7, id_7, id_7, id_7, id_7, id_7, id_7, id_7, id_7, id_7, id_7, id_7, id_7
  );
  integer id_8;
endmodule
