/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [5:0] _00_;
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [7:0] celloutsig_0_14z;
  wire celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire [22:0] celloutsig_0_23z;
  wire [13:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire [7:0] celloutsig_0_35z;
  wire celloutsig_0_38z;
  wire celloutsig_0_47z;
  wire [8:0] celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire [18:0] celloutsig_1_0z;
  wire [7:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [4:0] _01_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _01_ <= 5'h00;
    else _01_ <= { 4'hf, celloutsig_0_22z };
  assign _00_[4:0] = _01_;
  assign celloutsig_0_19z = ~(celloutsig_0_7z | 1'h0);
  assign celloutsig_0_34z = ~(1'h0 | celloutsig_0_13z);
  assign celloutsig_0_13z = ~celloutsig_0_11z;
  assign celloutsig_0_47z = ~((1'h1 | celloutsig_0_14z[1]) & celloutsig_0_35z[5]);
  assign celloutsig_1_9z = celloutsig_1_7z ^ celloutsig_1_0z[8];
  assign celloutsig_0_0z = in_data[86:82] / { 1'h1, in_data[61:58] };
  assign celloutsig_0_48z = celloutsig_0_2z[12:4] / { 3'h4, _00_[4:0], celloutsig_0_38z };
  assign celloutsig_0_23z = { celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_13z } / { 1'h1, in_data[10:5], celloutsig_0_2z, celloutsig_0_22z, celloutsig_0_7z };
  assign celloutsig_0_11z = 3'h7 == celloutsig_0_0z[4:2];
  assign celloutsig_0_14z = { celloutsig_0_2z[8:2], 1'h0 } % { 1'h1, in_data[18:12] };
  assign celloutsig_0_2z = { celloutsig_0_0z[4:1], 5'h1f, celloutsig_0_0z } * { in_data[27:19], celloutsig_0_0z };
  assign celloutsig_0_35z = { celloutsig_0_23z[11:9], celloutsig_0_19z, celloutsig_0_20z, celloutsig_0_12z, celloutsig_0_34z, celloutsig_0_7z } * { celloutsig_0_32z, celloutsig_0_12z, 1'h0, _00_[4:0] };
  assign celloutsig_1_17z = ~ { celloutsig_1_0z[17:11], celloutsig_1_9z };
  assign celloutsig_1_0z = in_data[118:100] | in_data[118:100];
  assign celloutsig_0_7z = | { in_data[63:47], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_1_18z = | in_data[141:118];
  assign celloutsig_0_12z = | { in_data[23:21], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_38z = ^ { in_data[92:91], celloutsig_0_13z, celloutsig_0_32z, celloutsig_0_32z, celloutsig_0_19z, 7'h00, celloutsig_0_12z };
  assign celloutsig_0_4z = ^ { celloutsig_0_2z[12:3], 3'h0 };
  assign celloutsig_0_5z = ^ { 1'h0, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_1_7z = ^ in_data[106:104];
  assign celloutsig_1_19z = ^ { celloutsig_1_17z[2:0], celloutsig_1_7z };
  assign celloutsig_0_20z = ^ in_data[23:8];
  assign celloutsig_0_22z = ^ { 2'h3, celloutsig_0_20z, 5'h1f };
  assign celloutsig_0_32z = ~celloutsig_0_20z;
  assign _00_[5] = 1'h0;
  assign { out_data[128], out_data[96], out_data[32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_47z, celloutsig_0_48z };
endmodule
