<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2021" />
<meta name="DC.rights.owner" content="(C) Copyright 2021" />
<meta name="DC.Type" content="GeneralRefTopic" />
<meta name="DC.Title" content="Bit Structure Core" />
<meta name="abstract" content="A two-inverter core of an SRAM bit structure is recognized and injected, but only if it did not form part of a full bit structure." />
<meta name="description" content="A two-inverter core of an SRAM bit structure is recognized and injected, but only if it did not form part of a full bit structure." />
<meta name="DC.subject" content="Bit structure, core" />
<meta name="keywords" content="Bit structure, core" />
<meta name="prodname" content="Calibre Verification User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Siemens Industry Software 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2021-03-15" />
<meta name="Topline" content="Siemens EDA" />
<meta name="VariantPrefix" content="none" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="none" />
<meta name="SourceHandle" content="calbr_ver_user" />
<meta name="SoftwareVersionNum" content="2021.2" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="14" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="calbr_ih" />
<meta name="HighlightColor" content="mgc_yellow_129_50" />
<meta name="HighlightChanges" content="yes" />
<meta name="EclipsePluginName" content="none" />
<meta name="IncludeDraftCommentsInChangeLog" content="21.2;show" />
<meta name="DraftDate" content="March 2021" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Calibre® Verification User’s Manual" />
<meta name="CSHelp" content="NO" />
<meta name="CSDSearchKeywords" content="doc.type.documentation.user,product.version.v2021.2,product.id.P10089,product.id.P11800,product.id.P11801,product.id.P11802,product.id.P11426,product.id.P10099,product.id.P10084,product.id.P10090,product.id.P11493,product.id.P11427" />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="calibre" />
<meta name="BookcaseHandle" content="none" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="id804e094e-02a5-4fa4-bb18-2935a4fc3db7" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>Bit Structure Core</title>
<link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles-disw/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="Bit Structure Core" />
<meta name="attributes" content="doc.type.documentation.user,product.version.v2021.2,product.id.P10089,product.id.P11800,product.id.P11801,product.id.P11802,product.id.P11426,product.id.P10099,product.id.P10084,product.id.P10090,product.id.P11493,product.id.P11427" />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.3.000" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body class="default" id="id804e094e-02a5-4fa4-bb18-2935a4fc3db7">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">Bit
Structure Core</h1>
<div class="body refbody GeneralRefBody" id="id52750cc9-67cb-4b26-884b-62e5cde031b9"><div class="abstract GeneralRefAbstract"><span class="shortdesc">A two-inverter
core of an SRAM bit structure is recognized and injected, but only
if it did not form part of a full bit structure.</span>
</div>
<div class="section Subsections"><div class="section Subsection" id="id804e094e-02a5-4fa4-bb18-2935a4fc3db7__id4b9fba76-353d-42eb-93e3-308a19c64c5e"><div class="fig fignone" id="id804e094e-02a5-4fa4-bb18-2935a4fc3db7__id25ad37db-ba44-481c-a3f5-82e4b0817e53"><span class="figcap"><span class="fig--title-label">Figure 1. </span>_bitcorev Structure</span><br /><div class="imagecenter"><img class="image imagecenter" height="133" src="../graphics/hier_lvs05a.png" width="468" /></div><br /></div>
<p class="p">Requirements for successful logic injection:</p>
<ul class="ul"><li class="li" id="id804e094e-02a5-4fa4-bb18-2935a4fc3db7__idd991487b-ac92-4a11-9c51-f6bf1dc2d88a"><p class="p">In <a class="xref fm:Figure" href="#id804e094e-02a5-4fa4-bb18-2935a4fc3db7__id25ad37db-ba44-481c-a3f5-82e4b0817e53">Figure 1</a>, the names BL, BR, SUP1,
and SUP2 are for reference only; no text is actually required by
LVS. These nets may be connected to other devices not shown in the
diagram.</p>
</li>
<li class="li" id="id804e094e-02a5-4fa4-bb18-2935a4fc3db7__id100d0127-a36b-43f0-aaae-41a1286b6d58"><p class="p">In
each bit core, there must be only one “power” net (marked SUP1 in
the diagram) and one “ground” net (marked SUP2 in the diagram).
Configurations with different power or ground nets used by the two
inverters comprising the bit structure core are rejected. The power
and ground nets SUP1 and SUP2 may be any nets, and do not have to
be named or designated as power or ground supplies.</p>
</li>
<li class="li" id="id804e094e-02a5-4fa4-bb18-2935a4fc3db7__id0c464284-21a0-4c76-8cd7-bbc0dd92a598"><p class="p">Devices
M1 and M3 must be CMOS P-type transistors; devices M2 and M4 must
be CMOS N-type transistors. Devices M1 and M3 may have different
component types as long as they are CMOS P-type transistors. Devices
M2 and M4 may have different component types as long as they are
CMOS N-type transistors.</p>
</li>
<li class="li" id="id804e094e-02a5-4fa4-bb18-2935a4fc3db7__idf95dedb8-c818-4b7e-a912-5c1fc58a2580"><p class="p">All
four MOS devices can have no more than one substrate pin. Furthermore,
if at least one MOS device has a substrate pin, all four must have
one. Substrate pins of all P-type transistors must be connected
to one net, and the same is true for substrate pins of all N-type
transistors. Substrate pins may be connected to the power and ground
nets marked SUP1 and SUP2, but do not have to be.</p>
</li>
</ul>
<p class="p">Pin swappability:</p>
<p class="p BlockIndent">Pins BL and BR are always swappable. Asymmetries, such
as different component types, subtypes, or properties, do not prevent
pin swappability (but are checked after matching is completed).
If nets connected to BL and BR are ambiguous, ambiguity resolution
examines types, subtypes, and properties of devices inside the injected
bit core structure.</p>
<p class="p">Possible configurations:</p>
<p class="p BlockIndent"><span class="ph FontProperty HeadingLabel">_bitcorev</span> —
Four-pin bit core (BL, BR, SUP1, SUP2), three-pin or four-pin MOS
devices with substrate pins of CMOS P-type and N-type transistors
connected to nets SUP1 and SUP2, respectively. (This configuration
is shown in <a class="xref fm:Figure" href="#id804e094e-02a5-4fa4-bb18-2935a4fc3db7__id25ad37db-ba44-481c-a3f5-82e4b0817e53">Figure 1</a>.)</p>
<p class="p BlockIndent"><span class="ph FontProperty HeadingLabel">_bitcoreb</span> —
Six-pin bit core (BL, BR, SUP1, SUP2, SUB1, SUB2), four-pin MOS
devices with substrate pins not connected to nets SUP1 and SUP2.
Substrate pins of the P devices are connected to net SUB1 and substrate
pins of the N devices are connected to net SUB2.</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">SUB1 and SUB2 are
“second class” pins and normally do not appear in LVS reports; substrate
connections are checked, but discrepancies are reported at individual transistor
level.</p>
</div>
<p class="p">Memory savings:</p>
<p class="p BlockIndent">Under optimal conditions (many large hcells of approximately
equal size containing only bit cores) memory consumption is reduced
by 2.5×. For comparison, if the bit core could be made into an hcell,
memory consumption is reduced by 2.8×.</p>
</div>
</div>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/Contain_LogicInjection_idd476cd80.html" title="Logic injection is an algorithm in hierarchical circuit comparison that is designed to reduce memory consumption by replacing common logic circuits with new, primitive elements.">Logic Injection</a></div>
</div>

<div class="linklist linklist relinfo"><strong>Related Topics</strong><br />

<div><a class="link" href="../topics/Contain_LogicInjection_idd476cd80.html" title="Logic injection is an algorithm in hierarchical circuit comparison that is designed to reduce memory consumption by replacing common logic circuits with new, primitive elements.">Logic Injection</a></div></div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "calbr_ver_user"
                DocTitle = "Calibre® Verification User’s Manual"
                PageTitle = "Bit Structure Core"
                Copyright = "2021"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/General_BitStructureCore_id804e094e.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Calibre® Verification User’s Manual, v2021.2<br />Unpublished work. © 2021 Siemens 
                <br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>