# Reading C:/intelFPGA/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do Typhoon_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:16:15 on Dec 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v 
# -- Compiling module mem_clk
# 
# Top level modules:
# 	mem_clk
# End time: 06:16:15 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:16:15 on Dec 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v 
# -- Compiling module reciprocal
# 
# Top level modules:
# 	reciprocal
# End time: 06:16:15 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:16:15 on Dec 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v 
# -- Compiling module mem_clk_altpll
# 
# Top level modules:
# 	mem_clk_altpll
# End time: 06:16:15 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:16:15 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv 
# -- Compiling module framebuffer
# 
# Top level modules:
# 	framebuffer
# End time: 06:16:15 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:16:15 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 06:16:15 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:16:15 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv 
# -- Compiling module pixel_shader
# ** Error: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(4): (vlog-2730) Undefined variable: 'nanoTileDim'.
# ** Error (suppressible): C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(4): (vlog-2388) 'nanoTile0' already declared in this scope (pixel_shader).
# ** Error: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(20): 'nanoTileDim' already declared in this scope.
# ** Error: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(4): Identifier must be declared with a port mode: nanoTile0.
# End time: 06:16:15 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: C:/intelFPGA/18.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Typhoon_run_msim_rtl_verilog.do line 13
# C:/intelFPGA/18.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv}"
do Typhoon_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:17:31 on Dec 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v 
# -- Compiling module mem_clk
# 
# Top level modules:
# 	mem_clk
# End time: 06:17:31 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:17:31 on Dec 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v 
# -- Compiling module reciprocal
# 
# Top level modules:
# 	reciprocal
# End time: 06:17:32 on Dec 10,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:17:32 on Dec 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v 
# -- Compiling module mem_clk_altpll
# 
# Top level modules:
# 	mem_clk_altpll
# End time: 06:17:32 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:17:32 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv 
# -- Compiling module framebuffer
# 
# Top level modules:
# 	framebuffer
# End time: 06:17:32 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:17:32 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 06:17:32 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:17:32 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv 
# -- Compiling module pixel_shader
# 
# Top level modules:
# 	pixel_shader
# End time: 06:17:32 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:17:32 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv 
# -- Compiling module rasterizer
# ** Error: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(9): (vlog-2730) Undefined variable: 'tileDim'.
# ** Error (suppressible): C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(9): (vlog-2388) 'cBufferTile0' already declared in this scope (rasterizer).
# ** Error: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(14): 'tileDim' already declared in this scope.
# ** Error: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(9): Identifier must be declared with a port mode: cBufferTile0.
# End time: 06:17:32 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: C:/intelFPGA/18.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Typhoon_run_msim_rtl_verilog.do line 14
# C:/intelFPGA/18.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv}"
do Typhoon_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:18:10 on Dec 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v 
# -- Compiling module mem_clk
# 
# Top level modules:
# 	mem_clk
# End time: 06:18:10 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:18:10 on Dec 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v 
# -- Compiling module reciprocal
# 
# Top level modules:
# 	reciprocal
# End time: 06:18:10 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:18:10 on Dec 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v 
# -- Compiling module mem_clk_altpll
# 
# Top level modules:
# 	mem_clk_altpll
# End time: 06:18:10 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:18:10 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv 
# -- Compiling module framebuffer
# 
# Top level modules:
# 	framebuffer
# End time: 06:18:11 on Dec 10,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:18:11 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 06:18:11 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:18:11 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv 
# -- Compiling module pixel_shader
# 
# Top level modules:
# 	pixel_shader
# End time: 06:18:11 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:18:11 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv 
# -- Compiling module rasterizer
# 
# Top level modules:
# 	rasterizer
# End time: 06:18:11 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:18:11 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# ** Error (suppressible): C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(40): (vlog-2388) 'rasterTrigger' already declared in this scope (Typhoon).
# End time: 06:18:11 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/18.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Typhoon_run_msim_rtl_verilog.do line 15
# C:/intelFPGA/18.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv}"
do Typhoon_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:18:38 on Dec 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v 
# -- Compiling module mem_clk
# 
# Top level modules:
# 	mem_clk
# End time: 06:18:38 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:18:38 on Dec 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v 
# -- Compiling module reciprocal
# 
# Top level modules:
# 	reciprocal
# End time: 06:18:38 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:18:38 on Dec 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v 
# -- Compiling module mem_clk_altpll
# 
# Top level modules:
# 	mem_clk_altpll
# End time: 06:18:38 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:18:38 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv 
# -- Compiling module framebuffer
# 
# Top level modules:
# 	framebuffer
# End time: 06:18:38 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:18:38 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 06:18:38 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:18:38 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv 
# -- Compiling module pixel_shader
# 
# Top level modules:
# 	pixel_shader
# End time: 06:18:38 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:18:38 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv 
# -- Compiling module rasterizer
# 
# Top level modules:
# 	rasterizer
# End time: 06:18:38 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:18:38 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 06:18:38 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:18:38 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 06:18:38 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 06:18:39 on Dec 10,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.rasterizer
# Loading work.reciprocal
# Loading lpm_ver.lpm_divide
# Loading lpm_ver.LPM_HINT_EVALUATION
# Loading work.mem_clk
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.VGA_controller
# Loading work.framebuffer
# Loading work.pixel_shader
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'denom'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'numer'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'quotient'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3839) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(27): Variable '/testbench/GPU/doneRasterizing', driven via a port connection, is multiply driven. See C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(37).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: finnn  Hostname: MIDWAY  ProcessID: 15600
#           Attempting to use alternate WLF file "./wlftat8afg".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftat8afg
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
# Break key hit
# Simulation stop requested.
do Typhoon_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:18:51 on Dec 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v 
# -- Compiling module mem_clk
# 
# Top level modules:
# 	mem_clk
# End time: 06:18:51 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:18:51 on Dec 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v 
# -- Compiling module reciprocal
# 
# Top level modules:
# 	reciprocal
# End time: 06:18:52 on Dec 10,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:18:52 on Dec 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v 
# -- Compiling module mem_clk_altpll
# 
# Top level modules:
# 	mem_clk_altpll
# End time: 06:18:52 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:18:52 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv 
# -- Compiling module framebuffer
# 
# Top level modules:
# 	framebuffer
# End time: 06:18:52 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:18:52 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 06:18:52 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:18:52 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv 
# -- Compiling module pixel_shader
# 
# Top level modules:
# 	pixel_shader
# End time: 06:18:52 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:18:52 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv 
# -- Compiling module rasterizer
# 
# Top level modules:
# 	rasterizer
# End time: 06:18:52 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:18:52 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 06:18:52 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:18:52 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 06:18:52 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 06:18:53 on Dec 10,2018, Elapsed time: 0:00:14
# Errors: 0, Warnings: 18
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 06:18:53 on Dec 10,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.rasterizer
# Loading work.reciprocal
# Loading lpm_ver.lpm_divide
# Loading lpm_ver.LPM_HINT_EVALUATION
# Loading work.mem_clk
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.VGA_controller
# Loading work.framebuffer
# Loading work.pixel_shader
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'denom'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'numer'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'quotient'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3839) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(27): Variable '/testbench/GPU/doneRasterizing', driven via a port connection, is multiply driven. See C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(37).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: finnn  Hostname: MIDWAY  ProcessID: 15600
#           Attempting to use alternate WLF file "./wlfth28ywi".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfth28ywi
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
add wave -position insertpoint  \
sim:/testbench/GPU/tiledRasterizer/clearZ \
sim:/testbench/GPU/tiledRasterizer/nextClearZ
add wave -position insertpoint  \
sim:/testbench/GPU/tiledRasterizer/divideCounter
add wave -position insertpoint  \
sim:/testbench/GPU/tiledRasterizer/state \
sim:/testbench/GPU/tiledRasterizer/nextState
restart -f; run 10000ns
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'denom'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'numer'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'quotient'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3839) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(27): Variable '/testbench/GPU/doneRasterizing', driven via a port connection, is multiply driven. See C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(37).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
# GetModuleFileName: The specified module could not be found.
# 
# 
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
add wave -position insertpoint  \
sim:/testbench/GPU/tiledRasterizer/state \
sim:/testbench/GPU/tiledRasterizer/nextState
restart -f; run 10000ns
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'denom'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'numer'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'quotient'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3839) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(27): Variable '/testbench/GPU/doneRasterizing', driven via a port connection, is multiply driven. See C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(37).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
# GetModuleFileName: The specified module could not be found.
# 
# 
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
add wave -position insertpoint  \
{sim:/testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader/state} \
{sim:/testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader/nextState}
restart -f; run 10000ns
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'denom'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'numer'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'quotient'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3839) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(27): Variable '/testbench/GPU/doneRasterizing', driven via a port connection, is multiply driven. See C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(37).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
# GetModuleFileName: The specified module could not be found.
# 
# 
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
add wave -position insertpoint  \
sim:/testbench/GPU/tiledRasterizer/shadersDoneRasterizing
restart -f; run 10000ns
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'denom'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'numer'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'quotient'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3839) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(27): Variable '/testbench/GPU/doneRasterizing', driven via a port connection, is multiply driven. See C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(37).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
# GetModuleFileName: The specified module could not be found.
# 
# 
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
add wave -position insertpoint  \
{sim:/testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader/state} \
{sim:/testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader/nextState}
restart -f; run 10000ns
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'denom'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'numer'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'quotient'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3839) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(27): Variable '/testbench/GPU/doneRasterizing', driven via a port connection, is multiply driven. See C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(37).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
# GetModuleFileName: The specified module could not be found.
# 
# 
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/simulation/modelsim/mine.do
do C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/simulation/modelsim/mine.do
C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/simulation/modelsim/mine.do
# couldn't execute "C:\Users\finnnorth\Documents\385\385_FPGA\Typhoon\simulation\modelsim\mine.do": no such file or directory
do C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/simulation/modelsim/mine.do
do Typhoon_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:40:46 on Dec 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v 
# -- Compiling module mem_clk
# 
# Top level modules:
# 	mem_clk
# End time: 06:40:46 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:40:46 on Dec 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v 
# -- Compiling module reciprocal
# 
# Top level modules:
# 	reciprocal
# End time: 06:40:47 on Dec 10,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:40:47 on Dec 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v 
# -- Compiling module mem_clk_altpll
# 
# Top level modules:
# 	mem_clk_altpll
# End time: 06:40:47 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:40:47 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv 
# -- Compiling module framebuffer
# 
# Top level modules:
# 	framebuffer
# End time: 06:40:47 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:40:47 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 06:40:47 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:40:47 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv 
# -- Compiling module pixel_shader
# 
# Top level modules:
# 	pixel_shader
# End time: 06:40:47 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:40:47 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv 
# -- Compiling module rasterizer
# ** Error: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(255): (vlog-2730) Undefined variable: 'rasterizingLatency1'.
# ** Error: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(258): (vlog-2730) Undefined variable: 'rasterizingLatency1'.
# ** Error: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(259): (vlog-2730) Undefined variable: 'rasterizingLatency2'.
# ** Error: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(261): (vlog-2730) Undefined variable: 'rasterizingLatency2'.
# End time: 06:40:47 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: C:/intelFPGA/18.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Typhoon_run_msim_rtl_verilog.do line 14
# C:/intelFPGA/18.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv}"
do Typhoon_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:41:19 on Dec 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v 
# -- Compiling module mem_clk
# 
# Top level modules:
# 	mem_clk
# End time: 06:41:19 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:41:19 on Dec 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v 
# -- Compiling module reciprocal
# 
# Top level modules:
# 	reciprocal
# End time: 06:41:19 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:41:19 on Dec 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v 
# -- Compiling module mem_clk_altpll
# 
# Top level modules:
# 	mem_clk_altpll
# End time: 06:41:19 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:41:19 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv 
# -- Compiling module framebuffer
# 
# Top level modules:
# 	framebuffer
# End time: 06:41:19 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:41:19 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 06:41:19 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:41:19 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv 
# -- Compiling module pixel_shader
# 
# Top level modules:
# 	pixel_shader
# End time: 06:41:19 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:41:19 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv 
# -- Compiling module rasterizer
# ** Error: (vlog-13069) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(187): near "}": syntax error, unexpected '}', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(191): (vlog-2730) Undefined variable: 'state'.
# ** Error: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(191): (vlog-2730) Undefined variable: 'nextState'.
# ** Error: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(229): (vlog-2730) Undefined variable: 'state'.
# ** Error: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(233): (vlog-2730) Undefined variable: 'nextState'.
# ** Error: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(248): (vlog-2730) Undefined variable: 'nextState'.
# ** Error: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(257): (vlog-2730) Undefined variable: 'nextState'.
# ** Error: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(261): (vlog-2730) Undefined variable: 'nextState'.
# ** Error: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(264): (vlog-2730) Undefined variable: 'nextState'.
# ** Error: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(273): (vlog-2730) Undefined variable: 'nextState'.
# ** Error: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(276): (vlog-2730) Undefined variable: 'nextState'.
# ** Error: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(284): (vlog-2730) Undefined variable: 'nextState'.
# End time: 06:41:20 on Dec 10,2018, Elapsed time: 0:00:01
# Errors: 12, Warnings: 0
# ** Error: C:/intelFPGA/18.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Typhoon_run_msim_rtl_verilog.do line 14
# C:/intelFPGA/18.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv}"
do Typhoon_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/simulation/modelsim/rtl_work/_lib.qdb".
# Error 31: Unable to unlink file "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:41:46 on Dec 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v 
# -- Compiling module mem_clk
# 
# Top level modules:
# 	mem_clk
# End time: 06:41:46 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:41:46 on Dec 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v 
# -- Compiling module reciprocal
# 
# Top level modules:
# 	reciprocal
# End time: 06:41:46 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:41:46 on Dec 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v 
# -- Compiling module mem_clk_altpll
# 
# Top level modules:
# 	mem_clk_altpll
# End time: 06:41:46 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:41:46 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv 
# -- Compiling module framebuffer
# 
# Top level modules:
# 	framebuffer
# End time: 06:41:46 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:41:46 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 06:41:46 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:41:46 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv 
# -- Compiling module pixel_shader
# 
# Top level modules:
# 	pixel_shader
# End time: 06:41:46 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:41:46 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv 
# -- Compiling module rasterizer
# 
# Top level modules:
# 	rasterizer
# End time: 06:41:46 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:41:46 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 06:41:47 on Dec 10,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:41:47 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 06:41:47 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 06:41:48 on Dec 10,2018, Elapsed time: 0:22:55
# Errors: 23, Warnings: 98
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 06:41:48 on Dec 10,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.rasterizer
# Loading work.reciprocal
# Loading lpm_ver.lpm_divide
# Loading lpm_ver.LPM_HINT_EVALUATION
# Loading work.mem_clk
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.VGA_controller
# Loading work.framebuffer
# Loading work.pixel_shader
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'denom'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'numer'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'quotient'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3839) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(27): Variable '/testbench/GPU/doneRasterizing', driven via a port connection, is multiply driven. See C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(37).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: finnn  Hostname: MIDWAY  ProcessID: 15600
#           Attempting to use alternate WLF file "./wlft4ctvhd".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft4ctvhd
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
do C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/simulation/modelsim/mine.do
restart -f; run 10000ns
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'denom'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'numer'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'quotient'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3839) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(27): Variable '/testbench/GPU/doneRasterizing', driven via a port connection, is multiply driven. See C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(37).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
add wave -position insertpoint  \
{sim:/testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader/x} \
{sim:/testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader/y}
restart -f; run 10000ns
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'denom'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'numer'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'quotient'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3839) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(27): Variable '/testbench/GPU/doneRasterizing', driven via a port connection, is multiply driven. See C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(37).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
# GetModuleFileName: The specified module could not be found.
# 
# 
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
add wave -position insertpoint  \
{sim:/testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader/x} \
{sim:/testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader/y}
restart -f; run 10000ns
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'denom'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'numer'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'quotient'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3839) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(27): Variable '/testbench/GPU/doneRasterizing', driven via a port connection, is multiply driven. See C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(37).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
# GetModuleFileName: The specified module could not be found.
# 
# 
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
add wave -position insertpoint  \
{sim:/testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader/start_x}
restart -f; run 10000ns
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'denom'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'numer'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'quotient'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3839) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(27): Variable '/testbench/GPU/doneRasterizing', driven via a port connection, is multiply driven. See C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(37).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
# GetModuleFileName: The specified module could not be found.
# 
# 
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
do Typhoon_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:52:59 on Dec 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v 
# -- Compiling module mem_clk
# 
# Top level modules:
# 	mem_clk
# End time: 06:52:59 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:52:59 on Dec 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v 
# -- Compiling module reciprocal
# 
# Top level modules:
# 	reciprocal
# End time: 06:52:59 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:52:59 on Dec 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v 
# -- Compiling module mem_clk_altpll
# 
# Top level modules:
# 	mem_clk_altpll
# End time: 06:52:59 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:52:59 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv 
# -- Compiling module framebuffer
# 
# Top level modules:
# 	framebuffer
# End time: 06:52:59 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:52:59 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 06:52:59 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:52:59 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv 
# -- Compiling module pixel_shader
# 
# Top level modules:
# 	pixel_shader
# End time: 06:52:59 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:52:59 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv 
# -- Compiling module rasterizer
# 
# Top level modules:
# 	rasterizer
# End time: 06:52:59 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:52:59 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 06:52:59 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:52:59 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 06:52:59 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 06:53:01 on Dec 10,2018, Elapsed time: 0:11:13
# Errors: 0, Warnings: 82
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 06:53:01 on Dec 10,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.rasterizer
# Loading work.reciprocal
# Loading lpm_ver.lpm_divide
# Loading lpm_ver.LPM_HINT_EVALUATION
# Loading work.mem_clk
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.VGA_controller
# Loading work.framebuffer
# Loading work.pixel_shader
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'denom'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'numer'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'quotient'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3839) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(27): Variable '/testbench/GPU/doneRasterizing', driven via a port connection, is multiply driven. See C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(37).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: finnn  Hostname: MIDWAY  ProcessID: 15600
#           Attempting to use alternate WLF file "./wlftirkqwt".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftirkqwt
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
do C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/simulation/modelsim/mine.do
do C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/simulation/modelsim/mine.do
restart -f; run 10000ns
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'denom'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'numer'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'quotient'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3839) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(27): Variable '/testbench/GPU/doneRasterizing', driven via a port connection, is multiply driven. See C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(37).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
do Typhoon_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:02:19 on Dec 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v 
# -- Compiling module mem_clk
# 
# Top level modules:
# 	mem_clk
# End time: 07:02:19 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:02:19 on Dec 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v 
# -- Compiling module reciprocal
# 
# Top level modules:
# 	reciprocal
# End time: 07:02:19 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:02:19 on Dec 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v 
# -- Compiling module mem_clk_altpll
# 
# Top level modules:
# 	mem_clk_altpll
# End time: 07:02:19 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:02:19 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv 
# -- Compiling module framebuffer
# 
# Top level modules:
# 	framebuffer
# End time: 07:02:19 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:02:19 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 07:02:19 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:02:19 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv 
# -- Compiling module pixel_shader
# 
# Top level modules:
# 	pixel_shader
# End time: 07:02:19 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:02:19 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv 
# -- Compiling module rasterizer
# 
# Top level modules:
# 	rasterizer
# End time: 07:02:19 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:02:19 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 07:02:19 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:02:19 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 07:02:19 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 07:02:23 on Dec 10,2018, Elapsed time: 0:09:22
# Errors: 0, Warnings: 34
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 07:02:23 on Dec 10,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.rasterizer
# Loading work.reciprocal
# Loading lpm_ver.lpm_divide
# Loading lpm_ver.LPM_HINT_EVALUATION
# Loading work.mem_clk
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.VGA_controller
# Loading work.framebuffer
# Loading work.pixel_shader
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'denom'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'numer'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'quotient'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3839) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(27): Variable '/testbench/GPU/doneRasterizing', driven via a port connection, is multiply driven. See C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(37).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: finnn  Hostname: MIDWAY  ProcessID: 15600
#           Attempting to use alternate WLF file "./wlft3mxar6".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3mxar6
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
do C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/simulation/modelsim/mine.do
restart -f; run 10000ns
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'denom'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'numer'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'quotient'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3839) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(27): Variable '/testbench/GPU/doneRasterizing', driven via a port connection, is multiply driven. See C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(37).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
do C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/simulation/modelsim/mine.do
do Typhoon_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:07:06 on Dec 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v 
# -- Compiling module mem_clk
# 
# Top level modules:
# 	mem_clk
# End time: 07:07:06 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:07:06 on Dec 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v 
# -- Compiling module reciprocal
# 
# Top level modules:
# 	reciprocal
# End time: 07:07:06 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:07:06 on Dec 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v 
# -- Compiling module mem_clk_altpll
# 
# Top level modules:
# 	mem_clk_altpll
# End time: 07:07:06 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:07:06 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv 
# -- Compiling module framebuffer
# 
# Top level modules:
# 	framebuffer
# End time: 07:07:06 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:07:06 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 07:07:07 on Dec 10,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:07:07 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv 
# -- Compiling module pixel_shader
# 
# Top level modules:
# 	pixel_shader
# End time: 07:07:07 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:07:07 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv 
# -- Compiling module rasterizer
# ** Error: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(266): (vlog-2730) Undefined variable: 'reciprocalState'.
# End time: 07:07:07 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/18.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Typhoon_run_msim_rtl_verilog.do line 14
# C:/intelFPGA/18.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv}"
do Typhoon_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/simulation/modelsim/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:07:39 on Dec 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v 
# -- Compiling module mem_clk
# 
# Top level modules:
# 	mem_clk
# End time: 07:07:39 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:07:39 on Dec 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v 
# -- Compiling module reciprocal
# 
# Top level modules:
# 	reciprocal
# End time: 07:07:39 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:07:39 on Dec 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v 
# -- Compiling module mem_clk_altpll
# 
# Top level modules:
# 	mem_clk_altpll
# End time: 07:07:39 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:07:39 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv 
# -- Compiling module framebuffer
# 
# Top level modules:
# 	framebuffer
# End time: 07:07:39 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:07:39 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 07:07:39 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:07:39 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv 
# -- Compiling module pixel_shader
# 
# Top level modules:
# 	pixel_shader
# End time: 07:07:39 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:07:39 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv 
# -- Compiling module rasterizer
# 
# Top level modules:
# 	rasterizer
# End time: 07:07:39 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:07:39 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 07:07:40 on Dec 10,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:07:40 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 07:07:40 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 07:07:41 on Dec 10,2018, Elapsed time: 0:05:18
# Errors: 4, Warnings: 34
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 07:07:41 on Dec 10,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.rasterizer
# Loading work.reciprocal
# Loading lpm_ver.lpm_divide
# Loading lpm_ver.LPM_HINT_EVALUATION
# Loading work.mem_clk
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.VGA_controller
# Loading work.framebuffer
# Loading work.pixel_shader
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'denom'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'numer'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'quotient'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3839) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(27): Variable '/testbench/GPU/doneRasterizing', driven via a port connection, is multiply driven. See C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(37).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: finnn  Hostname: MIDWAY  ProcessID: 15600
#           Attempting to use alternate WLF file "./wlftnjg6e9".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftnjg6e9
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
do C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/simulation/modelsim/mine.do
restart -f; run 10000ns
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'denom'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'numer'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'quotient'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3839) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(27): Variable '/testbench/GPU/doneRasterizing', driven via a port connection, is multiply driven. See C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(37).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
do Typhoon_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:09:07 on Dec 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v 
# -- Compiling module mem_clk
# 
# Top level modules:
# 	mem_clk
# End time: 07:09:07 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:09:07 on Dec 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v 
# -- Compiling module reciprocal
# 
# Top level modules:
# 	reciprocal
# End time: 07:09:07 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:09:07 on Dec 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v 
# -- Compiling module mem_clk_altpll
# 
# Top level modules:
# 	mem_clk_altpll
# End time: 07:09:07 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:09:07 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv 
# -- Compiling module framebuffer
# 
# Top level modules:
# 	framebuffer
# End time: 07:09:07 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:09:07 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 07:09:07 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:09:07 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv 
# -- Compiling module pixel_shader
# 
# Top level modules:
# 	pixel_shader
# End time: 07:09:07 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:09:07 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv 
# -- Compiling module rasterizer
# 
# Top level modules:
# 	rasterizer
# End time: 07:09:07 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:09:07 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 07:09:07 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:09:07 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 07:09:07 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 07:09:10 on Dec 10,2018, Elapsed time: 0:01:29
# Errors: 0, Warnings: 34
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 07:09:10 on Dec 10,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.rasterizer
# Loading work.reciprocal
# Loading lpm_ver.lpm_divide
# Loading lpm_ver.LPM_HINT_EVALUATION
# Loading work.mem_clk
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.VGA_controller
# Loading work.framebuffer
# Loading work.pixel_shader
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'denom'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'numer'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'quotient'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3839) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(27): Variable '/testbench/GPU/doneRasterizing', driven via a port connection, is multiply driven. See C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(37).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: finnn  Hostname: MIDWAY  ProcessID: 15600
#           Attempting to use alternate WLF file "./wlftbm92bd".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftbm92bd
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
do C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/simulation/modelsim/mine.do
do C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/simulation/modelsim/mine.do
restart -f; run 10000ns
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'denom'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'numer'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'quotient'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3839) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(27): Variable '/testbench/GPU/doneRasterizing', driven via a port connection, is multiply driven. See C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(37).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
do Typhoon_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:24:37 on Dec 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v 
# -- Compiling module mem_clk
# 
# Top level modules:
# 	mem_clk
# End time: 07:24:38 on Dec 10,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:24:38 on Dec 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v 
# -- Compiling module reciprocal
# 
# Top level modules:
# 	reciprocal
# End time: 07:24:38 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:24:38 on Dec 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v 
# -- Compiling module mem_clk_altpll
# 
# Top level modules:
# 	mem_clk_altpll
# End time: 07:24:38 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:24:38 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv 
# -- Compiling module framebuffer
# 
# Top level modules:
# 	framebuffer
# End time: 07:24:38 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:24:38 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 07:24:38 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:24:38 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv 
# -- Compiling module pixel_shader
# ** Error: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(131): (vlog-2730) Undefined variable: 'clearP'.
# ** Error: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(152): (vlog-2730) Undefined variable: 'interpolateState'.
# ** Error: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(201): (vlog-2730) Undefined variable: 'resetBuffers'.
# ** Error: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(204): (vlog-2730) Undefined variable: 'interpolateState'.
# ** Error: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(215): (vlog-2730) Undefined variable: 'interpolateState'.
# End time: 07:24:38 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: C:/intelFPGA/18.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Typhoon_run_msim_rtl_verilog.do line 13
# C:/intelFPGA/18.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv}"
do Typhoon_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:27:35 on Dec 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v 
# -- Compiling module mem_clk
# 
# Top level modules:
# 	mem_clk
# End time: 07:27:35 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:27:35 on Dec 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v 
# -- Compiling module reciprocal
# 
# Top level modules:
# 	reciprocal
# End time: 07:27:35 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:27:35 on Dec 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v 
# -- Compiling module mem_clk_altpll
# 
# Top level modules:
# 	mem_clk_altpll
# End time: 07:27:35 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:27:35 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv 
# -- Compiling module framebuffer
# 
# Top level modules:
# 	framebuffer
# End time: 07:27:35 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:27:35 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 07:27:35 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:27:35 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv 
# -- Compiling module pixel_shader
# 
# Top level modules:
# 	pixel_shader
# End time: 07:27:35 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:27:35 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv 
# -- Compiling module rasterizer
# 
# Top level modules:
# 	rasterizer
# End time: 07:27:35 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:27:35 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 07:27:35 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:27:35 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 07:27:35 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 07:27:37 on Dec 10,2018, Elapsed time: 0:18:27
# Errors: 8, Warnings: 34
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 07:27:37 on Dec 10,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.rasterizer
# Loading work.reciprocal
# Loading lpm_ver.lpm_divide
# Loading lpm_ver.LPM_HINT_EVALUATION
# Loading work.mem_clk
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.VGA_controller
# Loading work.framebuffer
# Loading work.pixel_shader
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'denom'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'numer'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'quotient'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3839) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(27): Variable '/testbench/GPU/doneRasterizing', driven via a port connection, is multiply driven. See C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(37).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: finnn  Hostname: MIDWAY  ProcessID: 15600
#           Attempting to use alternate WLF file "./wlftj67bm2".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftj67bm2
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
do C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/simulation/modelsim/mine.do
restart -f; run 10000ns
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'denom'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'numer'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'quotient'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3839) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(27): Variable '/testbench/GPU/doneRasterizing', driven via a port connection, is multiply driven. See C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(37).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
do Typhoon_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:29:19 on Dec 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v 
# -- Compiling module mem_clk
# 
# Top level modules:
# 	mem_clk
# End time: 07:29:19 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:29:19 on Dec 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v 
# -- Compiling module reciprocal
# 
# Top level modules:
# 	reciprocal
# End time: 07:29:19 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:29:19 on Dec 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v 
# -- Compiling module mem_clk_altpll
# 
# Top level modules:
# 	mem_clk_altpll
# End time: 07:29:19 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:29:19 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv 
# -- Compiling module framebuffer
# 
# Top level modules:
# 	framebuffer
# End time: 07:29:19 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:29:19 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 07:29:19 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:29:19 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv 
# -- Compiling module pixel_shader
# 
# Top level modules:
# 	pixel_shader
# End time: 07:29:19 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:29:19 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv 
# -- Compiling module rasterizer
# 
# Top level modules:
# 	rasterizer
# End time: 07:29:19 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:29:19 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 07:29:19 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:29:19 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 07:29:19 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 07:29:22 on Dec 10,2018, Elapsed time: 0:01:45
# Errors: 0, Warnings: 34
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 07:29:22 on Dec 10,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.rasterizer
# Loading work.reciprocal
# Loading lpm_ver.lpm_divide
# Loading lpm_ver.LPM_HINT_EVALUATION
# Loading work.mem_clk
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.VGA_controller
# Loading work.framebuffer
# Loading work.pixel_shader
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'denom'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'numer'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'quotient'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3839) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(27): Variable '/testbench/GPU/doneRasterizing', driven via a port connection, is multiply driven. See C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(37).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: finnn  Hostname: MIDWAY  ProcessID: 15600
#           Attempting to use alternate WLF file "./wlftaw87z9".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftaw87z9
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
do C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/simulation/modelsim/mine.do
restart -f; run 10000ns
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'denom'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'numer'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'quotient'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3839) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(27): Variable '/testbench/GPU/doneRasterizing', driven via a port connection, is multiply driven. See C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(37).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
do Typhoon_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:30:19 on Dec 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v 
# -- Compiling module mem_clk
# 
# Top level modules:
# 	mem_clk
# End time: 07:30:19 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:30:20 on Dec 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v 
# -- Compiling module reciprocal
# 
# Top level modules:
# 	reciprocal
# End time: 07:30:20 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:30:20 on Dec 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v 
# -- Compiling module mem_clk_altpll
# 
# Top level modules:
# 	mem_clk_altpll
# End time: 07:30:20 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:30:20 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv 
# -- Compiling module framebuffer
# 
# Top level modules:
# 	framebuffer
# End time: 07:30:20 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:30:20 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 07:30:20 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:30:20 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv 
# -- Compiling module pixel_shader
# 
# Top level modules:
# 	pixel_shader
# End time: 07:30:20 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:30:20 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv 
# -- Compiling module rasterizer
# 
# Top level modules:
# 	rasterizer
# End time: 07:30:20 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:30:20 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 07:30:20 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:30:20 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 07:30:20 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 07:30:23 on Dec 10,2018, Elapsed time: 0:01:01
# Errors: 0, Warnings: 34
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 07:30:23 on Dec 10,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.rasterizer
# Loading work.reciprocal
# Loading lpm_ver.lpm_divide
# Loading lpm_ver.LPM_HINT_EVALUATION
# Loading work.mem_clk
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.VGA_controller
# Loading work.framebuffer
# Loading work.pixel_shader
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'denom'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'numer'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'quotient'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3839) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(27): Variable '/testbench/GPU/doneRasterizing', driven via a port connection, is multiply driven. See C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(37).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: finnn  Hostname: MIDWAY  ProcessID: 15600
#           Attempting to use alternate WLF file "./wlft8rgin6".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft8rgin6
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
do C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/simulation/modelsim/mine.do
restart -f; run 10000ns
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'denom'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'numer'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'quotient'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3839) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(27): Variable '/testbench/GPU/doneRasterizing', driven via a port connection, is multiply driven. See C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(37).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
do Typhoon_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:43:15 on Dec 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v 
# -- Compiling module mem_clk
# 
# Top level modules:
# 	mem_clk
# End time: 07:43:15 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:43:15 on Dec 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v 
# -- Compiling module reciprocal
# 
# Top level modules:
# 	reciprocal
# End time: 07:43:15 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:43:15 on Dec 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v 
# -- Compiling module mem_clk_altpll
# 
# Top level modules:
# 	mem_clk_altpll
# End time: 07:43:16 on Dec 10,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:43:16 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv 
# -- Compiling module framebuffer
# 
# Top level modules:
# 	framebuffer
# End time: 07:43:16 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:43:16 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 07:43:16 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:43:16 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv 
# -- Compiling module pixel_shader
# 
# Top level modules:
# 	pixel_shader
# End time: 07:43:16 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:43:16 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv 
# -- Compiling module rasterizer
# 
# Top level modules:
# 	rasterizer
# End time: 07:43:16 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:43:16 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 07:43:16 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:43:16 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 07:43:16 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 07:43:19 on Dec 10,2018, Elapsed time: 0:12:56
# Errors: 0, Warnings: 34
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 07:43:19 on Dec 10,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.rasterizer
# Loading work.reciprocal
# Loading lpm_ver.lpm_divide
# Loading lpm_ver.LPM_HINT_EVALUATION
# Loading work.mem_clk
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.VGA_controller
# Loading work.framebuffer
# Loading work.pixel_shader
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'denom'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'numer'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'quotient'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3839) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(27): Variable '/testbench/GPU/doneRasterizing', driven via a port connection, is multiply driven. See C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(37).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: finnn  Hostname: MIDWAY  ProcessID: 15600
#           Attempting to use alternate WLF file "./wlftfdhbmr".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftfdhbmr
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
do C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/simulation/modelsim/mine.do
restart -f; run 1000000000000ns
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'denom'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'numer'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'quotient'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3839) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(27): Variable '/testbench/GPU/doneRasterizing', driven via a port connection, is multiply driven. See C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(37).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
do Typhoon_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:45:24 on Dec 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v 
# -- Compiling module mem_clk
# 
# Top level modules:
# 	mem_clk
# End time: 07:45:25 on Dec 10,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:45:25 on Dec 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v 
# -- Compiling module reciprocal
# 
# Top level modules:
# 	reciprocal
# End time: 07:45:25 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:45:25 on Dec 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v 
# -- Compiling module mem_clk_altpll
# 
# Top level modules:
# 	mem_clk_altpll
# End time: 07:45:25 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:45:25 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv 
# -- Compiling module framebuffer
# 
# Top level modules:
# 	framebuffer
# End time: 07:45:25 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:45:25 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 07:45:25 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:45:25 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv 
# -- Compiling module pixel_shader
# 
# Top level modules:
# 	pixel_shader
# End time: 07:45:25 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:45:25 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv 
# -- Compiling module rasterizer
# 
# Top level modules:
# 	rasterizer
# End time: 07:45:25 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:45:25 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 07:45:25 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:45:25 on Dec 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 07:45:25 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 07:45:29 on Dec 10,2018, Elapsed time: 0:02:10
# Errors: 0, Warnings: 34
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 07:45:29 on Dec 10,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.rasterizer
# Loading work.reciprocal
# Loading lpm_ver.lpm_divide
# Loading lpm_ver.LPM_HINT_EVALUATION
# Loading work.mem_clk
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.VGA_controller
# Loading work.framebuffer
# Loading work.pixel_shader
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'denom'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'numer'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'quotient'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3839) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(27): Variable '/testbench/GPU/doneRasterizing', driven via a port connection, is multiply driven. See C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(37).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: finnn  Hostname: MIDWAY  ProcessID: 15600
#           Attempting to use alternate WLF file "./wlft4fhr94".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft4fhr94
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
do C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/simulation/modelsim/mine.do
restart -f; run 10000ns
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[0]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[0]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_x'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (10) does not match connection size (32) for port 'start_y'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(58): [PCDPC] - Port size (18) does not match connection size (1) for port 'areaRecip'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/shaderLoopY[1]/shaderLoopX[1]/shader File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'denom'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'numer'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv(170): [PCDPC] - Port size (18) does not match connection size (32) for port 'quotient'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/tiledRasterizer/areaDivider File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v
# ** Warning: (vsim-3839) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(27): Variable '/testbench/GPU/doneRasterizing', driven via a port connection, is multiply driven. See C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv(37).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
# End time: 08:12:43 on Dec 10,2018, Elapsed time: 0:27:14
# Errors: 0, Warnings: 34
