Loading plugins phase: Elapsed time ==> 0s.093ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p D:\WS25\AMAEOS\Lab\Workspace01\ReactionGame.cydsn\ReactionGame.cyprj -d CY8C5888LTI-LP097 -s D:\WS25\AMAEOS\Lab\Workspace01\ReactionGame.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: fit.M0032: warning: Clock Warning: (TFT_SPI_IntClock's accuracy range '24 MHz +/- 1%, (23.76 MHz - 24.24 MHz)' is not within the specified tolerance range '66 MHz +/- 5%, (62.7 MHz - 69.3 MHz)'.).
 * C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\SPI_Master_v2_50\SPI_Master_v2_50.cysch (Instance:IntClock)
 * D:\WS25\AMAEOS\Lab\Workspace01\ReactionGame.cydsn\ReactionGame.cydwr (TFT_SPI_IntClock)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 0s.955ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.025ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  ReactionGame.v
Program  :   C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\WS25\AMAEOS\Lab\Workspace01\ReactionGame.cydsn\ReactionGame.cyprj -dcpsoc3 ReactionGame.v -verilog
======================================================================

======================================================================
Compiling:  ReactionGame.v
Program  :   C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\WS25\AMAEOS\Lab\Workspace01\ReactionGame.cydsn\ReactionGame.cyprj -dcpsoc3 ReactionGame.v -verilog
======================================================================

======================================================================
Compiling:  ReactionGame.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\WS25\AMAEOS\Lab\Workspace01\ReactionGame.cydsn\ReactionGame.cyprj -dcpsoc3 -verilog ReactionGame.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Nov 24 23:08:37 2025


======================================================================
Compiling:  ReactionGame.v
Program  :   vpp
Options  :    -yv2 -q10 ReactionGame.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Nov 24 23:08:37 2025

Flattening file 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'
Flattening file 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'ReactionGame.ctl'.
C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  ReactionGame.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\WS25\AMAEOS\Lab\Workspace01\ReactionGame.cydsn\ReactionGame.cyprj -dcpsoc3 -verilog ReactionGame.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Nov 24 23:08:37 2025

Linking 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\WS25\AMAEOS\Lab\Workspace01\ReactionGame.cydsn\codegentemp\ReactionGame.ctl'.
Linking 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\WS25\AMAEOS\Lab\Workspace01\ReactionGame.cydsn\codegentemp\ReactionGame.v'.
Linking 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  ReactionGame.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\WS25\AMAEOS\Lab\Workspace01\ReactionGame.cydsn\ReactionGame.cyprj -dcpsoc3 -verilog ReactionGame.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Nov 24 23:08:38 2025

Linking 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\WS25\AMAEOS\Lab\Workspace01\ReactionGame.cydsn\codegentemp\ReactionGame.ctl'.
Linking 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\WS25\AMAEOS\Lab\Workspace01\ReactionGame.cydsn\codegentemp\ReactionGame.v'.
Linking 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART_LOG:BUART:reset_sr\
	Net_13
	Net_8
	\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_4
	\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART_LOG:BUART:sRX:MODULE_5:lt\
	\UART_LOG:BUART:sRX:MODULE_5:eq\
	\UART_LOG:BUART:sRX:MODULE_5:gt\
	\UART_LOG:BUART:sRX:MODULE_5:gte\
	\UART_LOG:BUART:sRX:MODULE_5:lte\
	\TFT_SPI:BSPIM:mosi_after_ld\
	\TFT_SPI:BSPIM:so_send\
	\TFT_SPI:BSPIM:mosi_fin\
	\TFT_SPI:BSPIM:mosi_cpha_0\
	\TFT_SPI:BSPIM:mosi_cpha_1\
	\TFT_SPI:BSPIM:pre_mosi\
	\TFT_SPI:BSPIM:dpcounter_zero\
	\TFT_SPI:BSPIM:control_7\
	\TFT_SPI:BSPIM:control_6\
	\TFT_SPI:BSPIM:control_5\
	\TFT_SPI:BSPIM:control_4\
	\TFT_SPI:BSPIM:control_3\
	\TFT_SPI:BSPIM:control_2\
	\TFT_SPI:BSPIM:control_1\
	\TFT_SPI:BSPIM:control_0\
	\TFT_SPI:Net_294\
	Net_1095
	Net_1101
	\TFT_BackLight:Net_114\
	\PWM_RED:PWMUDB:km_run\
	\PWM_RED:PWMUDB:ctrl_cmpmode2_2\
	\PWM_RED:PWMUDB:ctrl_cmpmode2_1\
	\PWM_RED:PWMUDB:ctrl_cmpmode2_0\
	\PWM_RED:PWMUDB:ctrl_cmpmode1_2\
	\PWM_RED:PWMUDB:ctrl_cmpmode1_1\
	\PWM_RED:PWMUDB:ctrl_cmpmode1_0\
	\PWM_RED:PWMUDB:capt_rising\
	\PWM_RED:PWMUDB:capt_falling\
	\PWM_RED:PWMUDB:trig_rise\
	\PWM_RED:PWMUDB:trig_fall\
	\PWM_RED:PWMUDB:sc_kill\
	\PWM_RED:PWMUDB:min_kill\
	\PWM_RED:PWMUDB:km_tc\
	\PWM_RED:PWMUDB:db_tc\
	\PWM_RED:PWMUDB:dith_sel\
	\PWM_RED:PWMUDB:compare2\
	\PWM_RED:Net_101\
	Net_2240
	Net_2241
	\PWM_RED:PWMUDB:cmp2\
	\PWM_RED:PWMUDB:MODULE_6:b_31\
	\PWM_RED:PWMUDB:MODULE_6:b_30\
	\PWM_RED:PWMUDB:MODULE_6:b_29\
	\PWM_RED:PWMUDB:MODULE_6:b_28\
	\PWM_RED:PWMUDB:MODULE_6:b_27\
	\PWM_RED:PWMUDB:MODULE_6:b_26\
	\PWM_RED:PWMUDB:MODULE_6:b_25\
	\PWM_RED:PWMUDB:MODULE_6:b_24\
	\PWM_RED:PWMUDB:MODULE_6:b_23\
	\PWM_RED:PWMUDB:MODULE_6:b_22\
	\PWM_RED:PWMUDB:MODULE_6:b_21\
	\PWM_RED:PWMUDB:MODULE_6:b_20\
	\PWM_RED:PWMUDB:MODULE_6:b_19\
	\PWM_RED:PWMUDB:MODULE_6:b_18\
	\PWM_RED:PWMUDB:MODULE_6:b_17\
	\PWM_RED:PWMUDB:MODULE_6:b_16\
	\PWM_RED:PWMUDB:MODULE_6:b_15\
	\PWM_RED:PWMUDB:MODULE_6:b_14\
	\PWM_RED:PWMUDB:MODULE_6:b_13\
	\PWM_RED:PWMUDB:MODULE_6:b_12\
	\PWM_RED:PWMUDB:MODULE_6:b_11\
	\PWM_RED:PWMUDB:MODULE_6:b_10\
	\PWM_RED:PWMUDB:MODULE_6:b_9\
	\PWM_RED:PWMUDB:MODULE_6:b_8\
	\PWM_RED:PWMUDB:MODULE_6:b_7\
	\PWM_RED:PWMUDB:MODULE_6:b_6\
	\PWM_RED:PWMUDB:MODULE_6:b_5\
	\PWM_RED:PWMUDB:MODULE_6:b_4\
	\PWM_RED:PWMUDB:MODULE_6:b_3\
	\PWM_RED:PWMUDB:MODULE_6:b_2\
	\PWM_RED:PWMUDB:MODULE_6:b_1\
	\PWM_RED:PWMUDB:MODULE_6:b_0\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:a_31\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:a_30\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:a_29\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:a_28\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:a_27\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:a_26\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:a_25\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:a_24\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:b_31\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:b_30\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:b_29\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:b_28\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:b_27\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:b_26\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:b_25\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:b_24\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:b_23\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:b_22\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:b_21\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:b_20\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:b_19\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:b_18\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:b_17\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:b_16\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:b_15\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:b_14\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:b_13\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:b_12\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:b_11\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:b_10\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:b_9\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:b_8\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:b_7\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:b_6\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:b_5\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:b_4\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:b_3\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:b_2\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:b_1\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:b_0\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:s_31\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:s_30\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:s_29\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:s_28\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:s_27\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:s_26\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:s_25\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:s_24\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:s_23\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:s_22\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:s_21\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:s_20\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:s_19\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:s_18\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:s_17\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:s_16\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:s_15\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:s_14\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:s_13\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:s_12\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:s_11\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:s_10\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:s_9\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:s_8\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:s_7\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:s_6\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:s_5\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:s_4\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:s_3\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:s_2\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_2236
	Net_2243
	\PWM_RED:Net_113\
	\PWM_RED:Net_107\
	\PWM_RED:Net_114\
	\PWM_YELLOW:PWMUDB:km_run\
	\PWM_YELLOW:PWMUDB:ctrl_cmpmode2_2\
	\PWM_YELLOW:PWMUDB:ctrl_cmpmode2_1\
	\PWM_YELLOW:PWMUDB:ctrl_cmpmode2_0\
	\PWM_YELLOW:PWMUDB:ctrl_cmpmode1_2\
	\PWM_YELLOW:PWMUDB:ctrl_cmpmode1_1\
	\PWM_YELLOW:PWMUDB:ctrl_cmpmode1_0\
	\PWM_YELLOW:PWMUDB:capt_rising\
	\PWM_YELLOW:PWMUDB:capt_falling\
	\PWM_YELLOW:PWMUDB:trig_rise\
	\PWM_YELLOW:PWMUDB:trig_fall\
	\PWM_YELLOW:PWMUDB:sc_kill\
	\PWM_YELLOW:PWMUDB:min_kill\
	\PWM_YELLOW:PWMUDB:km_tc\
	\PWM_YELLOW:PWMUDB:db_tc\
	\PWM_YELLOW:PWMUDB:dith_sel\
	\PWM_YELLOW:PWMUDB:compare2\
	\PWM_YELLOW:Net_101\
	Net_2276
	Net_2277
	\PWM_YELLOW:PWMUDB:cmp2\
	\PWM_YELLOW:PWMUDB:MODULE_7:b_31\
	\PWM_YELLOW:PWMUDB:MODULE_7:b_30\
	\PWM_YELLOW:PWMUDB:MODULE_7:b_29\
	\PWM_YELLOW:PWMUDB:MODULE_7:b_28\
	\PWM_YELLOW:PWMUDB:MODULE_7:b_27\
	\PWM_YELLOW:PWMUDB:MODULE_7:b_26\
	\PWM_YELLOW:PWMUDB:MODULE_7:b_25\
	\PWM_YELLOW:PWMUDB:MODULE_7:b_24\
	\PWM_YELLOW:PWMUDB:MODULE_7:b_23\
	\PWM_YELLOW:PWMUDB:MODULE_7:b_22\
	\PWM_YELLOW:PWMUDB:MODULE_7:b_21\
	\PWM_YELLOW:PWMUDB:MODULE_7:b_20\
	\PWM_YELLOW:PWMUDB:MODULE_7:b_19\
	\PWM_YELLOW:PWMUDB:MODULE_7:b_18\
	\PWM_YELLOW:PWMUDB:MODULE_7:b_17\
	\PWM_YELLOW:PWMUDB:MODULE_7:b_16\
	\PWM_YELLOW:PWMUDB:MODULE_7:b_15\
	\PWM_YELLOW:PWMUDB:MODULE_7:b_14\
	\PWM_YELLOW:PWMUDB:MODULE_7:b_13\
	\PWM_YELLOW:PWMUDB:MODULE_7:b_12\
	\PWM_YELLOW:PWMUDB:MODULE_7:b_11\
	\PWM_YELLOW:PWMUDB:MODULE_7:b_10\
	\PWM_YELLOW:PWMUDB:MODULE_7:b_9\
	\PWM_YELLOW:PWMUDB:MODULE_7:b_8\
	\PWM_YELLOW:PWMUDB:MODULE_7:b_7\
	\PWM_YELLOW:PWMUDB:MODULE_7:b_6\
	\PWM_YELLOW:PWMUDB:MODULE_7:b_5\
	\PWM_YELLOW:PWMUDB:MODULE_7:b_4\
	\PWM_YELLOW:PWMUDB:MODULE_7:b_3\
	\PWM_YELLOW:PWMUDB:MODULE_7:b_2\
	\PWM_YELLOW:PWMUDB:MODULE_7:b_1\
	\PWM_YELLOW:PWMUDB:MODULE_7:b_0\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_31\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_30\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_29\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_28\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_27\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_26\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_25\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_24\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:b_31\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:b_30\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:b_29\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:b_28\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:b_27\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:b_26\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:b_25\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:b_24\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:b_23\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:b_22\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:b_21\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:b_20\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:b_19\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:b_18\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:b_17\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:b_16\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:b_15\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:b_14\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:b_13\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:b_12\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:b_11\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:b_10\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:b_9\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:b_8\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:b_7\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:b_6\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:b_5\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:b_4\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:b_3\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:b_2\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:b_1\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:b_0\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:s_31\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:s_30\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:s_29\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:s_28\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:s_27\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:s_26\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:s_25\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:s_24\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:s_23\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:s_22\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:s_21\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:s_20\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:s_19\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:s_18\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:s_17\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:s_16\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:s_15\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:s_14\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:s_13\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:s_12\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:s_11\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:s_10\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:s_9\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:s_8\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:s_7\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:s_6\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:s_5\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:s_4\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:s_3\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:s_2\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_2272
	Net_2279
	\PWM_YELLOW:Net_113\
	\PWM_YELLOW:Net_107\
	\PWM_YELLOW:Net_114\
	\PWM_GREEN:PWMUDB:km_run\
	\PWM_GREEN:PWMUDB:ctrl_cmpmode2_2\
	\PWM_GREEN:PWMUDB:ctrl_cmpmode2_1\
	\PWM_GREEN:PWMUDB:ctrl_cmpmode2_0\
	\PWM_GREEN:PWMUDB:ctrl_cmpmode1_2\
	\PWM_GREEN:PWMUDB:ctrl_cmpmode1_1\
	\PWM_GREEN:PWMUDB:ctrl_cmpmode1_0\
	\PWM_GREEN:PWMUDB:capt_rising\
	\PWM_GREEN:PWMUDB:capt_falling\
	\PWM_GREEN:PWMUDB:trig_rise\
	\PWM_GREEN:PWMUDB:trig_fall\
	\PWM_GREEN:PWMUDB:sc_kill\
	\PWM_GREEN:PWMUDB:min_kill\
	\PWM_GREEN:PWMUDB:km_tc\
	\PWM_GREEN:PWMUDB:db_tc\
	\PWM_GREEN:PWMUDB:dith_sel\
	\PWM_GREEN:PWMUDB:compare2\
	\PWM_GREEN:Net_101\
	Net_2324
	Net_2325
	\PWM_GREEN:PWMUDB:cmp2\
	\PWM_GREEN:PWMUDB:MODULE_8:b_31\
	\PWM_GREEN:PWMUDB:MODULE_8:b_30\
	\PWM_GREEN:PWMUDB:MODULE_8:b_29\
	\PWM_GREEN:PWMUDB:MODULE_8:b_28\
	\PWM_GREEN:PWMUDB:MODULE_8:b_27\
	\PWM_GREEN:PWMUDB:MODULE_8:b_26\
	\PWM_GREEN:PWMUDB:MODULE_8:b_25\
	\PWM_GREEN:PWMUDB:MODULE_8:b_24\
	\PWM_GREEN:PWMUDB:MODULE_8:b_23\
	\PWM_GREEN:PWMUDB:MODULE_8:b_22\
	\PWM_GREEN:PWMUDB:MODULE_8:b_21\
	\PWM_GREEN:PWMUDB:MODULE_8:b_20\
	\PWM_GREEN:PWMUDB:MODULE_8:b_19\
	\PWM_GREEN:PWMUDB:MODULE_8:b_18\
	\PWM_GREEN:PWMUDB:MODULE_8:b_17\
	\PWM_GREEN:PWMUDB:MODULE_8:b_16\
	\PWM_GREEN:PWMUDB:MODULE_8:b_15\
	\PWM_GREEN:PWMUDB:MODULE_8:b_14\
	\PWM_GREEN:PWMUDB:MODULE_8:b_13\
	\PWM_GREEN:PWMUDB:MODULE_8:b_12\
	\PWM_GREEN:PWMUDB:MODULE_8:b_11\
	\PWM_GREEN:PWMUDB:MODULE_8:b_10\
	\PWM_GREEN:PWMUDB:MODULE_8:b_9\
	\PWM_GREEN:PWMUDB:MODULE_8:b_8\
	\PWM_GREEN:PWMUDB:MODULE_8:b_7\
	\PWM_GREEN:PWMUDB:MODULE_8:b_6\
	\PWM_GREEN:PWMUDB:MODULE_8:b_5\
	\PWM_GREEN:PWMUDB:MODULE_8:b_4\
	\PWM_GREEN:PWMUDB:MODULE_8:b_3\
	\PWM_GREEN:PWMUDB:MODULE_8:b_2\
	\PWM_GREEN:PWMUDB:MODULE_8:b_1\
	\PWM_GREEN:PWMUDB:MODULE_8:b_0\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_31\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_30\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_29\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_28\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_27\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_26\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_25\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_24\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:b_31\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:b_30\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:b_29\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:b_28\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:b_27\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:b_26\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:b_25\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:b_24\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:b_23\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:b_22\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:b_21\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:b_20\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:b_19\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:b_18\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:b_17\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:b_16\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:b_15\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:b_14\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:b_13\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:b_12\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:b_11\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:b_10\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:b_9\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:b_8\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:b_7\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:b_6\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:b_5\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:b_4\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:b_3\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:b_2\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:b_1\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:b_0\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:s_31\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:s_30\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:s_29\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:s_28\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:s_27\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:s_26\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:s_25\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:s_24\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:s_23\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:s_22\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:s_21\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:s_20\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:s_19\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:s_18\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:s_17\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:s_16\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:s_15\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:s_14\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:s_13\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:s_12\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:s_11\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:s_10\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:s_9\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:s_8\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:s_7\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:s_6\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:s_5\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:s_4\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:s_3\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:s_2\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_2320
	Net_2327
	\PWM_GREEN:Net_113\
	\PWM_GREEN:Net_107\
	\PWM_GREEN:Net_114\

    Synthesized names
	\PWM_RED:PWMUDB:add_vi_vv_MODGEN_6_31\
	\PWM_RED:PWMUDB:add_vi_vv_MODGEN_6_30\
	\PWM_RED:PWMUDB:add_vi_vv_MODGEN_6_29\
	\PWM_RED:PWMUDB:add_vi_vv_MODGEN_6_28\
	\PWM_RED:PWMUDB:add_vi_vv_MODGEN_6_27\
	\PWM_RED:PWMUDB:add_vi_vv_MODGEN_6_26\
	\PWM_RED:PWMUDB:add_vi_vv_MODGEN_6_25\
	\PWM_RED:PWMUDB:add_vi_vv_MODGEN_6_24\
	\PWM_RED:PWMUDB:add_vi_vv_MODGEN_6_23\
	\PWM_RED:PWMUDB:add_vi_vv_MODGEN_6_22\
	\PWM_RED:PWMUDB:add_vi_vv_MODGEN_6_21\
	\PWM_RED:PWMUDB:add_vi_vv_MODGEN_6_20\
	\PWM_RED:PWMUDB:add_vi_vv_MODGEN_6_19\
	\PWM_RED:PWMUDB:add_vi_vv_MODGEN_6_18\
	\PWM_RED:PWMUDB:add_vi_vv_MODGEN_6_17\
	\PWM_RED:PWMUDB:add_vi_vv_MODGEN_6_16\
	\PWM_RED:PWMUDB:add_vi_vv_MODGEN_6_15\
	\PWM_RED:PWMUDB:add_vi_vv_MODGEN_6_14\
	\PWM_RED:PWMUDB:add_vi_vv_MODGEN_6_13\
	\PWM_RED:PWMUDB:add_vi_vv_MODGEN_6_12\
	\PWM_RED:PWMUDB:add_vi_vv_MODGEN_6_11\
	\PWM_RED:PWMUDB:add_vi_vv_MODGEN_6_10\
	\PWM_RED:PWMUDB:add_vi_vv_MODGEN_6_9\
	\PWM_RED:PWMUDB:add_vi_vv_MODGEN_6_8\
	\PWM_RED:PWMUDB:add_vi_vv_MODGEN_6_7\
	\PWM_RED:PWMUDB:add_vi_vv_MODGEN_6_6\
	\PWM_RED:PWMUDB:add_vi_vv_MODGEN_6_5\
	\PWM_RED:PWMUDB:add_vi_vv_MODGEN_6_4\
	\PWM_RED:PWMUDB:add_vi_vv_MODGEN_6_3\
	\PWM_RED:PWMUDB:add_vi_vv_MODGEN_6_2\
	\PWM_YELLOW:PWMUDB:add_vi_vv_MODGEN_7_31\
	\PWM_YELLOW:PWMUDB:add_vi_vv_MODGEN_7_30\
	\PWM_YELLOW:PWMUDB:add_vi_vv_MODGEN_7_29\
	\PWM_YELLOW:PWMUDB:add_vi_vv_MODGEN_7_28\
	\PWM_YELLOW:PWMUDB:add_vi_vv_MODGEN_7_27\
	\PWM_YELLOW:PWMUDB:add_vi_vv_MODGEN_7_26\
	\PWM_YELLOW:PWMUDB:add_vi_vv_MODGEN_7_25\
	\PWM_YELLOW:PWMUDB:add_vi_vv_MODGEN_7_24\
	\PWM_YELLOW:PWMUDB:add_vi_vv_MODGEN_7_23\
	\PWM_YELLOW:PWMUDB:add_vi_vv_MODGEN_7_22\
	\PWM_YELLOW:PWMUDB:add_vi_vv_MODGEN_7_21\
	\PWM_YELLOW:PWMUDB:add_vi_vv_MODGEN_7_20\
	\PWM_YELLOW:PWMUDB:add_vi_vv_MODGEN_7_19\
	\PWM_YELLOW:PWMUDB:add_vi_vv_MODGEN_7_18\
	\PWM_YELLOW:PWMUDB:add_vi_vv_MODGEN_7_17\
	\PWM_YELLOW:PWMUDB:add_vi_vv_MODGEN_7_16\
	\PWM_YELLOW:PWMUDB:add_vi_vv_MODGEN_7_15\
	\PWM_YELLOW:PWMUDB:add_vi_vv_MODGEN_7_14\
	\PWM_YELLOW:PWMUDB:add_vi_vv_MODGEN_7_13\
	\PWM_YELLOW:PWMUDB:add_vi_vv_MODGEN_7_12\
	\PWM_YELLOW:PWMUDB:add_vi_vv_MODGEN_7_11\
	\PWM_YELLOW:PWMUDB:add_vi_vv_MODGEN_7_10\
	\PWM_YELLOW:PWMUDB:add_vi_vv_MODGEN_7_9\
	\PWM_YELLOW:PWMUDB:add_vi_vv_MODGEN_7_8\
	\PWM_YELLOW:PWMUDB:add_vi_vv_MODGEN_7_7\
	\PWM_YELLOW:PWMUDB:add_vi_vv_MODGEN_7_6\
	\PWM_YELLOW:PWMUDB:add_vi_vv_MODGEN_7_5\
	\PWM_YELLOW:PWMUDB:add_vi_vv_MODGEN_7_4\
	\PWM_YELLOW:PWMUDB:add_vi_vv_MODGEN_7_3\
	\PWM_YELLOW:PWMUDB:add_vi_vv_MODGEN_7_2\
	\PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_8_31\
	\PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_8_30\
	\PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_8_29\
	\PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_8_28\
	\PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_8_27\
	\PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_8_26\
	\PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_8_25\
	\PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_8_24\
	\PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_8_23\
	\PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_8_22\
	\PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_8_21\
	\PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_8_20\
	\PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_8_19\
	\PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_8_18\
	\PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_8_17\
	\PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_8_16\
	\PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_8_15\
	\PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_8_14\
	\PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_8_13\
	\PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_8_12\
	\PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_8_11\
	\PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_8_10\
	\PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_8_9\
	\PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_8_8\
	\PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_8_7\
	\PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_8_6\
	\PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_8_5\
	\PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_8_4\
	\PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_8_3\
	\PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_8_2\

Deleted 451 User equations/components.
Deleted 90 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__GREEN_LED_net_0
Aliasing tmpOE__YELLOW_LED_net_0 to tmpOE__GREEN_LED_net_0
Aliasing tmpOE__RED_LED_net_0 to tmpOE__GREEN_LED_net_0
Aliasing \UART_LOG:BUART:tx_hd_send_break\ to zero
Aliasing \UART_LOG:BUART:HalfDuplexSend\ to zero
Aliasing \UART_LOG:BUART:FinalParityType_1\ to zero
Aliasing \UART_LOG:BUART:FinalParityType_0\ to zero
Aliasing \UART_LOG:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_LOG:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_LOG:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_LOG:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_LOG:BUART:tx_status_6\ to zero
Aliasing \UART_LOG:BUART:tx_status_5\ to zero
Aliasing \UART_LOG:BUART:tx_status_4\ to zero
Aliasing \UART_LOG:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__GREEN_LED_net_0
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODIN2_1\ to \UART_LOG:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODIN2_0\ to \UART_LOG:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__GREEN_LED_net_0
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODIN3_1\ to \UART_LOG:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODIN3_0\ to \UART_LOG:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__GREEN_LED_net_0
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \UART_LOG:BUART:rx_status_1\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__GREEN_LED_net_0
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__GREEN_LED_net_0
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__GREEN_LED_net_0
Aliasing tmpOE__Rx_1_net_0 to tmpOE__GREEN_LED_net_0
Aliasing tmpOE__Tx_1_net_0 to tmpOE__GREEN_LED_net_0
Aliasing \SEVEN_reg:clk\ to zero
Aliasing \SEVEN_reg:rst\ to zero
Aliasing tmpOE__SEVEN_SELECT_net_0 to tmpOE__GREEN_LED_net_0
Aliasing tmpOE__SEVEN_DP_net_0 to tmpOE__GREEN_LED_net_0
Aliasing tmpOE__SEVEN_G_net_0 to tmpOE__GREEN_LED_net_0
Aliasing tmpOE__SEVEN_F_net_0 to tmpOE__GREEN_LED_net_0
Aliasing tmpOE__SEVEN_E_net_0 to tmpOE__GREEN_LED_net_0
Aliasing tmpOE__SEVEN_D_net_0 to tmpOE__GREEN_LED_net_0
Aliasing tmpOE__SEVEN_C_net_0 to tmpOE__GREEN_LED_net_0
Aliasing tmpOE__SEVEN_B_net_0 to tmpOE__GREEN_LED_net_0
Aliasing tmpOE__SEVEN_A_net_0 to tmpOE__GREEN_LED_net_0
Aliasing tmpOE__ButtonRight_net_0 to tmpOE__GREEN_LED_net_0
Aliasing tmpOE__ButtonLeft_net_0 to tmpOE__GREEN_LED_net_0
Aliasing \TFT_SPI:BSPIM:pol_supprt\ to zero
Aliasing \TFT_SPI:BSPIM:tx_status_3\ to \TFT_SPI:BSPIM:load_rx_data\
Aliasing \TFT_SPI:BSPIM:tx_status_6\ to zero
Aliasing \TFT_SPI:BSPIM:tx_status_5\ to zero
Aliasing \TFT_SPI:BSPIM:rx_status_3\ to zero
Aliasing \TFT_SPI:BSPIM:rx_status_2\ to zero
Aliasing \TFT_SPI:BSPIM:rx_status_1\ to zero
Aliasing \TFT_SPI:BSPIM:rx_status_0\ to zero
Aliasing Net_111 to zero
Aliasing \TFT_SPI:Net_289\ to zero
Aliasing tmpOE__TFT_SCL_net_0 to tmpOE__GREEN_LED_net_0
Aliasing tmpOE__TFT_DC_net_0 to tmpOE__GREEN_LED_net_0
Aliasing tmpOE__TFT_RES_net_0 to tmpOE__GREEN_LED_net_0
Aliasing tmpOE__TFT_CS_net_0 to tmpOE__GREEN_LED_net_0
Aliasing Net_117 to zero
Aliasing tmpOE__TFT_LED_net_0 to tmpOE__GREEN_LED_net_0
Aliasing tmpOE__TFT_SDA_net_0 to tmpOE__GREEN_LED_net_0
Aliasing \TFT_BackLight:Net_113\ to tmpOE__GREEN_LED_net_0
Aliasing Net_124 to zero
Aliasing \PWM_RED:PWMUDB:hwCapture\ to zero
Aliasing \PWM_RED:PWMUDB:trig_out\ to tmpOE__GREEN_LED_net_0
Aliasing \PWM_RED:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_RED:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_RED:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_RED:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_RED:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_RED:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_RED:PWMUDB:final_kill\ to tmpOE__GREEN_LED_net_0
Aliasing \PWM_RED:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_RED:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_RED:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_RED:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_RED:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_RED:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_RED:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_23\ to zero
Aliasing \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_22\ to zero
Aliasing \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_21\ to zero
Aliasing \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_20\ to zero
Aliasing \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_19\ to zero
Aliasing \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_18\ to zero
Aliasing \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_17\ to zero
Aliasing \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_16\ to zero
Aliasing \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_15\ to zero
Aliasing \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_14\ to zero
Aliasing \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_13\ to zero
Aliasing \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_12\ to zero
Aliasing \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_11\ to zero
Aliasing \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_10\ to zero
Aliasing \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_9\ to zero
Aliasing \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_8\ to zero
Aliasing \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_7\ to zero
Aliasing \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_6\ to zero
Aliasing \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_5\ to zero
Aliasing \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_4\ to zero
Aliasing \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_3\ to zero
Aliasing \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_2\ to zero
Aliasing \PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__GREEN_LED_net_0
Aliasing \PWM_YELLOW:PWMUDB:hwCapture\ to zero
Aliasing \PWM_YELLOW:PWMUDB:trig_out\ to tmpOE__GREEN_LED_net_0
Aliasing \PWM_YELLOW:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_YELLOW:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_YELLOW:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_YELLOW:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_YELLOW:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_YELLOW:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_YELLOW:PWMUDB:final_kill\ to tmpOE__GREEN_LED_net_0
Aliasing \PWM_YELLOW:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_YELLOW:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_YELLOW:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_YELLOW:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_YELLOW:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_YELLOW:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_YELLOW:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_23\ to zero
Aliasing \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_22\ to zero
Aliasing \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_21\ to zero
Aliasing \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_20\ to zero
Aliasing \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_19\ to zero
Aliasing \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_18\ to zero
Aliasing \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_17\ to zero
Aliasing \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_16\ to zero
Aliasing \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_15\ to zero
Aliasing \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_14\ to zero
Aliasing \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_13\ to zero
Aliasing \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_12\ to zero
Aliasing \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_11\ to zero
Aliasing \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_10\ to zero
Aliasing \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_9\ to zero
Aliasing \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_8\ to zero
Aliasing \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_7\ to zero
Aliasing \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_6\ to zero
Aliasing \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_5\ to zero
Aliasing \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_4\ to zero
Aliasing \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_3\ to zero
Aliasing \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_2\ to zero
Aliasing \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__GREEN_LED_net_0
Aliasing \PWM_GREEN:PWMUDB:hwCapture\ to zero
Aliasing \PWM_GREEN:PWMUDB:trig_out\ to tmpOE__GREEN_LED_net_0
Aliasing \PWM_GREEN:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_GREEN:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_GREEN:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_GREEN:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_GREEN:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_GREEN:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_GREEN:PWMUDB:final_kill\ to tmpOE__GREEN_LED_net_0
Aliasing \PWM_GREEN:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_GREEN:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_GREEN:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_GREEN:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_GREEN:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_GREEN:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_GREEN:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_23\ to zero
Aliasing \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_22\ to zero
Aliasing \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_21\ to zero
Aliasing \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_20\ to zero
Aliasing \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_19\ to zero
Aliasing \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_18\ to zero
Aliasing \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_17\ to zero
Aliasing \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_16\ to zero
Aliasing \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_15\ to zero
Aliasing \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_14\ to zero
Aliasing \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_13\ to zero
Aliasing \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_12\ to zero
Aliasing \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_11\ to zero
Aliasing \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_10\ to zero
Aliasing \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_9\ to zero
Aliasing \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_8\ to zero
Aliasing \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_7\ to zero
Aliasing \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_6\ to zero
Aliasing \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_5\ to zero
Aliasing \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_4\ to zero
Aliasing \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_3\ to zero
Aliasing \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_2\ to zero
Aliasing \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__GREEN_LED_net_0
Aliasing \UART_LOG:BUART:reset_reg\\D\ to zero
Aliasing \UART_LOG:BUART:rx_break_status\\D\ to zero
Aliasing \TFT_SPI:BSPIM:so_send_reg\\D\ to zero
Aliasing \TFT_SPI:BSPIM:mosi_pre_reg\\D\ to zero
Aliasing \TFT_SPI:BSPIM:dpcounter_one_reg\\D\ to \TFT_SPI:BSPIM:load_rx_data\
Aliasing \PWM_RED:PWMUDB:min_kill_reg\\D\ to tmpOE__GREEN_LED_net_0
Aliasing \PWM_RED:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_RED:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_RED:PWMUDB:ltch_kill_reg\\D\ to tmpOE__GREEN_LED_net_0
Aliasing \PWM_YELLOW:PWMUDB:min_kill_reg\\D\ to tmpOE__GREEN_LED_net_0
Aliasing \PWM_YELLOW:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_YELLOW:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_YELLOW:PWMUDB:ltch_kill_reg\\D\ to tmpOE__GREEN_LED_net_0
Aliasing \PWM_GREEN:PWMUDB:min_kill_reg\\D\ to tmpOE__GREEN_LED_net_0
Aliasing \PWM_GREEN:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_GREEN:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_GREEN:PWMUDB:ltch_kill_reg\\D\ to tmpOE__GREEN_LED_net_0
Removing Rhs of wire Net_429[2] = \PWM_GREEN:Net_96\[1310]
Removing Rhs of wire Net_429[2] = \PWM_GREEN:PWMUDB:pwm_i_reg\[1302]
Removing Lhs of wire one[7] = tmpOE__GREEN_LED_net_0[1]
Removing Lhs of wire tmpOE__YELLOW_LED_net_0[10] = tmpOE__GREEN_LED_net_0[1]
Removing Rhs of wire Net_481[11] = \PWM_YELLOW:Net_96\[999]
Removing Rhs of wire Net_481[11] = \PWM_YELLOW:PWMUDB:pwm_i_reg\[991]
Removing Lhs of wire tmpOE__RED_LED_net_0[17] = tmpOE__GREEN_LED_net_0[1]
Removing Rhs of wire Net_403[18] = \PWM_RED:Net_96\[687]
Removing Rhs of wire Net_403[18] = \PWM_RED:PWMUDB:pwm_i_reg\[679]
Removing Lhs of wire \UART_LOG:Net_61\[25] = \UART_LOG:Net_9\[24]
Removing Lhs of wire \UART_LOG:BUART:tx_hd_send_break\[29] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:HalfDuplexSend\[30] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:FinalParityType_1\[31] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:FinalParityType_0\[32] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:FinalAddrMode_2\[33] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:FinalAddrMode_1\[34] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:FinalAddrMode_0\[35] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:tx_ctrl_mark\[36] = zero[6]
Removing Rhs of wire \UART_LOG:BUART:tx_bitclk_enable_pre\[48] = \UART_LOG:BUART:tx_bitclk_dp\[84]
Removing Lhs of wire \UART_LOG:BUART:tx_counter_tc\[94] = \UART_LOG:BUART:tx_counter_dp\[85]
Removing Lhs of wire \UART_LOG:BUART:tx_status_6\[95] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:tx_status_5\[96] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:tx_status_4\[97] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:tx_status_1\[99] = \UART_LOG:BUART:tx_fifo_empty\[62]
Removing Lhs of wire \UART_LOG:BUART:tx_status_3\[101] = \UART_LOG:BUART:tx_fifo_notfull\[61]
Removing Lhs of wire \UART_LOG:BUART:rx_count7_bit8_wire\[161] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[169] = \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[180]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[171] = \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[181]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[172] = \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[197]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[173] = \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[211]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[174] = \UART_LOG:BUART:sRX:s23Poll:MODIN1_1\[175]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN1_1\[175] = \UART_LOG:BUART:pollcount_1\[167]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[176] = \UART_LOG:BUART:sRX:s23Poll:MODIN1_0\[177]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN1_0\[177] = \UART_LOG:BUART:pollcount_0\[170]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[183] = tmpOE__GREEN_LED_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[184] = tmpOE__GREEN_LED_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[185] = \UART_LOG:BUART:pollcount_1\[167]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN2_1\[186] = \UART_LOG:BUART:pollcount_1\[167]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[187] = \UART_LOG:BUART:pollcount_0\[170]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN2_0\[188] = \UART_LOG:BUART:pollcount_0\[170]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[189] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[190] = tmpOE__GREEN_LED_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[191] = \UART_LOG:BUART:pollcount_1\[167]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[192] = \UART_LOG:BUART:pollcount_0\[170]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[193] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[194] = tmpOE__GREEN_LED_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[199] = \UART_LOG:BUART:pollcount_1\[167]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN3_1\[200] = \UART_LOG:BUART:pollcount_1\[167]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[201] = \UART_LOG:BUART:pollcount_0\[170]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN3_0\[202] = \UART_LOG:BUART:pollcount_0\[170]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[203] = tmpOE__GREEN_LED_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[204] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[205] = \UART_LOG:BUART:pollcount_1\[167]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[206] = \UART_LOG:BUART:pollcount_0\[170]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[207] = tmpOE__GREEN_LED_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[208] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:rx_status_1\[215] = zero[6]
Removing Rhs of wire \UART_LOG:BUART:rx_status_2\[216] = \UART_LOG:BUART:rx_parity_error_status\[217]
Removing Rhs of wire \UART_LOG:BUART:rx_status_3\[218] = \UART_LOG:BUART:rx_stop_bit_error\[219]
Removing Lhs of wire \UART_LOG:BUART:sRX:cmp_vv_vv_MODGEN_4\[229] = \UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_0\[278]
Removing Lhs of wire \UART_LOG:BUART:sRX:cmp_vv_vv_MODGEN_5\[233] = \UART_LOG:BUART:sRX:MODULE_5:g1:a0:xneq\[300]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_6\[234] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_5\[235] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_4\[236] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_3\[237] = \UART_LOG:BUART:sRX:MODIN4_6\[238]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODIN4_6\[238] = \UART_LOG:BUART:rx_count_6\[156]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_2\[239] = \UART_LOG:BUART:sRX:MODIN4_5\[240]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODIN4_5\[240] = \UART_LOG:BUART:rx_count_5\[157]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_1\[241] = \UART_LOG:BUART:sRX:MODIN4_4\[242]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODIN4_4\[242] = \UART_LOG:BUART:rx_count_4\[158]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_0\[243] = \UART_LOG:BUART:sRX:MODIN4_3\[244]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODIN4_3\[244] = \UART_LOG:BUART:rx_count_3\[159]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_6\[245] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_5\[246] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_4\[247] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_3\[248] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_2\[249] = tmpOE__GREEN_LED_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_1\[250] = tmpOE__GREEN_LED_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_0\[251] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_6\[252] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_5\[253] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_4\[254] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_3\[255] = \UART_LOG:BUART:rx_count_6\[156]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_2\[256] = \UART_LOG:BUART:rx_count_5\[157]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_1\[257] = \UART_LOG:BUART:rx_count_4\[158]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_0\[258] = \UART_LOG:BUART:rx_count_3\[159]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_6\[259] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_5\[260] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_4\[261] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_3\[262] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_2\[263] = tmpOE__GREEN_LED_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_1\[264] = tmpOE__GREEN_LED_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_0\[265] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:newa_0\[280] = \UART_LOG:BUART:rx_postpoll\[115]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:newb_0\[281] = \UART_LOG:BUART:rx_parity_bit\[232]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:dataa_0\[282] = \UART_LOG:BUART:rx_postpoll\[115]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:datab_0\[283] = \UART_LOG:BUART:rx_parity_bit\[232]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[284] = \UART_LOG:BUART:rx_postpoll\[115]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[285] = \UART_LOG:BUART:rx_parity_bit\[232]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[287] = tmpOE__GREEN_LED_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[288] = \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[286]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[289] = \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[286]
Removing Lhs of wire tmpOE__Rx_1_net_0[311] = tmpOE__GREEN_LED_net_0[1]
Removing Lhs of wire tmpOE__Tx_1_net_0[316] = tmpOE__GREEN_LED_net_0[1]
Removing Lhs of wire \SEVEN_reg:clk\[321] = zero[6]
Removing Lhs of wire \SEVEN_reg:rst\[322] = zero[6]
Removing Rhs of wire Net_36[323] = \SEVEN_reg:control_out_0\[324]
Removing Rhs of wire Net_36[323] = \SEVEN_reg:control_0\[347]
Removing Rhs of wire Net_34[325] = \SEVEN_reg:control_out_1\[326]
Removing Rhs of wire Net_34[325] = \SEVEN_reg:control_1\[346]
Removing Rhs of wire Net_32[327] = \SEVEN_reg:control_out_2\[328]
Removing Rhs of wire Net_32[327] = \SEVEN_reg:control_2\[345]
Removing Rhs of wire Net_30[329] = \SEVEN_reg:control_out_3\[330]
Removing Rhs of wire Net_30[329] = \SEVEN_reg:control_3\[344]
Removing Rhs of wire Net_28[331] = \SEVEN_reg:control_out_4\[332]
Removing Rhs of wire Net_28[331] = \SEVEN_reg:control_4\[343]
Removing Rhs of wire Net_26[333] = \SEVEN_reg:control_out_5\[334]
Removing Rhs of wire Net_26[333] = \SEVEN_reg:control_5\[342]
Removing Rhs of wire Net_24[335] = \SEVEN_reg:control_out_6\[336]
Removing Rhs of wire Net_24[335] = \SEVEN_reg:control_6\[341]
Removing Rhs of wire Net_22[337] = \SEVEN_reg:control_out_7\[338]
Removing Rhs of wire Net_22[337] = \SEVEN_reg:control_7\[340]
Removing Lhs of wire tmpOE__SEVEN_SELECT_net_0[349] = tmpOE__GREEN_LED_net_0[1]
Removing Lhs of wire tmpOE__SEVEN_DP_net_0[356] = tmpOE__GREEN_LED_net_0[1]
Removing Lhs of wire tmpOE__SEVEN_G_net_0[363] = tmpOE__GREEN_LED_net_0[1]
Removing Lhs of wire tmpOE__SEVEN_F_net_0[370] = tmpOE__GREEN_LED_net_0[1]
Removing Lhs of wire tmpOE__SEVEN_E_net_0[377] = tmpOE__GREEN_LED_net_0[1]
Removing Lhs of wire tmpOE__SEVEN_D_net_0[384] = tmpOE__GREEN_LED_net_0[1]
Removing Lhs of wire tmpOE__SEVEN_C_net_0[391] = tmpOE__GREEN_LED_net_0[1]
Removing Lhs of wire tmpOE__SEVEN_B_net_0[398] = tmpOE__GREEN_LED_net_0[1]
Removing Lhs of wire tmpOE__SEVEN_A_net_0[405] = tmpOE__GREEN_LED_net_0[1]
Removing Lhs of wire tmpOE__ButtonRight_net_0[412] = tmpOE__GREEN_LED_net_0[1]
Removing Lhs of wire tmpOE__ButtonLeft_net_0[418] = tmpOE__GREEN_LED_net_0[1]
Removing Rhs of wire \TFT_SPI:Net_276\[423] = \TFT_SPI:Net_288\[424]
Removing Rhs of wire \TFT_SPI:BSPIM:load_rx_data\[428] = \TFT_SPI:BSPIM:dpcounter_one\[429]
Removing Lhs of wire \TFT_SPI:BSPIM:pol_supprt\[430] = zero[6]
Removing Lhs of wire \TFT_SPI:BSPIM:miso_to_dp\[431] = \TFT_SPI:Net_244\[432]
Removing Lhs of wire \TFT_SPI:Net_244\[432] = zero[6]
Removing Rhs of wire wTFT_SDA[436] = \TFT_SPI:BSPIM:mosi_reg\[437]
Removing Rhs of wire \TFT_SPI:BSPIM:tx_status_1\[459] = \TFT_SPI:BSPIM:dpMOSI_fifo_empty\[460]
Removing Rhs of wire \TFT_SPI:BSPIM:tx_status_2\[461] = \TFT_SPI:BSPIM:dpMOSI_fifo_not_full\[462]
Removing Lhs of wire \TFT_SPI:BSPIM:tx_status_3\[463] = \TFT_SPI:BSPIM:load_rx_data\[428]
Removing Rhs of wire \TFT_SPI:BSPIM:rx_status_4\[465] = \TFT_SPI:BSPIM:dpMISO_fifo_full\[466]
Removing Rhs of wire \TFT_SPI:BSPIM:rx_status_5\[467] = \TFT_SPI:BSPIM:dpMISO_fifo_not_empty\[468]
Removing Lhs of wire \TFT_SPI:BSPIM:tx_status_6\[470] = zero[6]
Removing Lhs of wire \TFT_SPI:BSPIM:tx_status_5\[471] = zero[6]
Removing Lhs of wire \TFT_SPI:BSPIM:rx_status_3\[472] = zero[6]
Removing Lhs of wire \TFT_SPI:BSPIM:rx_status_2\[473] = zero[6]
Removing Lhs of wire \TFT_SPI:BSPIM:rx_status_1\[474] = zero[6]
Removing Lhs of wire \TFT_SPI:BSPIM:rx_status_0\[475] = zero[6]
Removing Lhs of wire \TFT_SPI:Net_273\[485] = zero[6]
Removing Lhs of wire Net_111[525] = zero[6]
Removing Lhs of wire \TFT_SPI:Net_289\[526] = zero[6]
Removing Lhs of wire tmpOE__TFT_SCL_net_0[528] = tmpOE__GREEN_LED_net_0[1]
Removing Lhs of wire tmpOE__TFT_DC_net_0[534] = tmpOE__GREEN_LED_net_0[1]
Removing Lhs of wire tmpOE__TFT_RES_net_0[540] = tmpOE__GREEN_LED_net_0[1]
Removing Lhs of wire tmpOE__TFT_CS_net_0[546] = tmpOE__GREEN_LED_net_0[1]
Removing Lhs of wire Net_117[547] = zero[6]
Removing Lhs of wire tmpOE__TFT_LED_net_0[560] = tmpOE__GREEN_LED_net_0[1]
Removing Rhs of wire wTFT_LED[561] = \TFT_BackLight:Net_57\[577]
Removing Lhs of wire tmpOE__TFT_SDA_net_0[567] = tmpOE__GREEN_LED_net_0[1]
Removing Lhs of wire \TFT_BackLight:Net_107\[574] = zero[6]
Removing Lhs of wire \TFT_BackLight:Net_113\[575] = tmpOE__GREEN_LED_net_0[1]
Removing Lhs of wire Net_124[581] = zero[6]
Removing Lhs of wire \PWM_RED:PWMUDB:ctrl_enable\[600] = \PWM_RED:PWMUDB:control_7\[592]
Removing Lhs of wire \PWM_RED:PWMUDB:hwCapture\[610] = zero[6]
Removing Lhs of wire \PWM_RED:PWMUDB:hwEnable\[611] = \PWM_RED:PWMUDB:control_7\[592]
Removing Lhs of wire \PWM_RED:PWMUDB:trig_out\[615] = tmpOE__GREEN_LED_net_0[1]
Removing Lhs of wire \PWM_RED:PWMUDB:runmode_enable\\R\[617] = zero[6]
Removing Lhs of wire \PWM_RED:PWMUDB:runmode_enable\\S\[618] = zero[6]
Removing Lhs of wire \PWM_RED:PWMUDB:final_enable\[619] = \PWM_RED:PWMUDB:runmode_enable\[616]
Removing Lhs of wire \PWM_RED:PWMUDB:ltch_kill_reg\\R\[623] = zero[6]
Removing Lhs of wire \PWM_RED:PWMUDB:ltch_kill_reg\\S\[624] = zero[6]
Removing Lhs of wire \PWM_RED:PWMUDB:min_kill_reg\\R\[625] = zero[6]
Removing Lhs of wire \PWM_RED:PWMUDB:min_kill_reg\\S\[626] = zero[6]
Removing Lhs of wire \PWM_RED:PWMUDB:final_kill\[629] = tmpOE__GREEN_LED_net_0[1]
Removing Lhs of wire \PWM_RED:PWMUDB:add_vi_vv_MODGEN_6_1\[633] = \PWM_RED:PWMUDB:MODULE_6:g2:a0:s_1\[851]
Removing Lhs of wire \PWM_RED:PWMUDB:add_vi_vv_MODGEN_6_0\[635] = \PWM_RED:PWMUDB:MODULE_6:g2:a0:s_0\[852]
Removing Lhs of wire \PWM_RED:PWMUDB:dith_count_1\\R\[636] = zero[6]
Removing Lhs of wire \PWM_RED:PWMUDB:dith_count_1\\S\[637] = zero[6]
Removing Lhs of wire \PWM_RED:PWMUDB:dith_count_0\\R\[638] = zero[6]
Removing Lhs of wire \PWM_RED:PWMUDB:dith_count_0\\S\[639] = zero[6]
Removing Lhs of wire \PWM_RED:PWMUDB:cs_addr_2\[641] = \PWM_RED:PWMUDB:tc_i\[621]
Removing Lhs of wire \PWM_RED:PWMUDB:cs_addr_1\[642] = \PWM_RED:PWMUDB:runmode_enable\[616]
Removing Lhs of wire \PWM_RED:PWMUDB:cs_addr_0\[643] = zero[6]
Removing Lhs of wire \PWM_RED:PWMUDB:compare1\[677] = \PWM_RED:PWMUDB:cmp1_less\[647]
Removing Lhs of wire \PWM_RED:PWMUDB:pwm1_i\[682] = zero[6]
Removing Lhs of wire \PWM_RED:PWMUDB:pwm2_i\[684] = zero[6]
Removing Rhs of wire \PWM_RED:PWMUDB:pwm_temp\[690] = \PWM_RED:PWMUDB:cmp1\[691]
Removing Lhs of wire \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_23\[733] = zero[6]
Removing Lhs of wire \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_22\[734] = zero[6]
Removing Lhs of wire \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_21\[735] = zero[6]
Removing Lhs of wire \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_20\[736] = zero[6]
Removing Lhs of wire \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_19\[737] = zero[6]
Removing Lhs of wire \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_18\[738] = zero[6]
Removing Lhs of wire \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_17\[739] = zero[6]
Removing Lhs of wire \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_16\[740] = zero[6]
Removing Lhs of wire \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_15\[741] = zero[6]
Removing Lhs of wire \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_14\[742] = zero[6]
Removing Lhs of wire \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_13\[743] = zero[6]
Removing Lhs of wire \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_12\[744] = zero[6]
Removing Lhs of wire \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_11\[745] = zero[6]
Removing Lhs of wire \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_10\[746] = zero[6]
Removing Lhs of wire \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_9\[747] = zero[6]
Removing Lhs of wire \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_8\[748] = zero[6]
Removing Lhs of wire \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_7\[749] = zero[6]
Removing Lhs of wire \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_6\[750] = zero[6]
Removing Lhs of wire \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_5\[751] = zero[6]
Removing Lhs of wire \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_4\[752] = zero[6]
Removing Lhs of wire \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_3\[753] = zero[6]
Removing Lhs of wire \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_2\[754] = zero[6]
Removing Lhs of wire \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_1\[755] = \PWM_RED:PWMUDB:MODIN5_1\[756]
Removing Lhs of wire \PWM_RED:PWMUDB:MODIN5_1\[756] = \PWM_RED:PWMUDB:dith_count_1\[632]
Removing Lhs of wire \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_0\[757] = \PWM_RED:PWMUDB:MODIN5_0\[758]
Removing Lhs of wire \PWM_RED:PWMUDB:MODIN5_0\[758] = \PWM_RED:PWMUDB:dith_count_0\[634]
Removing Lhs of wire \PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[890] = tmpOE__GREEN_LED_net_0[1]
Removing Lhs of wire \PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[891] = tmpOE__GREEN_LED_net_0[1]
Removing Lhs of wire \PWM_YELLOW:PWMUDB:ctrl_enable\[912] = \PWM_YELLOW:PWMUDB:control_7\[904]
Removing Lhs of wire \PWM_YELLOW:PWMUDB:hwCapture\[922] = zero[6]
Removing Lhs of wire \PWM_YELLOW:PWMUDB:hwEnable\[923] = \PWM_YELLOW:PWMUDB:control_7\[904]
Removing Lhs of wire \PWM_YELLOW:PWMUDB:trig_out\[927] = tmpOE__GREEN_LED_net_0[1]
Removing Lhs of wire \PWM_YELLOW:PWMUDB:runmode_enable\\R\[929] = zero[6]
Removing Lhs of wire \PWM_YELLOW:PWMUDB:runmode_enable\\S\[930] = zero[6]
Removing Lhs of wire \PWM_YELLOW:PWMUDB:final_enable\[931] = \PWM_YELLOW:PWMUDB:runmode_enable\[928]
Removing Lhs of wire \PWM_YELLOW:PWMUDB:ltch_kill_reg\\R\[935] = zero[6]
Removing Lhs of wire \PWM_YELLOW:PWMUDB:ltch_kill_reg\\S\[936] = zero[6]
Removing Lhs of wire \PWM_YELLOW:PWMUDB:min_kill_reg\\R\[937] = zero[6]
Removing Lhs of wire \PWM_YELLOW:PWMUDB:min_kill_reg\\S\[938] = zero[6]
Removing Lhs of wire \PWM_YELLOW:PWMUDB:final_kill\[941] = tmpOE__GREEN_LED_net_0[1]
Removing Lhs of wire \PWM_YELLOW:PWMUDB:add_vi_vv_MODGEN_7_1\[945] = \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:s_1\[1163]
Removing Lhs of wire \PWM_YELLOW:PWMUDB:add_vi_vv_MODGEN_7_0\[947] = \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:s_0\[1164]
Removing Lhs of wire \PWM_YELLOW:PWMUDB:dith_count_1\\R\[948] = zero[6]
Removing Lhs of wire \PWM_YELLOW:PWMUDB:dith_count_1\\S\[949] = zero[6]
Removing Lhs of wire \PWM_YELLOW:PWMUDB:dith_count_0\\R\[950] = zero[6]
Removing Lhs of wire \PWM_YELLOW:PWMUDB:dith_count_0\\S\[951] = zero[6]
Removing Lhs of wire \PWM_YELLOW:PWMUDB:cs_addr_2\[953] = \PWM_YELLOW:PWMUDB:tc_i\[933]
Removing Lhs of wire \PWM_YELLOW:PWMUDB:cs_addr_1\[954] = \PWM_YELLOW:PWMUDB:runmode_enable\[928]
Removing Lhs of wire \PWM_YELLOW:PWMUDB:cs_addr_0\[955] = zero[6]
Removing Lhs of wire \PWM_YELLOW:PWMUDB:compare1\[989] = \PWM_YELLOW:PWMUDB:cmp1_less\[959]
Removing Lhs of wire \PWM_YELLOW:PWMUDB:pwm1_i\[994] = zero[6]
Removing Lhs of wire \PWM_YELLOW:PWMUDB:pwm2_i\[996] = zero[6]
Removing Rhs of wire \PWM_YELLOW:PWMUDB:pwm_temp\[1002] = \PWM_YELLOW:PWMUDB:cmp1\[1003]
Removing Lhs of wire \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_23\[1045] = zero[6]
Removing Lhs of wire \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_22\[1046] = zero[6]
Removing Lhs of wire \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_21\[1047] = zero[6]
Removing Lhs of wire \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_20\[1048] = zero[6]
Removing Lhs of wire \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_19\[1049] = zero[6]
Removing Lhs of wire \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_18\[1050] = zero[6]
Removing Lhs of wire \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_17\[1051] = zero[6]
Removing Lhs of wire \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_16\[1052] = zero[6]
Removing Lhs of wire \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_15\[1053] = zero[6]
Removing Lhs of wire \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_14\[1054] = zero[6]
Removing Lhs of wire \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_13\[1055] = zero[6]
Removing Lhs of wire \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_12\[1056] = zero[6]
Removing Lhs of wire \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_11\[1057] = zero[6]
Removing Lhs of wire \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_10\[1058] = zero[6]
Removing Lhs of wire \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_9\[1059] = zero[6]
Removing Lhs of wire \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_8\[1060] = zero[6]
Removing Lhs of wire \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_7\[1061] = zero[6]
Removing Lhs of wire \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_6\[1062] = zero[6]
Removing Lhs of wire \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_5\[1063] = zero[6]
Removing Lhs of wire \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_4\[1064] = zero[6]
Removing Lhs of wire \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_3\[1065] = zero[6]
Removing Lhs of wire \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_2\[1066] = zero[6]
Removing Lhs of wire \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_1\[1067] = \PWM_YELLOW:PWMUDB:MODIN6_1\[1068]
Removing Lhs of wire \PWM_YELLOW:PWMUDB:MODIN6_1\[1068] = \PWM_YELLOW:PWMUDB:dith_count_1\[944]
Removing Lhs of wire \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_0\[1069] = \PWM_YELLOW:PWMUDB:MODIN6_0\[1070]
Removing Lhs of wire \PWM_YELLOW:PWMUDB:MODIN6_0\[1070] = \PWM_YELLOW:PWMUDB:dith_count_0\[946]
Removing Lhs of wire \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[1202] = tmpOE__GREEN_LED_net_0[1]
Removing Lhs of wire \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[1203] = tmpOE__GREEN_LED_net_0[1]
Removing Lhs of wire \PWM_GREEN:PWMUDB:ctrl_enable\[1223] = \PWM_GREEN:PWMUDB:control_7\[1215]
Removing Lhs of wire \PWM_GREEN:PWMUDB:hwCapture\[1233] = zero[6]
Removing Lhs of wire \PWM_GREEN:PWMUDB:hwEnable\[1234] = \PWM_GREEN:PWMUDB:control_7\[1215]
Removing Lhs of wire \PWM_GREEN:PWMUDB:trig_out\[1238] = tmpOE__GREEN_LED_net_0[1]
Removing Lhs of wire \PWM_GREEN:PWMUDB:runmode_enable\\R\[1240] = zero[6]
Removing Lhs of wire \PWM_GREEN:PWMUDB:runmode_enable\\S\[1241] = zero[6]
Removing Lhs of wire \PWM_GREEN:PWMUDB:final_enable\[1242] = \PWM_GREEN:PWMUDB:runmode_enable\[1239]
Removing Lhs of wire \PWM_GREEN:PWMUDB:ltch_kill_reg\\R\[1246] = zero[6]
Removing Lhs of wire \PWM_GREEN:PWMUDB:ltch_kill_reg\\S\[1247] = zero[6]
Removing Lhs of wire \PWM_GREEN:PWMUDB:min_kill_reg\\R\[1248] = zero[6]
Removing Lhs of wire \PWM_GREEN:PWMUDB:min_kill_reg\\S\[1249] = zero[6]
Removing Lhs of wire \PWM_GREEN:PWMUDB:final_kill\[1252] = tmpOE__GREEN_LED_net_0[1]
Removing Lhs of wire \PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_8_1\[1256] = \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:s_1\[1474]
Removing Lhs of wire \PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_8_0\[1258] = \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:s_0\[1475]
Removing Lhs of wire \PWM_GREEN:PWMUDB:dith_count_1\\R\[1259] = zero[6]
Removing Lhs of wire \PWM_GREEN:PWMUDB:dith_count_1\\S\[1260] = zero[6]
Removing Lhs of wire \PWM_GREEN:PWMUDB:dith_count_0\\R\[1261] = zero[6]
Removing Lhs of wire \PWM_GREEN:PWMUDB:dith_count_0\\S\[1262] = zero[6]
Removing Lhs of wire \PWM_GREEN:PWMUDB:cs_addr_2\[1264] = \PWM_GREEN:PWMUDB:tc_i\[1244]
Removing Lhs of wire \PWM_GREEN:PWMUDB:cs_addr_1\[1265] = \PWM_GREEN:PWMUDB:runmode_enable\[1239]
Removing Lhs of wire \PWM_GREEN:PWMUDB:cs_addr_0\[1266] = zero[6]
Removing Lhs of wire \PWM_GREEN:PWMUDB:compare1\[1300] = \PWM_GREEN:PWMUDB:cmp1_less\[1270]
Removing Lhs of wire \PWM_GREEN:PWMUDB:pwm1_i\[1305] = zero[6]
Removing Lhs of wire \PWM_GREEN:PWMUDB:pwm2_i\[1307] = zero[6]
Removing Rhs of wire \PWM_GREEN:PWMUDB:pwm_temp\[1313] = \PWM_GREEN:PWMUDB:cmp1\[1314]
Removing Lhs of wire \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_23\[1356] = zero[6]
Removing Lhs of wire \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_22\[1357] = zero[6]
Removing Lhs of wire \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_21\[1358] = zero[6]
Removing Lhs of wire \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_20\[1359] = zero[6]
Removing Lhs of wire \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_19\[1360] = zero[6]
Removing Lhs of wire \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_18\[1361] = zero[6]
Removing Lhs of wire \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_17\[1362] = zero[6]
Removing Lhs of wire \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_16\[1363] = zero[6]
Removing Lhs of wire \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_15\[1364] = zero[6]
Removing Lhs of wire \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_14\[1365] = zero[6]
Removing Lhs of wire \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_13\[1366] = zero[6]
Removing Lhs of wire \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_12\[1367] = zero[6]
Removing Lhs of wire \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_11\[1368] = zero[6]
Removing Lhs of wire \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_10\[1369] = zero[6]
Removing Lhs of wire \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_9\[1370] = zero[6]
Removing Lhs of wire \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_8\[1371] = zero[6]
Removing Lhs of wire \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_7\[1372] = zero[6]
Removing Lhs of wire \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_6\[1373] = zero[6]
Removing Lhs of wire \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_5\[1374] = zero[6]
Removing Lhs of wire \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_4\[1375] = zero[6]
Removing Lhs of wire \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_3\[1376] = zero[6]
Removing Lhs of wire \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_2\[1377] = zero[6]
Removing Lhs of wire \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_1\[1378] = \PWM_GREEN:PWMUDB:MODIN7_1\[1379]
Removing Lhs of wire \PWM_GREEN:PWMUDB:MODIN7_1\[1379] = \PWM_GREEN:PWMUDB:dith_count_1\[1255]
Removing Lhs of wire \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_0\[1380] = \PWM_GREEN:PWMUDB:MODIN7_0\[1381]
Removing Lhs of wire \PWM_GREEN:PWMUDB:MODIN7_0\[1381] = \PWM_GREEN:PWMUDB:dith_count_0\[1257]
Removing Lhs of wire \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[1513] = tmpOE__GREEN_LED_net_0[1]
Removing Lhs of wire \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[1514] = tmpOE__GREEN_LED_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:reset_reg\\D\[1521] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:rx_bitclk\\D\[1536] = \UART_LOG:BUART:rx_bitclk_pre\[150]
Removing Lhs of wire \UART_LOG:BUART:rx_parity_error_pre\\D\[1545] = \UART_LOG:BUART:rx_parity_error_pre\[227]
Removing Lhs of wire \UART_LOG:BUART:rx_break_status\\D\[1546] = zero[6]
Removing Lhs of wire \TFT_SPI:BSPIM:so_send_reg\\D\[1550] = zero[6]
Removing Lhs of wire \TFT_SPI:BSPIM:mosi_pre_reg\\D\[1556] = zero[6]
Removing Lhs of wire \TFT_SPI:BSPIM:dpcounter_one_reg\\D\[1558] = \TFT_SPI:BSPIM:load_rx_data\[428]
Removing Lhs of wire \TFT_SPI:BSPIM:mosi_from_dp_reg\\D\[1559] = \TFT_SPI:BSPIM:mosi_from_dp\[443]
Removing Lhs of wire \PWM_RED:PWMUDB:min_kill_reg\\D\[1563] = tmpOE__GREEN_LED_net_0[1]
Removing Lhs of wire \PWM_RED:PWMUDB:prevCapture\\D\[1564] = zero[6]
Removing Lhs of wire \PWM_RED:PWMUDB:trig_last\\D\[1565] = zero[6]
Removing Lhs of wire \PWM_RED:PWMUDB:ltch_kill_reg\\D\[1568] = tmpOE__GREEN_LED_net_0[1]
Removing Lhs of wire \PWM_RED:PWMUDB:pwm_i_reg\\D\[1571] = \PWM_RED:PWMUDB:pwm_i\[680]
Removing Lhs of wire \PWM_RED:PWMUDB:pwm1_i_reg\\D\[1572] = zero[6]
Removing Lhs of wire \PWM_RED:PWMUDB:pwm2_i_reg\\D\[1573] = zero[6]
Removing Lhs of wire \PWM_YELLOW:PWMUDB:min_kill_reg\\D\[1575] = tmpOE__GREEN_LED_net_0[1]
Removing Lhs of wire \PWM_YELLOW:PWMUDB:prevCapture\\D\[1576] = zero[6]
Removing Lhs of wire \PWM_YELLOW:PWMUDB:trig_last\\D\[1577] = zero[6]
Removing Lhs of wire \PWM_YELLOW:PWMUDB:ltch_kill_reg\\D\[1580] = tmpOE__GREEN_LED_net_0[1]
Removing Lhs of wire \PWM_YELLOW:PWMUDB:pwm_i_reg\\D\[1583] = \PWM_YELLOW:PWMUDB:pwm_i\[992]
Removing Lhs of wire \PWM_YELLOW:PWMUDB:pwm1_i_reg\\D\[1584] = zero[6]
Removing Lhs of wire \PWM_YELLOW:PWMUDB:pwm2_i_reg\\D\[1585] = zero[6]
Removing Lhs of wire \PWM_GREEN:PWMUDB:min_kill_reg\\D\[1587] = tmpOE__GREEN_LED_net_0[1]
Removing Lhs of wire \PWM_GREEN:PWMUDB:prevCapture\\D\[1588] = zero[6]
Removing Lhs of wire \PWM_GREEN:PWMUDB:trig_last\\D\[1589] = zero[6]
Removing Lhs of wire \PWM_GREEN:PWMUDB:ltch_kill_reg\\D\[1592] = tmpOE__GREEN_LED_net_0[1]
Removing Lhs of wire \PWM_GREEN:PWMUDB:pwm_i_reg\\D\[1595] = \PWM_GREEN:PWMUDB:pwm_i\[1303]
Removing Lhs of wire \PWM_GREEN:PWMUDB:pwm1_i_reg\\D\[1596] = zero[6]
Removing Lhs of wire \PWM_GREEN:PWMUDB:pwm2_i_reg\\D\[1597] = zero[6]

------------------------------------------------------
Aliased 0 equations, 352 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__GREEN_LED_net_0' (cost = 0):
tmpOE__GREEN_LED_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_addressmatch\' (cost = 0):
\UART_LOG:BUART:rx_addressmatch\ <= (\UART_LOG:BUART:rx_addressmatch2\
	OR \UART_LOG:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_bitclk_pre\' (cost = 1):
\UART_LOG:BUART:rx_bitclk_pre\ <= ((not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\ and not \UART_LOG:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_LOG:BUART:rx_bitclk_pre16x\ <= ((not \UART_LOG:BUART:rx_count_2\ and \UART_LOG:BUART:rx_count_1\ and \UART_LOG:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_poll_bit1\' (cost = 1):
\UART_LOG:BUART:rx_poll_bit1\ <= ((not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\ and \UART_LOG:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_poll_bit2\' (cost = 1):
\UART_LOG:BUART:rx_poll_bit2\ <= ((not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\ and not \UART_LOG:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:pollingrange\' (cost = 4):
\UART_LOG:BUART:pollingrange\ <= ((not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_LOG:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART_LOG:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART_LOG:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART_LOG:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART_LOG:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART_LOG:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_4\)
	OR (not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART_LOG:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_4\)
	OR (not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\TFT_SPI:BSPIM:load_rx_data\' (cost = 1):
\TFT_SPI:BSPIM:load_rx_data\ <= ((not \TFT_SPI:BSPIM:count_4\ and not \TFT_SPI:BSPIM:count_3\ and not \TFT_SPI:BSPIM:count_2\ and not \TFT_SPI:BSPIM:count_1\ and \TFT_SPI:BSPIM:count_0\));

Note:  Expanding virtual equation for '\PWM_RED:PWMUDB:pwm_temp\' (cost = 0):
\PWM_RED:PWMUDB:pwm_temp\ <= (\PWM_RED:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_RED:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_RED:PWMUDB:MODULE_6:g2:a0:s_0\' (cost = 0):
\PWM_RED:PWMUDB:MODULE_6:g2:a0:s_0\ <= (not \PWM_RED:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_RED:PWMUDB:dith_count_1\ and \PWM_RED:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_YELLOW:PWMUDB:pwm_temp\' (cost = 0):
\PWM_YELLOW:PWMUDB:pwm_temp\ <= (\PWM_YELLOW:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_YELLOW:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:s_0\' (cost = 0):
\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:s_0\ <= (not \PWM_YELLOW:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_YELLOW:PWMUDB:dith_count_1\ and \PWM_YELLOW:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_GREEN:PWMUDB:pwm_temp\' (cost = 0):
\PWM_GREEN:PWMUDB:pwm_temp\ <= (\PWM_GREEN:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_GREEN:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:s_0\' (cost = 0):
\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:s_0\ <= (not \PWM_GREEN:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_GREEN:PWMUDB:dith_count_1\ and \PWM_GREEN:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART_LOG:BUART:pollcount_1\ and not \UART_LOG:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART_LOG:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART_LOG:BUART:pollcount_0\ and \UART_LOG:BUART:pollcount_1\)
	OR (not \UART_LOG:BUART:pollcount_1\ and \UART_LOG:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\PWM_RED:PWMUDB:MODULE_6:g2:a0:s_1\' (cost = 2):
\PWM_RED:PWMUDB:MODULE_6:g2:a0:s_1\ <= ((not \PWM_RED:PWMUDB:dith_count_0\ and \PWM_RED:PWMUDB:dith_count_1\)
	OR (not \PWM_RED:PWMUDB:dith_count_1\ and \PWM_RED:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:s_1\' (cost = 2):
\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:s_1\ <= ((not \PWM_YELLOW:PWMUDB:dith_count_0\ and \PWM_YELLOW:PWMUDB:dith_count_1\)
	OR (not \PWM_YELLOW:PWMUDB:dith_count_1\ and \PWM_YELLOW:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:s_1\' (cost = 2):
\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:s_1\ <= ((not \PWM_GREEN:PWMUDB:dith_count_0\ and \PWM_GREEN:PWMUDB:dith_count_1\)
	OR (not \PWM_GREEN:PWMUDB:dith_count_1\ and \PWM_GREEN:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_postpoll\' (cost = 72):
\UART_LOG:BUART:rx_postpoll\ <= (\UART_LOG:BUART:pollcount_1\
	OR (Net_5 and \UART_LOG:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_LOG:BUART:pollcount_1\ and not Net_5 and not \UART_LOG:BUART:rx_parity_bit\)
	OR (not \UART_LOG:BUART:pollcount_1\ and not \UART_LOG:BUART:pollcount_0\ and not \UART_LOG:BUART:rx_parity_bit\)
	OR (\UART_LOG:BUART:pollcount_1\ and \UART_LOG:BUART:rx_parity_bit\)
	OR (Net_5 and \UART_LOG:BUART:pollcount_0\ and \UART_LOG:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_LOG:BUART:pollcount_1\ and not Net_5 and not \UART_LOG:BUART:rx_parity_bit\)
	OR (not \UART_LOG:BUART:pollcount_1\ and not \UART_LOG:BUART:pollcount_0\ and not \UART_LOG:BUART:rx_parity_bit\)
	OR (\UART_LOG:BUART:pollcount_1\ and \UART_LOG:BUART:rx_parity_bit\)
	OR (Net_5 and \UART_LOG:BUART:pollcount_0\ and \UART_LOG:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 106 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_LOG:BUART:rx_status_0\ to zero
Aliasing \UART_LOG:BUART:rx_status_6\ to zero
Aliasing \PWM_RED:PWMUDB:final_capture\ to zero
Aliasing \PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_YELLOW:PWMUDB:final_capture\ to zero
Aliasing \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_GREEN:PWMUDB:final_capture\ to zero
Aliasing \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART_LOG:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_LOG:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_LOG:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \UART_LOG:BUART:rx_bitclk_enable\[114] = \UART_LOG:BUART:rx_bitclk\[162]
Removing Lhs of wire \UART_LOG:BUART:rx_status_0\[213] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:rx_status_6\[222] = zero[6]
Removing Lhs of wire \PWM_RED:PWMUDB:final_capture\[645] = zero[6]
Removing Lhs of wire \PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[861] = zero[6]
Removing Lhs of wire \PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[871] = zero[6]
Removing Lhs of wire \PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\[881] = zero[6]
Removing Lhs of wire \PWM_YELLOW:PWMUDB:final_capture\[957] = zero[6]
Removing Lhs of wire \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[1173] = zero[6]
Removing Lhs of wire \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[1183] = zero[6]
Removing Lhs of wire \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\[1193] = zero[6]
Removing Lhs of wire \PWM_GREEN:PWMUDB:final_capture\[1268] = zero[6]
Removing Lhs of wire \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\[1484] = zero[6]
Removing Lhs of wire \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\[1494] = zero[6]
Removing Lhs of wire \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\[1504] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:tx_ctrl_mark_last\\D\[1528] = \UART_LOG:BUART:tx_ctrl_mark_last\[105]
Removing Lhs of wire \UART_LOG:BUART:rx_markspace_status\\D\[1540] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:rx_parity_error_status\\D\[1541] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:rx_addr_match_status\\D\[1543] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:rx_markspace_pre\\D\[1544] = \UART_LOG:BUART:rx_markspace_pre\[226]
Removing Lhs of wire \UART_LOG:BUART:rx_parity_bit\\D\[1549] = \UART_LOG:BUART:rx_parity_bit\[232]
Removing Lhs of wire \PWM_RED:PWMUDB:runmode_enable\\D\[1566] = \PWM_RED:PWMUDB:control_7\[592]
Removing Lhs of wire \PWM_YELLOW:PWMUDB:runmode_enable\\D\[1578] = \PWM_YELLOW:PWMUDB:control_7\[904]
Removing Lhs of wire \PWM_GREEN:PWMUDB:runmode_enable\\D\[1590] = \PWM_GREEN:PWMUDB:control_7\[1215]

------------------------------------------------------
Aliased 0 equations, 24 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_LOG:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART_LOG:BUART:rx_parity_bit\ and Net_5 and \UART_LOG:BUART:pollcount_0\)
	OR (not \UART_LOG:BUART:pollcount_1\ and not \UART_LOG:BUART:pollcount_0\ and \UART_LOG:BUART:rx_parity_bit\)
	OR (not \UART_LOG:BUART:pollcount_1\ and not Net_5 and \UART_LOG:BUART:rx_parity_bit\)
	OR (not \UART_LOG:BUART:rx_parity_bit\ and \UART_LOG:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\WS25\AMAEOS\Lab\Workspace01\ReactionGame.cydsn\ReactionGame.cyprj -dcpsoc3 ReactionGame.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.160ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Monday, 24 November 2025 23:08:38
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\WS25\AMAEOS\Lab\Workspace01\ReactionGame.cydsn\ReactionGame.cyprj -d CY8C5888LTI-LP097 ReactionGame.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.011ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \UART_LOG:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_LOG:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_LOG:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_LOG:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_LOG:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \TFT_SPI:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \TFT_SPI:BSPIM:mosi_pre_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_RED:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_RED:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_RED:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_RED:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_YELLOW:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_YELLOW:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_YELLOW:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_YELLOW:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_GREEN:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_GREEN:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_GREEN:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_GREEN:PWMUDB:pwm2_i_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'TFT_SPI_IntClock'. Fanout=1, Signal=\TFT_SPI:Net_276\
    Digital Clock 1: Automatic-assigning  clock 'PWM_Clock'. Fanout=3, Signal=Net_2605
    Digital Clock 2: Automatic-assigning  clock 'UART_LOG_IntClock'. Fanout=1, Signal=\UART_LOG:Net_9\
    Digital Clock 3: Automatic-assigning  clock 'CLK_LED'. Fanout=1, Signal=Net_134
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_LOG:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_LOG_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_LOG_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \TFT_SPI:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: TFT_SPI_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: TFT_SPI_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \PWM_RED:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_Clock, EnableOut: Constant 1
    UDB Clk/Enable \PWM_YELLOW:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_Clock, EnableOut: Constant 1
    UDB Clk/Enable \PWM_GREEN:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_Clock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_LOG:BUART:rx_parity_bit\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_LOG:BUART:rx_address_detected\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_LOG:BUART:rx_parity_error_pre\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_LOG:BUART:rx_markspace_pre\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_LOG:BUART:rx_state_1\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_state_1\ (fanout=8)

    Removing \UART_LOG:BUART:tx_parity_bit\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_LOG:BUART:tx_mark\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = GREEN_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GREEN_LED(0)__PA ,
            pin_input => Net_429 ,
            pad => GREEN_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = YELLOW_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => YELLOW_LED(0)__PA ,
            pin_input => Net_481 ,
            pad => YELLOW_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RED_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RED_LED(0)__PA ,
            pin_input => Net_403 ,
            pad => RED_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_5 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_9 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_SELECT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_SELECT(0)__PA ,
            pad => SEVEN_SELECT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_DP(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_DP(0)__PA ,
            pin_input => Net_36 ,
            pad => SEVEN_DP(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_G(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_G(0)__PA ,
            pin_input => Net_34 ,
            pad => SEVEN_G(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_F(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_F(0)__PA ,
            pin_input => Net_32 ,
            pad => SEVEN_F(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_E(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_E(0)__PA ,
            pin_input => Net_30 ,
            pad => SEVEN_E(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_D(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_D(0)__PA ,
            pin_input => Net_28 ,
            pad => SEVEN_D(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_C(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_C(0)__PA ,
            pin_input => Net_26 ,
            pad => SEVEN_C(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_B(0)__PA ,
            pin_input => Net_24 ,
            pad => SEVEN_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_A(0)__PA ,
            pin_input => Net_22 ,
            pad => SEVEN_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ButtonRight(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ButtonRight(0)__PA ,
            fb => Net_1110 ,
            pad => ButtonRight(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ButtonLeft(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ButtonLeft(0)__PA ,
            fb => Net_1105 ,
            pad => ButtonLeft(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TFT_SCL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TFT_SCL(0)__PA ,
            pin_input => wTFT_SCL ,
            pad => TFT_SCL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TFT_DC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TFT_DC(0)__PA ,
            pad => TFT_DC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TFT_RES(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TFT_RES(0)__PA ,
            pad => TFT_RES(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TFT_CS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TFT_CS(0)__PA ,
            pad => TFT_CS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TFT_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TFT_LED(0)__PA ,
            pin_input => wTFT_LED ,
            pad => TFT_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TFT_SDA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TFT_SDA(0)__PA ,
            pin_input => wTFT_SDA ,
            pad => TFT_SDA(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_9, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:txn\
        );
        Output = Net_9 (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\
            + !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\
        );
        Output = \UART_LOG:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_fifo_empty\ * \UART_LOG:BUART:tx_state_2\
        );
        Output = \UART_LOG:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_fifo_notfull\
        );
        Output = \UART_LOG:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\
        );
        Output = \UART_LOG:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_LOG:BUART:pollcount_1\
            + Net_5 * \UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_LOG:BUART:rx_load_fifo\ * \UART_LOG:BUART:rx_fifofull\
        );
        Output = \UART_LOG:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_LOG:BUART:rx_fifonotempty\ * 
              \UART_LOG:BUART:rx_state_stop1_reg\
        );
        Output = \UART_LOG:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\TFT_SPI:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              !\TFT_SPI:BSPIM:count_2\ * !\TFT_SPI:BSPIM:count_1\ * 
              \TFT_SPI:BSPIM:count_0\
        );
        Output = \TFT_SPI:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\TFT_SPI:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
        );
        Output = \TFT_SPI:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\TFT_SPI:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\
        );
        Output = \TFT_SPI:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\TFT_SPI:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              !\TFT_SPI:BSPIM:count_2\ * !\TFT_SPI:BSPIM:count_1\ * 
              \TFT_SPI:BSPIM:count_0\ * \TFT_SPI:BSPIM:rx_status_4\
        );
        Output = \TFT_SPI:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=Net_1108, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_1110 * !Net_1105
        );
        Output = Net_1108 (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_LOG:BUART:txn\ * \UART_LOG:BUART:tx_state_1\ * 
              !\UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:txn\ * \UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_shift_out\ * !\UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\ * !\UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_shift_out\ * !\UART_LOG:BUART:tx_state_2\ * 
              !\UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_LOG:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_0\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_LOG:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              !\UART_LOG:BUART:tx_fifo_empty\
            + !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_fifo_empty\ * !\UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_fifo_empty\ * \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_0\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_LOG:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\ * \UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_LOG:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_LOG:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_LOG:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_LOG:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * 
              !\UART_LOG:BUART:rx_state_3\ * \UART_LOG:BUART:rx_state_2\ * 
              !\UART_LOG:BUART:pollcount_1\ * !Net_5
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * 
              !\UART_LOG:BUART:rx_state_3\ * \UART_LOG:BUART:rx_state_2\ * 
              !\UART_LOG:BUART:pollcount_1\ * !\UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_LOG:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_LOG:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_LOG:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !Net_5 * 
              \UART_LOG:BUART:rx_last\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_LOG:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !\UART_LOG:BUART:rx_count_0\
        );
        Output = \UART_LOG:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_LOG:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\
        );
        Output = \UART_LOG:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !\UART_LOG:BUART:pollcount_1\ * Net_5 * 
              \UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              \UART_LOG:BUART:pollcount_1\ * !Net_5
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              \UART_LOG:BUART:pollcount_1\ * !\UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_LOG:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !Net_5 * \UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              Net_5 * !\UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_LOG:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:pollcount_1\ * 
              !Net_5
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:pollcount_1\ * 
              !\UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5
        );
        Output = \UART_LOG:BUART:rx_last\ (fanout=1)

    MacroCell: Name=wTFT_SDA, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !wTFT_SDA * !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_0\
            + !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\
            + !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_0\ * 
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              !\TFT_SPI:BSPIM:count_2\ * \TFT_SPI:BSPIM:count_1\ * 
              !\TFT_SPI:BSPIM:count_0\ * !\TFT_SPI:BSPIM:ld_ident\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
            + \TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:mosi_from_dp\
            + !\TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:mosi_from_dp\
        );
        Output = wTFT_SDA (fanout=2)

    MacroCell: Name=\TFT_SPI:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
            + !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:count_4\ * 
              !\TFT_SPI:BSPIM:count_3\ * !\TFT_SPI:BSPIM:count_2\ * 
              \TFT_SPI:BSPIM:count_1\ * !\TFT_SPI:BSPIM:count_0\ * 
              !\TFT_SPI:BSPIM:ld_ident\
            + !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_0\ * 
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              \TFT_SPI:BSPIM:count_2\ * !\TFT_SPI:BSPIM:count_1\ * 
              \TFT_SPI:BSPIM:count_0\ * !\TFT_SPI:BSPIM:tx_status_1\
        );
        Output = \TFT_SPI:BSPIM:state_2\ (fanout=12)

    MacroCell: Name=\TFT_SPI:BSPIM:state_1\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
            + !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_0\ * 
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              \TFT_SPI:BSPIM:count_2\ * !\TFT_SPI:BSPIM:count_1\ * 
              \TFT_SPI:BSPIM:count_0\ * !\TFT_SPI:BSPIM:tx_status_1\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_0\
            + \TFT_SPI:BSPIM:state_1\ * !\TFT_SPI:BSPIM:state_0\ * 
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              !\TFT_SPI:BSPIM:count_2\ * \TFT_SPI:BSPIM:count_1\ * 
              !\TFT_SPI:BSPIM:count_0\ * !\TFT_SPI:BSPIM:ld_ident\
        );
        Output = \TFT_SPI:BSPIM:state_1\ (fanout=12)

    MacroCell: Name=\TFT_SPI:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\
            + !\TFT_SPI:BSPIM:state_1\ * !\TFT_SPI:BSPIM:state_0\ * 
              !\TFT_SPI:BSPIM:tx_status_1\
        );
        Output = \TFT_SPI:BSPIM:state_0\ (fanout=12)

    MacroCell: Name=Net_115, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
            + !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * !Net_115
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * !Net_115
            + \TFT_SPI:BSPIM:state_1\ * \TFT_SPI:BSPIM:state_0\ * !Net_115
        );
        Output = Net_115 (fanout=1)

    MacroCell: Name=\TFT_SPI:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:count_4\ * 
              !\TFT_SPI:BSPIM:count_3\ * !\TFT_SPI:BSPIM:count_2\ * 
              !\TFT_SPI:BSPIM:count_1\ * !\TFT_SPI:BSPIM:count_0\ * 
              \TFT_SPI:BSPIM:load_cond\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:load_cond\
            + \TFT_SPI:BSPIM:state_1\ * !\TFT_SPI:BSPIM:count_4\ * 
              !\TFT_SPI:BSPIM:count_3\ * !\TFT_SPI:BSPIM:count_2\ * 
              !\TFT_SPI:BSPIM:count_1\ * !\TFT_SPI:BSPIM:count_0\ * 
              \TFT_SPI:BSPIM:load_cond\
            + \TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:count_4\ * 
              !\TFT_SPI:BSPIM:count_3\ * !\TFT_SPI:BSPIM:count_2\ * 
              !\TFT_SPI:BSPIM:count_1\ * !\TFT_SPI:BSPIM:count_0\ * 
              \TFT_SPI:BSPIM:load_cond\
        );
        Output = \TFT_SPI:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\TFT_SPI:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:ld_ident\
            + \TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * \TFT_SPI:BSPIM:ld_ident\
            + \TFT_SPI:BSPIM:state_1\ * !\TFT_SPI:BSPIM:state_0\ * 
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              !\TFT_SPI:BSPIM:count_2\ * \TFT_SPI:BSPIM:count_1\ * 
              !\TFT_SPI:BSPIM:count_0\ * \TFT_SPI:BSPIM:ld_ident\
        );
        Output = \TFT_SPI:BSPIM:ld_ident\ (fanout=4)

    MacroCell: Name=\TFT_SPI:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * \TFT_SPI:BSPIM:cnt_enable\
            + !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:cnt_enable\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\ * \TFT_SPI:BSPIM:cnt_enable\
            + \TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * \TFT_SPI:BSPIM:cnt_enable\
        );
        Output = \TFT_SPI:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=wTFT_SCL, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
            + \TFT_SPI:BSPIM:state_1\ * \TFT_SPI:BSPIM:state_0\ * wTFT_SCL
        );
        Output = wTFT_SCL (fanout=2)

    MacroCell: Name=\PWM_RED:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2605) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_RED:PWMUDB:control_7\
        );
        Output = \PWM_RED:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=Net_403, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2605) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_RED:PWMUDB:runmode_enable\ * \PWM_RED:PWMUDB:cmp1_less\
        );
        Output = Net_403 (fanout=1)

    MacroCell: Name=\PWM_YELLOW:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2605) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_YELLOW:PWMUDB:control_7\
        );
        Output = \PWM_YELLOW:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=Net_481, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2605) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_YELLOW:PWMUDB:runmode_enable\ * 
              \PWM_YELLOW:PWMUDB:cmp1_less\
        );
        Output = Net_481 (fanout=1)

    MacroCell: Name=\PWM_GREEN:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2605) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_GREEN:PWMUDB:control_7\
        );
        Output = \PWM_GREEN:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=Net_429, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2605) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_GREEN:PWMUDB:runmode_enable\ * 
              \PWM_GREEN:PWMUDB:cmp1_less\
        );
        Output = Net_429 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_LOG:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            cs_addr_2 => \UART_LOG:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_LOG:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_LOG:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_LOG:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_LOG:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_LOG:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            cs_addr_0 => \UART_LOG:BUART:counter_load_not\ ,
            ce0_reg => \UART_LOG:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_LOG:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_LOG:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            cs_addr_2 => \UART_LOG:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_LOG:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_LOG:BUART:rx_bitclk_enable\ ,
            route_si => \UART_LOG:BUART:rx_postpoll\ ,
            f0_load => \UART_LOG:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_LOG:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_LOG:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\TFT_SPI:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => \TFT_SPI:Net_276\ ,
            cs_addr_2 => \TFT_SPI:BSPIM:state_2\ ,
            cs_addr_1 => \TFT_SPI:BSPIM:state_1\ ,
            cs_addr_0 => \TFT_SPI:BSPIM:state_0\ ,
            f1_load => \TFT_SPI:BSPIM:load_rx_data\ ,
            so_comb => \TFT_SPI:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \TFT_SPI:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \TFT_SPI:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \TFT_SPI:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \TFT_SPI:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_RED:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_2605 ,
            cs_addr_2 => \PWM_RED:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_RED:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_RED:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_RED:PWMUDB:tc_i\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_YELLOW:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_2605 ,
            cs_addr_2 => \PWM_YELLOW:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_YELLOW:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_YELLOW:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_YELLOW:PWMUDB:tc_i\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_GREEN:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_2605 ,
            cs_addr_2 => \PWM_GREEN:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_GREEN:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_GREEN:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_GREEN:PWMUDB:tc_i\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_LOG:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            status_3 => \UART_LOG:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_LOG:BUART:tx_status_2\ ,
            status_1 => \UART_LOG:BUART:tx_fifo_empty\ ,
            status_0 => \UART_LOG:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_LOG:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            status_5 => \UART_LOG:BUART:rx_status_5\ ,
            status_4 => \UART_LOG:BUART:rx_status_4\ ,
            status_3 => \UART_LOG:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\TFT_SPI:BSPIM:TxStsReg\
        PORT MAP (
            clock => \TFT_SPI:Net_276\ ,
            status_4 => \TFT_SPI:BSPIM:tx_status_4\ ,
            status_3 => \TFT_SPI:BSPIM:load_rx_data\ ,
            status_2 => \TFT_SPI:BSPIM:tx_status_2\ ,
            status_1 => \TFT_SPI:BSPIM:tx_status_1\ ,
            status_0 => \TFT_SPI:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\TFT_SPI:BSPIM:RxStsReg\
        PORT MAP (
            clock => \TFT_SPI:Net_276\ ,
            status_6 => \TFT_SPI:BSPIM:rx_status_6\ ,
            status_5 => \TFT_SPI:BSPIM:rx_status_5\ ,
            status_4 => \TFT_SPI:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\SEVEN_reg:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_22 ,
            control_6 => Net_24 ,
            control_5 => Net_26 ,
            control_4 => Net_28 ,
            control_3 => Net_30 ,
            control_2 => Net_32 ,
            control_1 => Net_34 ,
            control_0 => Net_36 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\PWM_RED:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_2605 ,
            control_7 => \PWM_RED:PWMUDB:control_7\ ,
            control_6 => \PWM_RED:PWMUDB:control_6\ ,
            control_5 => \PWM_RED:PWMUDB:control_5\ ,
            control_4 => \PWM_RED:PWMUDB:control_4\ ,
            control_3 => \PWM_RED:PWMUDB:control_3\ ,
            control_2 => \PWM_RED:PWMUDB:control_2\ ,
            control_1 => \PWM_RED:PWMUDB:control_1\ ,
            control_0 => \PWM_RED:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_YELLOW:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_2605 ,
            control_7 => \PWM_YELLOW:PWMUDB:control_7\ ,
            control_6 => \PWM_YELLOW:PWMUDB:control_6\ ,
            control_5 => \PWM_YELLOW:PWMUDB:control_5\ ,
            control_4 => \PWM_YELLOW:PWMUDB:control_4\ ,
            control_3 => \PWM_YELLOW:PWMUDB:control_3\ ,
            control_2 => \PWM_YELLOW:PWMUDB:control_2\ ,
            control_1 => \PWM_YELLOW:PWMUDB:control_1\ ,
            control_0 => \PWM_YELLOW:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_GREEN:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_2605 ,
            control_7 => \PWM_GREEN:PWMUDB:control_7\ ,
            control_6 => \PWM_GREEN:PWMUDB:control_6\ ,
            control_5 => \PWM_GREEN:PWMUDB:control_5\ ,
            control_4 => \PWM_GREEN:PWMUDB:control_4\ ,
            control_3 => \PWM_GREEN:PWMUDB:control_3\ ,
            control_2 => \PWM_GREEN:PWMUDB:control_2\ ,
            control_1 => \PWM_GREEN:PWMUDB:control_1\ ,
            control_0 => \PWM_GREEN:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_LOG:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            load => \UART_LOG:BUART:rx_counter_load\ ,
            count_6 => \UART_LOG:BUART:rx_count_6\ ,
            count_5 => \UART_LOG:BUART:rx_count_5\ ,
            count_4 => \UART_LOG:BUART:rx_count_4\ ,
            count_3 => \UART_LOG:BUART:rx_count_3\ ,
            count_2 => \UART_LOG:BUART:rx_count_2\ ,
            count_1 => \UART_LOG:BUART:rx_count_1\ ,
            count_0 => \UART_LOG:BUART:rx_count_0\ ,
            tc => \UART_LOG:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\TFT_SPI:BSPIM:BitCounter\
        PORT MAP (
            clock => \TFT_SPI:Net_276\ ,
            enable => \TFT_SPI:BSPIM:cnt_enable\ ,
            count_6 => \TFT_SPI:BSPIM:count_6\ ,
            count_5 => \TFT_SPI:BSPIM:count_5\ ,
            count_4 => \TFT_SPI:BSPIM:count_4\ ,
            count_3 => \TFT_SPI:BSPIM:count_3\ ,
            count_2 => \TFT_SPI:BSPIM:count_2\ ,
            count_1 => \TFT_SPI:BSPIM:count_1\ ,
            count_0 => \TFT_SPI:BSPIM:count_0\ ,
            tc => \TFT_SPI:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_button
        PORT MAP (
            interrupt => Net_1108 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    4 :    4 :    8 : 50.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    1 :   31 :   32 :  3.13 %
IO                            :   22 :   26 :   48 : 45.83 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :   45 :  147 :  192 : 23.44 %
  Unique P-terms              :   84 :  300 :  384 : 21.88 %
  Total P-terms               :   98 :      :      :        
  Datapath Cells              :    7 :   17 :   24 : 29.17 %
  Status Cells                :    6 :   18 :   24 : 25.00 %
    StatusI Registers         :    4 :      :      :        
    Routed Count7 Load/Enable :    2 :      :      :        
  Control Cells               :    6 :   18 :   24 : 25.00 %
    Control Registers         :    4 :      :      :        
    Count7 Cells              :    2 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.112ms
Tech Mapping phase: Elapsed time ==> 0s.150ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_3@[IOP=(0)][IoId=(3)] : ButtonLeft(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : ButtonRight(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : GREEN_LED(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : RED_LED(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_0@[IOP=(1)][IoId=(0)] : SEVEN_A(0) (fixed)
IO_1@[IOP=(1)][IoId=(1)] : SEVEN_B(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : SEVEN_C(0) (fixed)
IO_3@[IOP=(1)][IoId=(3)] : SEVEN_D(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : SEVEN_DP(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : SEVEN_E(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : SEVEN_F(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : SEVEN_G(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : SEVEN_SELECT(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : TFT_CS(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : TFT_DC(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : TFT_LED(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : TFT_RES(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : TFT_SCL(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : TFT_SDA(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : YELLOW_LED(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.169ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.6 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   18 :   30 :   48 :  37.50%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.00
                   Pterms :            4.89
               Macrocells :            2.50
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.037ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         10 :      10.40 :       4.50
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * 
              !\UART_LOG:BUART:rx_state_3\ * \UART_LOG:BUART:rx_state_2\ * 
              !\UART_LOG:BUART:pollcount_1\ * !Net_5
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * 
              !\UART_LOG:BUART:rx_state_3\ * \UART_LOG:BUART:rx_state_2\ * 
              !\UART_LOG:BUART:pollcount_1\ * !\UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5
        );
        Output = \UART_LOG:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !Net_5 * \UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              Net_5 * !\UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\
            + !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\
        );
        Output = \UART_LOG:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_fifo_empty\ * \UART_LOG:BUART:tx_state_2\
        );
        Output = \UART_LOG:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        cs_addr_0 => \UART_LOG:BUART:counter_load_not\ ,
        ce0_reg => \UART_LOG:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_LOG:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\TFT_SPI:BSPIM:RxStsReg\
    PORT MAP (
        clock => \TFT_SPI:Net_276\ ,
        status_6 => \TFT_SPI:BSPIM:rx_status_6\ ,
        status_5 => \TFT_SPI:BSPIM:rx_status_5\ ,
        status_4 => \TFT_SPI:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\SEVEN_reg:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_22 ,
        control_6 => Net_24 ,
        control_5 => Net_26 ,
        control_4 => Net_28 ,
        control_3 => Net_30 ,
        control_2 => Net_32 ,
        control_1 => Net_34 ,
        control_0 => Net_36 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\TFT_SPI:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:count_4\ * 
              !\TFT_SPI:BSPIM:count_3\ * !\TFT_SPI:BSPIM:count_2\ * 
              !\TFT_SPI:BSPIM:count_1\ * !\TFT_SPI:BSPIM:count_0\ * 
              \TFT_SPI:BSPIM:load_cond\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:load_cond\
            + \TFT_SPI:BSPIM:state_1\ * !\TFT_SPI:BSPIM:count_4\ * 
              !\TFT_SPI:BSPIM:count_3\ * !\TFT_SPI:BSPIM:count_2\ * 
              !\TFT_SPI:BSPIM:count_1\ * !\TFT_SPI:BSPIM:count_0\ * 
              \TFT_SPI:BSPIM:load_cond\
            + \TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:count_4\ * 
              !\TFT_SPI:BSPIM:count_3\ * !\TFT_SPI:BSPIM:count_2\ * 
              !\TFT_SPI:BSPIM:count_1\ * !\TFT_SPI:BSPIM:count_0\ * 
              \TFT_SPI:BSPIM:load_cond\
        );
        Output = \TFT_SPI:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\TFT_SPI:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:ld_ident\
            + \TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * \TFT_SPI:BSPIM:ld_ident\
            + \TFT_SPI:BSPIM:state_1\ * !\TFT_SPI:BSPIM:state_0\ * 
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              !\TFT_SPI:BSPIM:count_2\ * \TFT_SPI:BSPIM:count_1\ * 
              !\TFT_SPI:BSPIM:count_0\ * \TFT_SPI:BSPIM:ld_ident\
        );
        Output = \TFT_SPI:BSPIM:ld_ident\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\TFT_SPI:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              !\TFT_SPI:BSPIM:count_2\ * !\TFT_SPI:BSPIM:count_1\ * 
              \TFT_SPI:BSPIM:count_0\ * \TFT_SPI:BSPIM:rx_status_4\
        );
        Output = \TFT_SPI:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !Net_5 * 
              \UART_LOG:BUART:rx_last\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:pollcount_1\ * 
              !Net_5
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:pollcount_1\ * 
              !\UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

count7cell: Name =\UART_LOG:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        load => \UART_LOG:BUART:rx_counter_load\ ,
        count_6 => \UART_LOG:BUART:rx_count_6\ ,
        count_5 => \UART_LOG:BUART:rx_count_5\ ,
        count_4 => \UART_LOG:BUART:rx_count_4\ ,
        count_3 => \UART_LOG:BUART:rx_count_3\ ,
        count_2 => \UART_LOG:BUART:rx_count_2\ ,
        count_1 => \UART_LOG:BUART:rx_count_1\ ,
        count_0 => \UART_LOG:BUART:rx_count_0\ ,
        tc => \UART_LOG:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=2, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !\UART_LOG:BUART:pollcount_1\ * Net_5 * 
              \UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              \UART_LOG:BUART:pollcount_1\ * !Net_5
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              \UART_LOG:BUART:pollcount_1\ * !\UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_LOG:BUART:pollcount_1\
            + Net_5 * \UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_LOG:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !\UART_LOG:BUART:rx_count_0\
        );
        Output = \UART_LOG:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_LOG:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        cs_addr_2 => \UART_LOG:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_LOG:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_LOG:BUART:rx_bitclk_enable\ ,
        route_si => \UART_LOG:BUART:rx_postpoll\ ,
        f0_load => \UART_LOG:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_LOG:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_LOG:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_LOG:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        status_3 => \UART_LOG:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_LOG:BUART:tx_status_2\ ,
        status_1 => \UART_LOG:BUART:tx_fifo_empty\ ,
        status_0 => \UART_LOG:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=wTFT_SDA, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !wTFT_SDA * !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_0\
            + !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\
            + !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_0\ * 
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              !\TFT_SPI:BSPIM:count_2\ * \TFT_SPI:BSPIM:count_1\ * 
              !\TFT_SPI:BSPIM:count_0\ * !\TFT_SPI:BSPIM:ld_ident\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
            + \TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:mosi_from_dp\
            + !\TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:mosi_from_dp\
        );
        Output = wTFT_SDA (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\TFT_SPI:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              !\TFT_SPI:BSPIM:count_2\ * !\TFT_SPI:BSPIM:count_1\ * 
              \TFT_SPI:BSPIM:count_0\
        );
        Output = \TFT_SPI:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\TFT_SPI:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
        );
        Output = \TFT_SPI:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\TFT_SPI:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\
        );
        Output = \TFT_SPI:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\TFT_SPI:BSPIM:state_1\, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
            + !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_0\ * 
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              \TFT_SPI:BSPIM:count_2\ * !\TFT_SPI:BSPIM:count_1\ * 
              \TFT_SPI:BSPIM:count_0\ * !\TFT_SPI:BSPIM:tx_status_1\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_0\
            + \TFT_SPI:BSPIM:state_1\ * !\TFT_SPI:BSPIM:state_0\ * 
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              !\TFT_SPI:BSPIM:count_2\ * \TFT_SPI:BSPIM:count_1\ * 
              !\TFT_SPI:BSPIM:count_0\ * !\TFT_SPI:BSPIM:ld_ident\
        );
        Output = \TFT_SPI:BSPIM:state_1\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\TFT_SPI:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
            + !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:count_4\ * 
              !\TFT_SPI:BSPIM:count_3\ * !\TFT_SPI:BSPIM:count_2\ * 
              \TFT_SPI:BSPIM:count_1\ * !\TFT_SPI:BSPIM:count_0\ * 
              !\TFT_SPI:BSPIM:ld_ident\
            + !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_0\ * 
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              \TFT_SPI:BSPIM:count_2\ * !\TFT_SPI:BSPIM:count_1\ * 
              \TFT_SPI:BSPIM:count_0\ * !\TFT_SPI:BSPIM:tx_status_1\
        );
        Output = \TFT_SPI:BSPIM:state_2\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\TFT_SPI:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\
            + !\TFT_SPI:BSPIM:state_1\ * !\TFT_SPI:BSPIM:state_0\ * 
              !\TFT_SPI:BSPIM:tx_status_1\
        );
        Output = \TFT_SPI:BSPIM:state_0\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\TFT_SPI:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => \TFT_SPI:Net_276\ ,
        cs_addr_2 => \TFT_SPI:BSPIM:state_2\ ,
        cs_addr_1 => \TFT_SPI:BSPIM:state_1\ ,
        cs_addr_0 => \TFT_SPI:BSPIM:state_0\ ,
        f1_load => \TFT_SPI:BSPIM:load_rx_data\ ,
        so_comb => \TFT_SPI:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \TFT_SPI:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \TFT_SPI:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \TFT_SPI:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \TFT_SPI:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\TFT_SPI:BSPIM:TxStsReg\
    PORT MAP (
        clock => \TFT_SPI:Net_276\ ,
        status_4 => \TFT_SPI:BSPIM:tx_status_4\ ,
        status_3 => \TFT_SPI:BSPIM:load_rx_data\ ,
        status_2 => \TFT_SPI:BSPIM:tx_status_2\ ,
        status_1 => \TFT_SPI:BSPIM:tx_status_1\ ,
        status_0 => \TFT_SPI:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              !\UART_LOG:BUART:tx_fifo_empty\
            + !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_fifo_empty\ * !\UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_fifo_empty\ * \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_0\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_9, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:txn\
        );
        Output = Net_9 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=1, #inputs=4, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\
        );
        Output = \UART_LOG:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_LOG:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_LOG:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        cs_addr_2 => \UART_LOG:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_LOG:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_LOG:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_LOG:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_LOG:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_LOG:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_RED:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_2605 ,
        control_7 => \PWM_RED:PWMUDB:control_7\ ,
        control_6 => \PWM_RED:PWMUDB:control_6\ ,
        control_5 => \PWM_RED:PWMUDB:control_5\ ,
        control_4 => \PWM_RED:PWMUDB:control_4\ ,
        control_3 => \PWM_RED:PWMUDB:control_3\ ,
        control_2 => \PWM_RED:PWMUDB:control_2\ ,
        control_1 => \PWM_RED:PWMUDB:control_1\ ,
        control_0 => \PWM_RED:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=3, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\ * \UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_0\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_LOG:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\
        );
        Output = \UART_LOG:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=2, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:txn\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_LOG:BUART:txn\ * \UART_LOG:BUART:tx_state_1\ * 
              !\UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:txn\ * \UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_shift_out\ * !\UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\ * !\UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_shift_out\ * !\UART_LOG:BUART:tx_state_2\ * 
              !\UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_LOG:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_YELLOW:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_2605 ,
        cs_addr_2 => \PWM_YELLOW:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_YELLOW:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_YELLOW:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_YELLOW:PWMUDB:tc_i\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_YELLOW:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_2605 ,
        control_7 => \PWM_YELLOW:PWMUDB:control_7\ ,
        control_6 => \PWM_YELLOW:PWMUDB:control_6\ ,
        control_5 => \PWM_YELLOW:PWMUDB:control_5\ ,
        control_4 => \PWM_YELLOW:PWMUDB:control_4\ ,
        control_3 => \PWM_YELLOW:PWMUDB:control_3\ ,
        control_2 => \PWM_YELLOW:PWMUDB:control_2\ ,
        control_1 => \PWM_YELLOW:PWMUDB:control_1\ ,
        control_0 => \PWM_YELLOW:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_fifo_notfull\
        );
        Output = \UART_LOG:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

count7cell: Name =\TFT_SPI:BSPIM:BitCounter\
    PORT MAP (
        clock => \TFT_SPI:Net_276\ ,
        enable => \TFT_SPI:BSPIM:cnt_enable\ ,
        count_6 => \TFT_SPI:BSPIM:count_6\ ,
        count_5 => \TFT_SPI:BSPIM:count_5\ ,
        count_4 => \TFT_SPI:BSPIM:count_4\ ,
        count_3 => \TFT_SPI:BSPIM:count_3\ ,
        count_2 => \TFT_SPI:BSPIM:count_2\ ,
        count_1 => \TFT_SPI:BSPIM:count_1\ ,
        count_0 => \TFT_SPI:BSPIM:count_0\ ,
        tc => \TFT_SPI:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=3, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=wTFT_SCL, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
            + \TFT_SPI:BSPIM:state_1\ * \TFT_SPI:BSPIM:state_0\ * wTFT_SCL
        );
        Output = wTFT_SCL (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_LOG:BUART:rx_fifonotempty\ * 
              \UART_LOG:BUART:rx_state_stop1_reg\
        );
        Output = \UART_LOG:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_115, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
            + !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * !Net_115
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * !Net_115
            + \TFT_SPI:BSPIM:state_1\ * \TFT_SPI:BSPIM:state_0\ * !Net_115
        );
        Output = Net_115 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_LOG:BUART:rx_load_fifo\ * \UART_LOG:BUART:rx_fifofull\
        );
        Output = \UART_LOG:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\TFT_SPI:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * \TFT_SPI:BSPIM:cnt_enable\
            + !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:cnt_enable\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\ * \TFT_SPI:BSPIM:cnt_enable\
            + \TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * \TFT_SPI:BSPIM:cnt_enable\
        );
        Output = \TFT_SPI:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_RED:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_2605 ,
        cs_addr_2 => \PWM_RED:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_RED:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_RED:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_RED:PWMUDB:tc_i\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_LOG:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        status_5 => \UART_LOG:BUART:rx_status_5\ ,
        status_4 => \UART_LOG:BUART:rx_status_4\ ,
        status_3 => \UART_LOG:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_481, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2605) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_YELLOW:PWMUDB:runmode_enable\ * 
              \PWM_YELLOW:PWMUDB:cmp1_less\
        );
        Output = Net_481 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_YELLOW:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2605) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_YELLOW:PWMUDB:control_7\
        );
        Output = \PWM_YELLOW:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_403, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2605) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_RED:PWMUDB:runmode_enable\ * \PWM_RED:PWMUDB:cmp1_less\
        );
        Output = Net_403 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_429, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2605) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_GREEN:PWMUDB:runmode_enable\ * 
              \PWM_GREEN:PWMUDB:cmp1_less\
        );
        Output = Net_429 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_GREEN:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2605) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_GREEN:PWMUDB:control_7\
        );
        Output = \PWM_GREEN:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_RED:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2605) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_RED:PWMUDB:control_7\
        );
        Output = \PWM_RED:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_1108, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_1110 * !Net_1105
        );
        Output = Net_1108 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_GREEN:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_2605 ,
        cs_addr_2 => \PWM_GREEN:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_GREEN:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_GREEN:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_GREEN:PWMUDB:tc_i\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_GREEN:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_2605 ,
        control_7 => \PWM_GREEN:PWMUDB:control_7\ ,
        control_6 => \PWM_GREEN:PWMUDB:control_6\ ,
        control_5 => \PWM_GREEN:PWMUDB:control_5\ ,
        control_4 => \PWM_GREEN:PWMUDB:control_4\ ,
        control_3 => \PWM_GREEN:PWMUDB:control_3\ ,
        control_2 => \PWM_GREEN:PWMUDB:control_2\ ,
        control_1 => \PWM_GREEN:PWMUDB:control_1\ ,
        control_0 => \PWM_GREEN:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =isr_button
        PORT MAP (
            interrupt => Net_1108 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=3]: 
Pin : Name = ButtonLeft(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ButtonLeft(0)__PA ,
        fb => Net_1105 ,
        pad => ButtonLeft(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = ButtonRight(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ButtonRight(0)__PA ,
        fb => Net_1110 ,
        pad => ButtonRight(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = RED_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RED_LED(0)__PA ,
        pin_input => Net_403 ,
        pad => RED_LED(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = GREEN_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GREEN_LED(0)__PA ,
        pin_input => Net_429 ,
        pad => GREEN_LED(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = SEVEN_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_A(0)__PA ,
        pin_input => Net_22 ,
        pad => SEVEN_A(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SEVEN_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_B(0)__PA ,
        pin_input => Net_24 ,
        pad => SEVEN_B(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = SEVEN_C(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_C(0)__PA ,
        pin_input => Net_26 ,
        pad => SEVEN_C(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SEVEN_D(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_D(0)__PA ,
        pin_input => Net_28 ,
        pad => SEVEN_D(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SEVEN_E(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_E(0)__PA ,
        pin_input => Net_30 ,
        pad => SEVEN_E(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SEVEN_F(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_F(0)__PA ,
        pin_input => Net_32 ,
        pad => SEVEN_F(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = SEVEN_G(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_G(0)__PA ,
        pin_input => Net_34 ,
        pad => SEVEN_G(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SEVEN_DP(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_DP(0)__PA ,
        pin_input => Net_36 ,
        pad => SEVEN_DP(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = YELLOW_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => YELLOW_LED(0)__PA ,
        pin_input => Net_481 ,
        pad => YELLOW_LED(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=3]: 
Pin : Name = TFT_CS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TFT_CS(0)__PA ,
        pad => TFT_CS(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = TFT_RES(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TFT_RES(0)__PA ,
        pad => TFT_RES(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SEVEN_SELECT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_SELECT(0)__PA ,
        pad => SEVEN_SELECT(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=2]: 
Pin : Name = TFT_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TFT_LED(0)__PA ,
        pin_input => wTFT_LED ,
        pad => TFT_LED(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = TFT_DC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TFT_DC(0)__PA ,
        pad => TFT_DC(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = TFT_SCL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TFT_SCL(0)__PA ,
        pin_input => wTFT_SCL ,
        pad => TFT_SCL(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = TFT_SDA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TFT_SDA(0)__PA ,
        pin_input => wTFT_SDA ,
        pad => TFT_SDA(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_5 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_9 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \TFT_SPI:Net_276\ ,
            dclk_0 => \TFT_SPI:Net_276_local\ ,
            dclk_glb_1 => Net_2605 ,
            dclk_1 => Net_2605_local ,
            dclk_glb_2 => \UART_LOG:Net_9\ ,
            dclk_2 => \UART_LOG:Net_9_local\ ,
            dclk_glb_3 => Net_134 ,
            dclk_3 => Net_134_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\TFT_BackLight:PWMHW\
        PORT MAP (
            clock => Net_134 ,
            enable => __ONE__ ,
            tc => \TFT_BackLight:Net_63\ ,
            cmp => wTFT_LED ,
            irq => \TFT_BackLight:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                 | 
Port | Pin | Fixed |      Type |       Drive Mode |            Name | Connections
-----+-----+-------+-----------+------------------+-----------------+-------------
   0 |   3 |     * |      NONE |     HI_Z_DIGITAL |   ButtonLeft(0) | FB(Net_1105)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |  ButtonRight(0) | FB(Net_1110)
     |   6 |     * |      NONE |         CMOS_OUT |      RED_LED(0) | In(Net_403)
     |   7 |     * |      NONE |         CMOS_OUT |    GREEN_LED(0) | In(Net_429)
-----+-----+-------+-----------+------------------+-----------------+-------------
   1 |   0 |     * |      NONE |         CMOS_OUT |      SEVEN_A(0) | In(Net_22)
     |   1 |     * |      NONE |         CMOS_OUT |      SEVEN_B(0) | In(Net_24)
     |   2 |     * |      NONE |         CMOS_OUT |      SEVEN_C(0) | In(Net_26)
     |   3 |     * |      NONE |         CMOS_OUT |      SEVEN_D(0) | In(Net_28)
     |   4 |     * |      NONE |         CMOS_OUT |      SEVEN_E(0) | In(Net_30)
     |   5 |     * |      NONE |         CMOS_OUT |      SEVEN_F(0) | In(Net_32)
     |   6 |     * |      NONE |         CMOS_OUT |      SEVEN_G(0) | In(Net_34)
     |   7 |     * |      NONE |         CMOS_OUT |     SEVEN_DP(0) | In(Net_36)
-----+-----+-------+-----------+------------------+-----------------+-------------
   2 |   0 |     * |      NONE |         CMOS_OUT |   YELLOW_LED(0) | In(Net_481)
-----+-----+-------+-----------+------------------+-----------------+-------------
   3 |   3 |     * |      NONE |         CMOS_OUT |       TFT_CS(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |      TFT_RES(0) | 
     |   5 |     * |      NONE |         CMOS_OUT | SEVEN_SELECT(0) | 
-----+-----+-------+-----------+------------------+-----------------+-------------
  12 |   2 |     * |      NONE |         CMOS_OUT |      TFT_LED(0) | In(wTFT_LED)
     |   3 |     * |      NONE |         CMOS_OUT |       TFT_DC(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |      TFT_SCL(0) | In(wTFT_SCL)
     |   5 |     * |      NONE |         CMOS_OUT |      TFT_SDA(0) | In(wTFT_SDA)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |         Rx_1(0) | FB(Net_5)
     |   7 |     * |      NONE |         CMOS_OUT |         Tx_1(0) | In(Net_9)
----------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.033ms
Digital Placement phase: Elapsed time ==> 0s.787ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\H_Da Softwares & Projects\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "ReactionGame_r.vh2" --pcf-path "ReactionGame.pco" --des-name "ReactionGame" --dsf-path "ReactionGame.dsf" --sdc-path "ReactionGame.sdc" --lib-path "ReactionGame_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.233ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.080ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.025ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in ReactionGame_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.241ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.212ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 3s.105ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 3s.106ms
API generation phase: Elapsed time ==> 1s.310ms
Dependency generation phase: Elapsed time ==> 0s.009ms
Cleanup phase: Elapsed time ==> 0s.001ms
