{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1670496460866 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1670496460866 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 08 11:47:40 2022 " "Processing started: Thu Dec 08 11:47:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1670496460866 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1670496460866 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off code_lock -c code_lock " "Command: quartus_map --read_settings_files=on --write_settings_files=off code_lock -c code_lock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1670496460866 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1670496461106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_gates_tester.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_gates_tester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_gates_tester-my_gates_tester_impli " "Found design unit 1: my_gates_tester-my_gates_tester_impli" {  } { { "my_gates_tester.vhd" "" { Text "D:/github/DSD/ex9/code_lock_template_restored/my_gates_tester.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670496461466 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_gates_tester " "Found entity 1: my_gates_tester" {  } { { "my_gates_tester.vhd" "" { Text "D:/github/DSD/ex9/code_lock_template_restored/my_gates_tester.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670496461466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670496461466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates_pack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file gates_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gates_pack " "Found design unit 1: gates_pack" {  } { { "gates_pack.vhd" "" { Text "D:/github/DSD/ex9/code_lock_template_restored/gates_pack.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670496461466 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 gates_pack-body " "Found design unit 2: gates_pack-body" {  } { { "gates_pack.vhd" "" { Text "D:/github/DSD/ex9/code_lock_template_restored/gates_pack.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670496461466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670496461466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_gates.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_gates.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_gates-my_gates_impli " "Found design unit 1: my_gates-my_gates_impli" {  } { { "my_gates.vhd" "" { Text "D:/github/DSD/ex9/code_lock_template_restored/my_gates.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670496461476 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_gates " "Found entity 1: my_gates" {  } { { "my_gates.vhd" "" { Text "D:/github/DSD/ex9/code_lock_template_restored/my_gates.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670496461476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670496461476 ""}
{ "Error" "EVRFX_VHDL_OBJECT_OF_MODE_IN_CANNOT_BE_UPDATED" "LEDR my_gates_tester.vhd(17) " "VHDL error at my_gates_tester.vhd(17): can't update value of interface object \"LEDR\" of mode IN" {  } { { "my_gates_tester.vhd" "" { Text "D:/github/DSD/ex9/code_lock_template_restored/my_gates_tester.vhd" 17 0 0 } }  } 0 10599 "VHDL error at %2!s!: can't update value of interface object \"%1!s!\" of mode IN" 0 0 "Quartus II" 0 -1 1670496461482 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4628 " "Peak virtual memory: 4628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1670496461561 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 08 11:47:41 2022 " "Processing ended: Thu Dec 08 11:47:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1670496461561 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1670496461561 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1670496461561 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1670496461561 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus II Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1670496462147 ""}
