WARNING: [v++ 60-2507] Dispatch failed to load the system diagram library librdi_system_diagram. Diagrams will not be produced.
  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Scheduler_FSM_simplified/scheduler_hls 
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Scheduler_FSM_simplified/scheduler_hls/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component '/home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Scheduler_FSM_simplified/scheduler_hls'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Scheduler_FSM_simplified/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.hpp' from /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Scheduler_FSM_simplified/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file '/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.hpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp' from /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Scheduler_FSM_simplified/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file '/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/C_testbenches/Scheduler_tb_minimal.cpp' from /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Scheduler_FSM_simplified/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file '/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/C_testbenches/Scheduler_tb_minimal.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=scheduler_hls' from /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Scheduler_FSM_simplified/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Scheduler_FSM_simplified/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xck26-sfvc784-2LV-c' from /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Scheduler_FSM_simplified/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Scheduler_FSM_simplified/hls_config.cfg(11)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Scheduler_FSM_simplified/hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Scheduler_FSM_simplified/scheduler_hls/vitis-comp.json
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 2.28 seconds. CPU system time: 0.53 seconds. Elapsed time: 2.83 seconds; current allocated memory: 445.109 MB.
INFO: [HLS 200-10] Analyzing design file '/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'wl_ready' (/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:29:10)
WARNING: [HLS 207-5292] unused parameter 'dma_done' (/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:35:10)
WARNING: [HLS 207-5292] unused parameter 'requant_ready' (/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:42:10)
WARNING: [HLS 207-5292] unused parameter 'requant_done' (/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:43:10)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.21 seconds. CPU system time: 0.38 seconds. Elapsed time: 0.75 seconds; current allocated memory: 447.023 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 314 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Scheduler_FSM_simplified/scheduler_hls/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 468 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Scheduler_FSM_simplified/scheduler_hls/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 455 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Scheduler_FSM_simplified/scheduler_hls/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 443 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Scheduler_FSM_simplified/scheduler_hls/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 443 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Scheduler_FSM_simplified/scheduler_hls/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 435 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Scheduler_FSM_simplified/scheduler_hls/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 435 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Scheduler_FSM_simplified/scheduler_hls/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 975 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Scheduler_FSM_simplified/scheduler_hls/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 397 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Scheduler_FSM_simplified/scheduler_hls/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 348 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Scheduler_FSM_simplified/scheduler_hls/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 272 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Scheduler_FSM_simplified/scheduler_hls/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 272 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Scheduler_FSM_simplified/scheduler_hls/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 272 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Scheduler_FSM_simplified/scheduler_hls/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 272 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Scheduler_FSM_simplified/scheduler_hls/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 332 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Scheduler_FSM_simplified/scheduler_hls/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 333 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Scheduler_FSM_simplified/scheduler_hls/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_346_1' (/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:346:23) in function 'scheduler_hls' completely with a factor of 8 (/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:67:0)
INFO: [HLS 214-241] Aggregating bram variable 'DBG_head_ctx' with compact=bit mode in 46-bits (/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:67:0)
INFO: [HLS 214-241] Aggregating scalar variable 'DBG_head_res' with compact=bit mode in 140-bits (/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:67:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.57 seconds. CPU system time: 0.51 seconds. Elapsed time: 6.69 seconds; current allocated memory: 448.566 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 448.566 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 448.824 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 448.977 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 471.355 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 463.352 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'scheduler_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scheduler_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 463.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 463.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scheduler_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'scheduler_hls/cntrl_start' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'scheduler_hls/cntrl_reset_n' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'scheduler_hls/cntrl_layer_idx' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'scheduler_hls/cntrl_busy' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'scheduler_hls/cntrl_start_out' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'scheduler_hls/axis_in_valid' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'scheduler_hls/axis_in_last' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'scheduler_hls/axis_in_ready' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'scheduler_hls/wl_ready' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'scheduler_hls/wl_start' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'scheduler_hls/wl_addr_sel' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'scheduler_hls/wl_layer' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'scheduler_hls/wl_head' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'scheduler_hls/wl_tile' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'scheduler_hls/dma_done' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'scheduler_hls/compute_ready' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'scheduler_hls/compute_done' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'scheduler_hls/requant_ready' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'scheduler_hls/requant_done' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'scheduler_hls/compute_start' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'scheduler_hls/compute_op' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'scheduler_hls/requant_start' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'scheduler_hls/requant_op' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'scheduler_hls/stream_ready' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'scheduler_hls/stream_start' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'scheduler_hls/stream_done' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'scheduler_hls/done' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'scheduler_hls/STATE' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'scheduler_hls/DBG_head_res' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'scheduler_hls/DBG_head_ctx' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'scheduler_hls' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'ffn_started' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'st' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer_idx' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'attn_started' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'concat_started' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'outproj_started' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'resid0_started' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ln0_started' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ffn_stage' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'resid1_started' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ln1_started' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'stream_started' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'scheduler_hls/wl_ready' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scheduler_hls/dma_done' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scheduler_hls/requant_ready' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'scheduler_hls/requant_done' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'scheduler_hls'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 465.691 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 474.324 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.44 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.51 seconds; current allocated memory: 476.922 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for scheduler_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for scheduler_hls.
INFO: [HLS 200-789] **** Estimated Fmax: 362.26 MHz
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1.57 seconds. Total elapsed time: 11.39 seconds; peak allocated memory: 476.922 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 15s
