Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sat Mar  2 23:04:22 2024
| Host         : kobal running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_control_sets -verbose -file risc_control_sets_placed.rpt
| Design       : risc
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    21 |
|    Minimum number of control sets                        |    21 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    21 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    17 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            7 |
| No           | No                    | Yes                    |              32 |            9 |
| No           | Yes                   | No                     |              32 |            9 |
| Yes          | No                    | No                     |              32 |           24 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             320 |          238 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+-------------------------------------+--------------------+------------------+----------------+--------------+
|         Clock Signal         |            Enable Signal            |  Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------+-------------------------------------+--------------------+------------------+----------------+--------------+
|  top_inst/pc/pc_reg_reg[4]_3 |                                     |                    |                1 |              1 |         1.00 |
|  top_inst/pc/pc_reg_reg[0]_2 |                                     |                    |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG               |                                     |                    |                1 |              1 |         1.00 |
|  top_inst/pc/E[0]            |                                     |                    |                4 |              8 |         2.00 |
|  wire_clk_BUFG               | top_inst/pc/pc_reg_reg[2]_2[0]      | reset_IBUF         |               23 |             32 |         1.39 |
|  clk_IBUF_BUFG               |                                     | clkDiv/reg_clk_div |                9 |             32 |         3.56 |
|  wire_clk_BUFG               | top_inst/pc/pc_reg_reg[1]_3[0]      | reset_IBUF         |               21 |             32 |         1.52 |
|  wire_clk_BUFG               | top_inst/pc/pc_reg_reg[1]_2[0]      | reset_IBUF         |               25 |             32 |         1.28 |
|  wire_clk_BUFG               | top_inst/pc/pc_reg_reg[1]_1[0]      | reset_IBUF         |               24 |             32 |         1.33 |
|  wire_clk_BUFG               | top_inst/pc/pc_reg_reg[4]_7[0]      | reset_IBUF         |               24 |             32 |         1.33 |
|  wire_clk_BUFG               | top_inst/pc/pc_reg_reg[4]_4[0]      |                    |               24 |             32 |         1.33 |
|  wire_clk_BUFG               |                                     | reset_IBUF         |                9 |             32 |         3.56 |
|  wire_clk_BUFG               | top_inst/pc/pc_reg_reg[2]_1[0]      | reset_IBUF         |               25 |             32 |         1.28 |
|  wire_clk_BUFG               | top_inst/pc/pc_reg_reg[0]_5[0]      | reset_IBUF         |               25 |             32 |         1.28 |
|  wire_clk_BUFG               | top_inst/pc/pc_reg_reg[0]_4[0]      | reset_IBUF         |               25 |             32 |         1.28 |
|  wire_clk_BUFG               | top_inst/pc/pc_reg_reg[0]_3[0]      | reset_IBUF         |               24 |             32 |         1.33 |
|  wire_clk_BUFG               | top_inst/pc/pc_reg_reg[1]_0[0]      | reset_IBUF         |               22 |             32 |         1.45 |
|  wire_clk_BUFG               | top_inst/controller/MemRW_reg_reg_0 |                    |               32 |            128 |         4.00 |
|  wire_clk_BUFG               | top_inst/controller/MemRW_reg_reg_3 |                    |               32 |            128 |         4.00 |
|  wire_clk_BUFG               | top_inst/controller/MemRW_reg_reg_2 |                    |               32 |            128 |         4.00 |
|  wire_clk_BUFG               | top_inst/controller/MemRW_reg_reg_1 |                    |               32 |            128 |         4.00 |
+------------------------------+-------------------------------------+--------------------+------------------+----------------+--------------+


