


ARM Macro Assembler    Page 1 


    1 00000000         #line   1                "../../../../platform/startup/M
KL03Z4/arm/startup_MKL03Z4.s"
    1 00000000         ; * ----------------------------------------------------
                       -----------------------------------
    2 00000000         ; *  @file:    startup_MKL03Z4.s
    3 00000000         ; *  @purpose: CMSIS Cortex-M0P Core Device Startup File
                       
    4 00000000         ; *            MKL03Z4
    5 00000000         ; *  @version: 1.3
    6 00000000         ; *  @date:    2014-6-27
    7 00000000         ; *  @build:   b140630
    8 00000000         ; * ----------------------------------------------------
                       -----------------------------------
    9 00000000         ; *
   10 00000000         ; * Copyright (c) 1997 - 2014 , Freescale Semiconductor,
                        Inc.
   11 00000000         ; * All rights reserved.
   12 00000000         ; *
   13 00000000         ; * Redistribution and use in source and binary forms, w
                       ith or without modification,
   14 00000000         ; * are permitted provided that the following conditions
                        are met:
   15 00000000         ; *
   16 00000000         ; * o Redistributions of source code must retain the abo
                       ve copyright notice, this list
   17 00000000         ; *   of conditions and the following disclaimer.
   18 00000000         ; *
   19 00000000         ; * o Redistributions in binary form must reproduce the 
                       above copyright notice, this
   20 00000000         ; *   list of conditions and the following disclaimer in
                        the documentation and/or
   21 00000000         ; *   other materials provided with the distribution.
   22 00000000         ; *
   23 00000000         ; * o Neither the name of Freescale Semiconductor, Inc. 
                       nor the names of its
   24 00000000         ; *   contributors may be used to endorse or promote pro
                       ducts derived from this
   25 00000000         ; *   software without specific prior written permission
                       .
   26 00000000         ; *
   27 00000000         ; * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS A
                       ND CONTRIBUTORS "AS IS" AND
   28 00000000         ; * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NO
                       T LIMITED TO, THE IMPLIED
   29 00000000         ; * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PART
                       ICULAR PURPOSE ARE
   30 00000000         ; * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER O
                       R CONTRIBUTORS BE LIABLE FOR
   31 00000000         ; * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY
                       , OR CONSEQUENTIAL DAMAGES
   32 00000000         ; * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBST
                       ITUTE GOODS OR SERVICES;
   33 00000000         ; * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPT
                       ION) HOWEVER CAUSED AND ON
   34 00000000         ; * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
                        LIABILITY, OR TORT
   35 00000000         ; * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY W
                       AY OUT OF THE USE OF THIS
   36 00000000         ; * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH



ARM Macro Assembler    Page 2 


                        DAMAGE.
   37 00000000         ; *
   38 00000000         ; *------- <<< Use Configuration Wizard in Context Menu 
                       >>> ------------------
   39 00000000         ; *
   40 00000000         ; ******************************************************
                       ***********************/
   41 00000000         
   42 00000000         
   43 00000000                 PRESERVE8
   44 00000000                 THUMB
   45 00000000         
   46 00000000         
   47 00000000         ; Vector Table Mapped to Address 0 at Reset
   48 00000000         
   49 00000000                 AREA             RESET, DATA, READONLY
   50 00000000                 EXPORT           __Vectors
   51 00000000                 EXPORT           __Vectors_End
   52 00000000                 EXPORT           __Vectors_Size
   53 00000000                 IMPORT           |Image$$ARM_LIB_STACK$$ZI$$Limi
t|
   54 00000000         
   55 00000000 00000000 
                       __Vectors
                               DCD              |Image$$ARM_LIB_STACK$$ZI$$Limi
t| 
                                                            ; Top of Stack
   56 00000004 00000000        DCD              Reset_Handler ; Reset Handler
   57 00000008 00000000        DCD              NMI_Handler ;NMI Handler
   58 0000000C 00000000        DCD              HardFault_Handler 
                                                            ;Hard Fault Handler
                                                            
   59 00000010 00000000        DCD              0           ;Reserved
   60 00000014 00000000        DCD              0           ;Reserved
   61 00000018 00000000        DCD              0           ;Reserved
   62 0000001C 00000000        DCD              0           ;Reserved
   63 00000020 00000000        DCD              0           ;Reserved
   64 00000024 00000000        DCD              0           ;Reserved
   65 00000028 00000000        DCD              0           ;Reserved
   66 0000002C 00000000        DCD              SVC_Handler ;SVCall Handler
   67 00000030 00000000        DCD              0           ;Reserved
   68 00000034 00000000        DCD              0           ;Reserved
   69 00000038 00000000        DCD              PendSV_Handler ;PendSV Handler
   70 0000003C 00000000        DCD              SysTick_Handler 
                                                            ;SysTick Handler
   71 00000040         
   72 00000040         ;External Interrupts
   73 00000040 00000000        DCD              Reserved16_IRQHandler 
                                                            ;Reserved interrupt
                                                            
   74 00000044 00000000        DCD              Reserved17_IRQHandler 
                                                            ;Reserved interrupt
                                                            
   75 00000048 00000000        DCD              Reserved18_IRQHandler 
                                                            ;Reserved interrupt
                                                            
   76 0000004C 00000000        DCD              Reserved19_IRQHandler 
                                                            ;Reserved interrupt
                                                            



ARM Macro Assembler    Page 3 


   77 00000050 00000000        DCD              Reserved20_IRQHandler 
                                                            ;Reserved interrupt
                                                            
   78 00000054 00000000        DCD              FTFA_IRQHandler ;Command comple
                                                            te and read collisi
                                                            on
   79 00000058 00000000        DCD              PMC_IRQHandler ;Low-voltage det
                                                            ect, low-voltage wa
                                                            rning
   80 0000005C 00000000        DCD              LLWU_IRQHandler 
                                                            ;Low leakage wakeup
                                                            
   81 00000060 00000000        DCD              I2C0_IRQHandler ;I2C0 interrupt
                                                            
   82 00000064 00000000        DCD              Reserved25_IRQHandler 
                                                            ;Reserved interrupt
                                                            
   83 00000068 00000000        DCD              SPI0_IRQHandler ;SPI0 single in
                                                            terrupt vector for 
                                                            all sources
   84 0000006C 00000000        DCD              Reserved27_IRQHandler 
                                                            ;Reserved interrupt
                                                            
   85 00000070 00000000        DCD              LPUART0_IRQHandler ;LPUART0 sta
                                                            tus and error
   86 00000074 00000000        DCD              Reserved29_IRQHandler 
                                                            ;Reserved interrupt
                                                            
   87 00000078 00000000        DCD              Reserved30_IRQHandler 
                                                            ;Reserved interrupt
                                                            
   88 0000007C 00000000        DCD              ADC0_IRQHandler ;ADC0 interrupt
                                                            
   89 00000080 00000000        DCD              CMP0_IRQHandler ;CMP0 interrupt
                                                            
   90 00000084 00000000        DCD              TPM0_IRQHandler ;TPM0 single in
                                                            terrupt vector for 
                                                            all sources
   91 00000088 00000000        DCD              TPM1_IRQHandler ;TPM1 single in
                                                            terrupt vector for 
                                                            all sources
   92 0000008C 00000000        DCD              Reserved35_IRQHandler 
                                                            ;Reserved interrupt
                                                            
   93 00000090 00000000        DCD              RTC_IRQHandler ;RTC alarm
   94 00000094 00000000        DCD              RTC_Seconds_IRQHandler 
                                                            ;RTC seconds
   95 00000098 00000000        DCD              Reserved38_IRQHandler 
                                                            ;Reserved interrupt
                                                            
   96 0000009C 00000000        DCD              Reserved39_IRQHandler 
                                                            ;Reserved interrupt
                                                            
   97 000000A0 00000000        DCD              Reserved40_IRQHandler 
                                                            ;Reserved interrupt
                                                            
   98 000000A4 00000000        DCD              Reserved41_IRQHandler 
                                                            ;Reserved interrupt
                                                            



ARM Macro Assembler    Page 4 


   99 000000A8 00000000        DCD              Reserved42_IRQHandler 
                                                            ;Reserved interrupt
                                                            
  100 000000AC 00000000        DCD              Reserved43_IRQHandler 
                                                            ;Reserved interrupt
                                                            
  101 000000B0 00000000        DCD              LPTMR0_IRQHandler 
                                                            ;LPTMR0 interrupt
  102 000000B4 00000000        DCD              Reserved45_IRQHandler 
                                                            ;Reserved interrupt
                                                            
  103 000000B8 00000000        DCD              PORTA_IRQHandler 
                                                            ;PORTA Pin detect
  104 000000BC 00000000        DCD              PORTB_IRQHandler 
                                                            ;PORTB Pin detect
  105 000000C0         __Vectors_End
  106 000000C0         
  107 000000C0 000000C0 
                       __Vectors_Size
                               EQU              __Vectors_End - __Vectors
  108 000000C0         
  109 000000C0         ; <h> Flash Configuration
  110 000000C0         ;   <i> 16-byte flash configuration field that stores de
                       fault protection settings (loaded on reset)
  111 000000C0         ;   <i> and security information that allows the MCU to 
                       restrict access to the FTFL module.
  112 000000C0         ;   <h> Backdoor Comparison Key
  113 000000C0         ;     <o0>  Backdoor Comparison Key 0.  <0x0-0xFF:2>
  114 000000C0         ;     <o1>  Backdoor Comparison Key 1.  <0x0-0xFF:2>
  115 000000C0         ;     <o2>  Backdoor Comparison Key 2.  <0x0-0xFF:2>
  116 000000C0         ;     <o3>  Backdoor Comparison Key 3.  <0x0-0xFF:2>
  117 000000C0         ;     <o4>  Backdoor Comparison Key 4.  <0x0-0xFF:2>
  118 000000C0         ;     <o5>  Backdoor Comparison Key 5.  <0x0-0xFF:2>
  119 000000C0         ;     <o6>  Backdoor Comparison Key 6.  <0x0-0xFF:2>
  120 000000C0         ;     <o7>  Backdoor Comparison Key 7.  <0x0-0xFF:2>
  121 000000C0 000000FF 
                       BackDoorK0
                               EQU              0xFF
  122 000000C0 000000FF 
                       BackDoorK1
                               EQU              0xFF
  123 000000C0 000000FF 
                       BackDoorK2
                               EQU              0xFF
  124 000000C0 000000FF 
                       BackDoorK3
                               EQU              0xFF
  125 000000C0 000000FF 
                       BackDoorK4
                               EQU              0xFF
  126 000000C0 000000FF 
                       BackDoorK5
                               EQU              0xFF
  127 000000C0 000000FF 
                       BackDoorK6
                               EQU              0xFF
  128 000000C0 000000FF 
                       BackDoorK7
                               EQU              0xFF



ARM Macro Assembler    Page 5 


  129 000000C0         ;   </h>
  130 000000C0         ;   <h> Program flash protection bytes (FPROT)
  131 000000C0         ;     <i> Each program flash region can be protected fro
                       m program and erase operation by setting the associated 
                       PROT bit.
  132 000000C0         ;     <i> Each bit protects a 1/32 region of the program
                        flash memory.
  133 000000C0         ;     <h> FPROT0
  134 000000C0         ;       <i> Program Flash Region Protect Register 0
  135 000000C0         ;       <i> 1/32 - 8/32 region
  136 000000C0         ;       <o.0>   FPROT0.0
  137 000000C0         ;       <o.1>   FPROT0.1
  138 000000C0         ;       <o.2>   FPROT0.2
  139 000000C0         ;       <o.3>   FPROT0.3
  140 000000C0         ;       <o.4>   FPROT0.4
  141 000000C0         ;       <o.5>   FPROT0.5
  142 000000C0         ;       <o.6>   FPROT0.6
  143 000000C0         ;       <o.7>   FPROT0.7
  144 000000C0 00000000 
                       nFPROT0 EQU              0x00
  145 000000C0 000000FF 
                       FPROT0  EQU              nFPROT0:EOR:0xFF
  146 000000C0         ;     </h>
  147 000000C0         ;     <h> FPROT1
  148 000000C0         ;       <i> Program Flash Region Protect Register 1
  149 000000C0         ;       <i> 9/32 - 16/32 region
  150 000000C0         ;       <o.0>   FPROT1.0
  151 000000C0         ;       <o.1>   FPROT1.1
  152 000000C0         ;       <o.2>   FPROT1.2
  153 000000C0         ;       <o.3>   FPROT1.3
  154 000000C0         ;       <o.4>   FPROT1.4
  155 000000C0         ;       <o.5>   FPROT1.5
  156 000000C0         ;       <o.6>   FPROT1.6
  157 000000C0         ;       <o.7>   FPROT1.7
  158 000000C0 00000000 
                       nFPROT1 EQU              0x00
  159 000000C0 000000FF 
                       FPROT1  EQU              nFPROT1:EOR:0xFF
  160 000000C0         ;     </h>
  161 000000C0         ;     <h> FPROT2
  162 000000C0         ;       <i> Program Flash Region Protect Register 2
  163 000000C0         ;       <i> 17/32 - 24/32 region
  164 000000C0         ;       <o.0>   FPROT2.0
  165 000000C0         ;       <o.1>   FPROT2.1
  166 000000C0         ;       <o.2>   FPROT2.2
  167 000000C0         ;       <o.3>   FPROT2.3
  168 000000C0         ;       <o.4>   FPROT2.4
  169 000000C0         ;       <o.5>   FPROT2.5
  170 000000C0         ;       <o.6>   FPROT2.6
  171 000000C0         ;       <o.7>   FPROT2.7
  172 000000C0 00000000 
                       nFPROT2 EQU              0x00
  173 000000C0 000000FF 
                       FPROT2  EQU              nFPROT2:EOR:0xFF
  174 000000C0         ;     </h>
  175 000000C0         ;     <h> FPROT3
  176 000000C0         ;       <i> Program Flash Region Protect Register 3
  177 000000C0         ;       <i> 25/32 - 32/32 region
  178 000000C0         ;       <o.0>   FPROT3.0



ARM Macro Assembler    Page 6 


  179 000000C0         ;       <o.1>   FPROT3.1
  180 000000C0         ;       <o.2>   FPROT3.2
  181 000000C0         ;       <o.3>   FPROT3.3
  182 000000C0         ;       <o.4>   FPROT3.4
  183 000000C0         ;       <o.5>   FPROT3.5
  184 000000C0         ;       <o.6>   FPROT3.6
  185 000000C0         ;       <o.7>   FPROT3.7
  186 000000C0 00000000 
                       nFPROT3 EQU              0x00
  187 000000C0 000000FF 
                       FPROT3  EQU              nFPROT3:EOR:0xFF
  188 000000C0         ;     </h>
  189 000000C0         ;   </h>
  190 000000C0         ;   </h>
  191 000000C0         ;   <h> Flash nonvolatile option byte (FOPT)
  192 000000C0         ;     <i> Allows the user to customize the operation of 
                       the MCU at boot time.
  193 000000C0         ;     <o.0> LPBOOT0
  194 000000C0         ;       <0=> Core and system clock divider (OUTDIV1) is 
                       0x7 (divide by 8) when LPBOOT1=0 or 0x1 (divide by 2) wh
                       en LPBOOT1=1.
  195 000000C0         ;       <1=> Core and system clock divider (OUTDIV1) is 
                       0x3 (divide by 4) when LPBOOT1=0 or 0x0 (divide by 1) wh
                       en LPBOOT1=1.
  196 000000C0         ;     <o.1> BOOTPIN_OPT
  197 000000C0         ;       <0=> Force Boot from ROM if BOOTCFG0 asserted, w
                       here BOOTCFG0 is the boot config function which is muxed
                        with NMI pin
  198 000000C0         ;       <1=> Boot source configured by FOPT (BOOTSRC_SEL
                       ) bits
  199 000000C0         ;     <o.2> NMI_DIS
  200 000000C0         ;       <0=> NMI interrupts are always blocked
  201 000000C0         ;       <1=> NMI_b pin/interrupts reset default to enabl
                       ed
  202 000000C0         ;     <o.3> RESET_PIN_CFG
  203 000000C0         ;       <0=> RESET pin is disabled following a POR and c
                       annot be enabled as reset function
  204 000000C0         ;       <1=> RESET_b pin is dedicated
  205 000000C0         ;     <o.4> LPBOOT1
  206 000000C0         ;       <0=> Core and system clock divider (OUTDIV1) is 
                       0x7 (divide by 8) when LPBOOT0=0 or 0x3 (divide by 4) wh
                       en LPBOOT0=1.
  207 000000C0         ;       <1=> Core and system clock divider (OUTDIV1) is 
                       0x1 (divide by 2) when LPBOOT0=0 or 0x0 (divide by 1) wh
                       en LPBOOT0=1.
  208 000000C0         ;     <o.5> FAST_INIT
  209 000000C0         ;       <0=> Slower initialization
  210 000000C0         ;       <1=> Fast Initialization
  211 000000C0         ;     <o.6..7> BOOTSRC_SEL
  212 000000C0         ;       <0=> Boot from Flash
  213 000000C0         ;       <2=> Boot from ROM
  214 000000C0         ;       <3=> Boot from ROM
  215 000000C0         ;         <i> Boot source selection
  216 000000C0 0000003D 
                       FOPT    EQU              0x3D
  217 000000C0         ;   </h>
  218 000000C0         ;   <h> Flash security byte (FSEC)
  219 000000C0         ;     <i> WARNING: If SEC field is configured as "MCU se
                       curity status is secure" and MEEN field is configured as



ARM Macro Assembler    Page 7 


                        "Mass erase is disabled",
  220 000000C0         ;     <i> MCU's security status cannot be set back to un
                       secure state since Mass erase via the debugger is blocke
                       d !!!
  221 000000C0         ;     <o.0..1> SEC
  222 000000C0         ;       <2=> MCU security status is unsecure
  223 000000C0         ;       <3=> MCU security status is secure
  224 000000C0         ;         <i> Flash Security
  225 000000C0         ;     <o.2..3> FSLACC
  226 000000C0         ;       <2=> Freescale factory access denied
  227 000000C0         ;       <3=> Freescale factory access granted
  228 000000C0         ;         <i> Freescale Failure Analysis Access Code
  229 000000C0         ;     <o.4..5> MEEN
  230 000000C0         ;       <2=> Mass erase is disabled
  231 000000C0         ;       <3=> Mass erase is enabled
  232 000000C0         ;     <o.6..7> KEYEN
  233 000000C0         ;       <2=> Backdoor key access enabled
  234 000000C0         ;       <3=> Backdoor key access disabled
  235 000000C0         ;         <i> Backdoor Key Security Enable
  236 000000C0 000000FE 
                       FSEC    EQU              0xFE
  237 000000C0         ;   </h>
  238 000000C0                 IF               :LNOT::DEF:RAM_TARGET
  239 000000C0                 AREA             FlashConfig, DATA, READONLY
  240 00000000         __FlashConfig
  241 00000000 FF FF FF 
              FF               DCB              BackDoorK0, BackDoorK1, BackDoo
rK2, BackDoorK3
  242 00000004 FF FF FF 
              FF               DCB              BackDoorK4, BackDoorK5, BackDoo
rK6, BackDoorK7
  243 00000008 FF FF FF 
              FF               DCB              FPROT0    , FPROT1    , FPROT2 
   , FPROT3
  244 0000000C FE 3D FF 
              FF               DCB              FSEC      , FOPT      , 0xFF   
   , 0xFF
  245 00000010                 ENDIF
  246 00000010         
  247 00000010 E000E180 
                       _NVIC_ICER
                               EQU              0xE000E180
  248 00000010 E000E280 
                       _NVIC_ICPR
                               EQU              0xE000E280
  249 00000010         
  250 00000010                 AREA             |.text|, CODE, READONLY
  251 00000000         
  252 00000000         ; Reset Handler
  253 00000000         
  254 00000000         Reset_Handler
                               PROC
  255 00000000                 EXPORT           Reset_Handler             [WEAK
]
  256 00000000                 IMPORT           SystemInit
  257 00000000                 IMPORT           init_data_bss
  258 00000000                 IMPORT           __main
  259 00000000         
  260 00000000                 IF               :LNOT::DEF:RAM_TARGET



ARM Macro Assembler    Page 8 


  261 00000000 4809            LDR              R0, =FlashConfig ; dummy read, 
                                                            workaround for flas
                                                            hConfig
  262 00000002                 ENDIF
  263 00000002         
  264 00000002 B672            CPSID            I           ; Mask interrupts
  265 00000004 4809            LDR              R0, =_NVIC_ICER ; Disable inter
                                                            rupts and clear pen
                                                            ding flags
  266 00000006 490A            LDR              R1, =_NVIC_ICPR
  267 00000008 4A0A            LDR              R2, =0xFFFFFFFF
  268 0000000A 6002            STR              R2, [R0]    ; NVIC_ICER - clear
                                                             enable IRQ registe
                                                            r
  269 0000000C 600A            STR              R2, [R1]    ; NVIC_ICPR - clear
                                                             pending IRQ regist
                                                            er
  270 0000000E 480A            LDR              R0, =SystemInit
  271 00000010 4780            BLX              R0
  272 00000012 480A            LDR              R0, =init_data_bss
  273 00000014 4780            BLX              R0
  274 00000016 B662            CPSIE            i           ; Unmask interrupts
                                                            
  275 00000018 4809            LDR              R0, =__main
  276 0000001A 4700            BX               R0
  277 0000001C                 ENDP
  278 0000001C         
  279 0000001C         
  280 0000001C         ; Dummy Exception Handlers (infinite loops which can be 
                       modified)
  281 0000001C         NMI_Handler
                               PROC
  282 0000001C         
  283 0000001C                 EXPORT           NMI_Handler         [WEAK]
  284 0000001C E7FE            B                .
  285 0000001E                 ENDP
  286 0000001E         HardFault_Handler
                               PROC
  287 0000001E         
  288 0000001E                 EXPORT           HardFault_Handler         [WEAK
]
  289 0000001E E7FE            B                .
  290 00000020                 ENDP
  291 00000020         SVC_Handler
                               PROC
  292 00000020         
  293 00000020                 EXPORT           SVC_Handler         [WEAK]
  294 00000020 E7FE            B                .
  295 00000022                 ENDP
  296 00000022         PendSV_Handler
                               PROC
  297 00000022         
  298 00000022                 EXPORT           PendSV_Handler         [WEAK]
  299 00000022 E7FE            B                .
  300 00000024                 ENDP
  301 00000024         SysTick_Handler
                               PROC
  302 00000024         
  303 00000024                 EXPORT           SysTick_Handler         [WEAK]



ARM Macro Assembler    Page 9 


  304 00000024 E7FE            B                .
  305 00000026                 ENDP
  306 00000026         Default_Handler
                               PROC
  307 00000026         
  308 00000026                 EXPORT           Reserved16_IRQHandler         [
WEAK]
  309 00000026                 EXPORT           Reserved17_IRQHandler         [
WEAK]
  310 00000026                 EXPORT           Reserved18_IRQHandler         [
WEAK]
  311 00000026                 EXPORT           Reserved19_IRQHandler         [
WEAK]
  312 00000026                 EXPORT           Reserved20_IRQHandler         [
WEAK]
  313 00000026                 EXPORT           FTFA_IRQHandler         [WEAK]
  314 00000026                 EXPORT           PMC_IRQHandler         [WEAK]
  315 00000026                 EXPORT           LLWU_IRQHandler         [WEAK]
  316 00000026                 EXPORT           I2C0_IRQHandler         [WEAK]
  317 00000026                 EXPORT           Reserved25_IRQHandler         [
WEAK]
  318 00000026                 EXPORT           SPI0_IRQHandler         [WEAK]
  319 00000026                 EXPORT           Reserved27_IRQHandler         [
WEAK]
  320 00000026                 EXPORT           LPUART0_IRQHandler         [WEA
K]
  321 00000026                 EXPORT           Reserved29_IRQHandler         [
WEAK]
  322 00000026                 EXPORT           Reserved30_IRQHandler         [
WEAK]
  323 00000026                 EXPORT           ADC0_IRQHandler         [WEAK]
  324 00000026                 EXPORT           CMP0_IRQHandler         [WEAK]
  325 00000026                 EXPORT           TPM0_IRQHandler         [WEAK]
  326 00000026                 EXPORT           TPM1_IRQHandler         [WEAK]
  327 00000026                 EXPORT           Reserved35_IRQHandler         [
WEAK]
  328 00000026                 EXPORT           RTC_IRQHandler         [WEAK]
  329 00000026                 EXPORT           RTC_Seconds_IRQHandler         
[WEAK]
  330 00000026                 EXPORT           Reserved38_IRQHandler         [
WEAK]
  331 00000026                 EXPORT           Reserved39_IRQHandler         [
WEAK]
  332 00000026                 EXPORT           Reserved40_IRQHandler         [
WEAK]
  333 00000026                 EXPORT           Reserved41_IRQHandler         [
WEAK]
  334 00000026                 EXPORT           Reserved42_IRQHandler         [
WEAK]
  335 00000026                 EXPORT           Reserved43_IRQHandler         [
WEAK]
  336 00000026                 EXPORT           LPTMR0_IRQHandler         [WEAK
]
  337 00000026                 EXPORT           Reserved45_IRQHandler         [
WEAK]
  338 00000026                 EXPORT           PORTA_IRQHandler         [WEAK]
  339 00000026                 EXPORT           PORTB_IRQHandler         [WEAK]
  340 00000026                 EXPORT           DefaultISR         [WEAK]
  341 00000026         Reserved16_IRQHandler



ARM Macro Assembler    Page 10 


  342 00000026         Reserved17_IRQHandler
  343 00000026         Reserved18_IRQHandler
  344 00000026         Reserved19_IRQHandler
  345 00000026         Reserved20_IRQHandler
  346 00000026         FTFA_IRQHandler
  347 00000026         PMC_IRQHandler
  348 00000026         LLWU_IRQHandler
  349 00000026         I2C0_IRQHandler
  350 00000026         Reserved25_IRQHandler
  351 00000026         SPI0_IRQHandler
  352 00000026         Reserved27_IRQHandler
  353 00000026         LPUART0_IRQHandler
  354 00000026         Reserved29_IRQHandler
  355 00000026         Reserved30_IRQHandler
  356 00000026         ADC0_IRQHandler
  357 00000026         CMP0_IRQHandler
  358 00000026         TPM0_IRQHandler
  359 00000026         TPM1_IRQHandler
  360 00000026         Reserved35_IRQHandler
  361 00000026         RTC_IRQHandler
  362 00000026         RTC_Seconds_IRQHandler
  363 00000026         Reserved38_IRQHandler
  364 00000026         Reserved39_IRQHandler
  365 00000026         Reserved40_IRQHandler
  366 00000026         Reserved41_IRQHandler
  367 00000026         Reserved42_IRQHandler
  368 00000026         Reserved43_IRQHandler
  369 00000026         LPTMR0_IRQHandler
  370 00000026         Reserved45_IRQHandler
  371 00000026         PORTA_IRQHandler
  372 00000026         PORTB_IRQHandler
  373 00000026         DefaultISR
  374 00000026 E7FE            B                .
  375 00000028                 ENDP
  376 00000028                 ALIGN
  377 00000028         
  378 00000028         
  379 00000028                 END
              00000000 
              E000E180 
              E000E280 
              FFFFFFFF 
              00000000 
              00000000 
              00000000 
Command Line: --debug --cpreproc --diag_suppress=9931,1609,1581 --cpu=Cortex-M0
+ --apcs=interwork --depend=debug\startup_mkl03z4.d -odebug\startup_mkl03z4.o -
ID:\29446\MDK514\ARM\RV31\INC -ID:\29446\MDK514\ARM\CMSIS\Include -IDevice\Incl
ude --predefine="__MICROLIB SETA 1" --predefine="__UVISION_VERSION SETA 514" --
predefine="DEBUG SETA 1" --list=.\output\startup_mkl03z4.lst ../../../../platfo
rm/startup/MKL03Z4/arm/startup_MKL03Z4.s
