arch                  	circuit                   	vpr_revision	vpr_status	error	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	num_clb	num_io	num_outputs	num_memories	num_mult	placed_wirelength_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	crit_path_routed_wirelength	crit_path_route_success_iteration	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	pack_time 	place_time	min_chan_width_route_time	crit_path_route_time	max_vpr_mem	max_odin_mem	max_abc_mem
k6_N10_mem32K_40nm.xml	constant_outputs_only.blif	9bad755     	success   	     	2                  	4                    	2                   	3                     	1           	1            	1      	0     	2          	0           	0       	0                    	nan           	0                   	0                   	6             	0                	1                                     	0                          	1                                	nan                	0        	0        	0       	0       	0.00733884	0.007596  	0.004988                 	0.002894            	-1         	-1          	-1         
