module SRflip(
input s,r,clk,
output reg q,
output reg q1
);
always@(posedge clk)
begin
if(s && r)
begin
q<=1'b0;
q1<=1'b0;
end
else if(s)
begin
q<=1'b1;
q1<=1'b0;
end
else if(r)
begin
q<=1'b0;
q1<=1'b1;
end
end
endmodule
