

        *** GPGPU-Sim Simulator Version 3.2.2  [build 17315] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    1 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              3072:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                      14 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      owf # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_reg_sharing_approach                    4 # Approach used register sharing (default=3)
-gpgpu_reg_share_thersh_hold                  0.1 # Thresh hold factor used for sharing (default=0.5)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                    0 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  114 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat             5000000:0 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 575.0:575.0:575.0:750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    0 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    1 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 575000000.000000:575000000.000000:575000000.000000:750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000173913043478:0.00000000173913043478:0.00000000173913043478:0.00000000133333333333
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 14
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 14
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25
ab3778937a18a2a07ea2542ed27222a6  /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/LPS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=laplace3d.cu
self exe links to: /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/LPS
Running md5sum using "md5sum /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/LPS "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/LPS > _cuobjdump_complete_output_HnwcnR"
Parsing file _cuobjdump_complete_output_HnwcnR
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: laplace3d.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: laplace3d.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: laplace3d.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: laplace3d.cu
Done parsing!!!
GPGPU-Sim: WARNING: Capability >= 20 are not supported in PTXPlus
	Setting forced_max_capability to 19
GPGPU-Sim PTX: __cudaRegisterFunction _Z13GPU_laplace3diiiiPfS_ : hostFun 0x0x403b00, fat_cubin_handle = 1
GPGPU-Sim PTX: converting EMBEDDED .ptx file to ptxplus 
GPGPU-Sim PTX: DONE converting EMBEDDED .ptx file to ptxplus 
GPGPU-Sim PTX: allocating constant region for "constant1_Z13GPU_laplace3diiiiPfS_" from 0x100 to 0x114 (global memory space) 1
GPGPU-Sim PTX: PTX uses two scalar type intruction with literal operand.
GPGPU-Sim PTX: instruction assembly for function '_Z13GPU_laplace3diiiiPfS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Finding dominators for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: reconvergence points for _Z13GPU_laplace3diiiiPfS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x058 (_1.ptx:63) @$p0.eq bra l0x00000178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x190 (_1.ptx:103) l0x00000190: and.u16 $r2.lo, $r2.hi, constant1_Z13GPU_laplace3diiiiPfS_[0x0000];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x078 (_1.ptx:67) @$p0.ne bra l0x000000a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0f0 (_1.ptx:82) l0x000000f0: shl.u32 $r5, $r5, 0x00000005;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x098 (_1.ptx:71) bra l0x000000f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0f0 (_1.ptx:82) l0x000000f0: shl.u32 $r5, $r5, 0x00000005;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x170 (_1.ptx:99) bra l0x00000190;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x190 (_1.ptx:103) l0x00000190: and.u16 $r2.lo, $r2.hi, constant1_Z13GPU_laplace3diiiiPfS_[0x0000];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:114) @$p0.eq bra l0x00000220;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x220 (_1.ptx:122) l0x00000220: set.ne.s32.s32 $p1/$r4, $r8, $r124;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2a8 (_1.ptx:139) @$p1.ne bra l0x00000318;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x318 (_1.ptx:154) l0x00000318: nop;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x328 (_1.ptx:156) @$p0.eq bra l0x000003a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a0 (_1.ptx:172) l0x000003a0: nop;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x3c0 (_1.ptx:176) @$p1.ne bra l0x000004b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b0 (_1.ptx:207) l0x000004b0: nop;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x3d8 (_1.ptx:179) @$p1.ne bra l0x00000430;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x3e8 (_1.ptx:181) @$p1.ne bra l0x00000430;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x3f8 (_1.ptx:183) @$p1.ne bra l0x00000430;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x408 (_1.ptx:185) @$p1.ne bra l0x00000430;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x418 (_1.ptx:187) @$p1.ne bra l0x00000430;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x428 (_1.ptx:189) @$p1.ne bra l0x00000448;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x440 (_1.ptx:192) bra l0x00000498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x4d0 (_1.ptx:211) @$p1.ne bra l0x00000298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d8 (_1.ptx:212) nop;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13GPU_laplace3diiiiPfS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13GPU_laplace3diiiiPfS_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_cRInC3"
Running: cat _ptx_cRInC3 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_HEOzRf
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_HEOzRf --output-file  /dev/null 2> _ptx_cRInC3info"
GPGPU-Sim PTX: Kernel '_Z13GPU_laplace3diiiiPfS_' : regs=17, lmem=0, smem=4080, cmem=64
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_cRInC3 _ptx2_HEOzRf _ptx_cRInC3info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.

Grid dimensions: 256 x 256 x 100
GPGPU-Sim PTX: cudaMallocPitch (width = 1024)
GPGPU-Sim PTX: cudaMallocPitch (width = 1024)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

Copy u1 to device: 407.147003 (ms) 

 dimGrid  = 8 32 1 
 dimBlock = 32 8 1 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x403b00 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13GPU_laplace3diiiiPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
kernel '_Z13GPU_laplace3diiiiPfS_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
GPGPU-Sim uArch: CTA/core = 10, limited by: regs
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 9 initialized @(10,0)
GPGPU-Sim PTX: WARNING (_1.ptx:87) ** reading undefined register '$r124' (cuid:0). Setting to 0X00000000. This is okay if you are simulating the native ISA
GPGPU-Sim uArch: Shader 7 finished CTA #0 (167016,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(167017,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (167492,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(167493,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (167816,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(167817,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (168737,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(168738,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (168939,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(168940,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (169019,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(169020,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (169216,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(169217,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (169580,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(169581,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (172167,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(172168,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (172403,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(172404,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (172750,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(172751,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (172828,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(172829,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (173740,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(173741,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (174729,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(174730,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (174911,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(174912,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (175131,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(175132,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (176222,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(176223,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (176401,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(176402,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (176465,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(176466,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (176596,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(176597,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (177335,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(177336,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (178507,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(178508,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (179886,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(179887,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (181306,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(181307,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (186268,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(186269,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (187806,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(187807,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (187862,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(187863,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (189365,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(189366,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (194712,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(194713,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (194795,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(194796,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (198780,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(198781,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (199062,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(199063,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (199113,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(199114,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (199359,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(199360,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (200118,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(200119,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (206667,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(206668,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (206721,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(206722,0)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (209571,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(209572,0)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (210244,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(210245,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (211708,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(211709,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (212141,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(212142,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (214104,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(214105,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (217995,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(217996,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (218760,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(218761,0)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (220870,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(220871,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (222506,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(222507,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (222910,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(222911,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (223143,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(223144,0)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (223747,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(223748,0)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (223991,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(223992,0)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (226403,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(226404,0)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (226753,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(226754,0)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (228306,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(228307,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (233659,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(233660,0)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (239326,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(239327,0)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (244408,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(244409,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (244606,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(244607,0)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (249860,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(249861,0)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (250151,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(250152,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (257319,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(257320,0)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (263484,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(263485,0)
GPGPU-Sim uArch: Shader 6 finished CTA #8 (264350,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 8 initialized @(264351,0)
GPGPU-Sim uArch: Shader 5 finished CTA #8 (264398,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 8 initialized @(264399,0)
GPGPU-Sim uArch: Shader 7 finished CTA #8 (264444,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 8 initialized @(264445,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (265886,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(265887,0)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (266387,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(266388,0)
GPGPU-Sim uArch: Shader 3 finished CTA #8 (272966,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 8 initialized @(272967,0)
GPGPU-Sim uArch: Shader 13 finished CTA #8 (274545,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 8 initialized @(274546,0)
GPGPU-Sim uArch: Shader 12 finished CTA #8 (275255,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 8 initialized @(275256,0)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (276785,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(276786,0)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (291530,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(291531,0)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (291919,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(291920,0)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (295085,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(295086,0)
GPGPU-Sim uArch: Shader 2 finished CTA #8 (305951,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 8 initialized @(305952,0)
GPGPU-Sim uArch: Shader 11 finished CTA #8 (313964,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 8 initialized @(313965,0)
GPGPU-Sim uArch: Shader 4 finished CTA #9 (316113,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 9 initialized @(316114,0)
GPGPU-Sim uArch: Shader 6 finished CTA #9 (316337,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 9 initialized @(316338,0)
GPGPU-Sim uArch: Shader 5 finished CTA #9 (316434,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 9 initialized @(316435,0)
GPGPU-Sim uArch: Shader 7 finished CTA #9 (320428,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 9 initialized @(320429,0)
GPGPU-Sim uArch: Shader 3 finished CTA #9 (321488,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 9 initialized @(321489,0)
GPGPU-Sim uArch: Shader 8 finished CTA #9 (322482,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 9 initialized @(322483,0)
GPGPU-Sim uArch: Shader 13 finished CTA #9 (330539,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 9 initialized @(330540,0)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (331169,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(331170,0)
GPGPU-Sim uArch: Shader 12 finished CTA #9 (333526,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 9 initialized @(333527,0)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (381369,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(381370,0)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (382816,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(382817,0)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (390244,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(390245,0)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (390568,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(390569,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (393169,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(393170,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (398764,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(398765,0)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (399982,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(399983,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (400648,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(400649,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (400810,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(400811,0)
GPGPU-Sim uArch: Shader 10 finished CTA #8 (403890,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 8 initialized @(403891,0)
GPGPU-Sim uArch: Shader 9 finished CTA #8 (405478,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 8 initialized @(405479,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (409525,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(409526,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (413669,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(413670,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (418553,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(418554,0)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (418816,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(418817,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (419380,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(419381,0)
GPGPU-Sim uArch: Shader 1 finished CTA #8 (434013,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 8 initialized @(434014,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (437840,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(437841,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (438678,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(438679,0)
GPGPU-Sim uArch: Shader 0 finished CTA #8 (440202,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 8 initialized @(440203,0)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (441213,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(441214,0)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (442854,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(442855,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (444438,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(444439,0)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (445652,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(445653,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (446797,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(446798,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (446932,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(446933,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (449867,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(449868,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (450269,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(450270,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (450792,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(450793,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (450922,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(450923,0)
GPGPU-Sim uArch: Shader 1 finished CTA #9 (451174,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 9 initialized @(451175,0)
GPGPU-Sim uArch: Shader 2 finished CTA #9 (451508,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 9 initialized @(451509,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (454308,0), 9 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #9 (454582,0), 9 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #9 (454880,0), 9 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (461725,0), 9 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #9 (465104,0), 9 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (469740,0), 8 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (470306,0), 8 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (470474,0), 9 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (471236,0), 9 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #8 (472843,0), 8 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (473698,0), 8 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (474227,0), 9 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (475433,0), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (477567,0), 8 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (477798,0), 9 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (478331,0), 8 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (479467,0), 8 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (479934,0), 9 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (480879,0), 9 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (482793,0), 8 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (484404,0), 9 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (485776,0), 8 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (486076,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (486378,0), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #9 (491070,0), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #8 (494149,0), 8 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (500313,0), 7 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (500791,0), 8 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (505088,0), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (505842,0), 8 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (508886,0), 9 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (509192,0), 9 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (511964,0), 8 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (512040,0), 8 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (516586,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (517023,0), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (518018,0), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (518469,0), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (518850,0), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (518893,0), 6 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (519027,0), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (524968,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (525090,0), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (532128,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (532722,0), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (533257,0), 6 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (533687,0), 6 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (538188,0), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (544123,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (545700,0), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (548257,0), 6 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (551316,0), 6 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (598411,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (599866,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (603818,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (604116,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (614340,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (614966,0), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #7 (622734,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (622746,0), 6 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #7 (623541,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (625172,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (625174,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (625268,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #7 (625407,0), 6 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (626163,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #7 (626287,0), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #6 (626583,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (628019,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (629681,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (630042,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (638485,0), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (638594,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #6 (640866,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (641474,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (645784,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (648392,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #6 (651246,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (653522,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #7 (654039,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #6 (656400,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #8 (658508,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (659812,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (662037,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (663089,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #6 (663442,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (665221,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #8 (665457,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #8 (666915,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (667062,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #8 (671952,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #8 (672305,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #7 (672871,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (673243,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #7 (679252,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #8 (687865,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #9 (687984,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #9 (688455,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #8 (689654,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #7 (696316,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #9 (696860,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #9 (697628,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #8 (703045,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #7 (703608,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #9 (704808,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #9 (704942,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #9 (704968,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (727832,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #9 (730059,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (741574,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (741667,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #8 (745032,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #8 (745432,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (757341,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #7 (761235,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (761345,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 5 finished CTA #6 (762422,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (762627,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (762798,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (762852,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #6 (763094,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (763214,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (764635,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (764677,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 0 finished CTA #8 (764979,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (765295,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #8 (765499,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (774034,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 2 finished CTA #9 (776288,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (776956,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 7 finished CTA #6 (779230,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #9 (784922,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #7 (788201,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (788926,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (789698,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (793394,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 7 finished CTA #7 (803437,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (811339,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (812471,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (821469,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: GPU detected kernel '_Z13GPU_laplace3diiiiPfS_' finished on shader 5.
kernel_name = _Z13GPU_laplace3diiiiPfS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 821470
gpu_sim_insn = 356907776
gpu_ipc =     434.4745
gpu_tot_sim_cycle = 821470
gpu_tot_sim_insn = 356907776
gpu_tot_ipc =     434.4745
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 662615
gpu_stall_icnt2sh    = 4122654
gpu_total_sim_rate=480360

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6993824
	L1I_total_cache_misses = 3122
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4869
L1D_cache:
	L1D_cache_core[0]: Access = 60600, Miss = 60600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 241547
	L1D_cache_core[1]: Access = 66700, Miss = 66700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 260388
	L1D_cache_core[2]: Access = 60900, Miss = 60900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 255049
	L1D_cache_core[3]: Access = 64800, Miss = 64800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 276465
	L1D_cache_core[4]: Access = 63100, Miss = 63100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 254064
	L1D_cache_core[5]: Access = 71100, Miss = 71100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 261269
	L1D_cache_core[6]: Access = 69200, Miss = 69200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 246090
	L1D_cache_core[7]: Access = 69600, Miss = 69600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 280476
	L1D_cache_core[8]: Access = 62200, Miss = 62200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 224170
	L1D_cache_core[9]: Access = 64400, Miss = 64400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 231665
	L1D_cache_core[10]: Access = 64400, Miss = 64400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 230893
	L1D_cache_core[11]: Access = 59600, Miss = 59600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 234398
	L1D_cache_core[12]: Access = 63400, Miss = 63400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 240858
	L1D_cache_core[13]: Access = 64400, Miss = 64400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 246979
	L1D_total_cache_accesses = 904400
	L1D_total_cache_misses = 904400
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 3484311
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.064
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 699600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3423428
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 204800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 60883
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6990702
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3122
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4869
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 
distro:
14512, 14512, 14530, 11466, 11466, 11466, 11466, 11466, 14812, 14812, 14830, 11766, 11766, 11766, 11766, 11766, 7256, 7256, 7265, 5733, 5733, 5733, 5733, 5733, 7556, 7556, 7565, 6033, 6033, 6033, 6033, 6033, 14812, 14812, 14830, 11766, 11766, 11766, 11766, 11766, 14512, 14512, 14530, 11466, 11466, 11466, 11466, 11466, 14512, 14512, 14530, 11466, 11466, 11466, 11466, 11466, 14812, 14812, 14830, 11766, 11766, 11766, 11766, 11766, 14512, 14512, 14530, 11466, 11466, 11466, 11466, 11466, 7256, 7256, 7265, 5733, 5733, 5733, 5733, 5733, 
gpgpu_n_tot_thrd_icount = 416711680
gpgpu_n_tot_w_icount = 13022240
gpgpu_n_stall_shd_mem = 3903911
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 699600
gpgpu_n_mem_write_global = 204800
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8586000
gpgpu_n_store_insn = 6553600
gpgpu_n_shmem_insn = 58069600
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3903911
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6371554	W0_Idle:105770	W0_Scoreboard:2393040	W1:153600	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:6000	W10:90000	W11:0	W12:768	W13:0	W14:0	W15:0	W16:0	W17:0	W18:18000	W19:0	W20:278192	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1009656	W32:11466024
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5596800 {8:699600,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 27852800 {136:204800,}
traffic_breakdown_coretomem[INST_ACC_R] = 1120 {8:140,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 95145600 {136:699600,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1638400 {8:204800,}
traffic_breakdown_memtocore[INST_ACC_R] = 19040 {136:140,}
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1071482 n_nop=700180 n_act=44278 n_pre=44262 n_req=141381 n_rd=214494 n_write=68268 bw_util=0.5278
n_activity=1015546 dram_eff=0.5569
bk0: 10650a 828493i bk1: 13106a 791518i bk2: 13742a 793651i bk3: 14116a 778753i bk4: 13108a 806482i bk5: 13330a 806390i bk6: 12230a 785636i bk7: 14234a 754331i bk8: 14080a 798084i bk9: 14322a 797608i bk10: 11114a 822646i bk11: 13112a 804606i bk12: 13550a 786084i bk13: 15006a 761645i bk14: 14012a 785750i bk15: 14782a 788273i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.68198
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1071482 n_nop=702616 n_act=44167 n_pre=44151 n_req=140274 n_rd=212280 n_write=68268 bw_util=0.5237
n_activity=1009067 dram_eff=0.5561
bk0: 12898a 798033i bk1: 11842a 815788i bk2: 14864a 771550i bk3: 12480a 810482i bk4: 14014a 798322i bk5: 11684a 829495i bk6: 14628a 748365i bk7: 12750a 778387i bk8: 14528a 788587i bk9: 12346a 835444i bk10: 12704a 808960i bk11: 11330a 823632i bk12: 15042a 765857i bk13: 13308a 791523i bk14: 15098a 778394i bk15: 12764a 818422i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.44806
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents
MSHR: tag=0x831ff280, atomic=0 1 entries : 0x7fd4f33abad0 :  mf: uid=11592203, sid05:w36, part=2, addr=0x831ff280, load , size=128, unknown  status = IN_PARTITION_DRAM (821461), 

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1071482 n_nop=697892 n_act=45458 n_pre=45442 n_req=141345 n_rd=214422 n_write=68268 bw_util=0.5277
n_activity=1015420 dram_eff=0.5568
bk0: 13104a 791497i bk1: 10706a 821937i bk2: 14418a 774073i bk3: 13998a 784683i bk4: 13870a 803232i bk5: 12720a 808102i bk6: 13858a 755875i bk7: 12172a 784517i bk8: 14108a 795615i bk9: 14226a 790471i bk10: 13166a 809089i bk11: 11428a 818571i bk12: 14622a 766353i bk13: 13794a 777947i bk14: 14802a 787247i bk15: 13430a 792110i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.68984
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1071482 n_nop=701674 n_act=44653 n_pre=44637 n_req=140259 n_rd=212250 n_write=68268 bw_util=0.5236
n_activity=1008555 dram_eff=0.5563
bk0: 11816a 810217i bk1: 13070a 787445i bk2: 12462a 811966i bk3: 14766a 768016i bk4: 11984a 825235i bk5: 13386a 799563i bk6: 12718a 781289i bk7: 15106a 739939i bk8: 12504a 829105i bk9: 14500a 792059i bk10: 11612a 823193i bk11: 12888a 803436i bk12: 12978a 795324i bk13: 15476a 758776i bk14: 12400a 820671i bk15: 14584a 782943i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.47191
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x831ffa80, atomic=0 1 entries : 0x7fd4f32d31d0 :  mf: uid=11592204, sid05:w38, part=4, addr=0x831ffa80, load , size=128, unknown  status = IN_PARTITION_DRAM (821467), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1071482 n_nop=700138 n_act=44314 n_pre=44298 n_req=141366 n_rd=214468 n_write=68264 bw_util=0.5277
n_activity=1014733 dram_eff=0.5573
bk0: 10914a 827828i bk1: 13466a 783858i bk2: 13796a 798859i bk3: 14372a 774214i bk4: 12634a 814131i bk5: 13284a 805056i bk6: 12002a 793560i bk7: 14614a 749666i bk8: 14338a 800112i bk9: 14256a 795851i bk10: 11156a 830627i bk11: 13136a 799171i bk12: 13758a 790746i bk13: 14714a 759386i bk14: 13882a 792770i bk15: 14146a 789698i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.65714
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1071482 n_nop=703732 n_act=43590 n_pre=43574 n_req=140293 n_rd=212322 n_write=68264 bw_util=0.5237
n_activity=1008661 dram_eff=0.5564
bk0: 13042a 800175i bk1: 11884a 806827i bk2: 14880a 778870i bk3: 12328a 808224i bk4: 13388a 807371i bk5: 11412a 830687i bk6: 14714a 755937i bk7: 13102a 769477i bk8: 14378a 798282i bk9: 12688a 825810i bk10: 12714a 812570i bk11: 11392a 819721i bk12: 15470a 768585i bk13: 13330a 780257i bk14: 15178a 782158i bk15: 12422a 817225i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.48068

========= L2 cache stats =========
L2_cache_bank[0]: Access = 70096, Miss = 51243, Miss_rate = 0.731, Pending_hits = 1652, Reservation_fails = 3653
L2_cache_bank[1]: Access = 80666, Miss = 56004, Miss_rate = 0.694, Pending_hits = 2261, Reservation_fails = 12273
L2_cache_bank[2]: Access = 80696, Miss = 56888, Miss_rate = 0.705, Pending_hits = 2235, Reservation_fails = 12745
L2_cache_bank[3]: Access = 70066, Miss = 49252, Miss_rate = 0.703, Pending_hits = 1525, Reservation_fails = 2307
L2_cache_bank[4]: Access = 80696, Miss = 55974, Miss_rate = 0.694, Pending_hits = 2226, Reservation_fails = 13681
L2_cache_bank[5]: Access = 70066, Miss = 51237, Miss_rate = 0.731, Pending_hits = 1681, Reservation_fails = 3949
L2_cache_bank[6]: Access = 70096, Miss = 49237, Miss_rate = 0.702, Pending_hits = 1553, Reservation_fails = 2302
L2_cache_bank[7]: Access = 80666, Miss = 56888, Miss_rate = 0.705, Pending_hits = 2304, Reservation_fails = 14326
L2_cache_bank[8]: Access = 70094, Miss = 51240, Miss_rate = 0.731, Pending_hits = 1658, Reservation_fails = 3020
L2_cache_bank[9]: Access = 80666, Miss = 55994, Miss_rate = 0.694, Pending_hits = 2171, Reservation_fails = 12143
L2_cache_bank[10]: Access = 80666, Miss = 56882, Miss_rate = 0.705, Pending_hits = 2220, Reservation_fails = 11696
L2_cache_bank[11]: Access = 70066, Miss = 49279, Miss_rate = 0.703, Pending_hits = 1539, Reservation_fails = 2303
L2_total_cache_accesses = 904540
L2_total_cache_misses = 640118
L2_total_cache_miss_rate = 0.7077
L2_total_cache_pending_hits = 23025
L2_total_cache_reservation_fails = 94398
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 241293
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 435308
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 69558
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 204800
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 24301
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 104
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 539
L2_cache_data_port_util = 0.098
L2_cache_fill_port_util = 0.260

icnt_total_pkts_mem_to_simt=3703500
icnt_total_pkts_simt_to_mem=1723740
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 24.9446
	minimum = 6
	maximum = 447
Network latency average = 19.0141
	minimum = 6
	maximum = 445
Slowest packet = 1185748
Flit latency average = 15.5938
	minimum = 6
	maximum = 443
Slowest flit = 3556820
Fragmentation average = 0.056165
	minimum = 0
	maximum = 435
Injected packet rate average = 0.0847018
	minimum = 0.072565 (at node 11)
	maximum = 0.0982337 (at node 16)
Accepted packet rate average = 0.0847018
	minimum = 0.072565 (at node 11)
	maximum = 0.0982337 (at node 16)
Injected flit rate average = 0.254105
	minimum = 0.138788 (at node 11)
	maximum = 0.408059 (at node 16)
Accepted flit rate average= 0.254105
	minimum = 0.168393 (at node 17)
	maximum = 0.354913 (at node 5)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.9446 (1 samples)
	minimum = 6 (1 samples)
	maximum = 447 (1 samples)
Network latency average = 19.0141 (1 samples)
	minimum = 6 (1 samples)
	maximum = 445 (1 samples)
Flit latency average = 15.5938 (1 samples)
	minimum = 6 (1 samples)
	maximum = 443 (1 samples)
Fragmentation average = 0.056165 (1 samples)
	minimum = 0 (1 samples)
	maximum = 435 (1 samples)
Injected packet rate average = 0.0847018 (1 samples)
	minimum = 0.072565 (1 samples)
	maximum = 0.0982337 (1 samples)
Accepted packet rate average = 0.0847018 (1 samples)
	minimum = 0.072565 (1 samples)
	maximum = 0.0982337 (1 samples)
Injected flit rate average = 0.254105 (1 samples)
	minimum = 0.138788 (1 samples)
	maximum = 0.408059 (1 samples)
Accepted flit rate average = 0.254105 (1 samples)
	minimum = 0.168393 (1 samples)
	maximum = 0.354913 (1 samples)
Injected packet size average = 3 (1 samples)
Accepted packet size average = 3 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 12 min, 23 sec (743 sec)
gpgpu_simulation_rate = 480360 (inst/sec)
gpgpu_simulation_rate = 1105 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

1x GPU_laplace3d: 742562.562500 (ms) 

Copy u2 to host: 358.876007 (ms) 

1x Gold_laplace3d: 13.390000 (ms) 
 

 rms error = 0.000000 
CUDA_SAFE_CALL( cudaFree(d_u1) );
CUDA_SAFE_CALL( cudaFree(d_u2) );
free(h_u1);
free(h_u2);
free(h_u3);

Press ENTER to exit...
