From 75fb40a0f91e18d5de3d5bdf19fd03fa80726fa0 Mon Sep 17 00:00:00 2001
From: Quynh Nguyen <quynh.nguyen.xb@renesas.com>
Date: Wed, 15 Jul 2020 10:19:14 +0700
Subject: [PATCH 155/475] ARM: dts: r8a7742: Add CAN{0,1} nodes

Signed-off-by: Tung Vo <tung.vo.eb@rvc.renesas.com>
Signed-off-by: Quynh Nguyen <quynh.nguyen.xb@renesas.com>
---
 arch/arm/boot/dts/r8a7742.dtsi | 20 ++++++++++++++++++++
 1 file changed, 20 insertions(+)

diff --git a/arch/arm/boot/dts/r8a7742.dtsi b/arch/arm/boot/dts/r8a7742.dtsi
index e61fd2f..bab1955 100644
--- a/arch/arm/boot/dts/r8a7742.dtsi
+++ b/arch/arm/boot/dts/r8a7742.dtsi
@@ -630,6 +630,26 @@
 			status = "disabled";
 		};
 
+		can0: can@e6e80000 {
+			compatible = "renesas,can-r8a7742";
+			reg = <0 0xe6e80000 0 0x1000>;
+			interrupts = <0 186 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&mstp9_clks R8A7742_CLK_RCAN0>;
+			clock-names = "clkp1";
+			power-domains = <&sysc R8A7742_PD_ALWAYS_ON>;
+			status = "disabled";
+		};
+
+		can1: can@e6e88000 {
+			compatible = "renesas,can-r8a7742";
+			reg = <0 0xe6e88000 0 0x1000>;
+			interrupts = <0 187 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&mstp9_clks R8A7742_CLK_RCAN1>;
+			clock-names = "clkp1";
+			power-domains = <&sysc R8A7742_PD_ALWAYS_ON>;
+			status = "disabled";
+		};
+
 		gpio0: gpio@e6050000 {
 			compatible = "renesas,gpio-r8a7742",
 				     "renesas,rcar-gen2-gpio";
-- 
2.7.4

