Solution:

module top_module( 
    input [3:0] in,
    output out_and,
    output out_or,
    output out_xor
);
	  assign out_and= &in;
    assign out_or= |in;
    assign out_xor= ^in;
endmodule

NOTE:
the bitwise operator can be used as above. For example, '&in' means the AND result of every bits of 'in'.
