
*** Running vivado
    with args -log system_top.rdi -applog -m64 -messageDb vivado.pb -mode batch -source system_top.tcl -notrace


****** Vivado v2013.4 (64-bit)
  **** SW Build 353583 on Mon Dec  9 17:49:19 MST 2013
  **** IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from D:/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [D:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source system_top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 71 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from D:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from D:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from D:/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from D:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from D:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from D:/Xilinx/Vivado/2013.4/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
Finished Parsing XDC File [d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
Parsing XDC File [d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main/U0'
Finished Parsing XDC File [d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main/U0'
Parsing XDC File [d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/U0'
Finished Parsing XDC File [d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/U0'
Parsing XDC File [d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc:56]
Finished Parsing XDC File [d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Parsing XDC File [d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Finished Parsing XDC File [d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Parsing XDC File [d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_fmc_1/system_axi_iic_fmc_1_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_fmc/U0'
Finished Parsing XDC File [d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_fmc_1/system_axi_iic_fmc_1_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_fmc/U0'
Parsing XDC File [D:/ROSTA/hdl-master/projects/common/zed/zed_system_constr.xdc]
Finished Parsing XDC File [D:/ROSTA/hdl-master/projects/common/zed/zed_system_constr.xdc]
Parsing XDC File [d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/U0'
Finished Parsing XDC File [d:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/U0'
Parsing XDC File [D:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.runs/impl_1/.Xil/Vivado-8268-/dcp/system_top.xdc]
Finished Parsing XDC File [D:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.runs/impl_1/.Xil/Vivado-8268-/dcp/system_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 55 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 38 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

link_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 906.531 ; gain = 705.633
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.242 . Memory (MB): peak = 908.805 ; gain = 2.242

Starting Logic Optimization Task
INFO: [Timing 38-2] Deriving generated clocks

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 309597976

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.744 . Memory (MB): peak = 911.227 ; gain = 2.422

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-10] Eliminated 327 cells.
Phase 2 Constant Propagation | Checksum: 1fd61a7c0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 911.227 ; gain = 2.422

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1207 unconnected nets.
INFO: [Opt 31-11] Eliminated 325 unconnected cells.
Phase 3 Sweep | Checksum: 1763112bc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 911.227 ; gain = 2.422

Phase 4 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 4 Constant Propagation | Checksum: 1763112bc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 911.227 ; gain = 2.422

Phase 5 Sweep
INFO: [Opt 31-12] Eliminated 1 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 5 Sweep | Checksum: 2e40ac26d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 911.227 ; gain = 2.422
Ending Logic Optimization Task | Checksum: 2e40ac26d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 911.227 ; gain = 2.422
Implement Debug Cores | Checksum: 2b9590002
Logic Optimization | Checksum: 2b9590002

Starting Power Optimization Task

Starting PowerOpt TimerUpdates Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending PowerOpt TimerUpdates Task | Checksum: 2e40ac26d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.894 . Memory (MB): peak = 913.133 ; gain = 1.906
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 was updated to NO_CHANGE to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 4
Ending Power Optimization Task | Checksum: 219b94bc9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1013.758 ; gain = 102.531
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1013.758 ; gain = 107.227
INFO: [Timing 38-35] Done setting XDC timing constraints.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.229 . Memory (MB): peak = 1013.758 ; gain = 0.000
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1013.758 ; gain = 0.000

Phase 1.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1013.758 ; gain = 0.000
Phase 1.1.1 Mandatory Logic Optimization | Checksum: 149c21930

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.336 . Memory (MB): peak = 1013.758 ; gain = 0.000

Phase 1.1.2 Build Super Logic Region (SLR) Database
Phase 1.1.2 Build Super Logic Region (SLR) Database | Checksum: 149c21930

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.358 . Memory (MB): peak = 1013.758 ; gain = 0.000

Phase 1.1.3 Add Constraints
Phase 1.1.3 Add Constraints | Checksum: 149c21930

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.359 . Memory (MB): peak = 1013.758 ; gain = 0.000

Phase 1.1.4 Build Macros
Phase 1.1.4 Build Macros | Checksum: 1794cb8dd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1013.758 ; gain = 0.000

Phase 1.1.5 Implementation Feasibility check
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[0] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[53] of IOStandard LVCMOS18
WARNING: [Place 30-12] An IO Bus gpio_bd with more than one IO standard is found. Components associated with this bus are: 
	gpio_bd[0] of IOStandard LVCMOS25
	gpio_bd[1] of IOStandard LVCMOS25
	gpio_bd[2] of IOStandard LVCMOS25
	gpio_bd[3] of IOStandard LVCMOS25
	gpio_bd[4] of IOStandard LVCMOS25
	gpio_bd[5] of IOStandard LVCMOS33
	gpio_bd[6] of IOStandard LVCMOS33
	gpio_bd[7] of IOStandard LVCMOS33
	gpio_bd[8] of IOStandard LVCMOS33
	gpio_bd[9] of IOStandard LVCMOS33
	gpio_bd[10] of IOStandard LVCMOS33
	gpio_bd[11] of IOStandard LVCMOS25
	gpio_bd[12] of IOStandard LVCMOS25
	gpio_bd[13] of IOStandard LVCMOS25
	gpio_bd[14] of IOStandard LVCMOS25
	gpio_bd[15] of IOStandard LVCMOS25
	gpio_bd[16] of IOStandard LVCMOS25
	gpio_bd[17] of IOStandard LVCMOS25
	gpio_bd[18] of IOStandard LVCMOS25
	gpio_bd[19] of IOStandard LVCMOS33
	gpio_bd[20] of IOStandard LVCMOS33
	gpio_bd[21] of IOStandard LVCMOS33
	gpio_bd[22] of IOStandard LVCMOS33
	gpio_bd[23] of IOStandard LVCMOS33
	gpio_bd[24] of IOStandard LVCMOS33
	gpio_bd[25] of IOStandard LVCMOS33
	gpio_bd[26] of IOStandard LVCMOS33
	gpio_bd[27] of IOStandard LVCMOS25
	gpio_bd[28] of IOStandard LVCMOS25
	gpio_bd[29] of IOStandard LVCMOS25
	gpio_bd[30] of IOStandard LVCMOS25
	gpio_bd[31] of IOStandard LVCMOS25
Phase 1.1.5 Implementation Feasibility check | Checksum: 1794cb8dd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1013.758 ; gain = 0.000

Phase 1.1.6 Pre-Place Cells
Phase 1.1.6 Pre-Place Cells | Checksum: 1794cb8dd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1013.758 ; gain = 0.000

Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1c908e248

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1013.758 ; gain = 0.000

Phase 1.1.8 Build Placer Netlist Model

Phase 1.1.8.1 Place Init Design

Phase 1.1.8.1.1 Build Clock Data
Phase 1.1.8.1.1 Build Clock Data | Checksum: 2bb9720c4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1013.758 ; gain = 0.000
Phase 1.1.8.1 Place Init Design | Checksum: 2440e03ae

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1013.758 ; gain = 0.000
Phase 1.1.8 Build Placer Netlist Model | Checksum: 2440e03ae

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1013.758 ; gain = 0.000

Phase 1.1.9 Constrain Clocks/Macros

Phase 1.1.9.1 Constrain Global/Regional Clocks
Phase 1.1.9.1 Constrain Global/Regional Clocks | Checksum: 1de06bc27

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1013.758 ; gain = 0.000
Phase 1.1.9 Constrain Clocks/Macros | Checksum: 1de06bc27

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1013.758 ; gain = 0.000
Phase 1.1 Placer Initialization Core | Checksum: 1de06bc27

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1013.758 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1de06bc27

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1013.758 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 17aa3e261

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 1013.758 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17aa3e261

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 1013.758 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16a7f9ed7

Time (s): cpu = 00:00:38 ; elapsed = 00:00:29 . Memory (MB): peak = 1013.758 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e9c44433

Time (s): cpu = 00:00:39 ; elapsed = 00:00:29 . Memory (MB): peak = 1013.758 ; gain = 0.000

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 11f9fe325

Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 1013.758 ; gain = 0.000

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 10a40b7dd

Time (s): cpu = 00:00:42 ; elapsed = 00:00:32 . Memory (MB): peak = 1013.758 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 10a40b7dd

Time (s): cpu = 00:00:42 ; elapsed = 00:00:32 . Memory (MB): peak = 1013.758 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 10a40b7dd

Time (s): cpu = 00:00:42 ; elapsed = 00:00:32 . Memory (MB): peak = 1013.758 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PCOPT Shape updates
Phase 4.1 PCOPT Shape updates | Checksum: 11ba96f36

Time (s): cpu = 00:00:42 ; elapsed = 00:00:33 . Memory (MB): peak = 1013.758 ; gain = 0.000

Phase 4.2 Post Placement Optimization

Phase 4.2.1 Post Placement Timing Optimization
Phase 4.2.1 Post Placement Timing Optimization | Checksum: 18fa7148c

Time (s): cpu = 00:00:45 ; elapsed = 00:00:34 . Memory (MB): peak = 1013.758 ; gain = 0.000
Phase 4.2 Post Placement Optimization | Checksum: 18fa7148c

Time (s): cpu = 00:00:45 ; elapsed = 00:00:34 . Memory (MB): peak = 1013.758 ; gain = 0.000

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 18fa7148c

Time (s): cpu = 00:00:45 ; elapsed = 00:00:34 . Memory (MB): peak = 1013.758 ; gain = 0.000

Phase 4.4 Placer Reporting

Phase 4.4.1 Congestion Reporting
Phase 4.4.1 Congestion Reporting | Checksum: 18fa7148c

Time (s): cpu = 00:00:45 ; elapsed = 00:00:34 . Memory (MB): peak = 1013.758 ; gain = 0.000

Phase 4.4.2 updateTiming final
Phase 4.4.2 updateTiming final | Checksum: 1478fb40c

Time (s): cpu = 00:00:47 ; elapsed = 00:00:35 . Memory (MB): peak = 1013.758 ; gain = 0.000

Phase 4.4.3 Dump Critical Paths 
Phase 4.4.3 Dump Critical Paths  | Checksum: 1478fb40c

Time (s): cpu = 00:00:47 ; elapsed = 00:00:35 . Memory (MB): peak = 1013.758 ; gain = 0.000

Phase 4.4.4 Restore STA
Phase 4.4.4 Restore STA | Checksum: 1478fb40c

Time (s): cpu = 00:00:47 ; elapsed = 00:00:35 . Memory (MB): peak = 1013.758 ; gain = 0.000

Phase 4.4.5 Print Final WNS
INFO: [Place 30-100] Post Placement Timing Summary | WNS=0.583  | TNS=0.000  |

Phase 4.4.5 Print Final WNS | Checksum: 1478fb40c

Time (s): cpu = 00:00:51 ; elapsed = 00:00:37 . Memory (MB): peak = 1013.758 ; gain = 0.000
Phase 4.4 Placer Reporting | Checksum: 1478fb40c

Time (s): cpu = 00:00:51 ; elapsed = 00:00:38 . Memory (MB): peak = 1013.758 ; gain = 0.000

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 19b70f246

Time (s): cpu = 00:00:51 ; elapsed = 00:00:38 . Memory (MB): peak = 1013.758 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19b70f246

Time (s): cpu = 00:00:51 ; elapsed = 00:00:38 . Memory (MB): peak = 1013.758 ; gain = 0.000
Ending Placer Task | Checksum: 1588952c1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:38 . Memory (MB): peak = 1013.758 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:38 . Memory (MB): peak = 1013.758 ; gain = 0.000
INFO: [Timing 38-163] DEBUG : Generate clock report | CPU: 0 secs 

report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 1013.758 ; gain = 0.000
INFO: [Designutils 20-134] DEBUG : Generate Control Sets report | CPU: 0 secs 
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.956 . Memory (MB): peak = 1013.758 ; gain = 0.000
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.939 . Memory (MB): peak = 1013.758 ; gain = 0.000
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design

Phase 1.1 Build Netlist & NodeGraph
Phase 1.1 Build Netlist & NodeGraph | Checksum: 1be909a48

Time (s): cpu = 00:00:51 ; elapsed = 00:00:24 . Memory (MB): peak = 1115.797 ; gain = 102.039
Phase 1 Build RT Design | Checksum: 894f49c5

Time (s): cpu = 00:00:52 ; elapsed = 00:00:24 . Memory (MB): peak = 1115.797 ; gain = 102.039

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 894f49c5

Time (s): cpu = 00:00:52 ; elapsed = 00:00:24 . Memory (MB): peak = 1115.797 ; gain = 102.039

Phase 2.2 Restore Routing
Phase 2.2 Restore Routing | Checksum: 894f49c5

Time (s): cpu = 00:00:52 ; elapsed = 00:00:24 . Memory (MB): peak = 1122.941 ; gain = 109.184

Phase 2.3 Special Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Special Net Routing | Checksum: f898ad4d

Time (s): cpu = 00:00:52 ; elapsed = 00:00:25 . Memory (MB): peak = 1142.770 ; gain = 129.012

Phase 2.4 Local Clock Net Routing
Phase 2.4 Local Clock Net Routing | Checksum: f898ad4d

Time (s): cpu = 00:00:52 ; elapsed = 00:00:25 . Memory (MB): peak = 1142.770 ; gain = 129.012

Phase 2.5 Update Timing

Phase 2.5.1 Update timing with NCN CRPR

Phase 2.5.1.1 Hold Budgeting
Phase 2.5.1.1 Hold Budgeting | Checksum: f898ad4d

Time (s): cpu = 00:00:57 ; elapsed = 00:00:28 . Memory (MB): peak = 1142.770 ; gain = 129.012
Phase 2.5.1 Update timing with NCN CRPR | Checksum: f898ad4d

Time (s): cpu = 00:00:57 ; elapsed = 00:00:28 . Memory (MB): peak = 1142.770 ; gain = 129.012
Phase 2.5 Update Timing | Checksum: f898ad4d

Time (s): cpu = 00:00:57 ; elapsed = 00:00:28 . Memory (MB): peak = 1142.770 ; gain = 129.012
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.599  | TNS=0      | WHS=-0.193 | THS=-121   |


Phase 2.6 Budgeting
Phase 2.6 Budgeting | Checksum: f898ad4d

Time (s): cpu = 00:01:00 ; elapsed = 00:00:30 . Memory (MB): peak = 1142.770 ; gain = 129.012
Phase 2 Router Initialization | Checksum: f898ad4d

Time (s): cpu = 00:01:00 ; elapsed = 00:00:30 . Memory (MB): peak = 1142.770 ; gain = 129.012

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 12679e3d0

Time (s): cpu = 00:01:01 ; elapsed = 00:00:30 . Memory (MB): peak = 1142.770 ; gain = 129.012

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Remove Overlaps
 Number of Nodes with overlaps = 795
 Number of Nodes with overlaps = 89
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
Phase 4.1.1 Remove Overlaps | Checksum: b37030ce

Time (s): cpu = 00:01:06 ; elapsed = 00:00:34 . Memory (MB): peak = 1142.770 ; gain = 129.012

Phase 4.1.2 Update Timing
Phase 4.1.2 Update Timing | Checksum: b37030ce

Time (s): cpu = 00:01:07 ; elapsed = 00:00:34 . Memory (MB): peak = 1142.770 ; gain = 129.012
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.457  | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.1.3 collectNewHoldAndFix
Phase 4.1.3 collectNewHoldAndFix | Checksum: 1007d107d

Time (s): cpu = 00:01:07 ; elapsed = 00:00:34 . Memory (MB): peak = 1142.770 ; gain = 129.012
Phase 4.1 Global Iteration 0 | Checksum: 1007d107d

Time (s): cpu = 00:01:07 ; elapsed = 00:00:35 . Memory (MB): peak = 1142.770 ; gain = 129.012

Phase 4.2 Global Iteration 1

Phase 4.2.1 Remove Overlaps
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.2.1 Remove Overlaps | Checksum: 10170f332

Time (s): cpu = 00:01:08 ; elapsed = 00:00:35 . Memory (MB): peak = 1142.770 ; gain = 129.012

Phase 4.2.2 Update Timing
Phase 4.2.2 Update Timing | Checksum: 10170f332

Time (s): cpu = 00:01:08 ; elapsed = 00:00:35 . Memory (MB): peak = 1142.770 ; gain = 129.012
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.457  | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.2.3 collectNewHoldAndFix
Phase 4.2.3 collectNewHoldAndFix | Checksum: 1c6daf794

Time (s): cpu = 00:01:08 ; elapsed = 00:00:35 . Memory (MB): peak = 1142.770 ; gain = 129.012
Phase 4.2 Global Iteration 1 | Checksum: 1c6daf794

Time (s): cpu = 00:01:08 ; elapsed = 00:00:35 . Memory (MB): peak = 1142.770 ; gain = 129.012
Phase 4 Rip-up And Reroute | Checksum: 1c6daf794

Time (s): cpu = 00:01:08 ; elapsed = 00:00:35 . Memory (MB): peak = 1142.770 ; gain = 129.012

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 1c6daf794

Time (s): cpu = 00:01:09 ; elapsed = 00:00:36 . Memory (MB): peak = 1142.770 ; gain = 129.012
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.589  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 1c6daf794

Time (s): cpu = 00:01:09 ; elapsed = 00:00:36 . Memory (MB): peak = 1142.770 ; gain = 129.012

Phase 6 Post Hold Fix

Phase 6.1 Full Hold Analysis

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c6daf794

Time (s): cpu = 00:01:10 ; elapsed = 00:00:37 . Memory (MB): peak = 1142.770 ; gain = 129.012
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.589  | TNS=0      | WHS=0.039  | THS=0      |

Phase 6.1 Full Hold Analysis | Checksum: 1c6daf794

Time (s): cpu = 00:01:10 ; elapsed = 00:00:37 . Memory (MB): peak = 1142.770 ; gain = 129.012
Phase 6 Post Hold Fix | Checksum: 1c6daf794

Time (s): cpu = 00:01:10 ; elapsed = 00:00:37 . Memory (MB): peak = 1142.770 ; gain = 129.012

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 1c6daf794

Time (s): cpu = 00:01:12 ; elapsed = 00:00:38 . Memory (MB): peak = 1142.770 ; gain = 129.012
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.589  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 1c6daf794

Time (s): cpu = 00:01:12 ; elapsed = 00:00:38 . Memory (MB): peak = 1142.770 ; gain = 129.012

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.26784 %
  Global Horizontal Routing Utilization  = 2.25752 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1c6daf794

Time (s): cpu = 00:01:12 ; elapsed = 00:00:38 . Memory (MB): peak = 1142.770 ; gain = 129.012

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 18b1883f0

Time (s): cpu = 00:01:13 ; elapsed = 00:00:39 . Memory (MB): peak = 1142.770 ; gain = 129.012

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.590  | TNS=0.000  | WHS=0.039  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 10 Post Router Timing | Checksum: 18b1883f0

Time (s): cpu = 00:01:18 ; elapsed = 00:00:41 . Memory (MB): peak = 1142.770 ; gain = 129.012
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 18b1883f0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:41 . Memory (MB): peak = 1142.770 ; gain = 129.012

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:41 . Memory (MB): peak = 1142.770 ; gain = 129.012
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:20 ; elapsed = 00:00:43 . Memory (MB): peak = 1142.770 ; gain = 129.012
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.runs/impl_1/system_top_drc_routed.rpt.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-218] MMCM/PLL RST static_probability should be either 0 or 1, power analysis is using 0 by default.
Use 'set_switching_activity -static_probability 1 -signal_rate 0 [get_nets i_system_wrapper/system_i/axi_hdmi_clkgen/inst/mmcm_rst]'  to set the static_probabiblity to '1'  if desired.
report_power: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1142.770 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1142.770 ; gain = 0.000
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 132 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory for users of free Webpack licenses. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-185] WebTalk report has not been sent to Xilinx. Please check your network and proxy settings.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1378.395 ; gain = 235.625
INFO: [Common 17-206] Exiting Vivado at Wed Sep 17 23:05:14 2014...

*** Running vivado
    with args -log system_top.rdi -applog -m64 -messageDb vivado.pb -mode batch -source system_top.tcl -notrace


****** Vivado v2013.4 (64-bit)
  **** SW Build 353583 on Mon Dec  9 17:49:19 MST 2013
  **** IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from D:/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [D:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source system_top.tcl -notrace
Command: open_checkpoint system_top_routed.dcp
INFO: [Netlist 29-17] Analyzing 71 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from D:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from D:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from D:/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from D:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from D:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from D:/Xilinx/Vivado/2013.4/data\./parts/xilinx/zynq/IOStandards.xml
Parsing XDC File [D:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.runs/impl_1/.Xil/Vivado-3120-/dcp/system_top_early.xdc]
Finished Parsing XDC File [D:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.runs/impl_1/.Xil/Vivado-3120-/dcp/system_top_early.xdc]
Parsing XDC File [D:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.runs/impl_1/.Xil/Vivado-3120-/dcp/system_top.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [D:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [D:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc:56]
Finished Parsing XDC File [D:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.runs/impl_1/.Xil/Vivado-3120-/dcp/system_top.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.476 . Memory (MB): peak = 909.898 ; gain = 7.293
Restoring placement.
Restored 2089 out of 2089 XDEF sites from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 55 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 38 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

INFO: [Project 1-484] Checkpoint was created with build 353583
open_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 915.480 ; gain = 714.082
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 132 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory for users of free Webpack licenses. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-185] WebTalk report has not been sent to Xilinx. Please check your network and proxy settings.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1282.406 ; gain = 366.926
INFO: [Common 17-206] Exiting Vivado at Thu Sep 18 01:20:46 2014...

*** Running vivado
    with args -log system_top.rdi -applog -m64 -messageDb vivado.pb -mode batch -source system_top.tcl -notrace


****** Vivado v2013.4 (64-bit)
  **** SW Build 353583 on Mon Dec  9 17:49:19 MST 2013
  **** IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from D:/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [D:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source system_top.tcl -notrace
Command: open_checkpoint system_top_routed.dcp
INFO: [Netlist 29-17] Analyzing 71 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from D:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from D:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from D:/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from D:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from D:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from D:/Xilinx/Vivado/2013.4/data\./parts/xilinx/zynq/IOStandards.xml
Parsing XDC File [D:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.runs/impl_1/.Xil/Vivado-7660-/dcp/system_top_early.xdc]
Finished Parsing XDC File [D:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.runs/impl_1/.Xil/Vivado-7660-/dcp/system_top_early.xdc]
Parsing XDC File [D:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.runs/impl_1/.Xil/Vivado-7660-/dcp/system_top.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [D:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [D:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc:56]
Finished Parsing XDC File [D:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.runs/impl_1/.Xil/Vivado-7660-/dcp/system_top.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.594 . Memory (MB): peak = 909.449 ; gain = 6.289
Restoring placement.
Restored 2089 out of 2089 XDEF sites from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 55 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 38 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

INFO: [Project 1-484] Checkpoint was created with build 353583
open_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 916.035 ; gain = 715.074
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 132 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory for users of free Webpack licenses. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-185] WebTalk report has not been sent to Xilinx. Please check your network and proxy settings.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1282.961 ; gain = 366.926
INFO: [Common 17-206] Exiting Vivado at Thu Sep 18 01:44:25 2014...

*** Running vivado
    with args -log system_top.rdi -applog -m64 -messageDb vivado.pb -mode batch -source system_top.tcl -notrace


****** Vivado v2013.4 (64-bit)
  **** SW Build 353583 on Mon Dec  9 17:49:19 MST 2013
  **** IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from D:/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [D:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source system_top.tcl -notrace
Command: open_checkpoint system_top_routed.dcp
INFO: [Netlist 29-17] Analyzing 71 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from D:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from D:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from D:/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from D:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from D:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from D:/Xilinx/Vivado/2013.4/data\./parts/xilinx/zynq/IOStandards.xml
Parsing XDC File [D:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.runs/impl_1/.Xil/Vivado-9572-/dcp/system_top_early.xdc]
Finished Parsing XDC File [D:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.runs/impl_1/.Xil/Vivado-9572-/dcp/system_top_early.xdc]
Parsing XDC File [D:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.runs/impl_1/.Xil/Vivado-9572-/dcp/system_top.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [D:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [D:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc:56]
Finished Parsing XDC File [D:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.runs/impl_1/.Xil/Vivado-9572-/dcp/system_top.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.472 . Memory (MB): peak = 910.129 ; gain = 7.109
Restoring placement.
Restored 2089 out of 2089 XDEF sites from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 55 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 38 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

INFO: [Project 1-484] Checkpoint was created with build 353583
open_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 915.711 ; gain = 714.996
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 132 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory for users of free Webpack licenses. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-185] WebTalk report has not been sent to Xilinx. Please check your network and proxy settings.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1282.762 ; gain = 367.051
INFO: [Common 17-206] Exiting Vivado at Thu Sep 18 02:03:43 2014...

*** Running vivado
    with args -log system_top.rdi -applog -m64 -messageDb vivado.pb -mode batch -source system_top.tcl -notrace


****** Vivado v2013.4 (64-bit)
  **** SW Build 353583 on Mon Dec  9 17:49:19 MST 2013
  **** IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from D:/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [D:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source system_top.tcl -notrace
Command: open_checkpoint system_top_routed.dcp
INFO: [Netlist 29-17] Analyzing 71 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from D:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from D:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from D:/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from D:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from D:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from D:/Xilinx/Vivado/2013.4/data\./parts/xilinx/zynq/IOStandards.xml
Parsing XDC File [D:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.runs/impl_1/.Xil/Vivado-24500-/dcp/system_top_early.xdc]
Finished Parsing XDC File [D:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.runs/impl_1/.Xil/Vivado-24500-/dcp/system_top_early.xdc]
Parsing XDC File [D:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.runs/impl_1/.Xil/Vivado-24500-/dcp/system_top.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [D:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [D:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc:56]
Finished Parsing XDC File [D:/ROSTA/hdl-master/projects/adv7511/zed_for_noos/adv7511_zed.runs/impl_1/.Xil/Vivado-24500-/dcp/system_top.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.495 . Memory (MB): peak = 911.801 ; gain = 7.277
Restoring placement.
Restored 2089 out of 2089 XDEF sites from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 55 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 38 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

INFO: [Project 1-484] Checkpoint was created with build 353583
open_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 918.203 ; gain = 716.875
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 132 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory for users of free Webpack licenses. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-185] WebTalk report has not been sent to Xilinx. Please check your network and proxy settings.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1284.273 ; gain = 366.070
INFO: [Common 17-206] Exiting Vivado at Thu Sep 18 13:11:59 2014...
