

================================================================
== Vivado HLS Report for 'U_drain_IO_L1_out_boundary_0_0_s'
================================================================
* Date:           Thu May 27 10:44:59 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel0
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 1.889 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       44|       44| 0.147 us | 0.147 us |   44|   44|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       20|       20|         2|          1|          1|    20|    yes   |
        |- Loop 2  |       20|       20|         2|          1|          1|    20|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       50|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        0|      100|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      126|    -|
|Register             |        -|      -|      672|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|      672|      276|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+------------------------+---------+-------+---+-----+-----+
    |           Instance           |         Module         | BRAM_18K| DSP48E| FF| LUT | URAM|
    +------------------------------+------------------------+---------+-------+---+-----+-----+
    |kernel0_mux_205_32_1_1_U3310  |kernel0_mux_205_32_1_1  |        0|      0|  0|  100|    0|
    +------------------------------+------------------------+---------+-------+---+-----+-----+
    |Total                         |                        |        0|      0|  0|  100|    0|
    +------------------------------+------------------------+---------+-------+---+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |c2_V_fu_201_p2                    |     +    |      0|  0|   6|           5|           1|
    |c3_fu_313_p2                      |     +    |      0|  0|   6|           5|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp1_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln637_fu_307_p2              |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln899_fu_195_p2              |   icmp   |      0|  0|  11|           5|           5|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  50|          30|          22|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  33|          6|    1|          6|
    |ap_done                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1            |  15|          3|    1|          3|
    |ap_phi_mux_c3_0_i_phi_fu_187_p4    |   9|          2|    5|         10|
    |ap_phi_mux_p_02_0_i_phi_fu_175_p4  |   9|          2|    5|         10|
    |c3_0_i_reg_183                     |   9|          2|    5|         10|
    |fifo_U_drain_local_in_V_blk_n      |   9|          2|    1|          2|
    |fifo_U_drain_out_V_blk_n           |   9|          2|    1|          2|
    |p_02_0_i_reg_171                   |   9|          2|    5|         10|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 126|         26|   26|         58|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   5|   0|    5|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1  |   1|   0|    1|          0|
    |c2_V_reg_550             |   5|   0|    5|          0|
    |c3_0_i_reg_183           |   5|   0|    5|          0|
    |c3_reg_559               |   5|   0|    5|          0|
    |icmp_ln637_reg_555       |   1|   0|    1|          0|
    |icmp_ln899_reg_546       |   1|   0|    1|          0|
    |p_02_0_i_reg_171         |   5|   0|    5|          0|
    |tmp_264_fu_82            |  32|   0|   32|          0|
    |tmp_265_fu_86            |  32|   0|   32|          0|
    |tmp_266_fu_90            |  32|   0|   32|          0|
    |tmp_267_fu_94            |  32|   0|   32|          0|
    |tmp_268_fu_98            |  32|   0|   32|          0|
    |tmp_269_fu_102           |  32|   0|   32|          0|
    |tmp_270_fu_106           |  32|   0|   32|          0|
    |tmp_271_fu_110           |  32|   0|   32|          0|
    |tmp_272_fu_114           |  32|   0|   32|          0|
    |tmp_273_fu_118           |  32|   0|   32|          0|
    |tmp_274_fu_122           |  32|   0|   32|          0|
    |tmp_275_fu_126           |  32|   0|   32|          0|
    |tmp_276_fu_130           |  32|   0|   32|          0|
    |tmp_277_fu_134           |  32|   0|   32|          0|
    |tmp_278_fu_138           |  32|   0|   32|          0|
    |tmp_279_fu_142           |  32|   0|   32|          0|
    |tmp_280_fu_146           |  32|   0|   32|          0|
    |tmp_281_fu_150           |  32|   0|   32|          0|
    |tmp_282_fu_154           |  32|   0|   32|          0|
    |tmp_fu_78                |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 672|   0|  672|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+----------------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+---------------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs | U_drain_IO_L1_out_boundary<0, 0> | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs | U_drain_IO_L1_out_boundary<0, 0> | return value |
|ap_start                         |  in |    1| ap_ctrl_hs | U_drain_IO_L1_out_boundary<0, 0> | return value |
|ap_done                          | out |    1| ap_ctrl_hs | U_drain_IO_L1_out_boundary<0, 0> | return value |
|ap_continue                      |  in |    1| ap_ctrl_hs | U_drain_IO_L1_out_boundary<0, 0> | return value |
|ap_idle                          | out |    1| ap_ctrl_hs | U_drain_IO_L1_out_boundary<0, 0> | return value |
|ap_ready                         | out |    1| ap_ctrl_hs | U_drain_IO_L1_out_boundary<0, 0> | return value |
|fifo_U_drain_out_V_din           | out |   32|   ap_fifo  |        fifo_U_drain_out_V        |    pointer   |
|fifo_U_drain_out_V_full_n        |  in |    1|   ap_fifo  |        fifo_U_drain_out_V        |    pointer   |
|fifo_U_drain_out_V_write         | out |    1|   ap_fifo  |        fifo_U_drain_out_V        |    pointer   |
|fifo_U_drain_local_in_V_dout     |  in |   32|   ap_fifo  |      fifo_U_drain_local_in_V     |    pointer   |
|fifo_U_drain_local_in_V_empty_n  |  in |    1|   ap_fifo  |      fifo_U_drain_local_in_V     |    pointer   |
|fifo_U_drain_local_in_V_read     | out |    1|   ap_fifo  |      fifo_U_drain_local_in_V     |    pointer   |
+---------------------------------+-----+-----+------------+----------------------------------+--------------+

