1
 
****************************************
Report : area
Design : Main_controller
Version: T-2022.03-SP3
Date   : Mon Mar 27 17:49:02 2023
****************************************

Library(s) Used:

    typical (File: /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/synopsys/typical.db)

Number of ports:                           72
Number of nets:                          1058
Number of cells:                         1056
Number of combinational cells:            917
Number of sequential cells:               139
Number of macros/black boxes:               0
Number of buf/inv:                        207
Number of references:                     132

Combinational area:               9816.480087
Buf/Inv area:                     1337.760038
Noncombinational area:            5032.799891
Macro/Black Box area:                0.000000
Net Interconnect area:          113540.576111

Total cell area:                 14849.279977
Total area:                     128389.856088
1
Information: Propagating switching activity (medium effort zero delay simulation). (PWR-6)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort medium
Design : Main_controller
Version: T-2022.03-SP3
Date   : Mon Mar 27 17:49:03 2023
****************************************


Library(s) Used:

    typical (File: /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/synopsys/typical.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: segmented

Design        Wire Load Model            Library
------------------------------------------------
Main_controller        ibm13_wl10        typical


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
Main_controller                           0.315    3.420 5.07e+05    3.735 100.0
1
 
****************************************
Report : design
Design : Main_controller
Version: T-2022.03-SP3
Date   : Mon Mar 27 17:49:03 2023
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    typical (File: /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/synopsys/typical.db)

Local Link Library:

    {typical.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : typical
    Library : typical
    Process :   1.00
    Temperature :  25.00
    Voltage :   1.20
    Interconnect Model : balanced_tree

Wire Loading Model:

    Selected manually by the user.

Name           :   ibm13_wl10
Location       :   typical
Resistance     :   8.5e-08
Capacitance    :   0.00015
Area           :   0.7
Slope          :   66.667
Fanout   Length   Points Average Cap Std Deviation
--------------------------------------------------------------
     1    66.67



Wire Loading Model Mode: segmented.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    DesignWare

Design Parameters:

    None specified.
1
 
****************************************
Report : cell
Design : Main_controller
Version: T-2022.03-SP3
Date   : Mon Mar 27 17:49:03 2023
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U378                      MX2X2TR         typical         14.400000 
U379                      MX2X2TR         typical         14.400000 
U380                      OAI2BB1X2TR     typical         11.520000 
U381                      MXI2X1TR        typical         11.520000 
U382                      OAI21X1TR       typical         7.200000  
U383                      OAI22X2TR       typical         15.840000 
U384                      MXI2X2TR        typical         14.400000 
U385                      MXI2X2TR        typical         14.400000 
U386                      CLKINVX2TR      typical         4.320000  
U387                      INVX4TR         typical         5.760000  
U388                      NAND2X1TR       typical         5.760000  
U389                      INVX2TR         typical         4.320000  
U390                      OAI211X1TR      typical         8.640000  
U391                      INVX3TR         typical         5.760000  
U392                      NAND3BX2TR      typical         11.520000 
U393                      INVX12TR        typical         12.960000 
U394                      INVX6TR         typical         8.640000  
U395                      INVX2TR         typical         4.320000  
U396                      INVX2TR         typical         4.320000  
U397                      MXI2X1TR        typical         11.520000 
U398                      NAND2X6TR       typical         14.400000 
U399                      INVX4TR         typical         5.760000  
U400                      NAND2X4TR       typical         11.520000 
U401                      NOR2X1TR        typical         5.760000  
U402                      AO21X1TR        typical         8.640000  
U403                      CLKBUFX2TR      typical         5.760000  
U404                      BUFX3TR         typical         7.200000  
U405                      NAND3X1TR       typical         7.200000  
U406                      INVX2TR         typical         4.320000  
U407                      NAND2X4TR       typical         11.520000 
U408                      NAND2X6TR       typical         14.400000 
U409                      AOI21X2TR       typical         12.960000 
U410                      OR2X4TR         typical         10.080000 
U411                      NAND2X4TR       typical         11.520000 
U412                      NAND2X4TR       typical         11.520000 
U413                      BUFX12TR        typical         15.840000 
U414                      AOI2BB2X2TR     typical         15.840000 
U415                      XOR2X1TR        typical         11.520000 
U416                      INVX2TR         typical         4.320000  
U417                      NOR2X1TR        typical         5.760000  
U418                      INVX2TR         typical         4.320000  
U419                      INVX1TR         typical         4.320000  
U420                      INVX4TR         typical         5.760000  
U421                      NOR2X2TR        typical         7.200000  
U422                      NOR2X2TR        typical         7.200000  
U423                      INVX2TR         typical         4.320000  
U424                      NAND2X2TR       typical         7.200000  
U425                      CLKBUFX2TR      typical         5.760000  
U426                      INVX3TR         typical         5.760000  
U427                      NAND2X6TR       typical         14.400000 
U428                      NOR2X1TR        typical         5.760000  
U429                      NAND2X1TR       typical         5.760000  
U430                      NAND2X1TR       typical         5.760000  
U431                      CLKINVX3TR      typical         5.760000  
U432                      CLKINVX2TR      typical         4.320000  
U433                      NOR2X2TR        typical         7.200000  
U434                      NOR2X2TR        typical         7.200000  
U435                      NOR2X2TR        typical         7.200000  
U436                      CLKINVX12TR     typical         14.400000 
U437                      CLKINVX2TR      typical         4.320000  
U438                      CLKINVX4TR      typical         5.760000  
U439                      NAND2X1TR       typical         5.760000  
U440                      NAND2X1TR       typical         5.760000  
U441                      INVX2TR         typical         4.320000  
U442                      CLKINVX6TR      typical         7.200000  
U443                      INVX2TR         typical         4.320000  
U444                      INVX2TR         typical         4.320000  
U445                      INVX1TR         typical         4.320000  
U446                      BUFX6TR         typical         11.520000 
U447                      NAND2X6TR       typical         14.400000 
U448                      NAND2X6TR       typical         14.400000 
U449                      OR2X6TR         typical         14.400000 
U450                      OR2X4TR         typical         10.080000 
U451                      NAND2X1TR       typical         5.760000  
U452                      INVX4TR         typical         5.760000  
U453                      INVX4TR         typical         5.760000  
U454                      NOR2X6TR        typical         14.400000 
U455                      BUFX16TR        typical         21.600000 
U456                      INVX1TR         typical         4.320000  
U457                      INVX2TR         typical         4.320000  
U458                      CLKAND2X4TR     typical         10.080000 
U459                      BUFX12TR        typical         15.840000 
U460                      NAND2X4TR       typical         11.520000 
U461                      NAND2X6TR       typical         14.400000 
U462                      NAND2X6TR       typical         14.400000 
U463                      INVX6TR         typical         8.640000  
U464                      CLKINVX6TR      typical         7.200000  
U465                      CLKINVX6TR      typical         7.200000  
U466                      NOR2X2TR        typical         7.200000  
U467                      NAND2X1TR       typical         5.760000  
U468                      NAND2X1TR       typical         5.760000  
U469                      CLKXOR2X4TR     typical         20.160000 
U470                      CLKINVX2TR      typical         4.320000  
U471                      INVX1TR         typical         4.320000  
U472                      XNOR2X2TR       typical         18.719999 
U473                      NOR2X1TR        typical         5.760000  
U474                      NOR2X4TR        typical         11.520000 
U475                      CLKINVX1TR      typical         4.320000  
U476                      NAND3X1TR       typical         7.200000  
U477                      NAND2X1TR       typical         5.760000  
U478                      CLKINVX1TR      typical         4.320000  
U479                      OAI211X1TR      typical         8.640000  
U480                      INVX1TR         typical         4.320000  
U481                      CLKMX2X2TR      typical         12.960000 
U482                      INVX2TR         typical         4.320000  
U483                      INVX2TR         typical         4.320000  
U484                      INVX2TR         typical         4.320000  
U485                      INVX2TR         typical         4.320000  
U486                      INVX2TR         typical         4.320000  
U487                      CLKINVX2TR      typical         4.320000  
U488                      CLKINVX2TR      typical         4.320000  
U489                      AND2X2TR        typical         7.200000  
U490                      NOR2X4TR        typical         11.520000 
U491                      CLKINVX2TR      typical         4.320000  
U492                      CLKINVX2TR      typical         4.320000  
U493                      CLKINVX2TR      typical         4.320000  
U494                      CLKINVX2TR      typical         4.320000  
U495                      CLKINVX2TR      typical         4.320000  
U496                      BUFX8TR         typical         12.960000 
U497                      BUFX12TR        typical         15.840000 
U498                      INVX1TR         typical         4.320000  
U499                      INVX1TR         typical         4.320000  
U500                      BUFX12TR        typical         15.840000 
U501                      INVX1TR         typical         4.320000  
U502                      CLKINVX2TR      typical         4.320000  
U503                      CLKINVX2TR      typical         4.320000  
U504                      INVX2TR         typical         4.320000  
U505                      CLKINVX2TR      typical         4.320000  
U506                      CLKINVX2TR      typical         4.320000  
U507                      INVX1TR         typical         4.320000  
U508                      CLKMX2X2TR      typical         12.960000 
U509                      AND2X6TR        typical         14.400000 
U510                      INVX2TR         typical         4.320000  
U511                      BUFX3TR         typical         7.200000  
U512                      INVX1TR         typical         4.320000  
U513                      INVX6TR         typical         8.640000  
U514                      INVX3TR         typical         5.760000  
U515                      INVX1TR         typical         4.320000  
U516                      INVX1TR         typical         4.320000  
U517                      INVX1TR         typical         4.320000  
U518                      INVX1TR         typical         4.320000  
U519                      INVX1TR         typical         4.320000  
U520                      NAND2X2TR       typical         7.200000  
U521                      INVX1TR         typical         4.320000  
U522                      INVX1TR         typical         4.320000  
U523                      INVX1TR         typical         4.320000  
U524                      INVX1TR         typical         4.320000  
U525                      INVX1TR         typical         4.320000  
U526                      INVX1TR         typical         4.320000  
U527                      INVX1TR         typical         4.320000  
U528                      INVX1TR         typical         4.320000  
U529                      INVX1TR         typical         4.320000  
U530                      INVX1TR         typical         4.320000  
U531                      INVX1TR         typical         4.320000  
U532                      OR2X4TR         typical         10.080000 
U533                      CLKINVX2TR      typical         4.320000  
U534                      INVX1TR         typical         4.320000  
U535                      INVX1TR         typical         4.320000  
U536                      INVX1TR         typical         4.320000  
U537                      INVX2TR         typical         4.320000  
U538                      INVX2TR         typical         4.320000  
U539                      INVX1TR         typical         4.320000  
U540                      CLKINVX2TR      typical         4.320000  
U541                      INVX1TR         typical         4.320000  
U542                      INVX1TR         typical         4.320000  
U543                      INVX1TR         typical         4.320000  
U544                      INVX1TR         typical         4.320000  
U545                      INVX1TR         typical         4.320000  
U546                      AND2X2TR        typical         7.200000  
U547                      CLKMX2X3TR      typical         14.400000 
U548                      INVX1TR         typical         4.320000  
U549                      INVX1TR         typical         4.320000  
U550                      INVX16TR        typical         17.280001 
U551                      BUFX16TR        typical         21.600000 
U552                      MXI2X2TR        typical         14.400000 
U553                      OAI21X2TR       typical         12.960000 
U554                      NAND2X4TR       typical         11.520000 
U555                      AO21X4TR        typical         12.960000 
U556                      OAI21X2TR       typical         12.960000 
U557                      AOI21X2TR       typical         12.960000 
U558                      AO22X2TR        typical         11.520000 
U559                      NAND2X2TR       typical         7.200000  
U560                      AND4X6TR        typical         20.160000 
U561                      OAI222X2TR      typical         23.040001 
U562                      BUFX6TR         typical         11.520000 
U563                      NAND2X4TR       typical         11.520000 
U564                      MX2X4TR         typical         17.280001 
U565                      CLKINVX3TR      typical         5.760000  
U566                      CLKMX2X3TR      typical         14.400000 
U567                      CLKBUFX4TR      typical         8.640000  
U568                      OAI2BB1X2TR     typical         11.520000 
U569                      MXI2X2TR        typical         14.400000 
U570                      OAI21X2TR       typical         12.960000 
U571                      INVX6TR         typical         8.640000  
U572                      NAND2X8TR       typical         18.719999 
U573                      AOI21X2TR       typical         12.960000 
U574                      INVX6TR         typical         8.640000  
U575                      INVX6TR         typical         8.640000  
U576                      NOR2X8TR        typical         18.719999 
U577                      CLKINVX2TR      typical         4.320000  
U578                      NOR3X4TR        typical         18.719999 
U579                      OAI22X2TR       typical         15.840000 
U580                      NOR2X4TR        typical         11.520000 
U581                      NOR2X6TR        typical         14.400000 
U582                      OAI21X2TR       typical         12.960000 
U583                      NOR2X2TR        typical         7.200000  
U584                      NOR2X4TR        typical         11.520000 
U585                      NOR2X2TR        typical         7.200000  
U586                      AOI2BB2X1TR     typical         10.080000 
U587                      CLKINVX2TR      typical         4.320000  
U588                      XNOR2X2TR       typical         18.719999 
U589                      NOR2X6TR        typical         14.400000 
U590                      OAI2BB1X2TR     typical         11.520000 
U591                      XNOR2X4TR       typical         27.360001 
U592                      NOR2X4TR        typical         11.520000 
U593                      AOI21X2TR       typical         12.960000 
U594                      CLKINVX6TR      typical         7.200000  
U595                      XOR2X4TR        typical         28.799999 
U596                      AOI22X2TR       typical         15.840000 
U597                      NAND2X2TR       typical         7.200000  
U598                      OR2X4TR         typical         10.080000 
U599                      XOR2X4TR        typical         28.799999 
U600                      AOI22X2TR       typical         15.840000 
U601                      OR3X6TR         typical         15.840000 
U602                      MXI2X1TR        typical         11.520000 
U603                      MXI2X1TR        typical         11.520000 
U604                      OAI21X4TR       typical         17.280001 
U605                      OR4X8TR         typical         27.360001 
U606                      AOI21X2TR       typical         12.960000 
U607                      AOI21X4TR       typical         17.280001 
U608                      NAND2X2TR       typical         7.200000  
U609                      NOR2X4TR        typical         11.520000 
U610                      OAI22X2TR       typical         15.840000 
U611                      NAND2X4TR       typical         11.520000 
U612                      MX2X4TR         typical         17.280001 
U613                      INVX12TR        typical         12.960000 
U614                      OAI21X2TR       typical         12.960000 
U615                      OR3X4TR         typical         14.400000 
U616                      NAND3X4TR       typical         15.840000 
U617                      INVX12TR        typical         12.960000 
U618                      AOI21X2TR       typical         12.960000 
U619                      AND2X4TR        typical         10.080000 
U620                      AND2X4TR        typical         10.080000 
U621                      NOR2X6TR        typical         14.400000 
U622                      NAND3X8TR       typical         31.680000 
U623                      NOR2X8TR        typical         18.719999 
U624                      XNOR2X2TR       typical         18.719999 
U625                      NOR2X2TR        typical         7.200000  
U626                      NAND2X1TR       typical         5.760000  
U627                      NAND4X4TR       typical         25.920000 
U628                      CLKINVX1TR      typical         4.320000  
U629                      INVX4TR         typical         5.760000  
U630                      AND2X2TR        typical         7.200000  
U631                      NAND2X2TR       typical         7.200000  
U632                      NAND2X4TR       typical         11.520000 
U633                      XOR2X1TR        typical         11.520000 
U634                      CLKINVX1TR      typical         4.320000  
U635                      INVX6TR         typical         8.640000  
U636                      NAND2X4TR       typical         11.520000 
U637                      OR2X1TR         typical         7.200000  
U638                      CLKINVX1TR      typical         4.320000  
U639                      CLKINVX1TR      typical         4.320000  
U640                      CLKINVX1TR      typical         4.320000  
U641                      CLKINVX2TR      typical         4.320000  
U642                      AND2X4TR        typical         10.080000 
U643                      INVX1TR         typical         4.320000  
U644                      NOR2X6TR        typical         14.400000 
U645                      CLKINVX2TR      typical         4.320000  
U646                      INVX1TR         typical         4.320000  
U647                      CLKINVX1TR      typical         4.320000  
U648                      CLKINVX1TR      typical         4.320000  
U649                      INVX4TR         typical         5.760000  
U650                      NOR2X1TR        typical         5.760000  
U651                      CLKBUFX2TR      typical         5.760000  
U652                      INVX1TR         typical         4.320000  
U653                      AOI22X2TR       typical         15.840000 
U654                      NAND2X1TR       typical         5.760000  
U655                      NOR2X1TR        typical         5.760000  
U656                      XNOR2X1TR       typical         11.520000 
U657                      XNOR2X2TR       typical         18.719999 
U658                      OAI21X2TR       typical         12.960000 
U659                      NAND2X2TR       typical         7.200000  
U660                      NAND3X1TR       typical         7.200000  
U661                      AND4X1TR        typical         10.080000 
U662                      AND4X6TR        typical         20.160000 
U663                      NOR2X2TR        typical         7.200000  
U664                      NOR2X4TR        typical         11.520000 
U665                      NOR3X4TR        typical         18.719999 
U666                      CLKINVX1TR      typical         4.320000  
U667                      NAND2X2TR       typical         7.200000  
U668                      NAND3X2TR       typical         10.080000 
U669                      INVX4TR         typical         5.760000  
U670                      INVX1TR         typical         4.320000  
U671                      NOR3X1TR        typical         7.200000  
U672                      NOR2X2TR        typical         7.200000  
U673                      OAI21X1TR       typical         7.200000  
U674                      AND2X4TR        typical         10.080000 
U675                      INVX4TR         typical         5.760000  
U676                      OR2X1TR         typical         7.200000  
U677                      INVX4TR         typical         5.760000  
U678                      CLKINVX1TR      typical         4.320000  
U679                      CLKINVX1TR      typical         4.320000  
U680                      INVX4TR         typical         5.760000  
U681                      INVX2TR         typical         4.320000  
U682                      CLKINVX2TR      typical         4.320000  
U683                      NAND2X2TR       typical         7.200000  
U684                      OR2X6TR         typical         14.400000 
U685                      CLKINVX1TR      typical         4.320000  
U686                      AND2X1TR        typical         7.200000  
U687                      NAND2X1TR       typical         5.760000  
U688                      AOI211X1TR      typical         8.640000  
U689                      OAI222X1TR      typical         14.400000 
U690                      OR2X1TR         typical         7.200000  
U691                      OAI211X1TR      typical         8.640000  
U692                      OAI222X1TR      typical         14.400000 
U693                      INVX1TR         typical         4.320000  
U694                      OAI222X1TR      typical         14.400000 
U695                      INVX1TR         typical         4.320000  
U696                      OAI222X1TR      typical         14.400000 
U697                      INVX1TR         typical         4.320000  
U698                      MX2X1TR         typical         12.960000 
U699                      AOI21X1TR       typical         7.200000  
U700                      INVX1TR         typical         4.320000  
U701                      OAI21X1TR       typical         7.200000  
U702                      AO21X1TR        typical         8.640000  
U703                      MX2X1TR         typical         12.960000 
U704                      CLKMX2X2TR      typical         12.960000 
U705                      CLKMX2X2TR      typical         12.960000 
U706                      CLKMX2X2TR      typical         12.960000 
U707                      NAND2X1TR       typical         5.760000  
U708                      AND2X2TR        typical         7.200000  
U709                      OR2X2TR         typical         7.200000  
U710                      OR2X1TR         typical         7.200000  
U711                      MX2X1TR         typical         12.960000 
U712                      OAI22X1TR       typical         8.640000  
U713                      CLKINVX1TR      typical         4.320000  
U714                      CLKMX2X2TR      typical         12.960000 
U715                      MX2X1TR         typical         12.960000 
U716                      OAI31X1TR       typical         8.640000  
U717                      CLKMX2X2TR      typical         12.960000 
U718                      NAND2X2TR       typical         7.200000  
U719                      AOI211X1TR      typical         8.640000  
U720                      OR2X1TR         typical         7.200000  
U721                      MX2X1TR         typical         12.960000 
U722                      MX2X1TR         typical         12.960000 
U723                      CLKINVX1TR      typical         4.320000  
U724                      MX2X1TR         typical         12.960000 
U725                      OAI2BB1X1TR     typical         8.640000  
U726                      NOR2X2TR        typical         7.200000  
U727                      INVX1TR         typical         4.320000  
U728                      MXI2X1TR        typical         11.520000 
U729                      INVX4TR         typical         5.760000  
U730                      NOR2X1TR        typical         5.760000  
U731                      XOR2X1TR        typical         11.520000 
U732                      NOR2X1TR        typical         5.760000  
U733                      NAND4BX2TR      typical         14.400000 
U734                      OAI21X1TR       typical         7.200000  
U735                      AND2X4TR        typical         10.080000 
U736                      NAND3BX4TR      typical         17.280001 
U737                      NAND2X4TR       typical         11.520000 
U738                      NAND3X4TR       typical         15.840000 
U739                      NOR2X4TR        typical         11.520000 
U740                      OAI21X2TR       typical         12.960000 
U741                      OAI21X2TR       typical         12.960000 
U742                      AOI21X1TR       typical         7.200000  
U743                      MXI2X2TR        typical         14.400000 
U744                      CLKXOR2X2TR     typical         12.960000 
U745                      NAND2X1TR       typical         5.760000  
U746                      XNOR2X2TR       typical         18.719999 
U747                      OAI21X2TR       typical         12.960000 
U749                      XOR2X1TR        typical         11.520000 
U750                      CLKINVX2TR      typical         4.320000  
U751                      XOR2X1TR        typical         11.520000 
U752                      NAND2X1TR       typical         5.760000  
U753                      CLKINVX1TR      typical         4.320000  
U754                      CLKBUFX2TR      typical         5.760000  
U755                      BUFX20TR        typical         27.360001 
U756                      NAND2X4TR       typical         11.520000 
U757                      AND2X4TR        typical         10.080000 
U758                      NAND2X4TR       typical         11.520000 
U759                      NAND2X6TR       typical         14.400000 
U760                      NAND2X8TR       typical         18.719999 
U761                      INVX16TR        typical         17.280001 
U762                      INVX12TR        typical         12.960000 
U763                      NAND2BX4TR      typical         14.400000 
U764                      NAND2X8TR       typical         18.719999 
U765                      NAND2X8TR       typical         18.719999 
U766                      OAI21X4TR       typical         17.280001 
U767                      NAND2X4TR       typical         11.520000 
U770                      OAI21X4TR       typical         17.280001 
U771                      INVX4TR         typical         5.760000  
U772                      NOR2X6TR        typical         14.400000 
U773                      NOR2X8TR        typical         18.719999 
U774                      NOR2X8TR        typical         18.719999 
U775                      AOI21X4TR       typical         17.280001 
U776                      NAND2X4TR       typical         11.520000 
U777                      AND2X8TR        typical         15.840000 
U778                      INVX1TR         typical         4.320000  
U779                      AO22X4TR        typical         14.400000 
U780                      NAND2X2TR       typical         7.200000  
U781                      INVX8TR         typical         10.080000 
U782                      NAND2X4TR       typical         11.520000 
U783                      MXI2X4TR        typical         23.040001 
U784                      INVX12TR        typical         12.960000 
U785                      AND2X8TR        typical         15.840000 
U786                      INVX3TR         typical         5.760000  
U787                      NOR2X4TR        typical         11.520000 
U788                      OAI22X2TR       typical         15.840000 
U789                      OA21X4TR        typical         12.960000 
U790                      AND4X6TR        typical         20.160000 
U791                      NAND2X8TR       typical         18.719999 
U792                      NAND2X8TR       typical         18.719999 
U793                      INVX12TR        typical         12.960000 
U794                      NOR2X8TR        typical         18.719999 
U795                      NAND2X8TR       typical         18.719999 
U796                      XNOR2X4TR       typical         27.360001 
U797                      XNOR2X4TR       typical         27.360001 
U798                      INVX12TR        typical         12.960000 
U799                      XOR2X4TR        typical         28.799999 
U800                      NOR2X6TR        typical         14.400000 
U801                      XNOR2X2TR       typical         18.719999 
U802                      AND3X6TR        typical         17.280001 
U803                      OR2X6TR         typical         14.400000 
U804                      OR2X8TR         typical         15.840000 
U805                      NAND3X8TR       typical         31.680000 
U806                      OAI21X2TR       typical         12.960000 
U807                      XOR2X4TR        typical         28.799999 
U808                      XOR2X4TR        typical         28.799999 
U809                      INVX3TR         typical         5.760000  
U810                      AND2X8TR        typical         15.840000 
U811                      NOR2X8TR        typical         18.719999 
U812                      XOR2X4TR        typical         28.799999 
U813                      XOR2X2TR        typical         18.719999 
U814                      AND2X8TR        typical         15.840000 
U815                      NAND3X8TR       typical         31.680000 
U816                      INVX16TR        typical         17.280001 
U817                      NAND2BX4TR      typical         14.400000 
U818                      INVX8TR         typical         10.080000 
U820                      NAND2X6TR       typical         14.400000 
U821                      NAND2X8TR       typical         18.719999 
U822                      AND2X8TR        typical         15.840000 
U823                      INVX16TR        typical         17.280001 
U824                      NAND2X6TR       typical         14.400000 
U825                      OAI211X1TR      typical         8.640000  
U826                      OR2X8TR         typical         15.840000 
U827                      AOI22X4TR       typical         23.040001 
U828                      NAND2X8TR       typical         18.719999 
U829                      INVX6TR         typical         8.640000  
U830                      AND2X8TR        typical         15.840000 
U831                      NAND2X8TR       typical         18.719999 
U832                      AND2X8TR        typical         15.840000 
U833                      NAND2X1TR       typical         5.760000  
U834                      NAND4X6TR       typical         33.119999 
U835                      AOI21X2TR       typical         12.960000 
U836                      INVX1TR         typical         4.320000  
U837                      OAI21X1TR       typical         7.200000  
U838                      NOR2X2TR        typical         7.200000  
U839                      NAND2X4TR       typical         11.520000 
U840                      NAND3X1TR       typical         7.200000  
U841                      NOR3X4TR        typical         18.719999 
U842                      AND2X8TR        typical         15.840000 
U843                      INVX1TR         typical         4.320000  
U844                      NOR2X4TR        typical         11.520000 
U845                      NAND3X1TR       typical         7.200000  
U846                      INVX12TR        typical         12.960000 
U847                      NAND2X8TR       typical         18.719999 
U848                      NAND3X1TR       typical         7.200000  
U849                      NAND2X1TR       typical         5.760000  
U850                      NOR2X8TR        typical         18.719999 
U851                      INVX12TR        typical         12.960000 
U852                      NOR2X1TR        typical         5.760000  
U853                      NOR2X4TR        typical         11.520000 
U854                      AND2X8TR        typical         15.840000 
U855                      NAND2X1TR       typical         5.760000  
U856                      INVX16TR        typical         17.280001 
U857                      INVX8TR         typical         10.080000 
U858                      NOR2X4TR        typical         11.520000 
U859                      INVX4TR         typical         5.760000  
U860                      OAI21X1TR       typical         7.200000  
U861                      OAI211X4TR      typical         14.400000 
U862                      AOI21X2TR       typical         12.960000 
U863                      NAND2X8TR       typical         18.719999 
U864                      NOR2X8TR        typical         18.719999 
U865                      AND2X8TR        typical         15.840000 
U866                      NOR2X6TR        typical         14.400000 
U867                      NAND2X8TR       typical         18.719999 
U868                      NOR2X8TR        typical         18.719999 
U869                      INVX4TR         typical         5.760000  
U870                      AND2X6TR        typical         14.400000 
U871                      AND3X2TR        typical         8.640000  
U872                      NOR2BX4TR       typical         12.960000 
U873                      XOR2X4TR        typical         28.799999 
U874                      NAND2X4TR       typical         11.520000 
U875                      INVX2TR         typical         4.320000  
U876                      NOR2X4TR        typical         11.520000 
U877                      BUFX12TR        typical         15.840000 
U878                      NAND2X8TR       typical         18.719999 
U879                      INVX6TR         typical         8.640000  
U880                      OR4X8TR         typical         27.360001 
U881                      NOR2X4TR        typical         11.520000 
U882                      NOR2X4TR        typical         11.520000 
U883                      NOR2X2TR        typical         7.200000  
U884                      NAND2X4TR       typical         11.520000 
U885                      NAND2X2TR       typical         7.200000  
U886                      OAI21X2TR       typical         12.960000 
U887                      AOI21X4TR       typical         17.280001 
U888                      NOR2X2TR        typical         7.200000  
U889                      NAND2X2TR       typical         7.200000  
U890                      OAI21X1TR       typical         7.200000  
U891                      OAI21X4TR       typical         17.280001 
U892                      NOR2X2TR        typical         7.200000  
U893                      NAND2X2TR       typical         7.200000  
U894                      NOR2X1TR        typical         5.760000  
U895                      NAND2X4TR       typical         11.520000 
U896                      AOI21X4TR       typical         17.280001 
U897                      NAND2X2TR       typical         7.200000  
U898                      XNOR2X4TR       typical         27.360001 
U899                      CLKXOR2X2TR     typical         12.960000 
U900                      NOR2X8TR        typical         18.719999 
U901                      AND2X8TR        typical         15.840000 
U902                      AND3X8TR        typical         21.600000 
U903                      NAND2X8TR       typical         18.719999 
U904                      NAND4X4TR       typical         25.920000 
U905                      NAND2X2TR       typical         7.200000  
U906                      NOR2X2TR        typical         7.200000  
U907                      NOR2X1TR        typical         5.760000  
U908                      NAND2X2TR       typical         7.200000  
U909                      OAI21X1TR       typical         7.200000  
U910                      NAND3X4TR       typical         15.840000 
U911                      INVX4TR         typical         5.760000  
U913                      OAI22X1TR       typical         8.640000  
U914                      AO21X1TR        typical         8.640000  
U915                      OAI31X4TR       typical         15.840000 
U916                      OAI21X2TR       typical         12.960000 
U917                      NAND2X6TR       typical         14.400000 
U918                      MXI2X1TR        typical         11.520000 
U919                      INVX8TR         typical         10.080000 
U920                      NAND2X8TR       typical         18.719999 
U921                      AOI22X1TR       typical         8.640000  
U922                      NAND2X1TR       typical         5.760000  
U923                      XOR2X4TR        typical         28.799999 
U924                      XNOR2X4TR       typical         27.360001 
U925                      NOR2X4TR        typical         11.520000 
U926                      NAND2X4TR       typical         11.520000 
U927                      AO22X4TR        typical         14.400000 
U928                      NAND2X4TR       typical         11.520000 
U929                      NAND2X2TR       typical         7.200000  
U930                      NAND3X6TR       typical         21.600000 
U931                      XOR2X4TR        typical         28.799999 
U932                      INVX1TR         typical         4.320000  
U933                      OAI2BB1X2TR     typical         11.520000 
U934                      CLKINVX2TR      typical         4.320000  
U935                      NAND2X2TR       typical         7.200000  
U936                      NAND2X4TR       typical         11.520000 
U937                      XNOR2X4TR       typical         27.360001 
U938                      XOR2X4TR        typical         28.799999 
U939                      XOR2X4TR        typical         28.799999 
U940                      XOR2X4TR        typical         28.799999 
U941                      NAND2BX1TR      typical         7.200000  
U942                      NAND2X4TR       typical         11.520000 
U943                      XNOR2X4TR       typical         27.360001 
U944                      XOR2X4TR        typical         28.799999 
U945                      XNOR2X4TR       typical         27.360001 
U946                      CLKINVX6TR      typical         7.200000  
U947                      NAND2X4TR       typical         11.520000 
U948                      XOR2X4TR        typical         28.799999 
U949                      XOR2X4TR        typical         28.799999 
U950                      NAND3X1TR       typical         7.200000  
U951                      OAI21X4TR       typical         17.280001 
U952                      AOI21X2TR       typical         12.960000 
U953                      OAI2BB2X1TR     typical         11.520000 
U954                      NOR3BX1TR       typical         8.640000  
U955                      XOR2X2TR        typical         18.719999 
U956                      OA21X2TR        typical         10.080000 
U957                      NAND3X1TR       typical         7.200000  
U958                      OAI21X2TR       typical         12.960000 
U959                      OAI21X2TR       typical         12.960000 
U960                      AND2X2TR        typical         7.200000  
U961                      NAND2X6TR       typical         14.400000 
U962                      OR3X2TR         typical         10.080000 
U963                      NAND2X2TR       typical         7.200000  
U964                      OAI21X2TR       typical         12.960000 
U965                      NAND2X2TR       typical         7.200000  
U966                      NOR2X2TR        typical         7.200000  
U967                      AOI2BB2X2TR     typical         15.840000 
U968                      INVX2TR         typical         4.320000  
U969                      NAND2X1TR       typical         5.760000  
U970                      NOR2X1TR        typical         5.760000  
U971                      MXI2X1TR        typical         11.520000 
U972                      AOI2BB2X2TR     typical         15.840000 
U973                      OAI2BB1X4TR     typical         14.400000 
U974                      OAI2BB1X1TR     typical         8.640000  
U975                      INVX4TR         typical         5.760000  
U976                      OAI21X4TR       typical         17.280001 
U977                      NAND2X1TR       typical         5.760000  
U978                      XOR2X1TR        typical         11.520000 
U979                      AND2X4TR        typical         10.080000 
U980                      NAND2X2TR       typical         7.200000  
U981                      AOI21X2TR       typical         12.960000 
U982                      AOI22X1TR       typical         8.640000  
U983                      CLKXOR2X2TR     typical         12.960000 
U984                      MXI2X1TR        typical         11.520000 
U985                      NAND2BX1TR      typical         7.200000  
U986                      NOR2X4TR        typical         11.520000 
U987                      NOR2X4TR        typical         11.520000 
U988                      XOR2X4TR        typical         28.799999 
U989                      BUFX16TR        typical         21.600000 
U990                      OAI21X4TR       typical         17.280001 
U991                      XNOR2X1TR       typical         11.520000 
U992                      AOI22X1TR       typical         8.640000  
U993                      OAI21X4TR       typical         17.280001 
U994                      XNOR2X1TR       typical         11.520000 
U995                      NAND2X1TR       typical         5.760000  
U996                      NOR2X2TR        typical         7.200000  
U997                      NAND2X2TR       typical         7.200000  
U998                      NAND2X4TR       typical         11.520000 
U999                      NAND2X2TR       typical         7.200000  
U1000                     NOR2X4TR        typical         11.520000 
U1001                     CLKINVX2TR      typical         4.320000  
U1002                     XNOR2X1TR       typical         11.520000 
U1003                     OAI21X2TR       typical         12.960000 
U1004                     INVX4TR         typical         5.760000  
U1005                     OAI22X1TR       typical         8.640000  
U1006                     OAI22X2TR       typical         15.840000 
U1007                     AOI21X2TR       typical         12.960000 
U1008                     OAI21X2TR       typical         12.960000 
U1009                     NAND2X1TR       typical         5.760000  
U1010                     XOR2X1TR        typical         11.520000 
U1011                     AOI2BB1X1TR     typical         8.640000  
U1012                     AOI22X1TR       typical         8.640000  
U1013                     OAI21X2TR       typical         12.960000 
U1014                     XOR2X1TR        typical         11.520000 
U1015                     NOR2BX2TR       typical         10.080000 
U1016                     AND2X2TR        typical         7.200000  
U1017                     AND2X2TR        typical         7.200000  
U1018                     OAI21X1TR       typical         7.200000  
U1019                     AOI21X1TR       typical         7.200000  
U1020                     AO21X1TR        typical         8.640000  
U1021                     OR2X2TR         typical         7.200000  
U1022                     NAND2X2TR       typical         7.200000  
U1023                     NAND2X2TR       typical         7.200000  
U1024                     NAND2X1TR       typical         5.760000  
U1025                     INVX1TR         typical         4.320000  
U1026                     OR2X2TR         typical         7.200000  
U1027                     XNOR2X2TR       typical         18.719999 
U1028                     NAND3X2TR       typical         10.080000 
U1029                     NAND3X4TR       typical         15.840000 
U1030                     NOR2BX4TR       typical         12.960000 
U1031                     NAND2X2TR       typical         7.200000  
U1032                     OAI21X1TR       typical         7.200000  
U1033                     CLKINVX2TR      typical         4.320000  
U1034                     CLKINVX2TR      typical         4.320000  
U1035                     AOI21X2TR       typical         12.960000 
U1036                     NAND2X1TR       typical         5.760000  
U1037                     XNOR2X1TR       typical         11.520000 
U1038                     OAI222X2TR      typical         23.040001 
U1039                     NOR2X1TR        typical         5.760000  
U1040                     MXI2X1TR        typical         11.520000 
U1042                     XNOR2X1TR       typical         11.520000 
U1043                     OAI222X2TR      typical         23.040001 
U1044                     AND2X4TR        typical         10.080000 
U1045                     OAI2BB1X1TR     typical         8.640000  
U1046                     XOR2X1TR        typical         11.520000 
U1047                     OAI22X1TR       typical         8.640000  
U1048                     AO21X1TR        typical         8.640000  
U1049                     AOI22X2TR       typical         15.840000 
U1050                     MXI2X4TR        typical         23.040001 
U1051                     OAI21X1TR       typical         7.200000  
U1052                     CLKBUFX2TR      typical         5.760000  
U1053                     AOI22X2TR       typical         15.840000 
U1054                     XOR2X1TR        typical         11.520000 
U1055                     NOR2BX1TR       typical         7.200000  
U1056                     OAI21X1TR       typical         7.200000  
U1057                     OAI22X1TR       typical         8.640000  
U1058                     AO21X1TR        typical         8.640000  
U1059                     INVX1TR         typical         4.320000  
U1060                     AOI21X1TR       typical         7.200000  
U1061                     NOR2X2TR        typical         7.200000  
U1062                     NOR2X4TR        typical         11.520000 
U1063                     NOR3X1TR        typical         7.200000  
U1064                     NAND2X4TR       typical         11.520000 
U1065                     MXI2X4TR        typical         23.040001 
U1066                     OAI2BB1X2TR     typical         11.520000 
U1067                     NOR2X1TR        typical         5.760000  
U1068                     MXI2X1TR        typical         11.520000 
U1069                     NAND2X2TR       typical         7.200000  
U1070                     OR3X1TR         typical         8.640000  
U1071                     OAI211X4TR      typical         14.400000 
U1072                     NAND2X1TR       typical         5.760000  
U1073                     XNOR2X4TR       typical         27.360001 
U1074                     XOR2X2TR        typical         18.719999 
U1075                     AOI2BB2X2TR     typical         15.840000 
U1076                     OR2X4TR         typical         10.080000 
U1077                     XOR2X4TR        typical         28.799999 
U1078                     XOR2X4TR        typical         28.799999 
U1079                     XOR2X4TR        typical         28.799999 
U1080                     XNOR2X4TR       typical         27.360001 
U1081                     XNOR2X4TR       typical         27.360001 
U1082                     XNOR2X4TR       typical         27.360001 
U1083                     AOI211X2TR      typical         14.400000 
U1084                     OAI21X1TR       typical         7.200000  
U1085                     OAI21X1TR       typical         7.200000  
U1086                     OAI2BB1X1TR     typical         8.640000  
U1087                     AO21X1TR        typical         8.640000  
U1088                     NAND2X1TR       typical         5.760000  
U1089                     NOR2X1TR        typical         5.760000  
U1090                     AO21X1TR        typical         8.640000  
U1091                     AO21X1TR        typical         8.640000  
U1092                     AO22X1TR        typical         10.080000 
U1093                     AO22X1TR        typical         10.080000 
U1094                     AO21X1TR        typical         8.640000  
U1095                     AND4X1TR        typical         10.080000 
U1096                     CLKMX2X2TR      typical         12.960000 
U1097                     NOR2X1TR        typical         5.760000  
U1098                     AOI21X1TR       typical         7.200000  
U1099                     OAI2BB1X1TR     typical         8.640000  
U1100                     OAI31X1TR       typical         8.640000  
U1101                     AOI21X2TR       typical         12.960000 
U1102                     NOR2X1TR        typical         5.760000  
U1103                     MXI2X1TR        typical         11.520000 
U1104                     NOR2X2TR        typical         7.200000  
U1105                     INVX1TR         typical         4.320000  
U1106                     AO22X1TR        typical         10.080000 
U1107                     MXI2X1TR        typical         11.520000 
U1108                     OAI2BB1X1TR     typical         8.640000  
U1109                     AOI2BB1X1TR     typical         8.640000  
U1110                     XOR2X1TR        typical         11.520000 
U1111                     OAI22X1TR       typical         8.640000  
U1112                     AO21X1TR        typical         8.640000  
U1113                     XNOR2X1TR       typical         11.520000 
U1114                     NAND2X1TR       typical         5.760000  
U1115                     XOR2X1TR        typical         11.520000 
U1116                     AO22X2TR        typical         11.520000 
U1117                     AOI21X1TR       typical         7.200000  
U1118                     OAI2BB1X1TR     typical         8.640000  
U1119                     AOI211X4TR      typical         15.840000 
U1120                     NAND2X4TR       typical         11.520000 
U1121                     NOR2X2TR        typical         7.200000  
U1122                     OR2X4TR         typical         10.080000 
U1123                     OAI22X2TR       typical         15.840000 
U1124                     OAI21X2TR       typical         12.960000 
U1125                     OAI2BB1X1TR     typical         8.640000  
U1126                     OAI21X2TR       typical         12.960000 
U1127                     AO21X4TR        typical         12.960000 
U1128                     CLKINVX2TR      typical         4.320000  
U1129                     INVX1TR         typical         4.320000  
U1130                     OAI21X1TR       typical         7.200000  
U1131                     AOI22X2TR       typical         15.840000 
U1132                     MXI2X2TR        typical         14.400000 
U1133                     OAI22X1TR       typical         8.640000  
U1134                     AO21X1TR        typical         8.640000  
U1135                     OAI2BB1X1TR     typical         8.640000  
U1136                     OAI21X1TR       typical         7.200000  
U1137                     OAI22X1TR       typical         8.640000  
U1138                     OAI2BB1X1TR     typical         8.640000  
U1139                     NOR2X4TR        typical         11.520000 
U1140                     XOR2X1TR        typical         11.520000 
U1141                     OAI211X1TR      typical         8.640000  
U1142                     NAND2X1TR       typical         5.760000  
U1143                     AOI2BB2X1TR     typical         10.080000 
U1144                     OAI2BB1X1TR     typical         8.640000  
U1145                     XNOR2X1TR       typical         11.520000 
U1146                     MXI2X1TR        typical         11.520000 
U1147                     AOI21X1TR       typical         7.200000  
U1148                     OAI2BB1X1TR     typical         8.640000  
U1149                     XNOR2X1TR       typical         11.520000 
U1150                     XNOR2X1TR       typical         11.520000 
U1151                     OAI22X1TR       typical         8.640000  
U1152                     AOI21X1TR       typical         7.200000  
U1153                     OAI2BB1X1TR     typical         8.640000  
U1154                     NAND2X1TR       typical         5.760000  
U1155                     XOR2X1TR        typical         11.520000 
U1156                     XOR2X1TR        typical         11.520000 
U1157                     OAI21X1TR       typical         7.200000  
U1158                     OAI22X1TR       typical         8.640000  
U1159                     AOI21X1TR       typical         7.200000  
U1160                     OAI2BB1X1TR     typical         8.640000  
U1161                     NAND2X1TR       typical         5.760000  
U1162                     XOR2X1TR        typical         11.520000 
U1163                     XOR2X1TR        typical         11.520000 
U1164                     XOR2X1TR        typical         11.520000 
U1165                     OAI22X1TR       typical         8.640000  
U1166                     AOI21X1TR       typical         7.200000  
U1167                     OAI2BB1X1TR     typical         8.640000  
U1168                     NAND2X1TR       typical         5.760000  
U1169                     XNOR2X1TR       typical         11.520000 
U1170                     NOR2X1TR        typical         5.760000  
U1171                     XNOR2X1TR       typical         11.520000 
U1172                     NOR2X1TR        typical         5.760000  
U1173                     OAI21X1TR       typical         7.200000  
U1174                     OAI22X1TR       typical         8.640000  
U1175                     AOI21X1TR       typical         7.200000  
U1176                     OAI2BB1X1TR     typical         8.640000  
U1177                     NAND2X1TR       typical         5.760000  
U1178                     XNOR2X1TR       typical         11.520000 
U1179                     NOR2X2TR        typical         7.200000  
U1180                     XNOR2X1TR       typical         11.520000 
U1181                     AOI21X1TR       typical         7.200000  
U1182                     AO22X1TR        typical         10.080000 
U1183                     AOI21X1TR       typical         7.200000  
U1184                     OAI2BB1X1TR     typical         8.640000  
U1185                     XOR2X1TR        typical         11.520000 
U1186                     NAND2X1TR       typical         5.760000  
U1187                     XOR2X1TR        typical         11.520000 
U1188                     OAI22X1TR       typical         8.640000  
U1189                     AOI21X1TR       typical         7.200000  
U1190                     OAI2BB1X1TR     typical         8.640000  
U1191                     NAND2X1TR       typical         5.760000  
U1192                     XOR2X1TR        typical         11.520000 
U1193                     XNOR2X1TR       typical         11.520000 
U1194                     AO22X1TR        typical         10.080000 
U1195                     AOI21X1TR       typical         7.200000  
U1196                     OAI2BB1X1TR     typical         8.640000  
U1197                     XNOR2X1TR       typical         11.520000 
U1198                     NAND2X1TR       typical         5.760000  
U1199                     XOR2X1TR        typical         11.520000 
U1200                     AO22X1TR        typical         10.080000 
U1201                     AOI21X1TR       typical         7.200000  
U1202                     OAI2BB1X1TR     typical         8.640000  
U1203                     NAND2X1TR       typical         5.760000  
U1204                     INVX1TR         typical         4.320000  
U1205                     NAND2X1TR       typical         5.760000  
U1206                     XOR2X1TR        typical         11.520000 
U1207                     OAI21X1TR       typical         7.200000  
U1208                     OAI22X1TR       typical         8.640000  
U1209                     AOI21X2TR       typical         12.960000 
U1210                     OAI2BB1X1TR     typical         8.640000  
U1211                     XNOR2X1TR       typical         11.520000 
U1212                     NOR2X2TR        typical         7.200000  
U1213                     XNOR2X1TR       typical         11.520000 
U1214                     AO22X1TR        typical         10.080000 
U1215                     AOI21X2TR       typical         12.960000 
U1216                     OAI2BB1X1TR     typical         8.640000  
U1217                     AOI21X4TR       typical         17.280001 
U1218                     NAND2X1TR       typical         5.760000  
U1219                     OAI31X4TR       typical         15.840000 
U1220                     NOR2X1TR        typical         5.760000  
U1221                     NOR4X1TR        typical         10.080000 
U1222                     NAND3X1TR       typical         7.200000  
U1223                     NAND3X1TR       typical         7.200000  
U1224                     CLKMX2X2TR      typical         12.960000 
U1225                     NAND2X1TR       typical         5.760000  
U1226                     AOI22X1TR       typical         8.640000  
U1227                     NOR2X1TR        typical         5.760000  
U1228                     NAND2X1TR       typical         5.760000  
U1229                     OAI211X1TR      typical         8.640000  
U1230                     XOR2X1TR        typical         11.520000 
U1231                     XOR2X1TR        typical         11.520000 
U1232                     XOR2X1TR        typical         11.520000 
U1233                     AOI22X1TR       typical         8.640000  
U1234                     OAI21X1TR       typical         7.200000  
U1235                     XNOR2X1TR       typical         11.520000 
U1236                     AOI22X1TR       typical         8.640000  
U1237                     OAI21X1TR       typical         7.200000  
U1238                     AOI31X1TR       typical         8.640000  
U1239                     NAND2X1TR       typical         5.760000  
U1240                     CLKINVX2TR      typical         4.320000  
U1241                     OAI21X1TR       typical         7.200000  
U1242                     OAI21X1TR       typical         7.200000  
U1243                     NAND2X1TR       typical         5.760000  
U1244                     OAI21X1TR       typical         7.200000  
U1245                     AO22X1TR        typical         10.080000 
U1246                     INVX6TR         typical         8.640000  
U1247                     NAND2X1TR       typical         5.760000  
U1248                     MXI2X1TR        typical         11.520000 
U1249                     NAND2X2TR       typical         7.200000  
U1250                     NAND2X1TR       typical         5.760000  
U1251                     MXI2X1TR        typical         11.520000 
U1252                     XOR2X1TR        typical         11.520000 
U1253                     MXI2X1TR        typical         11.520000 
U1254                     AO22X1TR        typical         10.080000 
U1255                     NOR4BX1TR       typical         10.080000 
U1256                     NOR2X2TR        typical         7.200000  
U1257                     NAND2X1TR       typical         5.760000  
U1258                     INVX1TR         typical         4.320000  
U1259                     MXI2X1TR        typical         11.520000 
U1260                     INVX1TR         typical         4.320000  
U1261                     NAND2X1TR       typical         5.760000  
U1262                     NAND2X1TR       typical         5.760000  
U1263                     MXI2X1TR        typical         11.520000 
U1264                     NAND2X1TR       typical         5.760000  
U1265                     MXI2X1TR        typical         11.520000 
U1266                     XNOR2X1TR       typical         11.520000 
U1267                     XOR2X1TR        typical         11.520000 
U1268                     OAI22X1TR       typical         8.640000  
U1269                     NOR3X1TR        typical         7.200000  
U1270                     AOI21X1TR       typical         7.200000  
U1271                     MXI2X1TR        typical         11.520000 
U1272                     MXI2X1TR        typical         11.520000 
U1273                     MXI2X1TR        typical         11.520000 
U1274                     NAND2X1TR       typical         5.760000  
U1275                     AO21X2TR        typical         10.080000 
U1276                     AO21X2TR        typical         10.080000 
U1277                     AOI211X1TR      typical         8.640000  
U1278                     OAI21X1TR       typical         7.200000  
U1279                     INVX1TR         typical         4.320000  
U1280                     OAI21X1TR       typical         7.200000  
U1281                     AOI211X1TR      typical         8.640000  
U1282                     OAI21X1TR       typical         7.200000  
U1283                     CLKINVX2TR      typical         4.320000  
U1284                     MXI2X1TR        typical         11.520000 
U1285                     NOR2X1TR        typical         5.760000  
U1286                     AO22X1TR        typical         10.080000 
U1287                     AO21X1TR        typical         8.640000  
U1288                     OAI2BB2X1TR     typical         11.520000 
U1289                     AO22X1TR        typical         10.080000 
U1290                     OAI2BB2X1TR     typical         11.520000 
U1291                     OAI2BB2X1TR     typical         11.520000 
U1292                     OAI21X1TR       typical         7.200000  
U1293                     OAI2BB1X1TR     typical         8.640000  
U1294                     AO22X1TR        typical         10.080000 
U1295                     AO22X1TR        typical         10.080000 
U1296                     AO22X1TR        typical         10.080000 
U1297                     AO22X1TR        typical         10.080000 
U1298                     AO22X1TR        typical         10.080000 
U1299                     AO22X1TR        typical         10.080000 
U1300                     OAI2BB1X4TR     typical         14.400000 
clk_r_REG0_S1             DFFQX1TR        typical         24.480000 n
clk_r_REG1_S1             DFFHQX2TR       typical         31.680000 n
clk_r_REG2_S1             DFFQX1TR        typical         24.480000 n
clk_r_REG3_S1             DFFHQX4TR       typical         41.759998 n
clk_r_REG4_S2             DFFHQX4TR       typical         41.759998 n
clk_r_REG5_S3             DFFQX1TR        typical         24.480000 n
clk_r_REG6_S2             DFFQX1TR        typical         24.480000 n
clk_r_REG7_S3             DFFQX1TR        typical         24.480000 n
clk_r_REG8_S2             DFFQX2TR        typical         25.920000 n
clk_r_REG9_S3             DFFQX1TR        typical         24.480000 n
clk_r_REG10_S2            DFFHQX4TR       typical         41.759998 n
clk_r_REG11_S3            DFFQX1TR        typical         24.480000 n
clk_r_REG12_S2            DFFQX2TR        typical         25.920000 n
clk_r_REG13_S3            DFFQX1TR        typical         24.480000 n
clk_r_REG14_S2            DFFQX4TR        typical         27.360001 n
clk_r_REG15_S3            DFFQX1TR        typical         24.480000 n
clk_r_REG16_S2            DFFHQX4TR       typical         41.759998 n
clk_r_REG17_S3            DFFHQX1TR       typical         28.799999 n
clk_r_REG18_S2            DFFHQX4TR       typical         41.759998 n
clk_r_REG19_S3            DFFQX1TR        typical         24.480000 n
clk_r_REG20_S2            DFFHQX4TR       typical         41.759998 n
clk_r_REG21_S2            DFFHQX4TR       typical         41.759998 n
clk_r_REG22_S3            DFFQX1TR        typical         24.480000 n
clk_r_REG23_S2            DFFHQX4TR       typical         41.759998 n
clk_r_REG24_S3            DFFQX1TR        typical         24.480000 n
clk_r_REG25_S3            DFFQX1TR        typical         24.480000 n
clk_r_REG26_S2            DFFHQX4TR       typical         41.759998 n
clk_r_REG27_S3            DFFHQX1TR       typical         28.799999 n
clk_r_REG28_S2            DFFHQX4TR       typical         41.759998 n
clk_r_REG29_S3            DFFHQX1TR       typical         28.799999 n
clk_r_REG30_S1            DFFHQX4TR       typical         41.759998 n
clk_r_REG31_S2            DFFQX1TR        typical         24.480000 n
clk_r_REG32_S1            DFFHQX4TR       typical         41.759998 n
clk_r_REG33_S2            DFFQX1TR        typical         24.480000 n
clk_r_REG34_S2            DFFQX1TR        typical         24.480000 n
clk_r_REG35_S2            DFFHQX4TR       typical         41.759998 n
clk_r_REG36_S2            DFFHQX4TR       typical         41.759998 n
clk_r_REG37_S2            DFFHQX4TR       typical         41.759998 n
clk_r_REG38_S3            DFFHQX4TR       typical         41.759998 n
clk_r_REG39_S4            DFFHQX4TR       typical         41.759998 n
clk_r_REG40_S4            DFFQX1TR        typical         24.480000 n
clk_r_REG41_S4            DFFHQX4TR       typical         41.759998 n
clk_r_REG42_S4            DFFQX2TR        typical         25.920000 n
clk_r_REG43_S4            DFFHQX4TR       typical         41.759998 n
clk_r_REG44_S5            DFFHQX4TR       typical         41.759998 n
clk_r_REG45_S4            DFFQX1TR        typical         24.480000 n
clk_r_REG46_S4            DFFHQX2TR       typical         31.680000 n
clk_r_REG47_S5            DFFHQX4TR       typical         41.759998 n
clk_r_REG48_S4            DFFHQX1TR       typical         28.799999 n
clk_r_REG49_S4            DFFQX1TR        typical         24.480000 n
clk_r_REG50_S4            DFFQX2TR        typical         25.920000 n
clk_r_REG51_S5            DFFHQX4TR       typical         41.759998 n
clk_r_REG52_S4            DFFHQX4TR       typical         41.759998 n
clk_r_REG53_S4            DFFHQX4TR       typical         41.759998 n
clk_r_REG54_S4            DFFHQX8TR       typical         47.520000 n
clk_r_REG55_S5            DFFQX1TR        typical         24.480000 n
clk_r_REG56_S6            DFFQX1TR        typical         24.480000 n
clk_r_REG57_S5            DFFQX1TR        typical         24.480000 n
clk_r_REG58_S4            DFFHQX4TR       typical         41.759998 n
clk_r_REG59_S5            DFFQX1TR        typical         24.480000 n
clk_r_REG60_S5            DFFHQX4TR       typical         41.759998 n
clk_r_REG61_S4            DFFHQX4TR       typical         41.759998 n
clk_r_REG62_S5            DFFQX1TR        typical         24.480000 n
clk_r_REG63_S4            DFFHQX8TR       typical         47.520000 n
clk_r_REG64_S5            DFFQX1TR        typical         24.480000 n
clk_r_REG65_S4            DFFQX4TR        typical         27.360001 n
clk_r_REG66_S4            DFFQX4TR        typical         27.360001 n
clk_r_REG67_S4            DFFHQX8TR       typical         47.520000 n
clk_r_REG68_S4            DFFHQX2TR       typical         31.680000 n
clk_r_REG69_S4            DFFHQX8TR       typical         47.520000 n
clk_r_REG70_S6            DFFQX1TR        typical         24.480000 n
clk_r_REG71_S5            DFFHQX4TR       typical         41.759998 n
clk_r_REG72_S6            DFFHQX4TR       typical         41.759998 n
clk_r_REG73_S5            DFFHQX8TR       typical         47.520000 n
clk_r_REG74_S5            DFFHQX4TR       typical         41.759998 n
clk_r_REG75_S4            DFFHQX4TR       typical         41.759998 n
clk_r_REG76_S5            DFFHQX8TR       typical         47.520000 n
clk_r_REG77_S5            DFFHQX4TR       typical         41.759998 n
clk_r_REG78_S6            DFFHQX4TR       typical         41.759998 n
clk_r_REG79_S5            DFFHQX8TR       typical         47.520000 n
clk_r_REG80_S6            DFFHQX8TR       typical         47.520000 n
clk_r_REG81_S6            DFFQX1TR        typical         24.480000 n
clk_r_REG82_S5            DFFHQX4TR       typical         41.759998 n
clk_r_REG83_S6            DFFHQX4TR       typical         41.759998 n
clk_r_REG84_S6            DFFHQX1TR       typical         28.799999 n
clk_r_REG85_S4            DFFHQX8TR       typical         47.520000 n
clk_r_REG86_S5            DFFHQX4TR       typical         41.759998 n
clk_r_REG87_S5            DFFHQX4TR       typical         41.759998 n
clk_r_REG88_S6            DFFQX1TR        typical         24.480000 n
clk_r_REG89_S4            DFFHQX8TR       typical         47.520000 n
clk_r_REG90_S5            DFFQX1TR        typical         24.480000 n
clk_r_REG91_S5            DFFHQX4TR       typical         41.759998 n
clk_r_REG92_S5            DFFHQX8TR       typical         47.520000 n
clk_r_REG93_S4            DFFHQX4TR       typical         41.759998 n
clk_r_REG94_S4            DFFQX1TR        typical         24.480000 n
clk_r_REG95_S5            DFFHQX4TR       typical         41.759998 n
clk_r_REG96_S5            DFFQX2TR        typical         25.920000 n
clk_r_REG97_S4            DFFHQX4TR       typical         41.759998 n
clk_r_REG98_S5            DFFQX4TR        typical         27.360001 n
clk_r_REG99_S5            DFFQX2TR        typical         25.920000 n
clk_r_REG100_S4           DFFHQX4TR       typical         41.759998 n
clk_r_REG101_S4           DFFHQX8TR       typical         47.520000 n
clk_r_REG102_S4           DFFHQX8TR       typical         47.520000 n
clk_r_REG103_S2           DFFHQX4TR       typical         41.759998 n
clk_r_REG104_S2           DFFHQX4TR       typical         41.759998 n
clk_r_REG105_S2           DFFHQX4TR       typical         41.759998 n
clk_r_REG106_S4           DFFHQX8TR       typical         47.520000 n
clk_r_REG107_S2           DFFHQX8TR       typical         47.520000 n
clk_r_REG108_S2           DFFHQX8TR       typical         47.520000 n
clk_r_REG109_S2           DFFHQX8TR       typical         47.520000 n
clk_r_REG110_S2           DFFHQX8TR       typical         47.520000 n
clk_r_REG111_S2           DFFHQX4TR       typical         41.759998 n
clk_r_REG112_S2           DFFHQX8TR       typical         47.520000 n
clk_r_REG113_S2           DFFHQX8TR       typical         47.520000 n
clk_r_REG114_S4           DFFHQX4TR       typical         41.759998 n
clk_r_REG115_S2           DFFHQX4TR       typical         41.759998 n
clk_r_REG116_S3           DFFHQX4TR       typical         41.759998 n
clk_r_REG117_S3           DFFHQX4TR       typical         41.759998 n
clk_r_REG118_S3           DFFQX4TR        typical         27.360001 n
clk_r_REG119_S3           DFFQX2TR        typical         25.920000 n
clk_r_REG120_S3           DFFQX1TR        typical         24.480000 n
clk_r_REG121_S4           DFFQX1TR        typical         24.480000 n
clk_r_REG122_S4           DFFQX1TR        typical         24.480000 n
clk_r_REG123_S3           DFFHQX4TR       typical         41.759998 n
clk_r_REG124_S2           DFFHQX4TR       typical         41.759998 n
clk_r_REG125_S2           DFFHQX4TR       typical         41.759998 n
clk_r_REG126_S2           DFFHQX4TR       typical         41.759998 n
clk_r_REG127_S2           DFFHQX4TR       typical         41.759998 n
clk_r_REG128_S2           DFFHQX8TR       typical         47.520000 n
clk_r_REG129_S2           DFFHQX4TR       typical         41.759998 n
clk_r_REG130_S2           DFFHQX4TR       typical         41.759998 n
clk_r_REG131_S3           DFFHQX4TR       typical         41.759998 n
clk_r_REG132_S3           DFFHQX2TR       typical         31.680000 n
clk_r_REG133_S3           DFFHQX4TR       typical         41.759998 n
clk_r_REG134_S2           DFFHQX4TR       typical         41.759998 n
clk_r_REG135_S2           DFFHQX4TR       typical         41.759998 n
clk_r_REG136_S3           DFFHQX4TR       typical         41.759998 n
clk_r_REG137_S1           DFFQX1TR        typical         24.480000 n
clk_r_REG138_S1           DFFQX1TR        typical         24.480000 n
--------------------------------------------------------------------------------
Total 1056 cells                                          14849.279977
1
 
****************************************
Report : port
        -verbose
Design : Main_controller
Version: T-2022.03-SP3
Date   : Mon Mar 27 17:49:03 2023
****************************************



Attributes:
    d - dont_touch_network

                       Pin      Wire     Max     Max     Connection
Port           Dir     Load     Load     Trans   Cap     Class      Attrs
--------------------------------------------------------------------------------
clk            in      0.0000   0.0000    1.02    0.17   --         d
reset          in      0.0000   0.0000    1.02    0.17   --         
PE_state[0]    out     0.0100   0.0000   --      --      --         
PE_state[1]    out     0.0100   0.0000   --      --      --         
PE_state[2]    out     0.0100   0.0000   --      --      --         
SRAM_WENB12    out     0.0100   0.0000   --      --      --         
SRAM_WENB34    out     0.0100   0.0000   --      --      --         
SRAM_in_A_addr[0]
               out     0.0100   0.0000   --      --      --         
SRAM_in_A_addr[1]
               out     0.0100   0.0000   --      --      --         
SRAM_in_A_addr[2]
               out     0.0100   0.0000   --      --      --         
SRAM_in_A_addr[3]
               out     0.0100   0.0000   --      --      --         
SRAM_in_A_addr[4]
               out     0.0100   0.0000   --      --      --         
SRAM_in_A_addr[5]
               out     0.0100   0.0000   --      --      --         
SRAM_in_A_addr[6]
               out     0.0100   0.0000   --      --      --         
SRAM_in_A_addr[7]
               out     0.0100   0.0000   --      --      --         
SRAM_in_A_addr[8]
               out     0.0100   0.0000   --      --      --         
SRAM_in_A_addr[9]
               out     0.0100   0.0000   --      --      --         
SRAM_in_B_addr[0]
               out     0.0100   0.0000   --      --      --         
SRAM_in_B_addr[1]
               out     0.0100   0.0000   --      --      --         
SRAM_in_B_addr[2]
               out     0.0100   0.0000   --      --      --         
SRAM_in_B_addr[3]
               out     0.0100   0.0000   --      --      --         
SRAM_in_B_addr[4]
               out     0.0100   0.0000   --      --      --         
SRAM_in_B_addr[5]
               out     0.0100   0.0000   --      --      --         
SRAM_in_B_addr[6]
               out     0.0100   0.0000   --      --      --         
SRAM_in_B_addr[7]
               out     0.0100   0.0000   --      --      --         
SRAM_in_B_addr[8]
               out     0.0100   0.0000   --      --      --         
SRAM_in_B_addr[9]
               out     0.0100   0.0000   --      --      --         
mem_addr1[0]   out     0.0100   0.0000   --      --      --         
mem_addr1[1]   out     0.0100   0.0000   --      --      --         
mem_addr1[2]   out     0.0100   0.0000   --      --      --         
mem_addr1[3]   out     0.0100   0.0000   --      --      --         
mem_addr1[4]   out     0.0100   0.0000   --      --      --         
mem_addr1[5]   out     0.0100   0.0000   --      --      --         
mem_addr1[6]   out     0.0100   0.0000   --      --      --         
mem_addr1[7]   out     0.0100   0.0000   --      --      --         
mem_addr1[8]   out     0.0100   0.0000   --      --      --         
mem_addr1[9]   out     0.0100   0.0000   --      --      --         
mem_addr1[10]  out     0.0100   0.0000   --      --      --         
mem_addr1[11]  out     0.0100   0.0000   --      --      --         
mem_addr1[12]  out     0.0100   0.0000   --      --      --         
mem_addr1[13]  out     0.0100   0.0000   --      --      --         
mem_addr1[14]  out     0.0100   0.0000   --      --      --         
mem_addr1[15]  out     0.0100   0.0000   --      --      --         
mem_addr2[0]   out     0.0100   0.0000   --      --      --         
mem_addr2[1]   out     0.0100   0.0000   --      --      --         
mem_addr2[2]   out     0.0100   0.0000   --      --      --         
mem_addr2[3]   out     0.0100   0.0000   --      --      --         
mem_addr2[4]   out     0.0100   0.0000   --      --      --         
mem_addr2[5]   out     0.0100   0.0000   --      --      --         
mem_addr2[6]   out     0.0100   0.0000   --      --      --         
mem_addr2[7]   out     0.0100   0.0000   --      --      --         
mem_addr2[8]   out     0.0100   0.0000   --      --      --         
mem_addr2[9]   out     0.0100   0.0000   --      --      --         
mem_addr2[10]  out     0.0100   0.0000   --      --      --         
mem_addr2[11]  out     0.0100   0.0000   --      --      --         
mem_addr2[12]  out     0.0100   0.0000   --      --      --         
mem_addr2[13]  out     0.0100   0.0000   --      --      --         
mem_addr2[14]  out     0.0100   0.0000   --      --      --         
mem_addr2[15]  out     0.0100   0.0000   --      --      --         
rdB_addr[0]    out     0.0100   0.0000   --      --      --         
rdB_addr[1]    out     0.0100   0.0000   --      --      --         
rdB_addr[2]    out     0.0100   0.0000   --      --      --         
rdB_addr[3]    out     0.0100   0.0000   --      --      --         
wrb            out     0.0100   0.0000   --      --      --         
wrb_addr[0]    out     0.0100   0.0000   --      --      --         
wrb_addr[1]    out     0.0100   0.0000   --      --      --         
wrb_addr[2]    out     0.0100   0.0000   --      --      --         
wrb_addr[3]    out     0.0100   0.0000   --      --      --         
wrb_addr[4]    out     0.0100   0.0000   --      --      --         
wrb_addr[5]    out     0.0100   0.0000   --      --      --         
wrb_addr[6]    out     0.0100   0.0000   --      --      --         
wrb_addr[7]    out     0.0100   0.0000   --      --      --         


              External  Max             Min                Min       Min
              Number    Wireload        Wireload           Pin       Wire
Port          Points    Model           Model              Load      Load
--------------------------------------------------------------------------------
clk                1      --              --              --        -- 
reset              1      --              --              --        -- 
PE_state[0]        1      --              --              --        -- 
PE_state[1]        1      --              --              --        -- 
PE_state[2]        1      --              --              --        -- 
SRAM_WENB12        1      --              --              --        -- 
SRAM_WENB34        1      --              --              --        -- 
SRAM_in_A_addr[0]
                   1      --              --              --        -- 
SRAM_in_A_addr[1]
                   1      --              --              --        -- 
SRAM_in_A_addr[2]
                   1      --              --              --        -- 
SRAM_in_A_addr[3]
                   1      --              --              --        -- 
SRAM_in_A_addr[4]
                   1      --              --              --        -- 
SRAM_in_A_addr[5]
                   1      --              --              --        -- 
SRAM_in_A_addr[6]
                   1      --              --              --        -- 
SRAM_in_A_addr[7]
                   1      --              --              --        -- 
SRAM_in_A_addr[8]
                   1      --              --              --        -- 
SRAM_in_A_addr[9]
                   1      --              --              --        -- 
SRAM_in_B_addr[0]
                   1      --              --              --        -- 
SRAM_in_B_addr[1]
                   1      --              --              --        -- 
SRAM_in_B_addr[2]
                   1      --              --              --        -- 
SRAM_in_B_addr[3]
                   1      --              --              --        -- 
SRAM_in_B_addr[4]
                   1      --              --              --        -- 
SRAM_in_B_addr[5]
                   1      --              --              --        -- 
SRAM_in_B_addr[6]
                   1      --              --              --        -- 
SRAM_in_B_addr[7]
                   1      --              --              --        -- 
SRAM_in_B_addr[8]
                   1      --              --              --        -- 
SRAM_in_B_addr[9]
                   1      --              --              --        -- 
mem_addr1[0]       1      --              --              --        -- 
mem_addr1[1]       1      --              --              --        -- 
mem_addr1[2]       1      --              --              --        -- 
mem_addr1[3]       1      --              --              --        -- 
mem_addr1[4]       1      --              --              --        -- 
mem_addr1[5]       1      --              --              --        -- 
mem_addr1[6]       1      --              --              --        -- 
mem_addr1[7]       1      --              --              --        -- 
mem_addr1[8]       1      --              --              --        -- 
mem_addr1[9]       1      --              --              --        -- 
mem_addr1[10]      1      --              --              --        -- 
mem_addr1[11]      1      --              --              --        -- 
mem_addr1[12]      1      --              --              --        -- 
mem_addr1[13]      1      --              --              --        -- 
mem_addr1[14]      1      --              --              --        -- 
mem_addr1[15]      1      --              --              --        -- 
mem_addr2[0]       1      --              --              --        -- 
mem_addr2[1]       1      --              --              --        -- 
mem_addr2[2]       1      --              --              --        -- 
mem_addr2[3]       1      --              --              --        -- 
mem_addr2[4]       1      --              --              --        -- 
mem_addr2[5]       1      --              --              --        -- 
mem_addr2[6]       1      --              --              --        -- 
mem_addr2[7]       1      --              --              --        -- 
mem_addr2[8]       1      --              --              --        -- 
mem_addr2[9]       1      --              --              --        -- 
mem_addr2[10]      1      --              --              --        -- 
mem_addr2[11]      1      --              --              --        -- 
mem_addr2[12]      1      --              --              --        -- 
mem_addr2[13]      1      --              --              --        -- 
mem_addr2[14]      1      --              --              --        -- 
mem_addr2[15]      1      --              --              --        -- 
rdB_addr[0]        1      --              --              --        -- 
rdB_addr[1]        1      --              --              --        -- 
rdB_addr[2]        1      --              --              --        -- 
rdB_addr[3]        1      --              --              --        -- 
wrb                1      --              --              --        -- 
wrb_addr[0]        1      --              --              --        -- 
wrb_addr[1]        1      --              --              --        -- 
wrb_addr[2]        1      --              --              --        -- 
wrb_addr[3]        1      --              --              --        -- 
wrb_addr[4]        1      --              --              --        -- 
wrb_addr[5]        1      --              --              --        -- 
wrb_addr[6]        1      --              --              --        -- 
wrb_addr[7]        1      --              --              --        -- 

                    Input Delay
                  Min             Max       Related   Max
Input Port    Rise    Fall    Rise    Fall   Clock  Fanout
--------------------------------------------------------------------------------
clk           --      --      --      --      --      -- 
reset         0.10    0.10    0.10    0.10  clk       --    


                    Driving Cell
Input Port   Rise(min/max)      Fall(min/max)      Mult(min/max)  Attrs(min/max)
--------------------------------------------------------------------------------
clk          INVX2TR            INVX2TR              -- /  --     
reset        INVX2TR            INVX2TR              -- /  --     


               Max Drive      Min Drive      Resistance    Min    Min       Cell
Input Port    Rise    Fall   Rise    Fall   Max     Min    Cap    Fanout    Deg
--------------------------------------------------------------------------------
clk           --      --     --      --     --      --     --     --        -- 
reset         --      --     --      --     --      --     --     --        -- 


               Max Tran        Min Tran
Input Port    Rise    Fall    Rise    Fall
--------------------------------------------------------------------------------
clk           --      --      --      -- 
reset         --      --      --      -- 


                    Output Delay
                  Min             Max      Related  Fanout
Output Port   Rise    Fall    Rise    Fall  Clock     Load
--------------------------------------------------------------------------------
PE_state[0]   0.10    0.10    0.10    0.10  clk       0.00  
PE_state[1]   0.10    0.10    0.10    0.10  clk       0.00  
PE_state[2]   0.10    0.10    0.10    0.10  clk       0.00  
SRAM_WENB12   0.10    0.10    0.10    0.10  clk       0.00  
SRAM_WENB34   0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in_A_addr[0]
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in_A_addr[1]
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in_A_addr[2]
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in_A_addr[3]
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in_A_addr[4]
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in_A_addr[5]
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in_A_addr[6]
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in_A_addr[7]
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in_A_addr[8]
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in_A_addr[9]
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in_B_addr[0]
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in_B_addr[1]
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in_B_addr[2]
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in_B_addr[3]
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in_B_addr[4]
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in_B_addr[5]
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in_B_addr[6]
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in_B_addr[7]
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in_B_addr[8]
              0.10    0.10    0.10    0.10  clk       0.00  
SRAM_in_B_addr[9]
              0.10    0.10    0.10    0.10  clk       0.00  
mem_addr1[0]
              0.10    0.10    0.10    0.10  clk       0.00  
mem_addr1[1]
              0.10    0.10    0.10    0.10  clk       0.00  
mem_addr1[2]
              0.10    0.10    0.10    0.10  clk       0.00  
mem_addr1[3]
              0.10    0.10    0.10    0.10  clk       0.00  
mem_addr1[4]
              0.10    0.10    0.10    0.10  clk       0.00  
mem_addr1[5]
              0.10    0.10    0.10    0.10  clk       0.00  
mem_addr1[6]
              0.10    0.10    0.10    0.10  clk       0.00  
mem_addr1[7]
              0.10    0.10    0.10    0.10  clk       0.00  
mem_addr1[8]
              0.10    0.10    0.10    0.10  clk       0.00  
mem_addr1[9]
              0.10    0.10    0.10    0.10  clk       0.00  
mem_addr1[10]
              0.10    0.10    0.10    0.10  clk       0.00  
mem_addr1[11]
              0.10    0.10    0.10    0.10  clk       0.00  
mem_addr1[12]
              0.10    0.10    0.10    0.10  clk       0.00  
mem_addr1[13]
              0.10    0.10    0.10    0.10  clk       0.00  
mem_addr1[14]
              0.10    0.10    0.10    0.10  clk       0.00  
mem_addr1[15]
              0.10    0.10    0.10    0.10  clk       0.00  
mem_addr2[0]
              0.10    0.10    0.10    0.10  clk       0.00  
mem_addr2[1]
              0.10    0.10    0.10    0.10  clk       0.00  
mem_addr2[2]
              0.10    0.10    0.10    0.10  clk       0.00  
mem_addr2[3]
              0.10    0.10    0.10    0.10  clk       0.00  
mem_addr2[4]
              0.10    0.10    0.10    0.10  clk       0.00  
mem_addr2[5]
              0.10    0.10    0.10    0.10  clk       0.00  
mem_addr2[6]
              0.10    0.10    0.10    0.10  clk       0.00  
mem_addr2[7]
              0.10    0.10    0.10    0.10  clk       0.00  
mem_addr2[8]
              0.10    0.10    0.10    0.10  clk       0.00  
mem_addr2[9]
              0.10    0.10    0.10    0.10  clk       0.00  
mem_addr2[10]
              0.10    0.10    0.10    0.10  clk       0.00  
mem_addr2[11]
              0.10    0.10    0.10    0.10  clk       0.00  
mem_addr2[12]
              0.10    0.10    0.10    0.10  clk       0.00  
mem_addr2[13]
              0.10    0.10    0.10    0.10  clk       0.00  
mem_addr2[14]
              0.10    0.10    0.10    0.10  clk       0.00  
mem_addr2[15]
              0.10    0.10    0.10    0.10  clk       0.00  
rdB_addr[0]   0.10    0.10    0.10    0.10  clk       0.00  
rdB_addr[1]   0.10    0.10    0.10    0.10  clk       0.00  
rdB_addr[2]   0.10    0.10    0.10    0.10  clk       0.00  
rdB_addr[3]   0.10    0.10    0.10    0.10  clk       0.00  
wrb           0.10    0.10    0.10    0.10  clk       0.00  
wrb_addr[0]   0.10    0.10    0.10    0.10  clk       0.00  
wrb_addr[1]   0.10    0.10    0.10    0.10  clk       0.00  
wrb_addr[2]   0.10    0.10    0.10    0.10  clk       0.00  
wrb_addr[3]   0.10    0.10    0.10    0.10  clk       0.00  
wrb_addr[4]   0.10    0.10    0.10    0.10  clk       0.00  
wrb_addr[5]   0.10    0.10    0.10    0.10  clk       0.00  
wrb_addr[6]   0.10    0.10    0.10    0.10  clk       0.00  
wrb_addr[7]   0.10    0.10    0.10    0.10  clk       0.00  

1
 
****************************************
Report : compile_options
Design : Main_controller
Version: T-2022.03-SP3
Date   : Mon Mar 27 17:49:03 2023
****************************************

Design                                   Compile Option         Value
--------------------------------------------------------------------------------
Main_controller                          flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true
                                         isolate_port           disabled
                                         multibit_options
                                           optimization_mode    non_timing_driven
                                           minimum_width        2
                                           exclude_registers_with_timing_exceptions false
--------------------------------------------------------------------------------
1
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : Main_controller
Version: T-2022.03-SP3
Date   : Mon Mar 27 17:49:03 2023
****************************************


1
 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 100
        -max_paths 20
Design : Main_controller
Version: T-2022.03-SP3
Date   : Mon Mar 27 17:49:03 2023
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: segmented

  Startpoint: clk_r_REG48_S4
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_r_REG43_S4
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Main_controller    ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG48_S4/CK (DFFHQX1TR)            0.00       0.00 r
  clk_r_REG48_S4/Q (DFFHQX1TR)             0.25       0.25 f
  U450/Y (OR2X4TR)                         0.13       0.38 f
  U756/Y (NAND2X4TR)                       0.10       0.48 r
  U757/Y (AND2X4TR)                        0.14       0.62 r
  U824/Y (NAND2X6TR)                       0.07       0.69 f
  U623/Y (NOR2X8TR)                        0.10       0.78 r
  U427/Y (NAND2X6TR)                       0.05       0.84 f
  U513/Y (INVX6TR)                         0.05       0.89 r
  U960/Y (AND2X2TR)                        0.13       1.01 r
  U961/Y (NAND2X6TR)                       0.06       1.07 f
  U617/Y (INVX12TR)                        0.05       1.12 r
  U707/Y (NAND2X1TR)                       0.06       1.19 f
  U706/Y (CLKMX2X2TR)                      0.13       1.32 f
  clk_r_REG43_S4/D (DFFHQX4TR)             0.00       1.32 f
  data arrival time                                   1.32

  clock clk (rise edge)                    1.50       1.50
  clock network delay (ideal)              0.00       1.50
  clock uncertainty                       -0.10       1.40
  clk_r_REG43_S4/CK (DFFHQX4TR)            0.00       1.40 r
  library setup time                      -0.08       1.32
  data required time                                  1.32
  -----------------------------------------------------------
  data required time                                  1.32
  data arrival time                                  -1.32
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: clk_r_REG78_S6
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_r_REG79_S5
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Main_controller    ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG78_S6/CK (DFFHQX4TR)            0.00       0.00 r
  clk_r_REG78_S6/Q (DFFHQX4TR)             0.15       0.15 r
  U458/Y (CLKAND2X4TR)                     0.13       0.28 r
  U764/Y (NAND2X8TR)                       0.08       0.36 f
  U765/Y (NAND2X8TR)                       0.10       0.46 r
  U766/Y (OAI21X4TR)                       0.07       0.52 f
  U767/Y (NAND2X4TR)                       0.06       0.58 r
  U779/Y (AO22X4TR)                        0.09       0.67 r
  U790/Y (AND4X6TR)                        0.09       0.76 r
  U802/Y (AND3X6TR)                        0.09       0.85 r
  U815/Y (NAND3X8TR)                       0.06       0.91 f
  U816/Y (INVX16TR)                        0.07       0.97 r
  U863/Y (NAND2X8TR)                       0.08       1.05 f
  U864/Y (NOR2X8TR)                        0.09       1.14 r
  U559/Y (NAND2X2TR)                       0.05       1.19 f
  U691/Y (OAI211X1TR)                      0.12       1.31 r
  clk_r_REG79_S5/D (DFFHQX8TR)             0.00       1.31 r
  data arrival time                                   1.31

  clock clk (rise edge)                    1.50       1.50
  clock network delay (ideal)              0.00       1.50
  clock uncertainty                       -0.10       1.40
  clk_r_REG79_S5/CK (DFFHQX8TR)            0.00       1.40 r
  library setup time                      -0.09       1.31
  data required time                                  1.31
  -----------------------------------------------------------
  data required time                                  1.31
  data arrival time                                  -1.31
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: clk_r_REG51_S5
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_r_REG58_S4
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Main_controller    ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG51_S5/CK (DFFHQX4TR)            0.00       0.00 r
  clk_r_REG51_S5/Q (DFFHQX4TR)             0.19       0.19 r
  U461/Y (NAND2X6TR)                       0.07       0.25 f
  U669/Y (INVX4TR)                         0.13       0.39 r
  U806/Y (OAI21X2TR)                       0.08       0.47 f
  U737/Y (NAND2X4TR)                       0.07       0.54 r
  U807/Y (XOR2X4TR)                        0.09       0.63 r
  U901/Y (AND2X8TR)                        0.10       0.73 r
  U902/Y (AND3X8TR)                        0.10       0.83 r
  U903/Y (NAND2X8TR)                       0.05       0.87 f
  U915/Y (OAI31X4TR)                       0.23       1.10 r
  U973/Y (OAI2BB1X4TR)                     0.10       1.20 r
  U391/Y (INVX3TR)                         0.03       1.23 f
  U974/Y (OAI2BB1X1TR)                     0.10       1.33 r
  clk_r_REG58_S4/D (DFFHQX4TR)             0.00       1.33 r
  data arrival time                                   1.33

  clock clk (rise edge)                    1.50       1.50
  clock network delay (ideal)              0.00       1.50
  clock uncertainty                       -0.10       1.40
  clk_r_REG58_S4/CK (DFFHQX4TR)            0.00       1.40 r
  library setup time                      -0.07       1.33
  data required time                                  1.33
  -----------------------------------------------------------
  data required time                                  1.33
  data arrival time                                  -1.33
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: clk_r_REG78_S6
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_r_REG86_S5
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Main_controller    ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG78_S6/CK (DFFHQX4TR)            0.00       0.00 r
  clk_r_REG78_S6/Q (DFFHQX4TR)             0.15       0.15 r
  U458/Y (CLKAND2X4TR)                     0.13       0.28 r
  U764/Y (NAND2X8TR)                       0.08       0.36 f
  U765/Y (NAND2X8TR)                       0.10       0.46 r
  U766/Y (OAI21X4TR)                       0.07       0.52 f
  U767/Y (NAND2X4TR)                       0.06       0.58 r
  U779/Y (AO22X4TR)                        0.09       0.67 r
  U790/Y (AND4X6TR)                        0.09       0.76 r
  U802/Y (AND3X6TR)                        0.09       0.85 r
  U815/Y (NAND3X8TR)                       0.06       0.91 f
  U865/Y (AND2X8TR)                        0.13       1.03 f
  U601/Y (OR3X6TR)                         0.12       1.15 f
  U558/Y (AO22X2TR)                        0.17       1.32 f
  clk_r_REG86_S5/D (DFFHQX4TR)             0.00       1.32 f
  data arrival time                                   1.32

  clock clk (rise edge)                    1.50       1.50
  clock network delay (ideal)              0.00       1.50
  clock uncertainty                       -0.10       1.40
  clk_r_REG86_S5/CK (DFFHQX4TR)            0.00       1.40 r
  library setup time                      -0.08       1.32
  data required time                                  1.32
  -----------------------------------------------------------
  data required time                                  1.32
  data arrival time                                  -1.32
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: clk_r_REG46_S4
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_r_REG79_S5
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Main_controller    ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG46_S4/CK (DFFHQX2TR)            0.00       0.00 r
  clk_r_REG46_S4/Q (DFFHQX2TR)             0.18       0.18 f
  U775/Y (AOI21X4TR)                       0.09       0.27 r
  U777/Y (AND2X8TR)                        0.13       0.40 r
  U788/Y (OAI22X2TR)                       0.08       0.48 f
  U592/Y (NOR2X4TR)                        0.08       0.56 r
  U789/Y (OA21X4TR)                        0.09       0.66 r
  U790/Y (AND4X6TR)                        0.10       0.76 r
  U802/Y (AND3X6TR)                        0.09       0.85 r
  U815/Y (NAND3X8TR)                       0.06       0.91 f
  U816/Y (INVX16TR)                        0.07       0.97 r
  U863/Y (NAND2X8TR)                       0.08       1.05 f
  U864/Y (NOR2X8TR)                        0.09       1.14 r
  U559/Y (NAND2X2TR)                       0.05       1.19 f
  U691/Y (OAI211X1TR)                      0.12       1.31 r
  clk_r_REG79_S5/D (DFFHQX8TR)             0.00       1.31 r
  data arrival time                                   1.31

  clock clk (rise edge)                    1.50       1.50
  clock network delay (ideal)              0.00       1.50
  clock uncertainty                       -0.10       1.40
  clk_r_REG79_S5/CK (DFFHQX8TR)            0.00       1.40 r
  library setup time                      -0.09       1.31
  data required time                                  1.31
  -----------------------------------------------------------
  data required time                                  1.31
  data arrival time                                  -1.31
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: clk_r_REG48_S4
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_r_REG94_S4
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Main_controller    ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG48_S4/CK (DFFHQX1TR)            0.00       0.00 r
  clk_r_REG48_S4/Q (DFFHQX1TR)             0.25       0.25 f
  U450/Y (OR2X4TR)                         0.13       0.38 f
  U756/Y (NAND2X4TR)                       0.10       0.48 r
  U757/Y (AND2X4TR)                        0.14       0.62 r
  U824/Y (NAND2X6TR)                       0.07       0.69 f
  U623/Y (NOR2X8TR)                        0.10       0.78 r
  U427/Y (NAND2X6TR)                       0.05       0.84 f
  U513/Y (INVX6TR)                         0.05       0.89 r
  U960/Y (AND2X2TR)                        0.13       1.01 r
  U961/Y (NAND2X6TR)                       0.06       1.07 f
  U617/Y (INVX12TR)                        0.05       1.12 r
  U616/Y (NAND3X4TR)                       0.05       1.17 f
  U704/Y (CLKMX2X2TR)                      0.13       1.31 f
  clk_r_REG94_S4/D (DFFQX1TR)              0.00       1.31 f
  data arrival time                                   1.31

  clock clk (rise edge)                    1.50       1.50
  clock network delay (ideal)              0.00       1.50
  clock uncertainty                       -0.10       1.40
  clk_r_REG94_S4/CK (DFFQX1TR)             0.00       1.40 r
  library setup time                      -0.09       1.31
  data required time                                  1.31
  -----------------------------------------------------------
  data required time                                  1.31
  data arrival time                                  -1.31
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: clk_r_REG46_S4
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_r_REG86_S5
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Main_controller    ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG46_S4/CK (DFFHQX2TR)            0.00       0.00 r
  clk_r_REG46_S4/Q (DFFHQX2TR)             0.18       0.18 f
  U775/Y (AOI21X4TR)                       0.09       0.27 r
  U777/Y (AND2X8TR)                        0.13       0.40 r
  U788/Y (OAI22X2TR)                       0.08       0.48 f
  U592/Y (NOR2X4TR)                        0.08       0.56 r
  U789/Y (OA21X4TR)                        0.09       0.66 r
  U790/Y (AND4X6TR)                        0.10       0.76 r
  U802/Y (AND3X6TR)                        0.09       0.85 r
  U815/Y (NAND3X8TR)                       0.06       0.91 f
  U865/Y (AND2X8TR)                        0.13       1.03 f
  U601/Y (OR3X6TR)                         0.12       1.15 f
  U558/Y (AO22X2TR)                        0.17       1.32 f
  clk_r_REG86_S5/D (DFFHQX4TR)             0.00       1.32 f
  data arrival time                                   1.32

  clock clk (rise edge)                    1.50       1.50
  clock network delay (ideal)              0.00       1.50
  clock uncertainty                       -0.10       1.40
  clk_r_REG86_S5/CK (DFFHQX4TR)            0.00       1.40 r
  library setup time                      -0.08       1.32
  data required time                                  1.32
  -----------------------------------------------------------
  data required time                                  1.32
  data arrival time                                  -1.32
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: clk_r_REG48_S4
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_r_REG97_S4
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Main_controller    ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG48_S4/CK (DFFHQX1TR)            0.00       0.00 r
  clk_r_REG48_S4/Q (DFFHQX1TR)             0.25       0.25 f
  U450/Y (OR2X4TR)                         0.13       0.38 f
  U756/Y (NAND2X4TR)                       0.10       0.48 r
  U757/Y (AND2X4TR)                        0.14       0.62 r
  U824/Y (NAND2X6TR)                       0.07       0.69 f
  U623/Y (NOR2X8TR)                        0.10       0.78 r
  U427/Y (NAND2X6TR)                       0.05       0.84 f
  U513/Y (INVX6TR)                         0.05       0.89 r
  U960/Y (AND2X2TR)                        0.13       1.01 r
  U961/Y (NAND2X6TR)                       0.06       1.07 f
  U962/Y (OR3X2TR)                         0.19       1.26 f
  U965/Y (NAND2X2TR)                       0.08       1.34 r
  clk_r_REG97_S4/D (DFFHQX4TR)             0.00       1.34 r
  data arrival time                                   1.34

  clock clk (rise edge)                    1.50       1.50
  clock network delay (ideal)              0.00       1.50
  clock uncertainty                       -0.10       1.40
  clk_r_REG97_S4/CK (DFFHQX4TR)            0.00       1.40 r
  library setup time                      -0.06       1.34
  data required time                                  1.34
  -----------------------------------------------------------
  data required time                                  1.34
  data arrival time                                  -1.34
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: clk_r_REG48_S4
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_r_REG75_S4
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Main_controller    ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG48_S4/CK (DFFHQX1TR)            0.00       0.00 r
  clk_r_REG48_S4/Q (DFFHQX1TR)             0.25       0.25 f
  U450/Y (OR2X4TR)                         0.13       0.38 f
  U756/Y (NAND2X4TR)                       0.10       0.48 r
  U757/Y (AND2X4TR)                        0.14       0.62 r
  U824/Y (NAND2X6TR)                       0.07       0.69 f
  U623/Y (NOR2X8TR)                        0.10       0.78 r
  U427/Y (NAND2X6TR)                       0.05       0.84 f
  U513/Y (INVX6TR)                         0.05       0.89 r
  U960/Y (AND2X2TR)                        0.13       1.01 r
  U961/Y (NAND2X6TR)                       0.06       1.07 f
  U962/Y (OR3X2TR)                         0.19       1.26 f
  U963/Y (NAND2X2TR)                       0.08       1.34 r
  clk_r_REG75_S4/D (DFFHQX4TR)             0.00       1.34 r
  data arrival time                                   1.34

  clock clk (rise edge)                    1.50       1.50
  clock network delay (ideal)              0.00       1.50
  clock uncertainty                       -0.10       1.40
  clk_r_REG75_S4/CK (DFFHQX4TR)            0.00       1.40 r
  library setup time                      -0.06       1.34
  data required time                                  1.34
  -----------------------------------------------------------
  data required time                                  1.34
  data arrival time                                  -1.34
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: clk_r_REG89_S4
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_r_REG62_S5
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Main_controller    ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG89_S4/CK (DFFHQX8TR)            0.00       0.00 r
  clk_r_REG89_S4/Q (DFFHQX8TR)             0.18       0.18 f
  U452/Y (INVX4TR)                         0.12       0.31 r
  U745/Y (NAND2X1TR)                       0.09       0.40 f
  U927/Y (AO22X4TR)                        0.17       0.57 f
  U438/Y (CLKINVX4TR)                      0.06       0.63 r
  U948/Y (XOR2X4TR)                        0.09       0.72 r
  U949/Y (XOR2X4TR)                        0.11       0.83 f
  U1096/Y (CLKMX2X2TR)                     0.20       1.03 f
  U390/Y (OAI211X1TR)                      0.22       1.25 r
  U510/Y (INVX2TR)                         0.06       1.31 f
  clk_r_REG62_S5/D (DFFQX1TR)              0.00       1.31 f
  data arrival time                                   1.31

  clock clk (rise edge)                    1.50       1.50
  clock network delay (ideal)              0.00       1.50
  clock uncertainty                       -0.10       1.40
  clk_r_REG62_S5/CK (DFFQX1TR)             0.00       1.40 r
  library setup time                      -0.09       1.31
  data required time                                  1.31
  -----------------------------------------------------------
  data required time                                  1.31
  data arrival time                                  -1.31
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: clk_r_REG36_S2
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_r_REG129_S2
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Main_controller    ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG36_S2/CK (DFFHQX4TR)            0.00       0.00 r
  clk_r_REG36_S2/Q (DFFHQX4TR)             0.19       0.19 r
  U818/Y (INVX8TR)                         0.03       0.23 f
  U820/Y (NAND2X6TR)                       0.05       0.28 r
  U821/Y (NAND2X8TR)                       0.06       0.33 f
  U822/Y (AND2X8TR)                        0.10       0.44 f
  U823/Y (INVX16TR)                        0.08       0.52 r
  U826/Y (OR2X8TR)                         0.15       0.67 r
  U571/Y (INVX6TR)                         0.11       0.78 f
  U410/Y (OR2X4TR)                         0.16       0.94 f
  U629/Y (INVX4TR)                         0.14       1.08 r
  U1217/Y (AOI21X4TR)                      0.05       1.14 f
  U1219/Y (OAI31X4TR)                      0.21       1.35 r
  clk_r_REG129_S2/D (DFFHQX4TR)            0.00       1.35 r
  data arrival time                                   1.35

  clock clk (rise edge)                    1.50       1.50
  clock network delay (ideal)              0.00       1.50
  clock uncertainty                       -0.10       1.40
  clk_r_REG129_S2/CK (DFFHQX4TR)           0.00       1.40 r
  library setup time                      -0.05       1.35
  data required time                                  1.35
  -----------------------------------------------------------
  data required time                                  1.35
  data arrival time                                  -1.35
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: clk_r_REG78_S6
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_r_REG79_S5
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Main_controller    ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG78_S6/CK (DFFHQX4TR)            0.00       0.00 r
  clk_r_REG78_S6/Q (DFFHQX4TR)             0.15       0.15 r
  U458/Y (CLKAND2X4TR)                     0.13       0.28 r
  U764/Y (NAND2X8TR)                       0.08       0.36 f
  U765/Y (NAND2X8TR)                       0.10       0.46 r
  U766/Y (OAI21X4TR)                       0.07       0.52 f
  U767/Y (NAND2X4TR)                       0.06       0.58 r
  U779/Y (AO22X4TR)                        0.09       0.67 r
  U790/Y (AND4X6TR)                        0.09       0.76 r
  U802/Y (AND3X6TR)                        0.09       0.85 r
  U815/Y (NAND3X8TR)                       0.06       0.91 f
  U816/Y (INVX16TR)                        0.07       0.97 r
  U863/Y (NAND2X8TR)                       0.08       1.05 f
  U605/Y (OR4X8TR)                         0.15       1.20 f
  U691/Y (OAI211X1TR)                      0.12       1.31 r
  clk_r_REG79_S5/D (DFFHQX8TR)             0.00       1.31 r
  data arrival time                                   1.31

  clock clk (rise edge)                    1.50       1.50
  clock network delay (ideal)              0.00       1.50
  clock uncertainty                       -0.10       1.40
  clk_r_REG79_S5/CK (DFFHQX8TR)            0.00       1.40 r
  library setup time                      -0.09       1.31
  data required time                                  1.31
  -----------------------------------------------------------
  data required time                                  1.31
  data arrival time                                  -1.31
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: clk_r_REG73_S5
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rdB_addr[3]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Main_controller    ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG73_S5/CK (DFFHQX8TR)            0.00       0.00 r
  clk_r_REG73_S5/Q (DFFHQX8TR)             0.16       0.16 f
  U464/Y (CLKINVX6TR)                      0.04       0.20 r
  U763/Y (NAND2BX4TR)                      0.04       0.25 f
  U764/Y (NAND2X8TR)                       0.12       0.37 r
  U939/Y (XOR2X4TR)                        0.13       0.50 r
  U940/Y (XOR2X4TR)                        0.14       0.64 r
  U944/Y (XOR2X4TR)                        0.13       0.77 f
  U422/Y (NOR2X2TR)                        0.10       0.88 r
  U414/Y (AOI2BB2X2TR)                     0.13       1.01 r
  U1082/Y (XNOR2X4TR)                      0.17       1.18 r
  U572/Y (NAND2X8TR)                       0.05       1.23 f
  U1300/Y (OAI2BB1X4TR)                    0.07       1.30 r
  rdB_addr[3] (out)                        0.00       1.30 r
  data arrival time                                   1.30

  clock clk (rise edge)                    1.50       1.50
  clock network delay (ideal)              0.00       1.50
  clock uncertainty                       -0.10       1.40
  output external delay                   -0.10       1.30
  data required time                                  1.30
  -----------------------------------------------------------
  data required time                                  1.30
  data arrival time                                  -1.30
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: clk_r_REG51_S5
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_r_REG61_S4
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Main_controller    ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG51_S5/CK (DFFHQX4TR)            0.00       0.00 r
  clk_r_REG51_S5/Q (DFFHQX4TR)             0.19       0.19 r
  U461/Y (NAND2X6TR)                       0.07       0.25 f
  U669/Y (INVX4TR)                         0.13       0.39 r
  U806/Y (OAI21X2TR)                       0.08       0.47 f
  U737/Y (NAND2X4TR)                       0.07       0.54 r
  U807/Y (XOR2X4TR)                        0.09       0.63 f
  U901/Y (AND2X8TR)                        0.10       0.72 f
  U902/Y (AND3X8TR)                        0.09       0.81 f
  U903/Y (NAND2X8TR)                       0.07       0.88 r
  U919/Y (INVX8TR)                         0.03       0.91 f
  U920/Y (NAND2X8TR)                       0.08       0.98 r
  U672/Y (NOR2X2TR)                        0.05       1.03 f
  U921/Y (AOI22X1TR)                       0.19       1.22 r
  U922/Y (NAND2X1TR)                       0.09       1.31 f
  clk_r_REG61_S4/D (DFFHQX4TR)             0.00       1.31 f
  data arrival time                                   1.31

  clock clk (rise edge)                    1.50       1.50
  clock network delay (ideal)              0.00       1.50
  clock uncertainty                       -0.10       1.40
  clk_r_REG61_S4/CK (DFFHQX4TR)            0.00       1.40 r
  library setup time                      -0.09       1.31
  data required time                                  1.31
  -----------------------------------------------------------
  data required time                                  1.31
  data arrival time                                  -1.31
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: clk_r_REG89_S4
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_r_REG62_S5
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Main_controller    ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG89_S4/CK (DFFHQX8TR)            0.00       0.00 r
  clk_r_REG89_S4/Q (DFFHQX8TR)             0.18       0.18 f
  U452/Y (INVX4TR)                         0.12       0.31 r
  U745/Y (NAND2X1TR)                       0.09       0.40 f
  U927/Y (AO22X4TR)                        0.17       0.57 f
  U438/Y (CLKINVX4TR)                      0.06       0.63 r
  U948/Y (XOR2X4TR)                        0.09       0.72 r
  U949/Y (XOR2X4TR)                        0.11       0.83 f
  U1096/Y (CLKMX2X2TR)                     0.20       1.03 f
  U390/Y (OAI211X1TR)                      0.22       1.25 r
  U510/Y (INVX2TR)                         0.06       1.31 f
  clk_r_REG62_S5/D (DFFQX1TR)              0.00       1.31 f
  data arrival time                                   1.31

  clock clk (rise edge)                    1.50       1.50
  clock network delay (ideal)              0.00       1.50
  clock uncertainty                       -0.10       1.40
  clk_r_REG62_S5/CK (DFFQX1TR)             0.00       1.40 r
  library setup time                      -0.09       1.31
  data required time                                  1.31
  -----------------------------------------------------------
  data required time                                  1.31
  data arrival time                                  -1.31
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: clk_r_REG48_S4
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_r_REG45_S4
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Main_controller    ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG48_S4/CK (DFFHQX1TR)            0.00       0.00 r
  clk_r_REG48_S4/Q (DFFHQX1TR)             0.25       0.25 f
  U450/Y (OR2X4TR)                         0.13       0.38 f
  U756/Y (NAND2X4TR)                       0.10       0.48 r
  U757/Y (AND2X4TR)                        0.14       0.62 r
  U824/Y (NAND2X6TR)                       0.07       0.69 f
  U623/Y (NOR2X8TR)                        0.10       0.78 r
  U427/Y (NAND2X6TR)                       0.05       0.84 f
  U513/Y (INVX6TR)                         0.05       0.89 r
  U960/Y (AND2X2TR)                        0.13       1.01 r
  U961/Y (NAND2X6TR)                       0.06       1.07 f
  U617/Y (INVX12TR)                        0.05       1.12 r
  U1028/Y (NAND3X2TR)                      0.08       1.20 f
  U1066/Y (OAI2BB1X2TR)                    0.09       1.29 r
  clk_r_REG45_S4/D (DFFQX1TR)              0.00       1.29 r
  data arrival time                                   1.29

  clock clk (rise edge)                    1.50       1.50
  clock network delay (ideal)              0.00       1.50
  clock uncertainty                       -0.10       1.40
  clk_r_REG45_S4/CK (DFFQX1TR)             0.00       1.40 r
  library setup time                      -0.11       1.29
  data required time                                  1.29
  -----------------------------------------------------------
  data required time                                  1.29
  data arrival time                                  -1.29
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: clk_r_REG93_S4
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_r_REG79_S5
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Main_controller    ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG93_S4/CK (DFFHQX4TR)            0.00       0.00 r
  clk_r_REG93_S4/Q (DFFHQX4TR)             0.15       0.15 r
  U458/Y (CLKAND2X4TR)                     0.13       0.28 r
  U764/Y (NAND2X8TR)                       0.08       0.36 f
  U765/Y (NAND2X8TR)                       0.10       0.46 r
  U766/Y (OAI21X4TR)                       0.07       0.52 f
  U767/Y (NAND2X4TR)                       0.06       0.58 r
  U779/Y (AO22X4TR)                        0.09       0.67 r
  U790/Y (AND4X6TR)                        0.09       0.76 r
  U802/Y (AND3X6TR)                        0.09       0.85 r
  U815/Y (NAND3X8TR)                       0.06       0.91 f
  U816/Y (INVX16TR)                        0.07       0.97 r
  U863/Y (NAND2X8TR)                       0.08       1.05 f
  U864/Y (NOR2X8TR)                        0.09       1.14 r
  U559/Y (NAND2X2TR)                       0.05       1.19 f
  U691/Y (OAI211X1TR)                      0.12       1.31 r
  clk_r_REG79_S5/D (DFFHQX8TR)             0.00       1.31 r
  data arrival time                                   1.31

  clock clk (rise edge)                    1.50       1.50
  clock network delay (ideal)              0.00       1.50
  clock uncertainty                       -0.10       1.40
  clk_r_REG79_S5/CK (DFFHQX8TR)            0.00       1.40 r
  library setup time                      -0.09       1.31
  data required time                                  1.31
  -----------------------------------------------------------
  data required time                                  1.31
  data arrival time                                  -1.31
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: clk_r_REG46_S4
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_r_REG79_S5
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Main_controller    ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG46_S4/CK (DFFHQX2TR)            0.00       0.00 r
  clk_r_REG46_S4/Q (DFFHQX2TR)             0.18       0.18 f
  U775/Y (AOI21X4TR)                       0.09       0.27 r
  U777/Y (AND2X8TR)                        0.13       0.40 r
  U788/Y (OAI22X2TR)                       0.08       0.48 f
  U592/Y (NOR2X4TR)                        0.08       0.56 r
  U789/Y (OA21X4TR)                        0.09       0.66 r
  U790/Y (AND4X6TR)                        0.10       0.76 r
  U802/Y (AND3X6TR)                        0.09       0.85 r
  U815/Y (NAND3X8TR)                       0.06       0.91 f
  U816/Y (INVX16TR)                        0.07       0.97 r
  U863/Y (NAND2X8TR)                       0.08       1.05 f
  U605/Y (OR4X8TR)                         0.15       1.19 f
  U691/Y (OAI211X1TR)                      0.12       1.31 r
  clk_r_REG79_S5/D (DFFHQX8TR)             0.00       1.31 r
  data arrival time                                   1.31

  clock clk (rise edge)                    1.50       1.50
  clock network delay (ideal)              0.00       1.50
  clock uncertainty                       -0.10       1.40
  clk_r_REG79_S5/CK (DFFHQX8TR)            0.00       1.40 r
  library setup time                      -0.09       1.31
  data required time                                  1.31
  -----------------------------------------------------------
  data required time                                  1.31
  data arrival time                                  -1.31
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: clk_r_REG89_S4
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_r_REG60_S5
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Main_controller    ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG89_S4/CK (DFFHQX8TR)            0.00       0.00 r
  clk_r_REG89_S4/Q (DFFHQX8TR)             0.18       0.18 f
  U452/Y (INVX4TR)                         0.12       0.31 r
  U745/Y (NAND2X1TR)                       0.09       0.40 f
  U927/Y (AO22X4TR)                        0.17       0.57 f
  U438/Y (CLKINVX4TR)                      0.06       0.63 r
  U948/Y (XOR2X4TR)                        0.09       0.72 r
  U949/Y (XOR2X4TR)                        0.11       0.83 f
  U951/Y (OAI21X4TR)                       0.15       0.98 r
  U952/Y (AOI21X2TR)                       0.08       1.06 f
  U398/Y (NAND2X6TR)                       0.09       1.15 r
  U680/Y (INVX4TR)                         0.05       1.21 f
  U1083/Y (AOI211X2TR)                     0.12       1.33 r
  clk_r_REG60_S5/D (DFFHQX4TR)             0.00       1.33 r
  data arrival time                                   1.33

  clock clk (rise edge)                    1.50       1.50
  clock network delay (ideal)              0.00       1.50
  clock uncertainty                       -0.10       1.40
  clk_r_REG60_S5/CK (DFFHQX4TR)            0.00       1.40 r
  library setup time                      -0.07       1.33
  data required time                                  1.33
  -----------------------------------------------------------
  data required time                                  1.33
  data arrival time                                  -1.33
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: clk_r_REG71_S5
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_r_REG79_S5
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Main_controller    ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG71_S5/CK (DFFHQX4TR)            0.00       0.00 r
  clk_r_REG71_S5/Q (DFFHQX4TR)             0.16       0.16 f
  U462/Y (NAND2X6TR)                       0.10       0.26 r
  U451/Y (NAND2X1TR)                       0.09       0.35 f
  U466/Y (NOR2X2TR)                        0.15       0.50 r
  U800/Y (NOR2X6TR)                        0.05       0.55 f
  U514/Y (INVX3TR)                         0.06       0.61 r
  U801/Y (XNOR2X2TR)                       0.13       0.74 r
  U802/Y (AND3X6TR)                        0.11       0.85 r
  U815/Y (NAND3X8TR)                       0.06       0.91 f
  U816/Y (INVX16TR)                        0.07       0.97 r
  U863/Y (NAND2X8TR)                       0.08       1.05 f
  U864/Y (NOR2X8TR)                        0.09       1.14 r
  U559/Y (NAND2X2TR)                       0.05       1.19 f
  U691/Y (OAI211X1TR)                      0.12       1.31 r
  clk_r_REG79_S5/D (DFFHQX8TR)             0.00       1.31 r
  data arrival time                                   1.31

  clock clk (rise edge)                    1.50       1.50
  clock network delay (ideal)              0.00       1.50
  clock uncertainty                       -0.10       1.40
  clk_r_REG79_S5/CK (DFFHQX8TR)            0.00       1.40 r
  library setup time                      -0.09       1.31
  data required time                                  1.31
  -----------------------------------------------------------
  data required time                                  1.31
  data arrival time                                  -1.31
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
