# Reversible-Circuit-Synthesis
Logic Synthesis and Verification Final Project (Fall, 2017)

Instructor: Prof. Jie-Hong Roland Jiang, National Taiwan University
