<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io_ad\arduino_io_ad_tang\impl\gwsynthesis\arduino_io_ad_tang.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io_ad\arduino_io_ad_tang\src\tangnano20k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.11 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Aug 13 19:17:20 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>2627</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>2244</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>2</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>arduino_clock</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>arduino_clock_ibuf/I </td>
</tr>
<tr>
<td>sysclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>sysclk_ibuf/I </td>
</tr>
<tr>
<td>wire_mem_src_clka</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_src_clk_s2/Q </td>
</tr>
<tr>
<td>wire_mem_src_clkb</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>my_encryption_engine/mem_src_clk_s0/Q </td>
</tr>
<tr>
<td>wire_mem_key_clka</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_key_clk_s2/Q </td>
</tr>
<tr>
<td>wire_mem_key_clkb</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>my_encryption_engine/mem_key_clk_s0/Q </td>
</tr>
<tr>
<td>wire_mem_cmd_clka</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_cmd_clk_s2/Q </td>
</tr>
<tr>
<td>wire_mem_cmd_clkb</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>my_encryption_engine/mem_cmd_clk_s0/Q </td>
</tr>
<tr>
<td>wire_mem_dst_clka</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_dst_clk_s2/Q </td>
</tr>
<tr>
<td>wire_mem_dst_clkb</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>my_encryption_engine/mem_dst_clk_s0/Q </td>
</tr>
<tr>
<td>wire_mem_ram_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>my_encryption_engine/mem_ram_clk_s0/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>arduino_clock</td>
<td>100.000(MHz)</td>
<td>393.968(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>sysclk</td>
<td>100.000(MHz)</td>
<td>109.051(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of wire_mem_src_clka!</h4>
<h4>No timing paths to get frequency of wire_mem_src_clkb!</h4>
<h4>No timing paths to get frequency of wire_mem_key_clka!</h4>
<h4>No timing paths to get frequency of wire_mem_key_clkb!</h4>
<h4>No timing paths to get frequency of wire_mem_cmd_clka!</h4>
<h4>No timing paths to get frequency of wire_mem_cmd_clkb!</h4>
<h4>No timing paths to get frequency of wire_mem_dst_clka!</h4>
<h4>No timing paths to get frequency of wire_mem_dst_clkb!</h4>
<h4>No timing paths to get frequency of wire_mem_ram_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>arduino_clock</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>arduino_clock</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sysclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sysclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_src_clka</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_src_clka</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_src_clkb</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_src_clkb</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_key_clka</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_key_clka</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_key_clkb</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_key_clkb</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_cmd_clka</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_cmd_clka</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_cmd_clkb</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_cmd_clkb</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_dst_clka</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_dst_clka</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_dst_clkb</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_dst_clkb</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_ram_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_ram_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.830</td>
<td>my_encryption_engine/statemachine_command_1_s1/Q</td>
<td>my_encryption_engine/mem_dst_din_5_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.135</td>
</tr>
<tr>
<td>2</td>
<td>1.079</td>
<td>my_encryption_engine/statemachine_command_1_s1/Q</td>
<td>my_encryption_engine/mem_dst_din_2_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.886</td>
</tr>
<tr>
<td>3</td>
<td>1.158</td>
<td>my_encryption_engine/statemachine_command_1_s1/Q</td>
<td>my_encryption_engine/mem_key_din_6_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.807</td>
</tr>
<tr>
<td>4</td>
<td>1.239</td>
<td>my_encryption_engine/statemachine_command_1_s1/Q</td>
<td>my_encryption_engine/mem_dst_din_1_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.726</td>
</tr>
<tr>
<td>5</td>
<td>1.275</td>
<td>my_encryption_engine/reg_command_buffer_3_s0/Q</td>
<td>my_encryption_engine/mem_dst_ad_5_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.690</td>
</tr>
<tr>
<td>6</td>
<td>1.275</td>
<td>my_encryption_engine/reg_command_buffer_3_s0/Q</td>
<td>my_encryption_engine/mem_dst_ad_6_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.690</td>
</tr>
<tr>
<td>7</td>
<td>1.275</td>
<td>my_encryption_engine/reg_command_buffer_3_s0/Q</td>
<td>my_encryption_engine/mem_dst_ad_7_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.690</td>
</tr>
<tr>
<td>8</td>
<td>1.275</td>
<td>my_encryption_engine/reg_command_buffer_3_s0/Q</td>
<td>my_encryption_engine/mem_dst_ad_8_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.690</td>
</tr>
<tr>
<td>9</td>
<td>1.275</td>
<td>my_encryption_engine/reg_command_buffer_3_s0/Q</td>
<td>my_encryption_engine/mem_dst_ad_10_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.690</td>
</tr>
<tr>
<td>10</td>
<td>1.275</td>
<td>my_encryption_engine/reg_command_buffer_3_s0/Q</td>
<td>my_encryption_engine/mem_dst_ad_11_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.690</td>
</tr>
<tr>
<td>11</td>
<td>1.278</td>
<td>my_encryption_engine/reg_command_buffer_3_s0/Q</td>
<td>my_encryption_engine/mem_dst_ad_9_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.687</td>
</tr>
<tr>
<td>12</td>
<td>1.282</td>
<td>my_encryption_engine/statemachine_command_1_s1/Q</td>
<td>my_encryption_engine/mem_dst_din_6_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.683</td>
</tr>
<tr>
<td>13</td>
<td>1.360</td>
<td>my_encryption_engine/statemachine_command_1_s1/Q</td>
<td>my_encryption_engine/mem_dst_din_4_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.605</td>
</tr>
<tr>
<td>14</td>
<td>1.481</td>
<td>my_encryption_engine/reg_command_buffer_3_s0/Q</td>
<td>my_encryption_engine/mem_dst_ad_1_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.484</td>
</tr>
<tr>
<td>15</td>
<td>1.481</td>
<td>my_encryption_engine/reg_command_buffer_3_s0/Q</td>
<td>my_encryption_engine/mem_dst_ad_2_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.484</td>
</tr>
<tr>
<td>16</td>
<td>1.481</td>
<td>my_encryption_engine/reg_command_buffer_3_s0/Q</td>
<td>my_encryption_engine/mem_dst_ad_3_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.484</td>
</tr>
<tr>
<td>17</td>
<td>1.481</td>
<td>my_encryption_engine/reg_command_buffer_3_s0/Q</td>
<td>my_encryption_engine/mem_dst_ad_4_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.484</td>
</tr>
<tr>
<td>18</td>
<td>1.481</td>
<td>my_encryption_engine/reg_command_buffer_3_s0/Q</td>
<td>my_encryption_engine/mem_dst_ad_12_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.484</td>
</tr>
<tr>
<td>19</td>
<td>1.481</td>
<td>my_encryption_engine/reg_command_buffer_3_s0/Q</td>
<td>my_encryption_engine/mem_dst_ad_13_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.484</td>
</tr>
<tr>
<td>20</td>
<td>1.585</td>
<td>my_encryption_engine/reg_command_buffer_3_s0/Q</td>
<td>my_encryption_engine/mem_dst_ce_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.380</td>
</tr>
<tr>
<td>21</td>
<td>1.791</td>
<td>my_encryption_engine/reg_command_buffer_2_s0/Q</td>
<td>my_encryption_engine/mem_cmd_ad_2_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.174</td>
</tr>
<tr>
<td>22</td>
<td>1.805</td>
<td>my_encryption_engine/statemachine_command_1_s1/Q</td>
<td>my_encryption_engine/mem_dst_din_3_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.160</td>
</tr>
<tr>
<td>23</td>
<td>1.805</td>
<td>my_encryption_engine/statemachine_command_1_s1/Q</td>
<td>my_encryption_engine/mem_dst_din_7_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.160</td>
</tr>
<tr>
<td>24</td>
<td>1.883</td>
<td>my_encryption_engine/reg_command_buffer_2_s0/Q</td>
<td>my_encryption_engine/reg_int_address_01_9_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.082</td>
</tr>
<tr>
<td>25</td>
<td>1.912</td>
<td>my_encryption_engine/reg_command_buffer_2_s0/Q</td>
<td>my_encryption_engine/mem_cmd_ad_8_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.053</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.042</td>
<td>my_encryption_engine/n3562_s9/I3</td>
<td>my_encryption_engine/mem_cmd_clk_s0/D</td>
<td>wire_mem_cmd_clkb:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-1.728</td>
<td>0.732</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.017</td>
<td>my_encryption_engine/n3383_s8/I0</td>
<td>my_encryption_engine/mem_ram_clk_s0/D</td>
<td>wire_mem_ram_clk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-1.728</td>
<td>1.757</td>
</tr>
<tr>
<td>3</td>
<td>0.210</td>
<td>myarduino_io_ad/reg_input_buffer_11_s0/Q</td>
<td>myarduino_io_ad/mem_cmd_ad_3_s2/D</td>
<td>arduino_clock:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.311</td>
<td>0.566</td>
</tr>
<tr>
<td>4</td>
<td>0.212</td>
<td>myarduino_io_ad/reg_input_buffer_10_s0/Q</td>
<td>myarduino_io_ad/mem_key_ad_10_s2/D</td>
<td>arduino_clock:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.311</td>
<td>0.568</td>
</tr>
<tr>
<td>5</td>
<td>0.212</td>
<td>myarduino_io_ad/reg_input_buffer_10_s0/Q</td>
<td>myarduino_io_ad/mem_dst_ad_10_s2/D</td>
<td>arduino_clock:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.311</td>
<td>0.568</td>
</tr>
<tr>
<td>6</td>
<td>0.214</td>
<td>my_encryption_engine/n3335_s20/I2</td>
<td>my_encryption_engine/mem_src_clk_s0/D</td>
<td>wire_mem_src_clkb:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-1.728</td>
<td>1.988</td>
</tr>
<tr>
<td>7</td>
<td>0.216</td>
<td>myarduino_io_ad/reg_input_buffer_15_s0/Q</td>
<td>myarduino_io_ad/mem_cmd_ad_7_s2/D</td>
<td>arduino_clock:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.311</td>
<td>0.572</td>
</tr>
<tr>
<td>8</td>
<td>0.221</td>
<td>myarduino_io_ad/reg_input_buffer_9_s0/Q</td>
<td>myarduino_io_ad/mem_src_ad_9_s2/D</td>
<td>arduino_clock:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.311</td>
<td>0.578</td>
</tr>
<tr>
<td>9</td>
<td>0.227</td>
<td>my_encryption_engine/n3103_s28/I0</td>
<td>my_encryption_engine/mem_dst_clk_s0/D</td>
<td>wire_mem_dst_clkb:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-1.728</td>
<td>2.001</td>
</tr>
<tr>
<td>10</td>
<td>0.229</td>
<td>myarduino_io_ad/reg_input_buffer_15_s0/Q</td>
<td>myarduino_io_ad/mem_src_ad_7_s2/D</td>
<td>arduino_clock:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.311</td>
<td>0.586</td>
</tr>
<tr>
<td>11</td>
<td>0.261</td>
<td>myarduino_io_ad/reg_input_buffer_19_s0/Q</td>
<td>myarduino_io_ad/mem_key_ad_11_s2/D</td>
<td>arduino_clock:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.311</td>
<td>0.618</td>
</tr>
<tr>
<td>12</td>
<td>0.263</td>
<td>myarduino_io_ad/reg_input_buffer_20_s0/Q</td>
<td>myarduino_io_ad/mem_dst_ad_12_s2/D</td>
<td>arduino_clock:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.311</td>
<td>0.619</td>
</tr>
<tr>
<td>13</td>
<td>0.266</td>
<td>myarduino_io_ad/reg_input_buffer_19_s0/Q</td>
<td>myarduino_io_ad/mem_src_ad_11_s2/D</td>
<td>arduino_clock:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.311</td>
<td>0.623</td>
</tr>
<tr>
<td>14</td>
<td>0.266</td>
<td>myarduino_io_ad/reg_input_buffer_19_s0/Q</td>
<td>myarduino_io_ad/mem_cmd_ad_11_s2/D</td>
<td>arduino_clock:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.311</td>
<td>0.623</td>
</tr>
<tr>
<td>15</td>
<td>0.303</td>
<td>my_encryption_engine/n3333_s19/I1</td>
<td>my_encryption_engine/mem_key_clk_s0/D</td>
<td>wire_mem_key_clkb:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-1.728</td>
<td>2.077</td>
</tr>
<tr>
<td>16</td>
<td>0.312</td>
<td>myarduino_io_ad/reg_input_buffer_20_s0/Q</td>
<td>myarduino_io_ad/mem_cmd_ad_12_s2/D</td>
<td>arduino_clock:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.311</td>
<td>0.669</td>
</tr>
<tr>
<td>17</td>
<td>0.317</td>
<td>myarduino_io_ad/reg_input_buffer_18_s0/Q</td>
<td>myarduino_io_ad/mem_src_ad_10_s2/D</td>
<td>arduino_clock:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.311</td>
<td>0.673</td>
</tr>
<tr>
<td>18</td>
<td>0.322</td>
<td>myarduino_io_ad/reg_input_buffer_11_s0/Q</td>
<td>myarduino_io_ad/mem_key_ad_3_s2/D</td>
<td>arduino_clock:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.311</td>
<td>0.678</td>
</tr>
<tr>
<td>19</td>
<td>0.323</td>
<td>myarduino_io_ad/reg_input_buffer_10_s0/Q</td>
<td>myarduino_io_ad/mem_cmd_ad_10_s2/D</td>
<td>arduino_clock:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.311</td>
<td>0.680</td>
</tr>
<tr>
<td>20</td>
<td>0.328</td>
<td>myarduino_io_ad/reg_input_buffer_11_s0/Q</td>
<td>myarduino_io_ad/mem_src_ad_3_s2/D</td>
<td>arduino_clock:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.311</td>
<td>0.684</td>
</tr>
<tr>
<td>21</td>
<td>0.329</td>
<td>myarduino_io_ad/reg_input_buffer_21_s0/Q</td>
<td>myarduino_io_ad/mem_src_ad_13_s2/D</td>
<td>arduino_clock:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.311</td>
<td>0.685</td>
</tr>
<tr>
<td>22</td>
<td>0.329</td>
<td>myarduino_io_ad/reg_input_buffer_20_s0/Q</td>
<td>myarduino_io_ad/mem_key_ad_12_s2/D</td>
<td>arduino_clock:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.311</td>
<td>0.686</td>
</tr>
<tr>
<td>23</td>
<td>0.332</td>
<td>myarduino_io_ad/reg_input_buffer_17_s0/Q</td>
<td>myarduino_io_ad/mem_cmd_ad_9_s2/D</td>
<td>arduino_clock:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.311</td>
<td>0.689</td>
</tr>
<tr>
<td>24</td>
<td>0.333</td>
<td>myarduino_io_ad/reg_input_buffer_9_s0/Q</td>
<td>myarduino_io_ad/mem_src_ad_1_s2/D</td>
<td>arduino_clock:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.311</td>
<td>0.690</td>
</tr>
<tr>
<td>25</td>
<td>0.333</td>
<td>myarduino_io_ad/reg_input_buffer_22_s0/Q</td>
<td>myarduino_io_ad/mem_dst_wre_s2/CE</td>
<td>arduino_clock:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.311</td>
<td>0.690</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>myarduino_io_ad/arduino_dataout_7_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>myarduino_io_ad/arduino_dataout_5_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>myarduino_io_ad/arduino_dataout_1_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>myarduino_io_ad/mem_dst_din_1_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>myarduino_io_ad/mem_key_din_1_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>myarduino_io_ad/mem_cmd_ad_11_s2</td>
</tr>
<tr>
<td>7</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>my_encryption_engine/reg_bank_select_5_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>my_encryption_engine/mem_ram_ad_11_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>my_encryption_engine/mem_ram_ad_12_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>my_encryption_engine/reg_bank_select_6_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.830</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.323</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/statemachine_command_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_dst_din_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C33[0][B]</td>
<td>my_encryption_engine/statemachine_command_1_s1/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>45</td>
<td>R34C33[0][B]</td>
<td style=" font-weight:bold;">my_encryption_engine/statemachine_command_1_s1/Q</td>
</tr>
<tr>
<td>3.977</td>
<td>1.556</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C32[1][A]</td>
<td>my_encryption_engine/reg_int_data_01_4_s6/I1</td>
</tr>
<tr>
<td>4.348</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R31C32[1][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/reg_int_data_01_4_s6/F</td>
</tr>
<tr>
<td>5.054</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td>my_encryption_engine/n3235_s18/I3</td>
</tr>
<tr>
<td>5.571</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C30[2][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3235_s18/F</td>
</tr>
<tr>
<td>6.200</td>
<td>0.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[3][A]</td>
<td>my_encryption_engine/n3083_s30/I2</td>
</tr>
<tr>
<td>6.755</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R27C23[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3083_s30/F</td>
</tr>
<tr>
<td>7.455</td>
<td>0.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[0][B]</td>
<td>my_encryption_engine/mem_dst_ad_13_s15/I3</td>
</tr>
<tr>
<td>7.972</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C28[0][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s15/F</td>
</tr>
<tr>
<td>8.632</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[1][A]</td>
<td>my_encryption_engine/n3081_s24/I1</td>
</tr>
<tr>
<td>9.085</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C33[1][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3081_s24/F</td>
</tr>
<tr>
<td>10.203</td>
<td>1.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[2][B]</td>
<td>my_encryption_engine/n3071_s27/I1</td>
</tr>
<tr>
<td>10.773</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C27[2][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3071_s27/F</td>
</tr>
<tr>
<td>10.774</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[1][A]</td>
<td>my_encryption_engine/n3071_s23/I3</td>
</tr>
<tr>
<td>11.323</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C27[1][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3071_s23/F</td>
</tr>
<tr>
<td>11.323</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[1][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_dst_din_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[1][A]</td>
<td>my_encryption_engine/mem_dst_din_5_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C27[1][A]</td>
<td>my_encryption_engine/mem_dst_din_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.532, 38.664%; route: 5.371, 58.796%; tC2Q: 0.232, 2.540%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.079</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/statemachine_command_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_dst_din_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C33[0][B]</td>
<td>my_encryption_engine/statemachine_command_1_s1/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>45</td>
<td>R34C33[0][B]</td>
<td style=" font-weight:bold;">my_encryption_engine/statemachine_command_1_s1/Q</td>
</tr>
<tr>
<td>3.977</td>
<td>1.556</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C32[1][A]</td>
<td>my_encryption_engine/reg_int_data_01_4_s6/I1</td>
</tr>
<tr>
<td>4.348</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R31C32[1][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/reg_int_data_01_4_s6/F</td>
</tr>
<tr>
<td>5.054</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td>my_encryption_engine/n3235_s18/I3</td>
</tr>
<tr>
<td>5.571</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C30[2][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3235_s18/F</td>
</tr>
<tr>
<td>6.200</td>
<td>0.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[3][A]</td>
<td>my_encryption_engine/n3083_s30/I2</td>
</tr>
<tr>
<td>6.755</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R27C23[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3083_s30/F</td>
</tr>
<tr>
<td>7.455</td>
<td>0.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[0][B]</td>
<td>my_encryption_engine/mem_dst_ad_13_s15/I3</td>
</tr>
<tr>
<td>7.972</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C28[0][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s15/F</td>
</tr>
<tr>
<td>8.632</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[1][A]</td>
<td>my_encryption_engine/n3081_s24/I1</td>
</tr>
<tr>
<td>9.085</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C33[1][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3081_s24/F</td>
</tr>
<tr>
<td>10.062</td>
<td>0.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[3][A]</td>
<td>my_encryption_engine/n3077_s24/I1</td>
</tr>
<tr>
<td>10.611</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C27[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3077_s24/F</td>
</tr>
<tr>
<td>10.612</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[1][B]</td>
<td>my_encryption_engine/n3077_s23/I0</td>
</tr>
<tr>
<td>11.074</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C27[1][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3077_s23/F</td>
</tr>
<tr>
<td>11.074</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[1][B]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_dst_din_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[1][B]</td>
<td>my_encryption_engine/mem_dst_din_2_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C27[1][B]</td>
<td>my_encryption_engine/mem_dst_din_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.424, 38.532%; route: 5.230, 58.858%; tC2Q: 0.232, 2.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.158</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.995</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/statemachine_command_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_key_din_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C33[0][B]</td>
<td>my_encryption_engine/statemachine_command_1_s1/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>45</td>
<td>R34C33[0][B]</td>
<td style=" font-weight:bold;">my_encryption_engine/statemachine_command_1_s1/Q</td>
</tr>
<tr>
<td>3.977</td>
<td>1.556</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C32[1][A]</td>
<td>my_encryption_engine/reg_int_data_01_4_s6/I1</td>
</tr>
<tr>
<td>4.348</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R31C32[1][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/reg_int_data_01_4_s6/F</td>
</tr>
<tr>
<td>5.054</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td>my_encryption_engine/n3235_s18/I3</td>
</tr>
<tr>
<td>5.571</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C30[2][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3235_s18/F</td>
</tr>
<tr>
<td>6.353</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>my_encryption_engine/n3273_s29/I2</td>
</tr>
<tr>
<td>6.806</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R24C24[0][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3273_s29/F</td>
</tr>
<tr>
<td>7.334</td>
<td>0.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C31[0][A]</td>
<td>my_encryption_engine/n3273_s24/I3</td>
</tr>
<tr>
<td>7.705</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C31[0][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3273_s24/F</td>
</tr>
<tr>
<td>9.117</td>
<td>1.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][B]</td>
<td>my_encryption_engine/n3267_s25/I2</td>
</tr>
<tr>
<td>9.634</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3267_s25/F</td>
</tr>
<tr>
<td>10.533</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[0][A]</td>
<td>my_encryption_engine/n3267_s23/I3</td>
</tr>
<tr>
<td>10.995</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C33[0][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3267_s23/F</td>
</tr>
<tr>
<td>10.995</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[0][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_key_din_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[0][A]</td>
<td>my_encryption_engine/mem_key_din_6_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C33[0][A]</td>
<td>my_encryption_engine/mem_key_din_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.691, 30.556%; route: 5.884, 66.809%; tC2Q: 0.232, 2.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.239</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/statemachine_command_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_dst_din_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C33[0][B]</td>
<td>my_encryption_engine/statemachine_command_1_s1/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>45</td>
<td>R34C33[0][B]</td>
<td style=" font-weight:bold;">my_encryption_engine/statemachine_command_1_s1/Q</td>
</tr>
<tr>
<td>3.977</td>
<td>1.556</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C32[1][A]</td>
<td>my_encryption_engine/reg_int_data_01_4_s6/I1</td>
</tr>
<tr>
<td>4.348</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R31C32[1][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/reg_int_data_01_4_s6/F</td>
</tr>
<tr>
<td>5.054</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td>my_encryption_engine/n3235_s18/I3</td>
</tr>
<tr>
<td>5.571</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C30[2][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3235_s18/F</td>
</tr>
<tr>
<td>6.200</td>
<td>0.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[3][A]</td>
<td>my_encryption_engine/n3083_s30/I2</td>
</tr>
<tr>
<td>6.755</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R27C23[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3083_s30/F</td>
</tr>
<tr>
<td>7.455</td>
<td>0.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[0][B]</td>
<td>my_encryption_engine/mem_dst_ad_13_s15/I3</td>
</tr>
<tr>
<td>7.972</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C28[0][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s15/F</td>
</tr>
<tr>
<td>8.632</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[1][A]</td>
<td>my_encryption_engine/n3081_s24/I1</td>
</tr>
<tr>
<td>9.085</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C33[1][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3081_s24/F</td>
</tr>
<tr>
<td>10.080</td>
<td>0.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td>my_encryption_engine/n3079_s25/I0</td>
</tr>
<tr>
<td>10.542</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3079_s25/F</td>
</tr>
<tr>
<td>10.543</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[0][B]</td>
<td>my_encryption_engine/n3079_s23/I2</td>
</tr>
<tr>
<td>10.914</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C27[0][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3079_s23/F</td>
</tr>
<tr>
<td>10.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[0][B]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_dst_din_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[0][B]</td>
<td>my_encryption_engine/mem_dst_din_1_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C27[0][B]</td>
<td>my_encryption_engine/mem_dst_din_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.246, 37.198%; route: 5.248, 60.144%; tC2Q: 0.232, 2.659%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.879</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/reg_command_buffer_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_dst_ad_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26[2][B]</td>
<td>my_encryption_engine/reg_command_buffer_3_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R23C26[2][B]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_command_buffer_3_s0/Q</td>
</tr>
<tr>
<td>3.389</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C32[2][A]</td>
<td>my_encryption_engine/mem_dst_ad_13_s18/I2</td>
</tr>
<tr>
<td>3.944</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R32C32[2][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s18/F</td>
</tr>
<tr>
<td>4.637</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][B]</td>
<td>my_encryption_engine/n3580_s12/I1</td>
</tr>
<tr>
<td>5.192</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R23C32[3][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3580_s12/F</td>
</tr>
<tr>
<td>6.104</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][B]</td>
<td>my_encryption_engine/mem_dst_ad_13_s21/I3</td>
</tr>
<tr>
<td>6.674</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R24C33[0][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s21/F</td>
</tr>
<tr>
<td>6.849</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[1][B]</td>
<td>my_encryption_engine/mem_dst_ad_13_s8/I2</td>
</tr>
<tr>
<td>7.366</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R24C32[1][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s8/F</td>
</tr>
<tr>
<td>8.044</td>
<td>0.677</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td>my_encryption_engine/mem_dst_ad_13_s4/I3</td>
</tr>
<tr>
<td>8.497</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C32[0][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s4/F</td>
</tr>
<tr>
<td>9.599</td>
<td>1.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[3][A]</td>
<td>my_encryption_engine/mem_dst_ad_13_s19/I0</td>
</tr>
<tr>
<td>10.148</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R27C27[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s19/F</td>
</tr>
<tr>
<td>10.879</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[2][B]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_dst_ad_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[2][B]</td>
<td>my_encryption_engine/mem_dst_ad_5_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C23[2][B]</td>
<td>my_encryption_engine/mem_dst_ad_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.199, 36.811%; route: 5.259, 60.520%; tC2Q: 0.232, 2.670%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.879</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/reg_command_buffer_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_dst_ad_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26[2][B]</td>
<td>my_encryption_engine/reg_command_buffer_3_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R23C26[2][B]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_command_buffer_3_s0/Q</td>
</tr>
<tr>
<td>3.389</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C32[2][A]</td>
<td>my_encryption_engine/mem_dst_ad_13_s18/I2</td>
</tr>
<tr>
<td>3.944</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R32C32[2][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s18/F</td>
</tr>
<tr>
<td>4.637</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][B]</td>
<td>my_encryption_engine/n3580_s12/I1</td>
</tr>
<tr>
<td>5.192</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R23C32[3][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3580_s12/F</td>
</tr>
<tr>
<td>6.104</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][B]</td>
<td>my_encryption_engine/mem_dst_ad_13_s21/I3</td>
</tr>
<tr>
<td>6.674</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R24C33[0][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s21/F</td>
</tr>
<tr>
<td>6.849</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[1][B]</td>
<td>my_encryption_engine/mem_dst_ad_13_s8/I2</td>
</tr>
<tr>
<td>7.366</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R24C32[1][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s8/F</td>
</tr>
<tr>
<td>8.044</td>
<td>0.677</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td>my_encryption_engine/mem_dst_ad_13_s4/I3</td>
</tr>
<tr>
<td>8.497</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C32[0][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s4/F</td>
</tr>
<tr>
<td>9.599</td>
<td>1.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[3][A]</td>
<td>my_encryption_engine/mem_dst_ad_13_s19/I0</td>
</tr>
<tr>
<td>10.148</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R27C27[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s19/F</td>
</tr>
<tr>
<td>10.879</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_dst_ad_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td>my_encryption_engine/mem_dst_ad_6_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C23[2][A]</td>
<td>my_encryption_engine/mem_dst_ad_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.199, 36.811%; route: 5.259, 60.520%; tC2Q: 0.232, 2.670%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.879</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/reg_command_buffer_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_dst_ad_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26[2][B]</td>
<td>my_encryption_engine/reg_command_buffer_3_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R23C26[2][B]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_command_buffer_3_s0/Q</td>
</tr>
<tr>
<td>3.389</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C32[2][A]</td>
<td>my_encryption_engine/mem_dst_ad_13_s18/I2</td>
</tr>
<tr>
<td>3.944</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R32C32[2][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s18/F</td>
</tr>
<tr>
<td>4.637</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][B]</td>
<td>my_encryption_engine/n3580_s12/I1</td>
</tr>
<tr>
<td>5.192</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R23C32[3][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3580_s12/F</td>
</tr>
<tr>
<td>6.104</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][B]</td>
<td>my_encryption_engine/mem_dst_ad_13_s21/I3</td>
</tr>
<tr>
<td>6.674</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R24C33[0][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s21/F</td>
</tr>
<tr>
<td>6.849</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[1][B]</td>
<td>my_encryption_engine/mem_dst_ad_13_s8/I2</td>
</tr>
<tr>
<td>7.366</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R24C32[1][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s8/F</td>
</tr>
<tr>
<td>8.044</td>
<td>0.677</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td>my_encryption_engine/mem_dst_ad_13_s4/I3</td>
</tr>
<tr>
<td>8.497</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C32[0][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s4/F</td>
</tr>
<tr>
<td>9.599</td>
<td>1.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[3][A]</td>
<td>my_encryption_engine/mem_dst_ad_13_s19/I0</td>
</tr>
<tr>
<td>10.148</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R27C27[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s19/F</td>
</tr>
<tr>
<td>10.879</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[0][B]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_dst_ad_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[0][B]</td>
<td>my_encryption_engine/mem_dst_ad_7_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C23[0][B]</td>
<td>my_encryption_engine/mem_dst_ad_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.199, 36.811%; route: 5.259, 60.520%; tC2Q: 0.232, 2.670%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.879</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/reg_command_buffer_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_dst_ad_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26[2][B]</td>
<td>my_encryption_engine/reg_command_buffer_3_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R23C26[2][B]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_command_buffer_3_s0/Q</td>
</tr>
<tr>
<td>3.389</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C32[2][A]</td>
<td>my_encryption_engine/mem_dst_ad_13_s18/I2</td>
</tr>
<tr>
<td>3.944</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R32C32[2][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s18/F</td>
</tr>
<tr>
<td>4.637</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][B]</td>
<td>my_encryption_engine/n3580_s12/I1</td>
</tr>
<tr>
<td>5.192</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R23C32[3][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3580_s12/F</td>
</tr>
<tr>
<td>6.104</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][B]</td>
<td>my_encryption_engine/mem_dst_ad_13_s21/I3</td>
</tr>
<tr>
<td>6.674</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R24C33[0][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s21/F</td>
</tr>
<tr>
<td>6.849</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[1][B]</td>
<td>my_encryption_engine/mem_dst_ad_13_s8/I2</td>
</tr>
<tr>
<td>7.366</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R24C32[1][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s8/F</td>
</tr>
<tr>
<td>8.044</td>
<td>0.677</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td>my_encryption_engine/mem_dst_ad_13_s4/I3</td>
</tr>
<tr>
<td>8.497</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C32[0][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s4/F</td>
</tr>
<tr>
<td>9.599</td>
<td>1.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[3][A]</td>
<td>my_encryption_engine/mem_dst_ad_13_s19/I0</td>
</tr>
<tr>
<td>10.148</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R27C27[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s19/F</td>
</tr>
<tr>
<td>10.879</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[0][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_dst_ad_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[0][A]</td>
<td>my_encryption_engine/mem_dst_ad_8_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C23[0][A]</td>
<td>my_encryption_engine/mem_dst_ad_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.199, 36.811%; route: 5.259, 60.520%; tC2Q: 0.232, 2.670%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.879</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/reg_command_buffer_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_dst_ad_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26[2][B]</td>
<td>my_encryption_engine/reg_command_buffer_3_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R23C26[2][B]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_command_buffer_3_s0/Q</td>
</tr>
<tr>
<td>3.389</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C32[2][A]</td>
<td>my_encryption_engine/mem_dst_ad_13_s18/I2</td>
</tr>
<tr>
<td>3.944</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R32C32[2][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s18/F</td>
</tr>
<tr>
<td>4.637</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][B]</td>
<td>my_encryption_engine/n3580_s12/I1</td>
</tr>
<tr>
<td>5.192</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R23C32[3][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3580_s12/F</td>
</tr>
<tr>
<td>6.104</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][B]</td>
<td>my_encryption_engine/mem_dst_ad_13_s21/I3</td>
</tr>
<tr>
<td>6.674</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R24C33[0][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s21/F</td>
</tr>
<tr>
<td>6.849</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[1][B]</td>
<td>my_encryption_engine/mem_dst_ad_13_s8/I2</td>
</tr>
<tr>
<td>7.366</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R24C32[1][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s8/F</td>
</tr>
<tr>
<td>8.044</td>
<td>0.677</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td>my_encryption_engine/mem_dst_ad_13_s4/I3</td>
</tr>
<tr>
<td>8.497</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C32[0][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s4/F</td>
</tr>
<tr>
<td>9.599</td>
<td>1.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[3][A]</td>
<td>my_encryption_engine/mem_dst_ad_13_s19/I0</td>
</tr>
<tr>
<td>10.148</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R27C27[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s19/F</td>
</tr>
<tr>
<td>10.879</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[1][B]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_dst_ad_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[1][B]</td>
<td>my_encryption_engine/mem_dst_ad_10_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C23[1][B]</td>
<td>my_encryption_engine/mem_dst_ad_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.199, 36.811%; route: 5.259, 60.520%; tC2Q: 0.232, 2.670%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.879</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/reg_command_buffer_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_dst_ad_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26[2][B]</td>
<td>my_encryption_engine/reg_command_buffer_3_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R23C26[2][B]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_command_buffer_3_s0/Q</td>
</tr>
<tr>
<td>3.389</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C32[2][A]</td>
<td>my_encryption_engine/mem_dst_ad_13_s18/I2</td>
</tr>
<tr>
<td>3.944</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R32C32[2][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s18/F</td>
</tr>
<tr>
<td>4.637</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][B]</td>
<td>my_encryption_engine/n3580_s12/I1</td>
</tr>
<tr>
<td>5.192</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R23C32[3][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3580_s12/F</td>
</tr>
<tr>
<td>6.104</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][B]</td>
<td>my_encryption_engine/mem_dst_ad_13_s21/I3</td>
</tr>
<tr>
<td>6.674</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R24C33[0][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s21/F</td>
</tr>
<tr>
<td>6.849</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[1][B]</td>
<td>my_encryption_engine/mem_dst_ad_13_s8/I2</td>
</tr>
<tr>
<td>7.366</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R24C32[1][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s8/F</td>
</tr>
<tr>
<td>8.044</td>
<td>0.677</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td>my_encryption_engine/mem_dst_ad_13_s4/I3</td>
</tr>
<tr>
<td>8.497</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C32[0][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s4/F</td>
</tr>
<tr>
<td>9.599</td>
<td>1.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[3][A]</td>
<td>my_encryption_engine/mem_dst_ad_13_s19/I0</td>
</tr>
<tr>
<td>10.148</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R27C27[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s19/F</td>
</tr>
<tr>
<td>10.879</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[1][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_dst_ad_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[1][A]</td>
<td>my_encryption_engine/mem_dst_ad_11_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C23[1][A]</td>
<td>my_encryption_engine/mem_dst_ad_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.199, 36.811%; route: 5.259, 60.520%; tC2Q: 0.232, 2.670%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.876</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/reg_command_buffer_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_dst_ad_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26[2][B]</td>
<td>my_encryption_engine/reg_command_buffer_3_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R23C26[2][B]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_command_buffer_3_s0/Q</td>
</tr>
<tr>
<td>3.389</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C32[2][A]</td>
<td>my_encryption_engine/mem_dst_ad_13_s18/I2</td>
</tr>
<tr>
<td>3.944</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R32C32[2][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s18/F</td>
</tr>
<tr>
<td>4.637</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][B]</td>
<td>my_encryption_engine/n3580_s12/I1</td>
</tr>
<tr>
<td>5.192</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R23C32[3][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3580_s12/F</td>
</tr>
<tr>
<td>6.104</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][B]</td>
<td>my_encryption_engine/mem_dst_ad_13_s21/I3</td>
</tr>
<tr>
<td>6.674</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R24C33[0][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s21/F</td>
</tr>
<tr>
<td>6.849</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[1][B]</td>
<td>my_encryption_engine/mem_dst_ad_13_s8/I2</td>
</tr>
<tr>
<td>7.366</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R24C32[1][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s8/F</td>
</tr>
<tr>
<td>8.044</td>
<td>0.677</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td>my_encryption_engine/mem_dst_ad_13_s4/I3</td>
</tr>
<tr>
<td>8.497</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C32[0][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s4/F</td>
</tr>
<tr>
<td>9.599</td>
<td>1.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[3][A]</td>
<td>my_encryption_engine/mem_dst_ad_13_s19/I0</td>
</tr>
<tr>
<td>10.148</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R27C27[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s19/F</td>
</tr>
<tr>
<td>10.876</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[2][B]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_dst_ad_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[2][B]</td>
<td>my_encryption_engine/mem_dst_ad_9_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C24[2][B]</td>
<td>my_encryption_engine/mem_dst_ad_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.199, 36.823%; route: 5.256, 60.506%; tC2Q: 0.232, 2.671%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.282</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.871</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/statemachine_command_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_dst_din_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C33[0][B]</td>
<td>my_encryption_engine/statemachine_command_1_s1/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>45</td>
<td>R34C33[0][B]</td>
<td style=" font-weight:bold;">my_encryption_engine/statemachine_command_1_s1/Q</td>
</tr>
<tr>
<td>3.977</td>
<td>1.556</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C32[1][A]</td>
<td>my_encryption_engine/reg_int_data_01_4_s6/I1</td>
</tr>
<tr>
<td>4.348</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R31C32[1][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/reg_int_data_01_4_s6/F</td>
</tr>
<tr>
<td>5.054</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td>my_encryption_engine/n3235_s18/I3</td>
</tr>
<tr>
<td>5.571</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C30[2][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3235_s18/F</td>
</tr>
<tr>
<td>6.200</td>
<td>0.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[3][A]</td>
<td>my_encryption_engine/n3083_s30/I2</td>
</tr>
<tr>
<td>6.755</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R27C23[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3083_s30/F</td>
</tr>
<tr>
<td>7.455</td>
<td>0.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[0][B]</td>
<td>my_encryption_engine/mem_dst_ad_13_s15/I3</td>
</tr>
<tr>
<td>7.972</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C28[0][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s15/F</td>
</tr>
<tr>
<td>8.632</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[1][A]</td>
<td>my_encryption_engine/n3081_s24/I1</td>
</tr>
<tr>
<td>9.085</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C33[1][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3081_s24/F</td>
</tr>
<tr>
<td>10.034</td>
<td>0.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[3][A]</td>
<td>my_encryption_engine/n3069_s27/I3</td>
</tr>
<tr>
<td>10.405</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C29[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3069_s27/F</td>
</tr>
<tr>
<td>10.409</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[1][A]</td>
<td>my_encryption_engine/n3069_s23/I3</td>
</tr>
<tr>
<td>10.871</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C29[1][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3069_s23/F</td>
</tr>
<tr>
<td>10.871</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C29[1][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_dst_din_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C29[1][A]</td>
<td>my_encryption_engine/mem_dst_din_6_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C29[1][A]</td>
<td>my_encryption_engine/mem_dst_din_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.246, 37.383%; route: 5.205, 59.945%; tC2Q: 0.232, 2.672%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.360</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.793</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/statemachine_command_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_dst_din_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C33[0][B]</td>
<td>my_encryption_engine/statemachine_command_1_s1/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>45</td>
<td>R34C33[0][B]</td>
<td style=" font-weight:bold;">my_encryption_engine/statemachine_command_1_s1/Q</td>
</tr>
<tr>
<td>3.977</td>
<td>1.556</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C32[1][A]</td>
<td>my_encryption_engine/reg_int_data_01_4_s6/I1</td>
</tr>
<tr>
<td>4.348</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R31C32[1][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/reg_int_data_01_4_s6/F</td>
</tr>
<tr>
<td>5.054</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td>my_encryption_engine/n3235_s18/I3</td>
</tr>
<tr>
<td>5.571</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C30[2][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3235_s18/F</td>
</tr>
<tr>
<td>6.200</td>
<td>0.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[3][A]</td>
<td>my_encryption_engine/n3083_s30/I2</td>
</tr>
<tr>
<td>6.755</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R27C23[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3083_s30/F</td>
</tr>
<tr>
<td>7.455</td>
<td>0.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[0][B]</td>
<td>my_encryption_engine/mem_dst_ad_13_s15/I3</td>
</tr>
<tr>
<td>7.972</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C28[0][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s15/F</td>
</tr>
<tr>
<td>8.632</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[1][A]</td>
<td>my_encryption_engine/n3081_s24/I1</td>
</tr>
<tr>
<td>9.085</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C33[1][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3081_s24/F</td>
</tr>
<tr>
<td>9.781</td>
<td>0.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[3][A]</td>
<td>my_encryption_engine/n3073_s25/I0</td>
</tr>
<tr>
<td>10.330</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C29[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3073_s25/F</td>
</tr>
<tr>
<td>10.331</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>my_encryption_engine/n3073_s23/I1</td>
</tr>
<tr>
<td>10.793</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3073_s23/F</td>
</tr>
<tr>
<td>10.793</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_dst_din_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>my_encryption_engine/mem_dst_din_4_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>my_encryption_engine/mem_dst_din_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.424, 39.790%; route: 4.949, 57.514%; tC2Q: 0.232, 2.696%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.481</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/reg_command_buffer_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_dst_ad_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26[2][B]</td>
<td>my_encryption_engine/reg_command_buffer_3_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R23C26[2][B]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_command_buffer_3_s0/Q</td>
</tr>
<tr>
<td>3.389</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C32[2][A]</td>
<td>my_encryption_engine/mem_dst_ad_13_s18/I2</td>
</tr>
<tr>
<td>3.944</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R32C32[2][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s18/F</td>
</tr>
<tr>
<td>4.637</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][B]</td>
<td>my_encryption_engine/n3580_s12/I1</td>
</tr>
<tr>
<td>5.192</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R23C32[3][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3580_s12/F</td>
</tr>
<tr>
<td>6.104</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][B]</td>
<td>my_encryption_engine/mem_dst_ad_13_s21/I3</td>
</tr>
<tr>
<td>6.674</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R24C33[0][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s21/F</td>
</tr>
<tr>
<td>6.849</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[1][B]</td>
<td>my_encryption_engine/mem_dst_ad_13_s8/I2</td>
</tr>
<tr>
<td>7.366</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R24C32[1][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s8/F</td>
</tr>
<tr>
<td>8.044</td>
<td>0.677</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td>my_encryption_engine/mem_dst_ad_13_s4/I3</td>
</tr>
<tr>
<td>8.497</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C32[0][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s4/F</td>
</tr>
<tr>
<td>9.599</td>
<td>1.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[3][A]</td>
<td>my_encryption_engine/mem_dst_ad_13_s19/I0</td>
</tr>
<tr>
<td>10.148</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R27C27[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s19/F</td>
</tr>
<tr>
<td>10.672</td>
<td>0.525</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[2][B]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_dst_ad_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[2][B]</td>
<td>my_encryption_engine/mem_dst_ad_1_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C23[2][B]</td>
<td>my_encryption_engine/mem_dst_ad_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.199, 37.706%; route: 5.053, 59.559%; tC2Q: 0.232, 2.735%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.481</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/reg_command_buffer_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_dst_ad_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26[2][B]</td>
<td>my_encryption_engine/reg_command_buffer_3_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R23C26[2][B]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_command_buffer_3_s0/Q</td>
</tr>
<tr>
<td>3.389</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C32[2][A]</td>
<td>my_encryption_engine/mem_dst_ad_13_s18/I2</td>
</tr>
<tr>
<td>3.944</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R32C32[2][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s18/F</td>
</tr>
<tr>
<td>4.637</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][B]</td>
<td>my_encryption_engine/n3580_s12/I1</td>
</tr>
<tr>
<td>5.192</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R23C32[3][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3580_s12/F</td>
</tr>
<tr>
<td>6.104</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][B]</td>
<td>my_encryption_engine/mem_dst_ad_13_s21/I3</td>
</tr>
<tr>
<td>6.674</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R24C33[0][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s21/F</td>
</tr>
<tr>
<td>6.849</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[1][B]</td>
<td>my_encryption_engine/mem_dst_ad_13_s8/I2</td>
</tr>
<tr>
<td>7.366</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R24C32[1][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s8/F</td>
</tr>
<tr>
<td>8.044</td>
<td>0.677</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td>my_encryption_engine/mem_dst_ad_13_s4/I3</td>
</tr>
<tr>
<td>8.497</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C32[0][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s4/F</td>
</tr>
<tr>
<td>9.599</td>
<td>1.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[3][A]</td>
<td>my_encryption_engine/mem_dst_ad_13_s19/I0</td>
</tr>
<tr>
<td>10.148</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R27C27[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s19/F</td>
</tr>
<tr>
<td>10.672</td>
<td>0.525</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[2][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_dst_ad_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[2][A]</td>
<td>my_encryption_engine/mem_dst_ad_2_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C23[2][A]</td>
<td>my_encryption_engine/mem_dst_ad_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.199, 37.706%; route: 5.053, 59.559%; tC2Q: 0.232, 2.735%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.481</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/reg_command_buffer_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_dst_ad_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26[2][B]</td>
<td>my_encryption_engine/reg_command_buffer_3_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R23C26[2][B]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_command_buffer_3_s0/Q</td>
</tr>
<tr>
<td>3.389</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C32[2][A]</td>
<td>my_encryption_engine/mem_dst_ad_13_s18/I2</td>
</tr>
<tr>
<td>3.944</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R32C32[2][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s18/F</td>
</tr>
<tr>
<td>4.637</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][B]</td>
<td>my_encryption_engine/n3580_s12/I1</td>
</tr>
<tr>
<td>5.192</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R23C32[3][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3580_s12/F</td>
</tr>
<tr>
<td>6.104</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][B]</td>
<td>my_encryption_engine/mem_dst_ad_13_s21/I3</td>
</tr>
<tr>
<td>6.674</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R24C33[0][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s21/F</td>
</tr>
<tr>
<td>6.849</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[1][B]</td>
<td>my_encryption_engine/mem_dst_ad_13_s8/I2</td>
</tr>
<tr>
<td>7.366</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R24C32[1][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s8/F</td>
</tr>
<tr>
<td>8.044</td>
<td>0.677</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td>my_encryption_engine/mem_dst_ad_13_s4/I3</td>
</tr>
<tr>
<td>8.497</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C32[0][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s4/F</td>
</tr>
<tr>
<td>9.599</td>
<td>1.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[3][A]</td>
<td>my_encryption_engine/mem_dst_ad_13_s19/I0</td>
</tr>
<tr>
<td>10.148</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R27C27[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s19/F</td>
</tr>
<tr>
<td>10.672</td>
<td>0.525</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[1][B]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_dst_ad_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[1][B]</td>
<td>my_encryption_engine/mem_dst_ad_3_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C23[1][B]</td>
<td>my_encryption_engine/mem_dst_ad_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.199, 37.706%; route: 5.053, 59.559%; tC2Q: 0.232, 2.735%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.481</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/reg_command_buffer_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_dst_ad_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26[2][B]</td>
<td>my_encryption_engine/reg_command_buffer_3_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R23C26[2][B]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_command_buffer_3_s0/Q</td>
</tr>
<tr>
<td>3.389</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C32[2][A]</td>
<td>my_encryption_engine/mem_dst_ad_13_s18/I2</td>
</tr>
<tr>
<td>3.944</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R32C32[2][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s18/F</td>
</tr>
<tr>
<td>4.637</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][B]</td>
<td>my_encryption_engine/n3580_s12/I1</td>
</tr>
<tr>
<td>5.192</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R23C32[3][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3580_s12/F</td>
</tr>
<tr>
<td>6.104</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][B]</td>
<td>my_encryption_engine/mem_dst_ad_13_s21/I3</td>
</tr>
<tr>
<td>6.674</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R24C33[0][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s21/F</td>
</tr>
<tr>
<td>6.849</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[1][B]</td>
<td>my_encryption_engine/mem_dst_ad_13_s8/I2</td>
</tr>
<tr>
<td>7.366</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R24C32[1][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s8/F</td>
</tr>
<tr>
<td>8.044</td>
<td>0.677</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td>my_encryption_engine/mem_dst_ad_13_s4/I3</td>
</tr>
<tr>
<td>8.497</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C32[0][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s4/F</td>
</tr>
<tr>
<td>9.599</td>
<td>1.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[3][A]</td>
<td>my_encryption_engine/mem_dst_ad_13_s19/I0</td>
</tr>
<tr>
<td>10.148</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R27C27[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s19/F</td>
</tr>
<tr>
<td>10.672</td>
<td>0.525</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_dst_ad_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>my_encryption_engine/mem_dst_ad_4_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>my_encryption_engine/mem_dst_ad_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.199, 37.706%; route: 5.053, 59.559%; tC2Q: 0.232, 2.735%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.481</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/reg_command_buffer_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_dst_ad_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26[2][B]</td>
<td>my_encryption_engine/reg_command_buffer_3_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R23C26[2][B]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_command_buffer_3_s0/Q</td>
</tr>
<tr>
<td>3.389</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C32[2][A]</td>
<td>my_encryption_engine/mem_dst_ad_13_s18/I2</td>
</tr>
<tr>
<td>3.944</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R32C32[2][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s18/F</td>
</tr>
<tr>
<td>4.637</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][B]</td>
<td>my_encryption_engine/n3580_s12/I1</td>
</tr>
<tr>
<td>5.192</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R23C32[3][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3580_s12/F</td>
</tr>
<tr>
<td>6.104</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][B]</td>
<td>my_encryption_engine/mem_dst_ad_13_s21/I3</td>
</tr>
<tr>
<td>6.674</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R24C33[0][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s21/F</td>
</tr>
<tr>
<td>6.849</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[1][B]</td>
<td>my_encryption_engine/mem_dst_ad_13_s8/I2</td>
</tr>
<tr>
<td>7.366</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R24C32[1][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s8/F</td>
</tr>
<tr>
<td>8.044</td>
<td>0.677</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td>my_encryption_engine/mem_dst_ad_13_s4/I3</td>
</tr>
<tr>
<td>8.497</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C32[0][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s4/F</td>
</tr>
<tr>
<td>9.599</td>
<td>1.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[3][A]</td>
<td>my_encryption_engine/mem_dst_ad_13_s19/I0</td>
</tr>
<tr>
<td>10.148</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R27C27[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s19/F</td>
</tr>
<tr>
<td>10.672</td>
<td>0.525</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[1][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_dst_ad_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[1][A]</td>
<td>my_encryption_engine/mem_dst_ad_12_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C23[1][A]</td>
<td>my_encryption_engine/mem_dst_ad_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.199, 37.706%; route: 5.053, 59.559%; tC2Q: 0.232, 2.735%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.481</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/reg_command_buffer_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_dst_ad_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26[2][B]</td>
<td>my_encryption_engine/reg_command_buffer_3_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R23C26[2][B]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_command_buffer_3_s0/Q</td>
</tr>
<tr>
<td>3.389</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C32[2][A]</td>
<td>my_encryption_engine/mem_dst_ad_13_s18/I2</td>
</tr>
<tr>
<td>3.944</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R32C32[2][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s18/F</td>
</tr>
<tr>
<td>4.637</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][B]</td>
<td>my_encryption_engine/n3580_s12/I1</td>
</tr>
<tr>
<td>5.192</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R23C32[3][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3580_s12/F</td>
</tr>
<tr>
<td>6.104</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][B]</td>
<td>my_encryption_engine/mem_dst_ad_13_s21/I3</td>
</tr>
<tr>
<td>6.674</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R24C33[0][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s21/F</td>
</tr>
<tr>
<td>6.849</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[1][B]</td>
<td>my_encryption_engine/mem_dst_ad_13_s8/I2</td>
</tr>
<tr>
<td>7.366</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R24C32[1][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s8/F</td>
</tr>
<tr>
<td>8.044</td>
<td>0.677</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td>my_encryption_engine/mem_dst_ad_13_s4/I3</td>
</tr>
<tr>
<td>8.497</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C32[0][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s4/F</td>
</tr>
<tr>
<td>9.599</td>
<td>1.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[3][A]</td>
<td>my_encryption_engine/mem_dst_ad_13_s19/I0</td>
</tr>
<tr>
<td>10.148</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R27C27[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s19/F</td>
</tr>
<tr>
<td>10.672</td>
<td>0.525</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[0][B]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_dst_ad_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[0][B]</td>
<td>my_encryption_engine/mem_dst_ad_13_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C23[0][B]</td>
<td>my_encryption_engine/mem_dst_ad_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.199, 37.706%; route: 5.053, 59.559%; tC2Q: 0.232, 2.735%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.568</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/reg_command_buffer_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_dst_ce_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26[2][B]</td>
<td>my_encryption_engine/reg_command_buffer_3_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R23C26[2][B]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_command_buffer_3_s0/Q</td>
</tr>
<tr>
<td>3.389</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C32[2][A]</td>
<td>my_encryption_engine/mem_dst_ad_13_s18/I2</td>
</tr>
<tr>
<td>3.944</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R32C32[2][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s18/F</td>
</tr>
<tr>
<td>4.637</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][B]</td>
<td>my_encryption_engine/n3580_s12/I1</td>
</tr>
<tr>
<td>5.192</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R23C32[3][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3580_s12/F</td>
</tr>
<tr>
<td>6.373</td>
<td>1.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C31[1][B]</td>
<td>my_encryption_engine/n3085_s25/I3</td>
</tr>
<tr>
<td>6.928</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R24C31[1][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3085_s25/F</td>
</tr>
<tr>
<td>8.095</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[1][B]</td>
<td>my_encryption_engine/n3083_s33/I3</td>
</tr>
<tr>
<td>8.650</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C30[1][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3083_s33/F</td>
</tr>
<tr>
<td>9.051</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td>my_encryption_engine/n3083_s19/I0</td>
</tr>
<tr>
<td>9.606</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3083_s19/F</td>
</tr>
<tr>
<td>10.019</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[0][A]</td>
<td>my_encryption_engine/n3083_s17/I1</td>
</tr>
<tr>
<td>10.568</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C30[0][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3083_s17/F</td>
</tr>
<tr>
<td>10.568</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_dst_ce_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][A]</td>
<td>my_encryption_engine/mem_dst_ce_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C30[0][A]</td>
<td>my_encryption_engine/mem_dst_ce_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.324, 39.665%; route: 4.824, 57.567%; tC2Q: 0.232, 2.768%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.791</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/reg_command_buffer_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_cmd_ad_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26[1][B]</td>
<td>my_encryption_engine/reg_command_buffer_2_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R23C26[1][B]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_command_buffer_2_s0/Q</td>
</tr>
<tr>
<td>3.120</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[1][B]</td>
<td>my_encryption_engine/mem_dst_ad_13_s10/I2</td>
</tr>
<tr>
<td>3.637</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R23C32[1][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s10/F</td>
</tr>
<tr>
<td>4.698</td>
<td>1.062</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C32[3][A]</td>
<td>my_encryption_engine/mem_dst_oce_s4/I0</td>
</tr>
<tr>
<td>5.069</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R33C32[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_oce_s4/F</td>
</tr>
<tr>
<td>6.208</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td>my_encryption_engine/mem_key_ad_13_s12/I1</td>
</tr>
<tr>
<td>6.725</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C28[2][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_key_ad_13_s12/F</td>
</tr>
<tr>
<td>7.413</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C30[2][B]</td>
<td>my_encryption_engine/n3530_s7/I2</td>
</tr>
<tr>
<td>7.866</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R32C30[2][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3530_s7/F</td>
</tr>
<tr>
<td>9.092</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td>my_encryption_engine/n3552_s7/I2</td>
</tr>
<tr>
<td>9.641</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3552_s7/F</td>
</tr>
<tr>
<td>9.813</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[1][A]</td>
<td>my_encryption_engine/n3552_s6/I0</td>
</tr>
<tr>
<td>10.362</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C25[1][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3552_s6/F</td>
</tr>
<tr>
<td>10.362</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[1][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_cmd_ad_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[1][A]</td>
<td>my_encryption_engine/mem_cmd_ad_2_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C25[1][A]</td>
<td>my_encryption_engine/mem_cmd_ad_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.956, 36.162%; route: 4.986, 61.000%; tC2Q: 0.232, 2.838%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.805</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/statemachine_command_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_dst_din_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C33[0][B]</td>
<td>my_encryption_engine/statemachine_command_1_s1/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>45</td>
<td>R34C33[0][B]</td>
<td style=" font-weight:bold;">my_encryption_engine/statemachine_command_1_s1/Q</td>
</tr>
<tr>
<td>3.977</td>
<td>1.556</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C32[1][A]</td>
<td>my_encryption_engine/reg_int_data_01_4_s6/I1</td>
</tr>
<tr>
<td>4.348</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R31C32[1][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/reg_int_data_01_4_s6/F</td>
</tr>
<tr>
<td>5.054</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td>my_encryption_engine/n3235_s18/I3</td>
</tr>
<tr>
<td>5.571</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C30[2][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3235_s18/F</td>
</tr>
<tr>
<td>6.200</td>
<td>0.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[3][A]</td>
<td>my_encryption_engine/n3083_s30/I2</td>
</tr>
<tr>
<td>6.755</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R27C23[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3083_s30/F</td>
</tr>
<tr>
<td>7.455</td>
<td>0.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[0][B]</td>
<td>my_encryption_engine/mem_dst_ad_13_s15/I3</td>
</tr>
<tr>
<td>7.972</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C28[0][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s15/F</td>
</tr>
<tr>
<td>8.632</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[1][A]</td>
<td>my_encryption_engine/n3081_s24/I1</td>
</tr>
<tr>
<td>9.085</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C33[1][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3081_s24/F</td>
</tr>
<tr>
<td>9.345</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[0][B]</td>
<td>my_encryption_engine/n3075_s27/I3</td>
</tr>
<tr>
<td>9.716</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C33[0][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3075_s27/F</td>
</tr>
<tr>
<td>9.887</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td>my_encryption_engine/n3075_s23/I3</td>
</tr>
<tr>
<td>10.349</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3075_s23/F</td>
</tr>
<tr>
<td>10.349</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_dst_din_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td>my_encryption_engine/mem_dst_din_3_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C34[2][A]</td>
<td>my_encryption_engine/mem_dst_din_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.246, 39.777%; route: 4.682, 57.380%; tC2Q: 0.232, 2.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.805</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/statemachine_command_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_dst_din_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C33[0][B]</td>
<td>my_encryption_engine/statemachine_command_1_s1/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>45</td>
<td>R34C33[0][B]</td>
<td style=" font-weight:bold;">my_encryption_engine/statemachine_command_1_s1/Q</td>
</tr>
<tr>
<td>3.977</td>
<td>1.556</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C32[1][A]</td>
<td>my_encryption_engine/reg_int_data_01_4_s6/I1</td>
</tr>
<tr>
<td>4.348</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R31C32[1][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/reg_int_data_01_4_s6/F</td>
</tr>
<tr>
<td>5.054</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td>my_encryption_engine/n3235_s18/I3</td>
</tr>
<tr>
<td>5.571</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C30[2][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3235_s18/F</td>
</tr>
<tr>
<td>6.200</td>
<td>0.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[3][A]</td>
<td>my_encryption_engine/n3083_s30/I2</td>
</tr>
<tr>
<td>6.755</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R27C23[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3083_s30/F</td>
</tr>
<tr>
<td>7.455</td>
<td>0.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[0][B]</td>
<td>my_encryption_engine/mem_dst_ad_13_s15/I3</td>
</tr>
<tr>
<td>7.972</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C28[0][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s15/F</td>
</tr>
<tr>
<td>8.632</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[1][A]</td>
<td>my_encryption_engine/n3081_s24/I1</td>
</tr>
<tr>
<td>9.085</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C33[1][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3081_s24/F</td>
</tr>
<tr>
<td>9.511</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[3][A]</td>
<td>my_encryption_engine/n3067_s27/I0</td>
</tr>
<tr>
<td>9.882</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C34[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3067_s27/F</td>
</tr>
<tr>
<td>9.887</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td>my_encryption_engine/n3067_s23/I3</td>
</tr>
<tr>
<td>10.349</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3067_s23/F</td>
</tr>
<tr>
<td>10.349</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_dst_din_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td>my_encryption_engine/mem_dst_din_7_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C34[0][A]</td>
<td>my_encryption_engine/mem_dst_din_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.246, 39.777%; route: 4.682, 57.380%; tC2Q: 0.232, 2.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.883</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.270</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/reg_command_buffer_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/reg_int_address_01_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26[1][B]</td>
<td>my_encryption_engine/reg_command_buffer_2_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R23C26[1][B]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_command_buffer_2_s0/Q</td>
</tr>
<tr>
<td>3.120</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[1][B]</td>
<td>my_encryption_engine/mem_dst_ad_13_s10/I2</td>
</tr>
<tr>
<td>3.637</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R23C32[1][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s10/F</td>
</tr>
<tr>
<td>4.698</td>
<td>1.062</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C32[3][A]</td>
<td>my_encryption_engine/mem_dst_oce_s4/I0</td>
</tr>
<tr>
<td>5.069</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R33C32[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_oce_s4/F</td>
</tr>
<tr>
<td>6.479</td>
<td>1.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[2][A]</td>
<td>my_encryption_engine/n3175_s29/I3</td>
</tr>
<tr>
<td>7.049</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C31[2][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3175_s29/F</td>
</tr>
<tr>
<td>7.051</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[2][B]</td>
<td>my_encryption_engine/n3175_s20/I2</td>
</tr>
<tr>
<td>7.513</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C31[2][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3175_s20/F</td>
</tr>
<tr>
<td>7.514</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][B]</td>
<td>my_encryption_engine/n3175_s15/I3</td>
</tr>
<tr>
<td>8.031</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R26C31[1][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3175_s15/F</td>
</tr>
<tr>
<td>9.700</td>
<td>1.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[1][A]</td>
<td>my_encryption_engine/n3183_s14/I0</td>
</tr>
<tr>
<td>10.270</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C23[1][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3183_s14/F</td>
</tr>
<tr>
<td>10.270</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[1][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_int_address_01_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[1][A]</td>
<td>my_encryption_engine/reg_int_address_01_9_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C23[1][A]</td>
<td>my_encryption_engine/reg_int_address_01_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.007, 37.208%; route: 4.843, 59.921%; tC2Q: 0.232, 2.871%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.912</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/reg_command_buffer_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_cmd_ad_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26[1][B]</td>
<td>my_encryption_engine/reg_command_buffer_2_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R23C26[1][B]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_command_buffer_2_s0/Q</td>
</tr>
<tr>
<td>3.120</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[1][B]</td>
<td>my_encryption_engine/mem_dst_ad_13_s10/I2</td>
</tr>
<tr>
<td>3.637</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R23C32[1][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_ad_13_s10/F</td>
</tr>
<tr>
<td>4.698</td>
<td>1.062</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C32[3][A]</td>
<td>my_encryption_engine/mem_dst_oce_s4/I0</td>
</tr>
<tr>
<td>5.069</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R33C32[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_dst_oce_s4/F</td>
</tr>
<tr>
<td>6.208</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td>my_encryption_engine/mem_key_ad_13_s12/I1</td>
</tr>
<tr>
<td>6.725</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C28[2][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_key_ad_13_s12/F</td>
</tr>
<tr>
<td>7.413</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C30[2][B]</td>
<td>my_encryption_engine/n3530_s7/I2</td>
</tr>
<tr>
<td>7.866</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R32C30[2][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3530_s7/F</td>
</tr>
<tr>
<td>9.100</td>
<td>1.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[1][B]</td>
<td>my_encryption_engine/n3540_s7/I2</td>
</tr>
<tr>
<td>9.670</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C24[1][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3540_s7/F</td>
</tr>
<tr>
<td>9.671</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24[0][B]</td>
<td>my_encryption_engine/n3540_s6/I0</td>
</tr>
<tr>
<td>10.241</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C24[0][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3540_s6/F</td>
</tr>
<tr>
<td>10.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24[0][B]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_cmd_ad_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24[0][B]</td>
<td>my_encryption_engine/mem_cmd_ad_8_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C24[0][B]</td>
<td>my_encryption_engine/mem_cmd_ad_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.998, 37.229%; route: 4.823, 59.891%; tC2Q: 0.232, 2.881%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.042</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.732</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/n3562_s9</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_cmd_clk_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>wire_mem_cmd_clkb:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>wire_mem_cmd_clkb</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>20</td>
<td>R23C34[0][A]</td>
<td>my_encryption_engine/mem_cmd_clk_s0/Q</td>
</tr>
<tr>
<td>0.146</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td style=" font-weight:bold;">my_encryption_engine/n3562_s9/I3</td>
</tr>
<tr>
<td>0.378</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3562_s9/F</td>
</tr>
<tr>
<td>0.500</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C34[0][A]</td>
<td>my_encryption_engine/n3562_s8/I0</td>
</tr>
<tr>
<td>0.732</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C34[0][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3562_s8/F</td>
</tr>
<tr>
<td>0.732</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C34[0][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_cmd_clk_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[0][A]</td>
<td>my_encryption_engine/mem_cmd_clk_s0/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_encryption_engine/mem_cmd_clk_s0</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C34[0][A]</td>
<td>my_encryption_engine/mem_cmd_clk_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.728</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 63.411%; route: 0.122, 16.690%; tC2Q: 0.146, 19.899%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.757</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/n3383_s8</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_ram_clk_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>wire_mem_ram_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>wire_mem_ram_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R22C32[0][A]</td>
<td>my_encryption_engine/mem_ram_clk_s0/Q</td>
</tr>
<tr>
<td>1.157</td>
<td>1.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C32[1][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/n3383_s8/I0</td>
</tr>
<tr>
<td>1.521</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C32[1][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3383_s8/F</td>
</tr>
<tr>
<td>1.525</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td>my_encryption_engine/n3383_s6/I1</td>
</tr>
<tr>
<td>1.757</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3383_s6/F</td>
</tr>
<tr>
<td>1.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_ram_clk_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td>my_encryption_engine/mem_ram_clk_s0/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_encryption_engine/mem_ram_clk_s0</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C32[0][A]</td>
<td>my_encryption_engine/mem_ram_clk_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.728</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.596, 33.927%; route: 0.004, 0.200%; tC2Q: 1.157, 65.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.984</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myarduino_io_ad/reg_input_buffer_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myarduino_io_ad/mem_cmd_ad_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>arduino_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>arduino_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[0][B]</td>
<td>myarduino_io_ad/reg_input_buffer_11_s0/CLK</td>
</tr>
<tr>
<td>1.618</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R30C22[0][B]</td>
<td style=" font-weight:bold;">myarduino_io_ad/reg_input_buffer_11_s0/Q</td>
</tr>
<tr>
<td>1.752</td>
<td>0.133</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C22[2][B]</td>
<td>myarduino_io_ad/n338_s9/I2</td>
</tr>
<tr>
<td>1.984</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C22[2][B]</td>
<td style=" background: #97FFFF;">myarduino_io_ad/n338_s9/F</td>
</tr>
<tr>
<td>1.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C22[2][B]</td>
<td style=" font-weight:bold;">myarduino_io_ad/mem_cmd_ad_3_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[2][B]</td>
<td>myarduino_io_ad/mem_cmd_ad_3_s2/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_cmd_ad_3_s2</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C22[2][B]</td>
<td>myarduino_io_ad/mem_cmd_ad_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 47.656%; route: 0.742, 52.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 40.963%; route: 0.133, 23.547%; tC2Q: 0.201, 35.490%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.986</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myarduino_io_ad/reg_input_buffer_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myarduino_io_ad/mem_key_ad_10_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>arduino_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>arduino_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C20[1][A]</td>
<td>myarduino_io_ad/reg_input_buffer_10_s0/CLK</td>
</tr>
<tr>
<td>1.619</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R27C20[1][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/reg_input_buffer_10_s0/Q</td>
</tr>
<tr>
<td>1.754</td>
<td>0.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[2][A]</td>
<td>myarduino_io_ad/n356_s9/I2</td>
</tr>
<tr>
<td>1.986</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C22[2][A]</td>
<td style=" background: #97FFFF;">myarduino_io_ad/n356_s9/F</td>
</tr>
<tr>
<td>1.986</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[2][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/mem_key_ad_10_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[2][A]</td>
<td>myarduino_io_ad/mem_key_ad_10_s2/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_key_ad_10_s2</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C22[2][A]</td>
<td>myarduino_io_ad/mem_key_ad_10_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 47.656%; route: 0.742, 52.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 40.837%; route: 0.134, 23.606%; tC2Q: 0.202, 35.556%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.986</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myarduino_io_ad/reg_input_buffer_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myarduino_io_ad/mem_dst_ad_10_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>arduino_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>arduino_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C20[1][A]</td>
<td>myarduino_io_ad/reg_input_buffer_10_s0/CLK</td>
</tr>
<tr>
<td>1.619</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R27C20[1][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/reg_input_buffer_10_s0/Q</td>
</tr>
<tr>
<td>1.754</td>
<td>0.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[0][B]</td>
<td>myarduino_io_ad/n292_s9/I2</td>
</tr>
<tr>
<td>1.986</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C22[0][B]</td>
<td style=" background: #97FFFF;">myarduino_io_ad/n292_s9/F</td>
</tr>
<tr>
<td>1.986</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[0][B]</td>
<td style=" font-weight:bold;">myarduino_io_ad/mem_dst_ad_10_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[0][B]</td>
<td>myarduino_io_ad/mem_dst_ad_10_s2/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_dst_ad_10_s2</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C22[0][B]</td>
<td>myarduino_io_ad/mem_dst_ad_10_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 47.656%; route: 0.742, 52.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 40.837%; route: 0.134, 23.606%; tC2Q: 0.202, 35.556%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.214</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/n3335_s20</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_src_clk_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>wire_mem_src_clkb:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>wire_mem_src_clkb</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R22C30[1][A]</td>
<td>my_encryption_engine/mem_src_clk_s0/Q</td>
</tr>
<tr>
<td>1.109</td>
<td>1.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/n3335_s20/I2</td>
</tr>
<tr>
<td>1.341</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3335_s20/F</td>
</tr>
<tr>
<td>1.344</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[1][A]</td>
<td>my_encryption_engine/n3335_s15/I0</td>
</tr>
<tr>
<td>1.576</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C30[1][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3335_s15/F</td>
</tr>
<tr>
<td>1.698</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C30[1][A]</td>
<td>my_encryption_engine/n3335_s13/I1</td>
</tr>
<tr>
<td>1.988</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[1][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3335_s13/F</td>
</tr>
<tr>
<td>1.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C30[1][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_src_clk_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[1][A]</td>
<td>my_encryption_engine/mem_src_clk_s0/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_encryption_engine/mem_src_clk_s0</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C30[1][A]</td>
<td>my_encryption_engine/mem_src_clk_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.728</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.754, 37.922%; route: 0.126, 6.318%; tC2Q: 1.109, 55.760%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.990</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myarduino_io_ad/reg_input_buffer_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myarduino_io_ad/mem_cmd_ad_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>arduino_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>arduino_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[1][A]</td>
<td>myarduino_io_ad/reg_input_buffer_15_s0/CLK</td>
</tr>
<tr>
<td>1.619</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R23C22[1][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/reg_input_buffer_15_s0/Q</td>
</tr>
<tr>
<td>1.758</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C22[0][A]</td>
<td>myarduino_io_ad/n330_s9/I2</td>
</tr>
<tr>
<td>1.990</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C22[0][A]</td>
<td style=" background: #97FFFF;">myarduino_io_ad/n330_s9/F</td>
</tr>
<tr>
<td>1.990</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[0][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/mem_cmd_ad_7_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C22[0][A]</td>
<td>myarduino_io_ad/mem_cmd_ad_7_s2/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_cmd_ad_7_s2</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C22[0][A]</td>
<td>myarduino_io_ad/mem_cmd_ad_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 47.656%; route: 0.742, 52.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 40.528%; route: 0.138, 24.185%; tC2Q: 0.202, 35.287%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.221</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.995</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myarduino_io_ad/reg_input_buffer_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myarduino_io_ad/mem_src_ad_9_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>arduino_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>arduino_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[1][B]</td>
<td>myarduino_io_ad/reg_input_buffer_9_s0/CLK</td>
</tr>
<tr>
<td>1.618</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R24C22[1][B]</td>
<td style=" font-weight:bold;">myarduino_io_ad/reg_input_buffer_9_s0/Q</td>
</tr>
<tr>
<td>1.763</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C21[1][A]</td>
<td>myarduino_io_ad/n390_s9/I2</td>
</tr>
<tr>
<td>1.995</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C21[1][A]</td>
<td style=" background: #97FFFF;">myarduino_io_ad/n390_s9/F</td>
</tr>
<tr>
<td>1.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C21[1][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/mem_src_ad_9_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C21[1][A]</td>
<td>myarduino_io_ad/mem_src_ad_9_s2/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_src_ad_9_s2</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C21[1][A]</td>
<td>myarduino_io_ad/mem_src_ad_9_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 47.656%; route: 0.742, 52.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 40.149%; route: 0.145, 25.066%; tC2Q: 0.201, 34.785%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.227</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/n3103_s28</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_dst_clk_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>wire_mem_dst_clkb:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>wire_mem_dst_clkb</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R32C34[0][A]</td>
<td>my_encryption_engine/mem_dst_clk_s0/Q</td>
</tr>
<tr>
<td>1.122</td>
<td>1.122</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[3][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/n3103_s28/I0</td>
</tr>
<tr>
<td>1.354</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C35[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3103_s28/F</td>
</tr>
<tr>
<td>1.476</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[3][A]</td>
<td>my_encryption_engine/n3103_s20/I2</td>
</tr>
<tr>
<td>1.708</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C34[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3103_s20/F</td>
</tr>
<tr>
<td>1.711</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[0][A]</td>
<td>my_encryption_engine/n3103_s17/I2</td>
</tr>
<tr>
<td>2.001</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C34[0][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3103_s17/F</td>
</tr>
<tr>
<td>2.001</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[0][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_dst_clk_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C34[0][A]</td>
<td>my_encryption_engine/mem_dst_clk_s0/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_encryption_engine/mem_dst_clk_s0</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C34[0][A]</td>
<td>my_encryption_engine/mem_dst_clk_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.728</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.754, 37.673%; route: 0.126, 6.277%; tC2Q: 1.122, 56.049%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.229</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.003</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myarduino_io_ad/reg_input_buffer_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myarduino_io_ad/mem_src_ad_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>arduino_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>arduino_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[1][A]</td>
<td>myarduino_io_ad/reg_input_buffer_15_s0/CLK</td>
</tr>
<tr>
<td>1.619</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R23C22[1][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/reg_input_buffer_15_s0/Q</td>
</tr>
<tr>
<td>1.771</td>
<td>0.152</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[0][B]</td>
<td>myarduino_io_ad/n394_s9/I2</td>
</tr>
<tr>
<td>2.003</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C22[0][B]</td>
<td style=" background: #97FFFF;">myarduino_io_ad/n394_s9/F</td>
</tr>
<tr>
<td>2.003</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][B]</td>
<td style=" font-weight:bold;">myarduino_io_ad/mem_src_ad_7_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[0][B]</td>
<td>myarduino_io_ad/mem_src_ad_7_s2/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_src_ad_7_s2</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C22[0][B]</td>
<td>myarduino_io_ad/mem_src_ad_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 47.656%; route: 0.742, 52.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 39.605%; route: 0.152, 25.910%; tC2Q: 0.202, 34.484%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.261</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.035</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myarduino_io_ad/reg_input_buffer_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myarduino_io_ad/mem_key_ad_11_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>arduino_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>arduino_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[0][A]</td>
<td>myarduino_io_ad/reg_input_buffer_19_s0/CLK</td>
</tr>
<tr>
<td>1.618</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R30C22[0][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/reg_input_buffer_19_s0/Q</td>
</tr>
<tr>
<td>1.745</td>
<td>0.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C22[1][A]</td>
<td>myarduino_io_ad/n354_s9/I1</td>
</tr>
<tr>
<td>2.035</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C22[1][A]</td>
<td style=" background: #97FFFF;">myarduino_io_ad/n354_s9/F</td>
</tr>
<tr>
<td>2.035</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C22[1][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/mem_key_ad_11_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[1][A]</td>
<td>myarduino_io_ad/mem_key_ad_11_s2/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_key_ad_11_s2</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C22[1][A]</td>
<td>myarduino_io_ad/mem_key_ad_11_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 47.656%; route: 0.742, 52.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 46.940%; route: 0.127, 20.525%; tC2Q: 0.201, 32.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.263</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.037</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myarduino_io_ad/reg_input_buffer_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myarduino_io_ad/mem_dst_ad_12_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>arduino_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>arduino_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C20[2][A]</td>
<td>myarduino_io_ad/reg_input_buffer_20_s0/CLK</td>
</tr>
<tr>
<td>1.618</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R31C20[2][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/reg_input_buffer_20_s0/Q</td>
</tr>
<tr>
<td>1.747</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C20[0][A]</td>
<td>myarduino_io_ad/n288_s9/I1</td>
</tr>
<tr>
<td>2.037</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C20[0][A]</td>
<td style=" background: #97FFFF;">myarduino_io_ad/n288_s9/F</td>
</tr>
<tr>
<td>2.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C20[0][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/mem_dst_ad_12_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C20[0][A]</td>
<td>myarduino_io_ad/mem_dst_ad_12_s2/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_dst_ad_12_s2</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C20[0][A]</td>
<td>myarduino_io_ad/mem_dst_ad_12_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 47.656%; route: 0.742, 52.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 46.816%; route: 0.128, 20.736%; tC2Q: 0.201, 32.448%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.266</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.040</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myarduino_io_ad/reg_input_buffer_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myarduino_io_ad/mem_src_ad_11_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>arduino_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>arduino_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[0][A]</td>
<td>myarduino_io_ad/reg_input_buffer_19_s0/CLK</td>
</tr>
<tr>
<td>1.618</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R30C22[0][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/reg_input_buffer_19_s0/Q</td>
</tr>
<tr>
<td>1.750</td>
<td>0.132</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[0][A]</td>
<td>myarduino_io_ad/n386_s9/I1</td>
</tr>
<tr>
<td>2.040</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C22[0][A]</td>
<td style=" background: #97FFFF;">myarduino_io_ad/n386_s9/F</td>
</tr>
<tr>
<td>2.040</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[0][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/mem_src_ad_11_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[0][A]</td>
<td>myarduino_io_ad/mem_src_ad_11_s2/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_src_ad_11_s2</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C22[0][A]</td>
<td>myarduino_io_ad/mem_src_ad_11_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 47.656%; route: 0.742, 52.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 46.569%; route: 0.132, 21.154%; tC2Q: 0.201, 32.277%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.266</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.040</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myarduino_io_ad/reg_input_buffer_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myarduino_io_ad/mem_cmd_ad_11_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>arduino_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>arduino_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[0][A]</td>
<td>myarduino_io_ad/reg_input_buffer_19_s0/CLK</td>
</tr>
<tr>
<td>1.618</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R30C22[0][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/reg_input_buffer_19_s0/Q</td>
</tr>
<tr>
<td>1.750</td>
<td>0.132</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[0][A]</td>
<td>myarduino_io_ad/n322_s9/I1</td>
</tr>
<tr>
<td>2.040</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[0][A]</td>
<td style=" background: #97FFFF;">myarduino_io_ad/n322_s9/F</td>
</tr>
<tr>
<td>2.040</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[0][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/mem_cmd_ad_11_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C22[0][A]</td>
<td>myarduino_io_ad/mem_cmd_ad_11_s2/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_cmd_ad_11_s2</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C22[0][A]</td>
<td>myarduino_io_ad/mem_cmd_ad_11_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 47.656%; route: 0.742, 52.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 46.569%; route: 0.132, 21.154%; tC2Q: 0.201, 32.277%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.303</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/n3333_s19</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_key_clk_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>wire_mem_key_clkb:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>wire_mem_key_clkb</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>R22C34[1][A]</td>
<td>my_encryption_engine/mem_key_clk_s0/Q</td>
</tr>
<tr>
<td>1.011</td>
<td>1.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[2][B]</td>
<td style=" font-weight:bold;">my_encryption_engine/n3333_s19/I1</td>
</tr>
<tr>
<td>1.375</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C34[2][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3333_s19/F</td>
</tr>
<tr>
<td>1.378</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C34[1][B]</td>
<td>my_encryption_engine/n3333_s34/I0</td>
</tr>
<tr>
<td>1.722</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C34[1][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3333_s34/F</td>
</tr>
<tr>
<td>1.845</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][A]</td>
<td>my_encryption_engine/n3333_s13/I2</td>
</tr>
<tr>
<td>2.077</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n3333_s13/F</td>
</tr>
<tr>
<td>2.077</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_key_clk_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[1][A]</td>
<td>my_encryption_engine/mem_key_clk_s0/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_encryption_engine/mem_key_clk_s0</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C34[1][A]</td>
<td>my_encryption_engine/mem_key_clk_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.728</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.940, 45.266%; route: 0.126, 6.050%; tC2Q: 1.011, 48.684%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.312</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myarduino_io_ad/reg_input_buffer_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myarduino_io_ad/mem_cmd_ad_12_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>arduino_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>arduino_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C20[2][A]</td>
<td>myarduino_io_ad/reg_input_buffer_20_s0/CLK</td>
</tr>
<tr>
<td>1.618</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R31C20[2][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/reg_input_buffer_20_s0/Q</td>
</tr>
<tr>
<td>1.742</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C20[1][A]</td>
<td>myarduino_io_ad/n320_s9/I1</td>
</tr>
<tr>
<td>2.086</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C20[1][A]</td>
<td style=" background: #97FFFF;">myarduino_io_ad/n320_s9/F</td>
</tr>
<tr>
<td>2.086</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C20[1][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/mem_cmd_ad_12_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C20[1][A]</td>
<td>myarduino_io_ad/mem_cmd_ad_12_s2/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_cmd_ad_12_s2</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C20[1][A]</td>
<td>myarduino_io_ad/mem_cmd_ad_12_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 47.656%; route: 0.742, 52.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 51.456%; route: 0.124, 18.478%; tC2Q: 0.201, 30.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.091</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myarduino_io_ad/reg_input_buffer_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myarduino_io_ad/mem_src_ad_10_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>arduino_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>arduino_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C20[0][A]</td>
<td>myarduino_io_ad/reg_input_buffer_18_s0/CLK</td>
</tr>
<tr>
<td>1.618</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R29C20[0][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/reg_input_buffer_18_s0/Q</td>
</tr>
<tr>
<td>1.747</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C20[0][A]</td>
<td>myarduino_io_ad/n388_s9/I1</td>
</tr>
<tr>
<td>2.091</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C20[0][A]</td>
<td style=" background: #97FFFF;">myarduino_io_ad/n388_s9/F</td>
</tr>
<tr>
<td>2.091</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C20[0][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/mem_src_ad_10_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[0][A]</td>
<td>myarduino_io_ad/mem_src_ad_10_s2/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_src_ad_10_s2</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C20[0][A]</td>
<td>myarduino_io_ad/mem_src_ad_10_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 47.656%; route: 0.742, 52.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 51.080%; route: 0.128, 19.074%; tC2Q: 0.201, 29.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.322</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.096</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myarduino_io_ad/reg_input_buffer_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myarduino_io_ad/mem_key_ad_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>arduino_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>arduino_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[0][B]</td>
<td>myarduino_io_ad/reg_input_buffer_11_s0/CLK</td>
</tr>
<tr>
<td>1.619</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R30C22[0][B]</td>
<td style=" font-weight:bold;">myarduino_io_ad/reg_input_buffer_11_s0/Q</td>
</tr>
<tr>
<td>1.752</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[1][B]</td>
<td>myarduino_io_ad/n370_s9/I2</td>
</tr>
<tr>
<td>2.096</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C22[1][B]</td>
<td style=" background: #97FFFF;">myarduino_io_ad/n370_s9/F</td>
</tr>
<tr>
<td>2.096</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C22[1][B]</td>
<td style=" font-weight:bold;">myarduino_io_ad/mem_key_ad_3_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[1][B]</td>
<td>myarduino_io_ad/mem_key_ad_3_s2/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_key_ad_3_s2</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C22[1][B]</td>
<td>myarduino_io_ad/mem_key_ad_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 47.656%; route: 0.742, 52.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 50.713%; route: 0.132, 19.509%; tC2Q: 0.202, 29.779%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.097</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myarduino_io_ad/reg_input_buffer_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myarduino_io_ad/mem_cmd_ad_10_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>arduino_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>arduino_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C20[1][A]</td>
<td>myarduino_io_ad/reg_input_buffer_10_s0/CLK</td>
</tr>
<tr>
<td>1.618</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R27C20[1][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/reg_input_buffer_10_s0/Q</td>
</tr>
<tr>
<td>1.753</td>
<td>0.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C20[0][A]</td>
<td>myarduino_io_ad/n324_s9/I2</td>
</tr>
<tr>
<td>2.097</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C20[0][A]</td>
<td style=" background: #97FFFF;">myarduino_io_ad/n324_s9/F</td>
</tr>
<tr>
<td>2.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C20[0][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/mem_cmd_ad_10_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C20[0][A]</td>
<td>myarduino_io_ad/mem_cmd_ad_10_s2/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_cmd_ad_10_s2</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C20[0][A]</td>
<td>myarduino_io_ad/mem_cmd_ad_10_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 47.656%; route: 0.742, 52.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 50.588%; route: 0.135, 19.854%; tC2Q: 0.201, 29.558%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.102</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myarduino_io_ad/reg_input_buffer_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myarduino_io_ad/mem_src_ad_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>arduino_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>arduino_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[0][B]</td>
<td>myarduino_io_ad/reg_input_buffer_11_s0/CLK</td>
</tr>
<tr>
<td>1.619</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R30C22[0][B]</td>
<td style=" font-weight:bold;">myarduino_io_ad/reg_input_buffer_11_s0/Q</td>
</tr>
<tr>
<td>1.758</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C22[2][B]</td>
<td>myarduino_io_ad/n402_s9/I2</td>
</tr>
<tr>
<td>2.102</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C22[2][B]</td>
<td style=" background: #97FFFF;">myarduino_io_ad/n402_s9/F</td>
</tr>
<tr>
<td>2.102</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[2][B]</td>
<td style=" font-weight:bold;">myarduino_io_ad/mem_src_ad_3_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C22[2][B]</td>
<td>myarduino_io_ad/mem_src_ad_3_s2/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_src_ad_3_s2</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C22[2][B]</td>
<td>myarduino_io_ad/mem_src_ad_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 47.656%; route: 0.742, 52.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 50.268%; route: 0.138, 20.214%; tC2Q: 0.202, 29.518%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.103</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myarduino_io_ad/reg_input_buffer_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myarduino_io_ad/mem_src_ad_13_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>arduino_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>arduino_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[1][A]</td>
<td>myarduino_io_ad/reg_input_buffer_21_s0/CLK</td>
</tr>
<tr>
<td>1.618</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R24C22[1][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/reg_input_buffer_21_s0/Q</td>
</tr>
<tr>
<td>1.739</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C22[2][A]</td>
<td>myarduino_io_ad/n382_s9/I1</td>
</tr>
<tr>
<td>2.103</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C22[2][A]</td>
<td style=" background: #97FFFF;">myarduino_io_ad/n382_s9/F</td>
</tr>
<tr>
<td>2.103</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C22[2][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/mem_src_ad_13_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[2][A]</td>
<td>myarduino_io_ad/mem_src_ad_13_s2/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_src_ad_13_s2</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C22[2][A]</td>
<td>myarduino_io_ad/mem_src_ad_13_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 47.656%; route: 0.742, 52.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 53.119%; route: 0.120, 17.549%; tC2Q: 0.201, 29.332%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.103</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myarduino_io_ad/reg_input_buffer_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myarduino_io_ad/mem_key_ad_12_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>arduino_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>arduino_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C20[2][A]</td>
<td>myarduino_io_ad/reg_input_buffer_20_s0/CLK</td>
</tr>
<tr>
<td>1.619</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R31C20[2][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/reg_input_buffer_20_s0/Q</td>
</tr>
<tr>
<td>1.871</td>
<td>0.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[2][A]</td>
<td>myarduino_io_ad/n352_s9/I1</td>
</tr>
<tr>
<td>2.103</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C22[2][A]</td>
<td style=" background: #97FFFF;">myarduino_io_ad/n352_s9/F</td>
</tr>
<tr>
<td>2.103</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[2][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/mem_key_ad_12_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[2][A]</td>
<td>myarduino_io_ad/mem_key_ad_12_s2/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_key_ad_12_s2</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C22[2][A]</td>
<td>myarduino_io_ad/mem_key_ad_12_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 47.656%; route: 0.742, 52.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 33.837%; route: 0.252, 36.701%; tC2Q: 0.202, 29.462%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.106</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myarduino_io_ad/reg_input_buffer_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myarduino_io_ad/mem_cmd_ad_9_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>arduino_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>arduino_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[0][B]</td>
<td>myarduino_io_ad/reg_input_buffer_17_s0/CLK</td>
</tr>
<tr>
<td>1.619</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R24C22[0][B]</td>
<td style=" font-weight:bold;">myarduino_io_ad/reg_input_buffer_17_s0/Q</td>
</tr>
<tr>
<td>1.874</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[1][A]</td>
<td>myarduino_io_ad/n326_s9/I1</td>
</tr>
<tr>
<td>2.106</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C22[1][A]</td>
<td style=" background: #97FFFF;">myarduino_io_ad/n326_s9/F</td>
</tr>
<tr>
<td>2.106</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[1][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/mem_cmd_ad_9_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[1][A]</td>
<td>myarduino_io_ad/mem_cmd_ad_9_s2/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_cmd_ad_9_s2</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C22[1][A]</td>
<td>myarduino_io_ad/mem_cmd_ad_9_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 47.656%; route: 0.742, 52.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 33.690%; route: 0.255, 36.977%; tC2Q: 0.202, 29.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.107</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myarduino_io_ad/reg_input_buffer_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myarduino_io_ad/mem_src_ad_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>arduino_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>arduino_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[1][B]</td>
<td>myarduino_io_ad/reg_input_buffer_9_s0/CLK</td>
</tr>
<tr>
<td>1.618</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R24C22[1][B]</td>
<td style=" font-weight:bold;">myarduino_io_ad/reg_input_buffer_9_s0/Q</td>
</tr>
<tr>
<td>1.763</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C21[2][A]</td>
<td>myarduino_io_ad/n406_s9/I2</td>
</tr>
<tr>
<td>2.107</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C21[2][A]</td>
<td style=" background: #97FFFF;">myarduino_io_ad/n406_s9/F</td>
</tr>
<tr>
<td>2.107</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C21[2][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/mem_src_ad_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C21[2][A]</td>
<td>myarduino_io_ad/mem_src_ad_1_s2/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_src_ad_1_s2</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C21[2][A]</td>
<td>myarduino_io_ad/mem_src_ad_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 47.656%; route: 0.742, 52.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 49.867%; route: 0.145, 20.996%; tC2Q: 0.201, 29.137%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.107</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myarduino_io_ad/reg_input_buffer_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myarduino_io_ad/mem_dst_wre_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>arduino_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>arduino_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C21[2][A]</td>
<td>myarduino_io_ad/reg_input_buffer_22_s0/CLK</td>
</tr>
<tr>
<td>1.618</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R29C21[2][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/reg_input_buffer_22_s0/Q</td>
</tr>
<tr>
<td>1.745</td>
<td>0.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>myarduino_io_ad/mem_dst_wre_s5/I1</td>
</tr>
<tr>
<td>1.980</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td style=" background: #97FFFF;">myarduino_io_ad/mem_dst_wre_s5/F</td>
</tr>
<tr>
<td>2.107</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C21[1][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/mem_dst_wre_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C21[1][A]</td>
<td>myarduino_io_ad/mem_dst_wre_s2/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_dst_wre_s2</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C21[1][A]</td>
<td>myarduino_io_ad/mem_dst_wre_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 47.656%; route: 0.742, 52.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 34.056%; route: 0.254, 36.816%; tC2Q: 0.201, 29.128%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>myarduino_io_ad/arduino_dataout_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>myarduino_io_ad/arduino_dataout_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>myarduino_io_ad/arduino_dataout_7_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>myarduino_io_ad/arduino_dataout_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>myarduino_io_ad/arduino_dataout_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>myarduino_io_ad/arduino_dataout_5_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>myarduino_io_ad/arduino_dataout_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>myarduino_io_ad/arduino_dataout_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>myarduino_io_ad/arduino_dataout_1_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>myarduino_io_ad/mem_dst_din_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>myarduino_io_ad/mem_dst_din_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>myarduino_io_ad/mem_dst_din_1_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>myarduino_io_ad/mem_key_din_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>myarduino_io_ad/mem_key_din_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>myarduino_io_ad/mem_key_din_1_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>myarduino_io_ad/mem_cmd_ad_11_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>myarduino_io_ad/mem_cmd_ad_11_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>myarduino_io_ad/mem_cmd_ad_11_s2/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>my_encryption_engine/reg_bank_select_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>my_encryption_engine/reg_bank_select_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>my_encryption_engine/reg_bank_select_5_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>my_encryption_engine/mem_ram_ad_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>my_encryption_engine/mem_ram_ad_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>my_encryption_engine/mem_ram_ad_11_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>my_encryption_engine/mem_ram_ad_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>my_encryption_engine/mem_ram_ad_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>my_encryption_engine/mem_ram_ad_12_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>my_encryption_engine/reg_bank_select_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>my_encryption_engine/reg_bank_select_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>my_encryption_engine/reg_bank_select_6_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>325</td>
<td>sysclk_d</td>
<td>0.830</td>
<td>1.859</td>
</tr>
<tr>
<td>66</td>
<td>reg_bank_select[6]</td>
<td>3.124</td>
<td>1.715</td>
</tr>
<tr>
<td>60</td>
<td>statemachine_command[0]</td>
<td>0.983</td>
<td>1.863</td>
</tr>
<tr>
<td>50</td>
<td>reg_bank_select[7]</td>
<td>3.100</td>
<td>2.272</td>
</tr>
<tr>
<td>45</td>
<td>statemachine_command[1]</td>
<td>0.830</td>
<td>1.799</td>
</tr>
<tr>
<td>40</td>
<td>mem_ram_ad_13_12</td>
<td>1.757</td>
<td>1.128</td>
</tr>
<tr>
<td>38</td>
<td>mem_dst_oce_8</td>
<td>2.107</td>
<td>0.995</td>
</tr>
<tr>
<td>37</td>
<td>mem_dst_oce_6</td>
<td>1.791</td>
<td>1.841</td>
</tr>
<tr>
<td>37</td>
<td>reg_input_buffer[14]</td>
<td>5.745</td>
<td>2.371</td>
</tr>
<tr>
<td>37</td>
<td>n4417_9</td>
<td>4.361</td>
<td>2.606</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R29C23</td>
<td>90.28%</td>
</tr>
<tr>
<td>R27C22</td>
<td>87.50%</td>
</tr>
<tr>
<td>R24C23</td>
<td>86.11%</td>
</tr>
<tr>
<td>R26C23</td>
<td>86.11%</td>
</tr>
<tr>
<td>R30C22</td>
<td>84.72%</td>
</tr>
<tr>
<td>R30C30</td>
<td>84.72%</td>
</tr>
<tr>
<td>R25C23</td>
<td>84.72%</td>
</tr>
<tr>
<td>R27C23</td>
<td>84.72%</td>
</tr>
<tr>
<td>R27C24</td>
<td>84.72%</td>
</tr>
<tr>
<td>R25C31</td>
<td>84.72%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
