// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Loop_loop_height_pro (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        I_enh1_data_stream_0_V_dout,
        I_enh1_data_stream_0_V_empty_n,
        I_enh1_data_stream_0_V_read,
        img_1_data_stream_0_V_din,
        img_1_data_stream_0_V_full_n,
        img_1_data_stream_0_V_write
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_pp0_stage0 = 4'd4;
parameter    ap_ST_fsm_state16 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [15:0] I_enh1_data_stream_0_V_dout;
input   I_enh1_data_stream_0_V_empty_n;
output   I_enh1_data_stream_0_V_read;
output  [15:0] img_1_data_stream_0_V_din;
input   img_1_data_stream_0_V_full_n;
output   img_1_data_stream_0_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg I_enh1_data_stream_0_V_read;
reg img_1_data_stream_0_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    I_enh1_data_stream_0_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln444_reg_3797;
reg   [0:0] and_ln118_reg_3806;
reg   [0:0] icmp_ln899_reg_3686;
reg   [0:0] icmp_ln887_reg_3677;
reg    img_1_data_stream_0_V_blk_n;
reg    ap_enable_reg_pp0_iter12;
reg   [0:0] and_ln512_reg_3882;
reg   [0:0] and_ln512_reg_3882_pp0_iter11_reg;
reg   [8:0] t_V_4_reg_634;
wire   [0:0] icmp_ln443_fu_645_p2;
wire    ap_CS_fsm_state2;
wire   [8:0] i_V_fu_651_p2;
reg   [8:0] i_V_reg_3672;
wire   [0:0] icmp_ln887_fu_657_p2;
wire   [0:0] xor_ln457_fu_663_p2;
reg   [0:0] xor_ln457_reg_3681;
wire   [0:0] icmp_ln899_fu_669_p2;
wire   [0:0] icmp_ln879_fu_675_p2;
reg   [0:0] icmp_ln879_reg_3691;
wire   [0:0] icmp_ln879_1_fu_681_p2;
reg   [0:0] icmp_ln879_1_reg_3695;
wire   [0:0] icmp_ln879_3_fu_687_p2;
reg   [0:0] icmp_ln879_3_reg_3699;
wire   [0:0] icmp_ln879_5_fu_693_p2;
reg   [0:0] icmp_ln879_5_reg_3703;
wire   [0:0] icmp_ln879_7_fu_699_p2;
reg   [0:0] icmp_ln879_7_reg_3707;
wire   [0:0] icmp_ln899_1_fu_705_p2;
reg   [0:0] icmp_ln899_1_reg_3711;
wire   [3:0] select_ln493_fu_733_p3;
reg   [3:0] select_ln493_reg_3723;
wire   [3:0] select_ln493_1_fu_759_p3;
reg   [3:0] select_ln493_1_reg_3728;
wire   [3:0] select_ln493_2_fu_785_p3;
reg   [3:0] select_ln493_2_reg_3733;
wire   [0:0] and_ln507_fu_823_p2;
reg   [0:0] and_ln507_reg_3738;
wire   [0:0] and_ln507_1_fu_835_p2;
reg   [0:0] and_ln507_1_reg_3743;
wire   [0:0] and_ln507_2_fu_847_p2;
reg   [0:0] and_ln507_2_reg_3752;
wire   [0:0] and_ln507_3_fu_859_p2;
reg   [0:0] and_ln507_3_reg_3757;
wire   [0:0] and_ln507_4_fu_871_p2;
reg   [0:0] and_ln507_4_reg_3762;
wire   [0:0] and_ln507_5_fu_883_p2;
reg   [0:0] and_ln507_5_reg_3767;
wire   [0:0] and_ln507_6_fu_895_p2;
reg   [0:0] and_ln507_6_reg_3772;
wire   [0:0] and_ln507_7_fu_907_p2;
reg   [0:0] and_ln507_7_reg_3777;
wire   [0:0] and_ln507_8_fu_919_p2;
reg   [0:0] and_ln507_8_reg_3782;
wire   [0:0] and_ln507_9_fu_931_p2;
reg   [0:0] and_ln507_9_reg_3787;
wire   [0:0] and_ln507_10_fu_943_p2;
reg   [0:0] and_ln507_10_reg_3792;
wire   [0:0] icmp_ln444_fu_965_p2;
wire    ap_block_state3_pp0_stage0_iter0;
reg    ap_predicate_op261_read_state4;
reg    ap_predicate_op284_read_state4;
reg    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_state6_pp0_stage0_iter3;
wire    ap_block_state7_pp0_stage0_iter4;
wire    ap_block_state8_pp0_stage0_iter5;
wire    ap_block_state9_pp0_stage0_iter6;
wire    ap_block_state10_pp0_stage0_iter7;
wire    ap_block_state11_pp0_stage0_iter8;
wire    ap_block_state12_pp0_stage0_iter9;
wire    ap_block_state13_pp0_stage0_iter10;
wire    ap_block_state14_pp0_stage0_iter11;
reg    ap_block_state15_pp0_stage0_iter12;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln444_reg_3797_pp0_iter1_reg;
reg   [0:0] icmp_ln444_reg_3797_pp0_iter2_reg;
reg   [0:0] icmp_ln444_reg_3797_pp0_iter3_reg;
reg   [0:0] icmp_ln444_reg_3797_pp0_iter4_reg;
reg   [0:0] icmp_ln444_reg_3797_pp0_iter5_reg;
reg   [0:0] icmp_ln444_reg_3797_pp0_iter6_reg;
reg   [0:0] icmp_ln444_reg_3797_pp0_iter7_reg;
reg   [0:0] icmp_ln444_reg_3797_pp0_iter8_reg;
reg   [0:0] icmp_ln444_reg_3797_pp0_iter9_reg;
reg   [0:0] icmp_ln444_reg_3797_pp0_iter10_reg;
reg   [0:0] icmp_ln444_reg_3797_pp0_iter11_reg;
wire   [8:0] j_V_fu_971_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] and_ln118_fu_1025_p2;
reg   [0:0] and_ln118_reg_3806_pp0_iter1_reg;
wire   [3:0] trunc_ln458_fu_1068_p1;
reg   [3:0] trunc_ln458_reg_3810;
wire   [0:0] or_ln457_fu_1072_p2;
reg   [0:0] or_ln457_reg_3815;
reg   [0:0] or_ln457_reg_3815_pp0_iter1_reg;
reg   [8:0] k_buf_0_val_9_addr_reg_3828;
reg   [8:0] k_buf_0_val_10_add_reg_3834;
reg   [8:0] k_buf_0_val_11_add_reg_3840;
reg   [8:0] k_buf_0_val_12_add_reg_3846;
reg   [8:0] k_buf_0_val_13_add_reg_3852;
reg   [8:0] k_buf_0_val_14_add_reg_3858;
reg   [8:0] k_buf_0_val_15_add_reg_3864;
reg   [8:0] k_buf_0_val_16_add_reg_3870;
reg   [8:0] k_buf_0_val_17_add_reg_3876;
wire   [0:0] and_ln512_fu_1077_p2;
reg   [0:0] and_ln512_reg_3882_pp0_iter1_reg;
reg   [0:0] and_ln512_reg_3882_pp0_iter2_reg;
reg   [0:0] and_ln512_reg_3882_pp0_iter3_reg;
reg   [0:0] and_ln512_reg_3882_pp0_iter4_reg;
reg   [0:0] and_ln512_reg_3882_pp0_iter5_reg;
reg   [0:0] and_ln512_reg_3882_pp0_iter6_reg;
reg   [0:0] and_ln512_reg_3882_pp0_iter7_reg;
reg   [0:0] and_ln512_reg_3882_pp0_iter8_reg;
reg   [0:0] and_ln512_reg_3882_pp0_iter9_reg;
reg   [0:0] and_ln512_reg_3882_pp0_iter10_reg;
wire   [15:0] select_ln162_4_fu_1150_p3;
reg   [15:0] select_ln162_4_reg_3886;
reg   [15:0] src_kernel_win_0_va_261_reg_3892;
reg   [15:0] src_kernel_win_0_va_261_reg_3892_pp0_iter2_reg;
reg   [15:0] src_kernel_win_0_va_261_reg_3892_pp0_iter3_reg;
reg   [15:0] src_kernel_win_0_va_261_reg_3892_pp0_iter4_reg;
reg   [15:0] src_kernel_win_0_va_261_reg_3892_pp0_iter5_reg;
reg   [15:0] src_kernel_win_0_va_261_reg_3892_pp0_iter6_reg;
reg   [15:0] src_kernel_win_0_va_261_reg_3892_pp0_iter7_reg;
reg   [15:0] src_kernel_win_0_va_261_reg_3892_pp0_iter8_reg;
reg   [15:0] src_kernel_win_0_va_261_reg_3892_pp0_iter9_reg;
reg   [15:0] src_kernel_win_0_va_262_reg_3899;
reg   [15:0] src_kernel_win_0_va_262_reg_3899_pp0_iter2_reg;
reg   [15:0] src_kernel_win_0_va_262_reg_3899_pp0_iter3_reg;
reg   [15:0] src_kernel_win_0_va_262_reg_3899_pp0_iter4_reg;
reg   [15:0] src_kernel_win_0_va_262_reg_3899_pp0_iter5_reg;
reg   [15:0] src_kernel_win_0_va_262_reg_3899_pp0_iter6_reg;
reg   [15:0] src_kernel_win_0_va_262_reg_3899_pp0_iter7_reg;
reg   [15:0] src_kernel_win_0_va_262_reg_3899_pp0_iter8_reg;
reg   [15:0] src_kernel_win_0_va_262_reg_3899_pp0_iter9_reg;
reg   [15:0] src_kernel_win_0_va_263_reg_3906;
reg   [15:0] src_kernel_win_0_va_263_reg_3906_pp0_iter2_reg;
reg   [15:0] src_kernel_win_0_va_263_reg_3906_pp0_iter3_reg;
reg   [15:0] src_kernel_win_0_va_263_reg_3906_pp0_iter4_reg;
reg   [15:0] src_kernel_win_0_va_263_reg_3906_pp0_iter5_reg;
reg   [15:0] src_kernel_win_0_va_263_reg_3906_pp0_iter6_reg;
reg   [15:0] src_kernel_win_0_va_263_reg_3906_pp0_iter7_reg;
reg   [15:0] src_kernel_win_0_va_263_reg_3906_pp0_iter8_reg;
reg   [15:0] src_kernel_win_0_va_263_reg_3906_pp0_iter9_reg;
reg   [15:0] src_kernel_win_0_va_264_reg_3912;
reg   [15:0] src_kernel_win_0_va_264_reg_3912_pp0_iter2_reg;
reg   [15:0] src_kernel_win_0_va_264_reg_3912_pp0_iter3_reg;
reg   [15:0] src_kernel_win_0_va_264_reg_3912_pp0_iter4_reg;
reg   [15:0] src_kernel_win_0_va_264_reg_3912_pp0_iter5_reg;
reg   [15:0] src_kernel_win_0_va_264_reg_3912_pp0_iter6_reg;
reg   [15:0] src_kernel_win_0_va_264_reg_3912_pp0_iter7_reg;
reg   [15:0] src_kernel_win_0_va_264_reg_3912_pp0_iter8_reg;
reg   [15:0] src_kernel_win_0_va_264_reg_3912_pp0_iter9_reg;
reg   [15:0] src_kernel_win_0_va_265_reg_3918;
reg   [15:0] src_kernel_win_0_va_265_reg_3918_pp0_iter2_reg;
reg   [15:0] src_kernel_win_0_va_265_reg_3918_pp0_iter3_reg;
reg   [15:0] src_kernel_win_0_va_265_reg_3918_pp0_iter4_reg;
reg   [15:0] src_kernel_win_0_va_265_reg_3918_pp0_iter5_reg;
reg   [15:0] src_kernel_win_0_va_265_reg_3918_pp0_iter6_reg;
reg   [15:0] src_kernel_win_0_va_265_reg_3918_pp0_iter7_reg;
reg   [15:0] src_kernel_win_0_va_265_reg_3918_pp0_iter8_reg;
reg   [15:0] src_kernel_win_0_va_265_reg_3918_pp0_iter9_reg;
reg   [15:0] src_kernel_win_0_va_265_reg_3918_pp0_iter10_reg;
reg   [15:0] src_kernel_win_0_va_266_reg_3924;
reg   [15:0] src_kernel_win_0_va_266_reg_3924_pp0_iter2_reg;
reg   [15:0] src_kernel_win_0_va_266_reg_3924_pp0_iter3_reg;
reg   [15:0] src_kernel_win_0_va_266_reg_3924_pp0_iter4_reg;
reg   [15:0] src_kernel_win_0_va_266_reg_3924_pp0_iter5_reg;
reg   [15:0] src_kernel_win_0_va_266_reg_3924_pp0_iter6_reg;
reg   [15:0] src_kernel_win_0_va_266_reg_3924_pp0_iter7_reg;
reg   [15:0] src_kernel_win_0_va_266_reg_3924_pp0_iter8_reg;
reg   [15:0] src_kernel_win_0_va_266_reg_3924_pp0_iter9_reg;
reg   [15:0] src_kernel_win_0_va_266_reg_3924_pp0_iter10_reg;
reg   [15:0] src_kernel_win_0_va_267_reg_3930;
reg   [15:0] src_kernel_win_0_va_267_reg_3930_pp0_iter2_reg;
reg   [15:0] src_kernel_win_0_va_267_reg_3930_pp0_iter3_reg;
reg   [15:0] src_kernel_win_0_va_267_reg_3930_pp0_iter4_reg;
reg   [15:0] src_kernel_win_0_va_267_reg_3930_pp0_iter5_reg;
reg   [15:0] src_kernel_win_0_va_267_reg_3930_pp0_iter6_reg;
reg   [15:0] src_kernel_win_0_va_267_reg_3930_pp0_iter7_reg;
reg   [15:0] src_kernel_win_0_va_267_reg_3930_pp0_iter8_reg;
reg   [15:0] src_kernel_win_0_va_267_reg_3930_pp0_iter9_reg;
reg   [15:0] src_kernel_win_0_va_267_reg_3930_pp0_iter10_reg;
wire   [15:0] k_buf_0_val_9_q0;
reg   [15:0] k_buf_0_val_9_load_reg_3936;
wire   [3:0] xor_ln493_1_fu_1214_p2;
reg   [3:0] xor_ln493_1_reg_3941;
wire   [15:0] k_buf_0_val_10_q0;
reg   [15:0] k_buf_0_val_10_loa_reg_3949;
wire   [15:0] k_buf_0_val_11_q0;
reg   [15:0] k_buf_0_val_11_loa_reg_3954;
wire   [15:0] col_buf_0_val_3_0_fu_1243_p3;
reg   [15:0] col_buf_0_val_3_0_reg_3959;
wire   [15:0] col_buf_0_val_4_0_fu_1274_p3;
reg   [15:0] col_buf_0_val_4_0_reg_3970;
wire   [15:0] col_buf_0_val_5_0_fu_1305_p3;
reg   [15:0] col_buf_0_val_5_0_reg_3981;
wire   [15:0] col_buf_0_val_6_0_fu_1336_p3;
reg   [15:0] col_buf_0_val_6_0_reg_3991;
wire   [15:0] col_buf_0_val_7_0_fu_1367_p3;
reg   [15:0] col_buf_0_val_7_0_reg_4000;
reg   [15:0] src_kernel_win_0_va_373_reg_4008;
wire   [15:0] select_ln162_9_fu_1505_p3;
reg   [15:0] select_ln162_9_reg_4013;
wire   [0:0] icmp_ln162_10_fu_1513_p2;
reg   [0:0] icmp_ln162_10_reg_4018;
wire   [15:0] src_kernel_win_0_va_326_fu_1640_p3;
reg   [15:0] src_kernel_win_0_va_326_reg_4023;
reg   [15:0] src_kernel_win_0_va_326_reg_4023_pp0_iter3_reg;
reg   [15:0] src_kernel_win_0_va_326_reg_4023_pp0_iter4_reg;
reg   [15:0] src_kernel_win_0_va_326_reg_4023_pp0_iter5_reg;
reg   [15:0] src_kernel_win_0_va_326_reg_4023_pp0_iter6_reg;
reg   [15:0] src_kernel_win_0_va_326_reg_4023_pp0_iter7_reg;
reg   [15:0] src_kernel_win_0_va_326_reg_4023_pp0_iter8_reg;
reg   [15:0] src_kernel_win_0_va_326_reg_4023_pp0_iter9_reg;
reg   [15:0] src_kernel_win_0_va_326_reg_4023_pp0_iter10_reg;
reg   [15:0] src_kernel_win_0_va_326_reg_4023_pp0_iter11_reg;
wire   [15:0] src_kernel_win_0_va_319_fu_1797_p3;
reg   [15:0] src_kernel_win_0_va_319_reg_4028;
reg   [15:0] src_kernel_win_0_va_319_reg_4028_pp0_iter3_reg;
reg   [15:0] src_kernel_win_0_va_319_reg_4028_pp0_iter4_reg;
reg   [15:0] src_kernel_win_0_va_319_reg_4028_pp0_iter5_reg;
reg   [15:0] src_kernel_win_0_va_319_reg_4028_pp0_iter6_reg;
reg   [15:0] src_kernel_win_0_va_319_reg_4028_pp0_iter7_reg;
reg   [15:0] src_kernel_win_0_va_319_reg_4028_pp0_iter8_reg;
reg   [15:0] src_kernel_win_0_va_319_reg_4028_pp0_iter9_reg;
wire   [15:0] src_kernel_win_0_va_320_fu_1822_p3;
reg   [15:0] src_kernel_win_0_va_320_reg_4034;
reg   [15:0] src_kernel_win_0_va_320_reg_4034_pp0_iter3_reg;
reg   [15:0] src_kernel_win_0_va_320_reg_4034_pp0_iter4_reg;
reg   [15:0] src_kernel_win_0_va_320_reg_4034_pp0_iter5_reg;
reg   [15:0] src_kernel_win_0_va_320_reg_4034_pp0_iter6_reg;
reg   [15:0] src_kernel_win_0_va_320_reg_4034_pp0_iter7_reg;
wire   [15:0] src_kernel_win_0_va_321_fu_1847_p3;
reg   [15:0] src_kernel_win_0_va_321_reg_4041;
reg   [15:0] src_kernel_win_0_va_321_reg_4041_pp0_iter3_reg;
reg   [15:0] src_kernel_win_0_va_321_reg_4041_pp0_iter4_reg;
reg   [15:0] src_kernel_win_0_va_321_reg_4041_pp0_iter5_reg;
wire   [15:0] src_kernel_win_0_va_322_fu_1872_p3;
reg   [15:0] src_kernel_win_0_va_322_reg_4048;
reg   [15:0] src_kernel_win_0_va_322_reg_4048_pp0_iter3_reg;
reg   [15:0] src_kernel_win_0_va_322_reg_4048_pp0_iter4_reg;
wire   [15:0] src_kernel_win_0_va_323_fu_1896_p3;
reg   [15:0] src_kernel_win_0_va_323_reg_4055;
wire   [15:0] select_ln162_15_fu_2009_p3;
reg   [15:0] select_ln162_15_reg_4062;
reg   [15:0] src_kernel_win_0_va_363_reg_4068;
wire   [15:0] select_ln162_20_fu_2105_p3;
reg   [15:0] select_ln162_20_reg_4073;
wire   [0:0] icmp_ln162_21_fu_2113_p2;
reg   [0:0] icmp_ln162_21_reg_4078;
wire   [15:0] select_ln162_26_fu_2261_p3;
reg   [15:0] select_ln162_26_reg_4083;
reg   [15:0] src_kernel_win_0_va_352_reg_4089;
wire   [15:0] select_ln162_31_fu_2358_p3;
reg   [15:0] select_ln162_31_reg_4094;
wire   [0:0] icmp_ln162_32_fu_2366_p2;
reg   [0:0] icmp_ln162_32_reg_4099;
wire   [15:0] select_ln162_37_fu_2494_p3;
reg   [15:0] select_ln162_37_reg_4104;
reg   [15:0] src_kernel_win_0_va_342_reg_4110;
wire   [15:0] select_ln162_42_fu_2639_p3;
reg   [15:0] select_ln162_42_reg_4115;
wire   [0:0] icmp_ln162_43_fu_2647_p2;
reg   [0:0] icmp_ln162_43_reg_4120;
wire   [15:0] select_ln162_48_fu_2730_p3;
reg   [15:0] select_ln162_48_reg_4125;
wire   [15:0] select_ln162_53_fu_2873_p3;
reg   [15:0] select_ln162_53_reg_4131;
wire   [0:0] icmp_ln162_54_fu_2881_p2;
reg   [0:0] icmp_ln162_54_reg_4136;
wire   [15:0] select_ln162_59_fu_2965_p3;
reg   [15:0] select_ln162_59_reg_4141;
wire   [15:0] select_ln162_63_fu_3055_p3;
reg   [15:0] select_ln162_63_reg_4147;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_condition_pp0_exit_iter1_state4;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
wire   [8:0] k_buf_0_val_16_address0;
reg    k_buf_0_val_16_ce0;
wire   [15:0] k_buf_0_val_16_q0;
wire   [8:0] k_buf_0_val_16_address1;
reg    k_buf_0_val_16_ce1;
reg    k_buf_0_val_16_we1;
reg   [15:0] k_buf_0_val_16_d1;
wire   [8:0] k_buf_0_val_15_address0;
reg    k_buf_0_val_15_ce0;
wire   [15:0] k_buf_0_val_15_q0;
wire   [8:0] k_buf_0_val_15_address1;
reg    k_buf_0_val_15_ce1;
reg    k_buf_0_val_15_we1;
reg   [15:0] k_buf_0_val_15_d1;
wire   [8:0] k_buf_0_val_14_address0;
reg    k_buf_0_val_14_ce0;
wire   [15:0] k_buf_0_val_14_q0;
wire   [8:0] k_buf_0_val_14_address1;
reg    k_buf_0_val_14_ce1;
reg    k_buf_0_val_14_we1;
reg   [15:0] k_buf_0_val_14_d1;
wire   [8:0] k_buf_0_val_13_address0;
reg    k_buf_0_val_13_ce0;
wire   [15:0] k_buf_0_val_13_q0;
wire   [8:0] k_buf_0_val_13_address1;
reg    k_buf_0_val_13_ce1;
reg    k_buf_0_val_13_we1;
reg   [15:0] k_buf_0_val_13_d1;
wire   [8:0] k_buf_0_val_12_address0;
reg    k_buf_0_val_12_ce0;
wire   [15:0] k_buf_0_val_12_q0;
wire   [8:0] k_buf_0_val_12_address1;
reg    k_buf_0_val_12_ce1;
reg    k_buf_0_val_12_we1;
reg   [15:0] k_buf_0_val_12_d1;
wire   [8:0] k_buf_0_val_11_address0;
reg    k_buf_0_val_11_ce0;
wire   [8:0] k_buf_0_val_11_address1;
reg    k_buf_0_val_11_ce1;
reg    k_buf_0_val_11_we1;
reg   [15:0] k_buf_0_val_11_d1;
wire   [8:0] k_buf_0_val_10_address0;
reg    k_buf_0_val_10_ce0;
wire   [8:0] k_buf_0_val_10_address1;
reg    k_buf_0_val_10_ce1;
reg    k_buf_0_val_10_we1;
reg   [15:0] k_buf_0_val_10_d1;
wire   [8:0] k_buf_0_val_9_address0;
reg    k_buf_0_val_9_ce0;
wire   [8:0] k_buf_0_val_9_address1;
reg    k_buf_0_val_9_ce1;
reg    k_buf_0_val_9_we1;
wire   [8:0] k_buf_0_val_17_address0;
reg    k_buf_0_val_17_ce0;
reg    k_buf_0_val_17_we0;
wire   [15:0] k_buf_0_val_17_q0;
wire   [8:0] k_buf_0_val_17_address1;
reg    k_buf_0_val_17_ce1;
reg    k_buf_0_val_17_we1;
reg   [8:0] t_V_reg_623;
reg    ap_block_state1;
wire    ap_CS_fsm_state16;
wire   [63:0] empty_372_fu_1055_p1;
reg   [15:0] src_kernel_win_0_va_fu_114;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_327;
reg   [15:0] src_kernel_win_0_va_196_fu_118;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_261;
reg   [15:0] src_kernel_win_0_va_197_fu_122;
reg   [15:0] src_kernel_win_0_va_198_fu_126;
reg   [15:0] src_kernel_win_0_va_199_fu_130;
reg   [15:0] src_kernel_win_0_va_200_fu_134;
reg   [15:0] src_kernel_win_0_va_201_fu_138;
reg   [15:0] src_kernel_win_0_va_202_fu_142;
reg   [15:0] src_kernel_win_0_va_203_fu_146;
reg   [15:0] src_kernel_win_0_va_204_fu_150;
reg   [15:0] src_kernel_win_0_va_205_fu_154;
reg   [15:0] src_kernel_win_0_va_206_fu_158;
reg   [15:0] src_kernel_win_0_va_207_fu_162;
reg   [15:0] src_kernel_win_0_va_208_fu_166;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_333;
reg   [15:0] src_kernel_win_0_va_209_fu_170;
wire   [15:0] src_kernel_win_0_va_318_fu_1772_p3;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_267;
reg   [15:0] src_kernel_win_0_va_210_fu_174;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_334;
reg   [15:0] src_kernel_win_0_va_211_fu_178;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_335;
reg   [15:0] src_kernel_win_0_va_212_fu_182;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_336;
reg   [15:0] src_kernel_win_0_va_213_fu_186;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_337;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_281;
reg   [15:0] src_kernel_win_0_va_214_fu_190;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_338;
reg   [15:0] src_kernel_win_0_va_215_fu_194;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_339;
reg   [15:0] src_kernel_win_0_va_216_fu_198;
reg   [15:0] src_kernel_win_0_va_217_fu_202;
reg   [15:0] src_kernel_win_0_va_218_fu_206;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_342;
reg   [15:0] src_kernel_win_0_va_219_fu_210;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_343;
reg   [15:0] src_kernel_win_0_va_220_fu_214;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_344;
reg   [15:0] src_kernel_win_0_va_221_fu_218;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_345;
reg   [15:0] src_kernel_win_0_va_222_fu_222;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_346;
reg   [15:0] src_kernel_win_0_va_223_fu_226;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_347;
reg   [15:0] src_kernel_win_0_va_224_fu_230;
reg   [15:0] src_kernel_win_0_va_225_fu_234;
reg   [15:0] src_kernel_win_0_va_226_fu_238;
reg   [15:0] src_kernel_win_0_va_227_fu_242;
reg   [15:0] src_kernel_win_0_va_228_fu_246;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_352;
reg   [15:0] src_kernel_win_0_va_229_fu_250;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_353;
reg   [15:0] src_kernel_win_0_va_230_fu_254;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_354;
reg   [15:0] src_kernel_win_0_va_231_fu_258;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_355;
reg   [15:0] src_kernel_win_0_va_232_fu_262;
reg   [15:0] src_kernel_win_0_va_233_fu_266;
reg   [15:0] src_kernel_win_0_va_234_fu_270;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_358;
reg   [15:0] src_kernel_win_0_va_235_fu_274;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_359;
reg   [15:0] src_kernel_win_0_va_236_fu_278;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_360;
reg   [15:0] src_kernel_win_0_va_237_fu_282;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_361;
reg   [15:0] src_kernel_win_0_va_238_fu_286;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_362;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_302;
reg   [15:0] src_kernel_win_0_va_239_fu_290;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_363;
reg   [15:0] src_kernel_win_0_va_240_fu_294;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_364;
reg   [15:0] src_kernel_win_0_va_241_fu_298;
reg   [15:0] src_kernel_win_0_va_242_fu_302;
reg   [15:0] src_kernel_win_0_va_243_fu_306;
reg   [15:0] src_kernel_win_0_va_244_fu_310;
reg   [15:0] src_kernel_win_0_va_245_fu_314;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_368;
reg   [15:0] src_kernel_win_0_va_246_fu_318;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_369;
reg   [15:0] src_kernel_win_0_va_247_fu_322;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_370;
reg   [15:0] src_kernel_win_0_va_248_fu_326;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_371;
reg   [15:0] src_kernel_win_0_va_249_fu_330;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_372;
reg   [15:0] src_kernel_win_0_va_250_fu_334;
reg   [15:0] src_kernel_win_0_va_251_fu_338;
wire   [15:0] src_kernel_win_0_va_324_fu_1420_p3;
reg   [15:0] src_kernel_win_0_va_252_fu_342;
reg   [15:0] src_kernel_win_0_va_253_fu_346;
reg   [15:0] src_kernel_win_0_va_254_fu_350;
reg   [15:0] src_kernel_win_0_va_255_fu_354;
reg   [15:0] src_kernel_win_0_va_256_fu_358;
reg   [15:0] src_kernel_win_0_va_257_fu_362;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_379;
reg   [15:0] src_kernel_win_0_va_258_fu_366;
reg   [15:0] src_kernel_win_0_va_259_fu_370;
wire   [15:0] src_kernel_win_0_va_325_fu_1921_p3;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_317;
reg   [15:0] src_kernel_win_0_va_260_fu_374;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_271;
reg   [15:0] right_border_buf_0_s_fu_378;
wire   [15:0] col_buf_0_val_8_0_fu_1727_p3;
reg   [15:0] right_border_buf_0_18_fu_382;
reg   [15:0] right_border_buf_0_19_fu_386;
reg   [15:0] right_border_buf_0_20_fu_390;
reg   [15:0] right_border_buf_0_21_fu_394;
reg   [15:0] right_border_buf_0_22_fu_398;
reg   [15:0] right_border_buf_0_23_fu_402;
wire   [15:0] col_buf_0_val_2_0_fu_1698_p3;
reg   [15:0] right_border_buf_0_24_fu_406;
wire   [15:0] col_buf_0_val_1_0_fu_1669_p3;
reg   [15:0] right_border_buf_0_25_fu_410;
reg    ap_block_pp0_stage0_01001;
wire   [8:0] add_ln506_fu_715_p2;
wire   [3:0] trunc_ln506_fu_711_p1;
wire   [0:0] icmp_ln118_2_fu_721_p2;
wire   [3:0] xor_ln493_fu_727_p2;
wire   [8:0] add_ln506_1_fu_741_p2;
wire   [0:0] icmp_ln118_3_fu_747_p2;
wire   [3:0] sub_ln493_fu_753_p2;
wire   [8:0] add_ln506_2_fu_767_p2;
wire   [0:0] icmp_ln118_fu_773_p2;
wire   [3:0] sub_ln493_1_fu_779_p2;
wire   [0:0] icmp_ln507_fu_817_p2;
wire   [0:0] icmp_ln507_1_fu_829_p2;
wire   [0:0] icmp_ln507_2_fu_841_p2;
wire   [3:0] sub_ln493_2_fu_793_p2;
wire   [0:0] icmp_ln507_3_fu_853_p2;
wire   [0:0] icmp_ln507_4_fu_865_p2;
wire   [3:0] sub_ln493_3_fu_799_p2;
wire   [0:0] icmp_ln507_5_fu_877_p2;
wire   [0:0] icmp_ln507_6_fu_889_p2;
wire   [3:0] sub_ln493_4_fu_805_p2;
wire   [0:0] icmp_ln507_7_fu_901_p2;
wire   [0:0] icmp_ln507_8_fu_913_p2;
wire   [3:0] sub_ln493_5_fu_811_p2;
wire   [0:0] icmp_ln507_9_fu_925_p2;
wire   [0:0] icmp_ln507_10_fu_937_p2;
wire   [5:0] tmp_fu_977_p4;
wire   [9:0] zext_ln444_fu_961_p1;
wire   [9:0] ImagLoc_x_fu_993_p2;
wire   [0:0] tmp_52_fu_1005_p3;
wire   [0:0] icmp_ln118_1_fu_1019_p2;
wire   [0:0] xor_ln118_fu_1013_p2;
wire   [0:0] tmp_53_fu_1031_p3;
wire   [8:0] add_ln451_1_fu_999_p2;
wire   [8:0] select_ln121_fu_1039_p3;
wire   [8:0] x_fu_1047_p3;
wire   [0:0] icmp_ln891_fu_987_p2;
wire   [0:0] icmp_ln162_fu_1088_p2;
wire   [15:0] select_ln162_fu_1094_p3;
wire   [0:0] icmp_ln162_1_fu_1102_p2;
wire   [15:0] select_ln162_1_fu_1108_p3;
wire   [0:0] icmp_ln162_2_fu_1116_p2;
wire   [15:0] select_ln162_2_fu_1122_p3;
wire   [0:0] icmp_ln162_3_fu_1130_p2;
wire   [15:0] select_ln162_3_fu_1136_p3;
wire   [0:0] icmp_ln162_4_fu_1144_p2;
wire   [15:0] tmp_17_fu_1219_p11;
wire   [15:0] tmp_18_fu_1250_p11;
wire   [15:0] tmp_19_fu_1281_p11;
wire   [15:0] tmp_20_fu_1312_p11;
wire   [15:0] tmp_21_fu_1343_p11;
wire   [15:0] select_ln507_9_fu_1399_p3;
wire   [15:0] select_ln507_10_fu_1406_p3;
wire   [15:0] select_ln899_3_fu_1413_p3;
wire   [0:0] icmp_ln162_5_fu_1445_p2;
wire   [15:0] select_ln162_5_fu_1450_p3;
wire   [0:0] icmp_ln162_6_fu_1457_p2;
wire   [15:0] select_ln162_6_fu_1463_p3;
wire   [0:0] icmp_ln162_7_fu_1471_p2;
wire   [15:0] select_ln162_7_fu_1477_p3;
wire   [0:0] icmp_ln162_8_fu_1485_p2;
wire   [15:0] select_ln162_8_fu_1491_p3;
wire   [0:0] icmp_ln162_9_fu_1499_p2;
wire   [15:0] tmp_14_fu_1617_p11;
wire   [15:0] tmp_15_fu_1646_p11;
wire   [15:0] tmp_16_fu_1675_p11;
wire   [15:0] tmp_22_fu_1704_p11;
wire   [15:0] tmp_23_fu_1754_p11;
wire   [15:0] tmp_24_fu_1779_p11;
wire   [15:0] tmp_25_fu_1804_p11;
wire   [15:0] select_ln507_fu_1828_p3;
wire   [15:0] select_ln507_1_fu_1834_p3;
wire   [15:0] select_ln899_fu_1841_p3;
wire   [15:0] select_ln507_3_fu_1854_p3;
wire   [15:0] select_ln507_4_fu_1860_p3;
wire   [15:0] select_ln899_1_fu_1866_p3;
wire   [15:0] select_ln507_6_fu_1879_p3;
wire   [15:0] select_ln507_7_fu_1884_p3;
wire   [15:0] select_ln899_2_fu_1890_p3;
wire   [15:0] select_ln507_12_fu_1903_p3;
wire   [15:0] select_ln507_13_fu_1908_p3;
wire   [15:0] select_ln899_4_fu_1914_p3;
wire   [15:0] select_ln162_10_fu_1942_p3;
wire   [0:0] icmp_ln162_11_fu_1947_p2;
wire   [15:0] select_ln162_11_fu_1953_p3;
wire   [0:0] icmp_ln162_12_fu_1961_p2;
wire   [15:0] select_ln162_12_fu_1967_p3;
wire   [0:0] icmp_ln162_13_fu_1975_p2;
wire   [15:0] select_ln162_13_fu_1981_p3;
wire   [0:0] icmp_ln162_14_fu_1989_p2;
wire   [15:0] select_ln162_14_fu_1995_p3;
wire   [0:0] icmp_ln162_15_fu_2003_p2;
wire   [0:0] icmp_ln162_16_fu_2047_p2;
wire   [15:0] select_ln162_16_fu_2052_p3;
wire   [0:0] icmp_ln162_17_fu_2059_p2;
wire   [15:0] select_ln162_17_fu_2065_p3;
wire   [0:0] icmp_ln162_18_fu_2073_p2;
wire   [15:0] select_ln162_18_fu_2079_p3;
wire   [0:0] icmp_ln162_19_fu_2087_p2;
wire   [15:0] select_ln162_19_fu_2092_p3;
wire   [0:0] icmp_ln162_20_fu_2099_p2;
wire   [15:0] select_ln162_21_fu_2194_p3;
wire   [0:0] icmp_ln162_22_fu_2199_p2;
wire   [15:0] select_ln162_22_fu_2205_p3;
wire   [0:0] icmp_ln162_23_fu_2213_p2;
wire   [15:0] select_ln162_23_fu_2219_p3;
wire   [0:0] icmp_ln162_24_fu_2227_p2;
wire   [15:0] select_ln162_24_fu_2233_p3;
wire   [0:0] icmp_ln162_25_fu_2241_p2;
wire   [15:0] select_ln162_25_fu_2247_p3;
wire   [0:0] icmp_ln162_26_fu_2255_p2;
wire   [0:0] icmp_ln162_27_fu_2300_p2;
wire   [15:0] select_ln162_27_fu_2305_p3;
wire   [0:0] icmp_ln162_28_fu_2312_p2;
wire   [15:0] select_ln162_28_fu_2317_p3;
wire   [0:0] icmp_ln162_29_fu_2324_p2;
wire   [15:0] select_ln162_29_fu_2330_p3;
wire   [0:0] icmp_ln162_30_fu_2338_p2;
wire   [15:0] select_ln162_30_fu_2344_p3;
wire   [0:0] icmp_ln162_31_fu_2352_p2;
wire   [15:0] select_ln162_32_fu_2428_p3;
wire   [0:0] icmp_ln162_33_fu_2433_p2;
wire   [15:0] select_ln162_33_fu_2439_p3;
wire   [0:0] icmp_ln162_34_fu_2447_p2;
wire   [15:0] select_ln162_34_fu_2453_p3;
wire   [0:0] icmp_ln162_35_fu_2461_p2;
wire   [15:0] select_ln162_35_fu_2467_p3;
wire   [0:0] icmp_ln162_36_fu_2475_p2;
wire   [15:0] select_ln162_36_fu_2481_p3;
wire   [0:0] icmp_ln162_37_fu_2489_p2;
wire   [0:0] icmp_ln162_38_fu_2579_p2;
wire   [15:0] select_ln162_38_fu_2584_p3;
wire   [0:0] icmp_ln162_39_fu_2591_p2;
wire   [15:0] select_ln162_39_fu_2597_p3;
wire   [0:0] icmp_ln162_40_fu_2605_p2;
wire   [15:0] select_ln162_40_fu_2611_p3;
wire   [0:0] icmp_ln162_41_fu_2619_p2;
wire   [15:0] select_ln162_41_fu_2625_p3;
wire   [0:0] icmp_ln162_42_fu_2633_p2;
wire   [15:0] select_ln162_43_fu_2665_p3;
wire   [0:0] icmp_ln162_44_fu_2670_p2;
wire   [15:0] select_ln162_44_fu_2676_p3;
wire   [0:0] icmp_ln162_45_fu_2684_p2;
wire   [15:0] select_ln162_45_fu_2690_p3;
wire   [0:0] icmp_ln162_46_fu_2698_p2;
wire   [15:0] select_ln162_46_fu_2703_p3;
wire   [0:0] icmp_ln162_47_fu_2710_p2;
wire   [15:0] select_ln162_47_fu_2716_p3;
wire   [0:0] icmp_ln162_48_fu_2724_p2;
wire   [0:0] icmp_ln162_49_fu_2813_p2;
wire   [15:0] select_ln162_49_fu_2818_p3;
wire   [0:0] icmp_ln162_50_fu_2825_p2;
wire   [15:0] select_ln162_50_fu_2831_p3;
wire   [0:0] icmp_ln162_51_fu_2839_p2;
wire   [15:0] select_ln162_51_fu_2845_p3;
wire   [0:0] icmp_ln162_52_fu_2853_p2;
wire   [15:0] select_ln162_52_fu_2859_p3;
wire   [0:0] icmp_ln162_53_fu_2867_p2;
wire   [15:0] select_ln162_54_fu_2905_p3;
wire   [0:0] icmp_ln162_55_fu_2910_p2;
wire   [15:0] select_ln162_55_fu_2915_p3;
wire   [0:0] icmp_ln162_56_fu_2922_p2;
wire   [15:0] select_ln162_56_fu_2928_p3;
wire   [0:0] icmp_ln162_57_fu_2936_p2;
wire   [15:0] select_ln162_57_fu_2941_p3;
wire   [0:0] icmp_ln162_58_fu_2948_p2;
wire   [15:0] select_ln162_58_fu_2953_p3;
wire   [0:0] icmp_ln162_59_fu_2960_p2;
wire   [0:0] icmp_ln162_60_fu_3015_p2;
wire   [15:0] select_ln162_60_fu_3019_p3;
wire   [0:0] icmp_ln162_61_fu_3025_p2;
wire   [15:0] select_ln162_61_fu_3030_p3;
wire   [0:0] icmp_ln162_62_fu_3037_p2;
wire   [15:0] select_ln162_62_fu_3042_p3;
wire   [0:0] icmp_ln162_63_fu_3049_p2;
wire   [0:0] icmp_ln162_64_fu_3075_p2;
wire   [15:0] select_ln162_64_fu_3080_p3;
wire   [0:0] icmp_ln162_65_fu_3087_p2;
wire   [15:0] select_ln162_65_fu_3093_p3;
wire   [0:0] icmp_ln162_66_fu_3101_p2;
wire   [15:0] select_ln162_66_fu_3107_p3;
wire   [0:0] icmp_ln162_67_fu_3115_p2;
reg   [3:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_enable_operation_184;
reg    ap_enable_state3_pp0_iter0_stage0;
reg    ap_enable_operation_241;
reg    ap_enable_state4_pp0_iter1_stage0;
reg    ap_predicate_op274_store_state4;
reg    ap_enable_operation_274;
reg    ap_predicate_op285_store_state4;
reg    ap_enable_operation_285;
reg    ap_enable_operation_186;
reg    ap_enable_operation_243;
reg    ap_predicate_op272_store_state4;
reg    ap_enable_operation_272;
reg    ap_predicate_op283_store_state4;
reg    ap_enable_operation_283;
reg    ap_enable_operation_188;
reg    ap_enable_operation_244;
reg    ap_predicate_op270_store_state4;
reg    ap_enable_operation_270;
reg    ap_predicate_op282_store_state4;
reg    ap_enable_operation_282;
reg    ap_enable_operation_190;
reg    ap_enable_operation_245;
reg    ap_predicate_op268_store_state4;
reg    ap_enable_operation_268;
reg    ap_predicate_op281_store_state4;
reg    ap_enable_operation_281;
reg    ap_enable_operation_192;
reg    ap_enable_operation_248;
reg    ap_predicate_op266_store_state4;
reg    ap_enable_operation_266;
reg    ap_predicate_op280_store_state4;
reg    ap_enable_operation_280;
reg    ap_enable_operation_194;
reg    ap_enable_operation_251;
reg    ap_predicate_op265_store_state4;
reg    ap_enable_operation_265;
reg    ap_predicate_op279_store_state4;
reg    ap_enable_operation_279;
reg    ap_enable_operation_196;
reg    ap_enable_operation_254;
reg    ap_predicate_op264_store_state4;
reg    ap_enable_operation_264;
reg    ap_predicate_op278_store_state4;
reg    ap_enable_operation_278;
reg    ap_enable_operation_198;
reg    ap_enable_operation_257;
reg    ap_predicate_op263_store_state4;
reg    ap_enable_operation_263;
reg    ap_predicate_op277_store_state4;
reg    ap_enable_operation_277;
reg    ap_predicate_op262_store_state4;
reg    ap_enable_operation_262;
reg    ap_predicate_op260_load_state4;
reg    ap_enable_operation_260;
reg    ap_enable_operation_346;
reg    ap_enable_state5_pp0_iter2_stage0;
reg    ap_predicate_op276_store_state4;
reg    ap_enable_operation_276;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_2403;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
end

Loop_loop_height_cYC #(
    .DataWidth( 16 ),
    .AddressRange( 480 ),
    .AddressWidth( 9 ))
k_buf_0_val_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_16_address0),
    .ce0(k_buf_0_val_16_ce0),
    .q0(k_buf_0_val_16_q0),
    .address1(k_buf_0_val_16_address1),
    .ce1(k_buf_0_val_16_ce1),
    .we1(k_buf_0_val_16_we1),
    .d1(k_buf_0_val_16_d1)
);

Loop_loop_height_cYC #(
    .DataWidth( 16 ),
    .AddressRange( 480 ),
    .AddressWidth( 9 ))
k_buf_0_val_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_15_address0),
    .ce0(k_buf_0_val_15_ce0),
    .q0(k_buf_0_val_15_q0),
    .address1(k_buf_0_val_15_address1),
    .ce1(k_buf_0_val_15_ce1),
    .we1(k_buf_0_val_15_we1),
    .d1(k_buf_0_val_15_d1)
);

Loop_loop_height_cYC #(
    .DataWidth( 16 ),
    .AddressRange( 480 ),
    .AddressWidth( 9 ))
k_buf_0_val_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_14_address0),
    .ce0(k_buf_0_val_14_ce0),
    .q0(k_buf_0_val_14_q0),
    .address1(k_buf_0_val_14_address1),
    .ce1(k_buf_0_val_14_ce1),
    .we1(k_buf_0_val_14_we1),
    .d1(k_buf_0_val_14_d1)
);

Loop_loop_height_cYC #(
    .DataWidth( 16 ),
    .AddressRange( 480 ),
    .AddressWidth( 9 ))
k_buf_0_val_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_13_address0),
    .ce0(k_buf_0_val_13_ce0),
    .q0(k_buf_0_val_13_q0),
    .address1(k_buf_0_val_13_address1),
    .ce1(k_buf_0_val_13_ce1),
    .we1(k_buf_0_val_13_we1),
    .d1(k_buf_0_val_13_d1)
);

Loop_loop_height_cYC #(
    .DataWidth( 16 ),
    .AddressRange( 480 ),
    .AddressWidth( 9 ))
k_buf_0_val_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_12_address0),
    .ce0(k_buf_0_val_12_ce0),
    .q0(k_buf_0_val_12_q0),
    .address1(k_buf_0_val_12_address1),
    .ce1(k_buf_0_val_12_ce1),
    .we1(k_buf_0_val_12_we1),
    .d1(k_buf_0_val_12_d1)
);

Loop_loop_height_cYC #(
    .DataWidth( 16 ),
    .AddressRange( 480 ),
    .AddressWidth( 9 ))
k_buf_0_val_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_11_address0),
    .ce0(k_buf_0_val_11_ce0),
    .q0(k_buf_0_val_11_q0),
    .address1(k_buf_0_val_11_address1),
    .ce1(k_buf_0_val_11_ce1),
    .we1(k_buf_0_val_11_we1),
    .d1(k_buf_0_val_11_d1)
);

Loop_loop_height_cYC #(
    .DataWidth( 16 ),
    .AddressRange( 480 ),
    .AddressWidth( 9 ))
k_buf_0_val_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_10_address0),
    .ce0(k_buf_0_val_10_ce0),
    .q0(k_buf_0_val_10_q0),
    .address1(k_buf_0_val_10_address1),
    .ce1(k_buf_0_val_10_ce1),
    .we1(k_buf_0_val_10_we1),
    .d1(k_buf_0_val_10_d1)
);

Loop_loop_height_cYC #(
    .DataWidth( 16 ),
    .AddressRange( 480 ),
    .AddressWidth( 9 ))
k_buf_0_val_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_9_address0),
    .ce0(k_buf_0_val_9_ce0),
    .q0(k_buf_0_val_9_q0),
    .address1(k_buf_0_val_9_address1),
    .ce1(k_buf_0_val_9_ce1),
    .we1(k_buf_0_val_9_we1),
    .d1(I_enh1_data_stream_0_V_dout)
);

Loop_loop_height_c6D #(
    .DataWidth( 16 ),
    .AddressRange( 480 ),
    .AddressWidth( 9 ))
k_buf_0_val_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_17_address0),
    .ce0(k_buf_0_val_17_ce0),
    .we0(k_buf_0_val_17_we0),
    .d0(I_enh1_data_stream_0_V_dout),
    .q0(k_buf_0_val_17_q0),
    .address1(k_buf_0_val_17_address1),
    .ce1(k_buf_0_val_17_ce1),
    .we1(k_buf_0_val_17_we1),
    .d1(k_buf_0_val_16_q0)
);

net_holes_detectic7D #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
net_holes_detectic7D_U98(
    .din0(right_border_buf_0_22_fu_398),
    .din1(16'd0),
    .din2(16'd0),
    .din3(16'd0),
    .din4(16'd0),
    .din5(16'd0),
    .din6(16'd0),
    .din7(16'd0),
    .din8(16'd0),
    .din9(xor_ln493_1_fu_1214_p2),
    .dout(tmp_17_fu_1219_p11)
);

net_holes_detectic7D #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
net_holes_detectic7D_U99(
    .din0(right_border_buf_0_21_fu_394),
    .din1(16'd0),
    .din2(16'd0),
    .din3(16'd0),
    .din4(16'd0),
    .din5(16'd0),
    .din6(16'd0),
    .din7(16'd0),
    .din8(16'd0),
    .din9(xor_ln493_1_fu_1214_p2),
    .dout(tmp_18_fu_1250_p11)
);

net_holes_detectic7D #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
net_holes_detectic7D_U100(
    .din0(right_border_buf_0_20_fu_390),
    .din1(16'd0),
    .din2(16'd0),
    .din3(16'd0),
    .din4(16'd0),
    .din5(16'd0),
    .din6(16'd0),
    .din7(16'd0),
    .din8(16'd0),
    .din9(xor_ln493_1_fu_1214_p2),
    .dout(tmp_19_fu_1281_p11)
);

net_holes_detectic7D #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
net_holes_detectic7D_U101(
    .din0(right_border_buf_0_19_fu_386),
    .din1(16'd0),
    .din2(16'd0),
    .din3(16'd0),
    .din4(16'd0),
    .din5(16'd0),
    .din6(16'd0),
    .din7(16'd0),
    .din8(16'd0),
    .din9(xor_ln493_1_fu_1214_p2),
    .dout(tmp_20_fu_1312_p11)
);

net_holes_detectic7D #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
net_holes_detectic7D_U102(
    .din0(right_border_buf_0_18_fu_382),
    .din1(16'd0),
    .din2(16'd0),
    .din3(16'd0),
    .din4(16'd0),
    .din5(16'd0),
    .din6(16'd0),
    .din7(16'd0),
    .din8(16'd0),
    .din9(xor_ln493_1_fu_1214_p2),
    .dout(tmp_21_fu_1343_p11)
);

net_holes_detectic7D #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
net_holes_detectic7D_U103(
    .din0(right_border_buf_0_25_fu_410),
    .din1(16'd0),
    .din2(16'd0),
    .din3(16'd0),
    .din4(16'd0),
    .din5(16'd0),
    .din6(16'd0),
    .din7(16'd0),
    .din8(16'd0),
    .din9(xor_ln493_1_reg_3941),
    .dout(tmp_14_fu_1617_p11)
);

net_holes_detectic7D #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
net_holes_detectic7D_U104(
    .din0(right_border_buf_0_24_fu_406),
    .din1(16'd0),
    .din2(16'd0),
    .din3(16'd0),
    .din4(16'd0),
    .din5(16'd0),
    .din6(16'd0),
    .din7(16'd0),
    .din8(16'd0),
    .din9(xor_ln493_1_reg_3941),
    .dout(tmp_15_fu_1646_p11)
);

net_holes_detectic7D #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
net_holes_detectic7D_U105(
    .din0(right_border_buf_0_23_fu_402),
    .din1(16'd0),
    .din2(16'd0),
    .din3(16'd0),
    .din4(16'd0),
    .din5(16'd0),
    .din6(16'd0),
    .din7(16'd0),
    .din8(16'd0),
    .din9(xor_ln493_1_reg_3941),
    .dout(tmp_16_fu_1675_p11)
);

net_holes_detectic7D #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
net_holes_detectic7D_U106(
    .din0(right_border_buf_0_s_fu_378),
    .din1(16'd0),
    .din2(16'd0),
    .din3(16'd0),
    .din4(16'd0),
    .din5(16'd0),
    .din6(16'd0),
    .din7(16'd0),
    .din8(16'd0),
    .din9(xor_ln493_1_reg_3941),
    .dout(tmp_22_fu_1704_p11)
);

net_holes_detectic7D #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
net_holes_detectic7D_U107(
    .din0(src_kernel_win_0_va_326_fu_1640_p3),
    .din1(col_buf_0_val_1_0_fu_1669_p3),
    .din2(col_buf_0_val_2_0_fu_1698_p3),
    .din3(col_buf_0_val_3_0_reg_3959),
    .din4(col_buf_0_val_4_0_reg_3970),
    .din5(col_buf_0_val_5_0_reg_3981),
    .din6(col_buf_0_val_6_0_reg_3991),
    .din7(col_buf_0_val_7_0_reg_4000),
    .din8(col_buf_0_val_8_0_fu_1727_p3),
    .din9(select_ln493_reg_3723),
    .dout(tmp_23_fu_1754_p11)
);

net_holes_detectic7D #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
net_holes_detectic7D_U108(
    .din0(src_kernel_win_0_va_326_fu_1640_p3),
    .din1(col_buf_0_val_1_0_fu_1669_p3),
    .din2(col_buf_0_val_2_0_fu_1698_p3),
    .din3(col_buf_0_val_3_0_reg_3959),
    .din4(col_buf_0_val_4_0_reg_3970),
    .din5(col_buf_0_val_5_0_reg_3981),
    .din6(col_buf_0_val_6_0_reg_3991),
    .din7(col_buf_0_val_7_0_reg_4000),
    .din8(col_buf_0_val_8_0_fu_1727_p3),
    .din9(select_ln493_1_reg_3728),
    .dout(tmp_24_fu_1779_p11)
);

net_holes_detectic7D #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
net_holes_detectic7D_U109(
    .din0(src_kernel_win_0_va_326_fu_1640_p3),
    .din1(col_buf_0_val_1_0_fu_1669_p3),
    .din2(col_buf_0_val_2_0_fu_1698_p3),
    .din3(col_buf_0_val_3_0_reg_3959),
    .din4(col_buf_0_val_4_0_reg_3970),
    .din5(col_buf_0_val_5_0_reg_3981),
    .din6(col_buf_0_val_6_0_reg_3991),
    .din7(col_buf_0_val_7_0_reg_4000),
    .din8(col_buf_0_val_8_0_fu_1727_p3),
    .din9(select_ln493_2_reg_3733),
    .dout(tmp_25_fu_1804_p11)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln443_fu_645_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((icmp_ln444_fu_965_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((icmp_ln443_fu_645_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end else if (((icmp_ln443_fu_645_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter12 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter1_state4)) begin
                ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter0;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_fu_965_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        t_V_4_reg_634 <= j_V_fu_971_p2;
    end else if (((icmp_ln443_fu_645_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        t_V_4_reg_634 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        t_V_reg_623 <= i_V_reg_3672;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        t_V_reg_623 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_fu_965_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln118_reg_3806 <= and_ln118_fu_1025_p2;
        and_ln512_reg_3882 <= and_ln512_fu_1077_p2;
        k_buf_0_val_10_add_reg_3834 <= empty_372_fu_1055_p1;
        k_buf_0_val_11_add_reg_3840 <= empty_372_fu_1055_p1;
        k_buf_0_val_12_add_reg_3846 <= empty_372_fu_1055_p1;
        k_buf_0_val_13_add_reg_3852 <= empty_372_fu_1055_p1;
        k_buf_0_val_14_add_reg_3858 <= empty_372_fu_1055_p1;
        k_buf_0_val_15_add_reg_3864 <= empty_372_fu_1055_p1;
        k_buf_0_val_16_add_reg_3870 <= empty_372_fu_1055_p1;
        k_buf_0_val_17_add_reg_3876 <= empty_372_fu_1055_p1;
        k_buf_0_val_9_addr_reg_3828 <= empty_372_fu_1055_p1;
        or_ln457_reg_3815 <= or_ln457_fu_1072_p2;
        trunc_ln458_reg_3810 <= trunc_ln458_fu_1068_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln118_reg_3806_pp0_iter1_reg <= and_ln118_reg_3806;
        and_ln512_reg_3882_pp0_iter1_reg <= and_ln512_reg_3882;
        icmp_ln444_reg_3797 <= icmp_ln444_fu_965_p2;
        icmp_ln444_reg_3797_pp0_iter1_reg <= icmp_ln444_reg_3797;
        or_ln457_reg_3815_pp0_iter1_reg <= or_ln457_reg_3815;
        src_kernel_win_0_va_261_reg_3892 <= ap_sig_allocacmp_src_kernel_win_0_va_261;
        src_kernel_win_0_va_262_reg_3899 <= src_kernel_win_0_va_198_fu_126;
        src_kernel_win_0_va_263_reg_3906 <= src_kernel_win_0_va_199_fu_130;
        src_kernel_win_0_va_264_reg_3912 <= src_kernel_win_0_va_200_fu_134;
        src_kernel_win_0_va_265_reg_3918 <= src_kernel_win_0_va_201_fu_138;
        src_kernel_win_0_va_266_reg_3924 <= src_kernel_win_0_va_202_fu_142;
        src_kernel_win_0_va_267_reg_3930 <= ap_sig_allocacmp_src_kernel_win_0_va_267;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln443_fu_645_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        and_ln507_10_reg_3792 <= and_ln507_10_fu_943_p2;
        and_ln507_1_reg_3743 <= and_ln507_1_fu_835_p2;
        and_ln507_2_reg_3752 <= and_ln507_2_fu_847_p2;
        and_ln507_3_reg_3757 <= and_ln507_3_fu_859_p2;
        and_ln507_4_reg_3762 <= and_ln507_4_fu_871_p2;
        and_ln507_5_reg_3767 <= and_ln507_5_fu_883_p2;
        and_ln507_6_reg_3772 <= and_ln507_6_fu_895_p2;
        and_ln507_7_reg_3777 <= and_ln507_7_fu_907_p2;
        and_ln507_8_reg_3782 <= and_ln507_8_fu_919_p2;
        and_ln507_9_reg_3787 <= and_ln507_9_fu_931_p2;
        and_ln507_reg_3738 <= and_ln507_fu_823_p2;
        icmp_ln879_1_reg_3695 <= icmp_ln879_1_fu_681_p2;
        icmp_ln879_3_reg_3699 <= icmp_ln879_3_fu_687_p2;
        icmp_ln879_5_reg_3703 <= icmp_ln879_5_fu_693_p2;
        icmp_ln879_7_reg_3707 <= icmp_ln879_7_fu_699_p2;
        icmp_ln879_reg_3691 <= icmp_ln879_fu_675_p2;
        icmp_ln887_reg_3677 <= icmp_ln887_fu_657_p2;
        icmp_ln899_1_reg_3711 <= icmp_ln899_1_fu_705_p2;
        icmp_ln899_reg_3686 <= icmp_ln899_fu_669_p2;
        select_ln493_1_reg_3728 <= select_ln493_1_fu_759_p3;
        select_ln493_2_reg_3733 <= select_ln493_2_fu_785_p3;
        select_ln493_reg_3723 <= select_ln493_fu_733_p3;
        xor_ln457_reg_3681 <= xor_ln457_fu_663_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        and_ln512_reg_3882_pp0_iter10_reg <= and_ln512_reg_3882_pp0_iter9_reg;
        and_ln512_reg_3882_pp0_iter11_reg <= and_ln512_reg_3882_pp0_iter10_reg;
        and_ln512_reg_3882_pp0_iter2_reg <= and_ln512_reg_3882_pp0_iter1_reg;
        and_ln512_reg_3882_pp0_iter3_reg <= and_ln512_reg_3882_pp0_iter2_reg;
        and_ln512_reg_3882_pp0_iter4_reg <= and_ln512_reg_3882_pp0_iter3_reg;
        and_ln512_reg_3882_pp0_iter5_reg <= and_ln512_reg_3882_pp0_iter4_reg;
        and_ln512_reg_3882_pp0_iter6_reg <= and_ln512_reg_3882_pp0_iter5_reg;
        and_ln512_reg_3882_pp0_iter7_reg <= and_ln512_reg_3882_pp0_iter6_reg;
        and_ln512_reg_3882_pp0_iter8_reg <= and_ln512_reg_3882_pp0_iter7_reg;
        and_ln512_reg_3882_pp0_iter9_reg <= and_ln512_reg_3882_pp0_iter8_reg;
        icmp_ln444_reg_3797_pp0_iter10_reg <= icmp_ln444_reg_3797_pp0_iter9_reg;
        icmp_ln444_reg_3797_pp0_iter11_reg <= icmp_ln444_reg_3797_pp0_iter10_reg;
        icmp_ln444_reg_3797_pp0_iter2_reg <= icmp_ln444_reg_3797_pp0_iter1_reg;
        icmp_ln444_reg_3797_pp0_iter3_reg <= icmp_ln444_reg_3797_pp0_iter2_reg;
        icmp_ln444_reg_3797_pp0_iter4_reg <= icmp_ln444_reg_3797_pp0_iter3_reg;
        icmp_ln444_reg_3797_pp0_iter5_reg <= icmp_ln444_reg_3797_pp0_iter4_reg;
        icmp_ln444_reg_3797_pp0_iter6_reg <= icmp_ln444_reg_3797_pp0_iter5_reg;
        icmp_ln444_reg_3797_pp0_iter7_reg <= icmp_ln444_reg_3797_pp0_iter6_reg;
        icmp_ln444_reg_3797_pp0_iter8_reg <= icmp_ln444_reg_3797_pp0_iter7_reg;
        icmp_ln444_reg_3797_pp0_iter9_reg <= icmp_ln444_reg_3797_pp0_iter8_reg;
        src_kernel_win_0_va_261_reg_3892_pp0_iter2_reg <= src_kernel_win_0_va_261_reg_3892;
        src_kernel_win_0_va_261_reg_3892_pp0_iter3_reg <= src_kernel_win_0_va_261_reg_3892_pp0_iter2_reg;
        src_kernel_win_0_va_261_reg_3892_pp0_iter4_reg <= src_kernel_win_0_va_261_reg_3892_pp0_iter3_reg;
        src_kernel_win_0_va_261_reg_3892_pp0_iter5_reg <= src_kernel_win_0_va_261_reg_3892_pp0_iter4_reg;
        src_kernel_win_0_va_261_reg_3892_pp0_iter6_reg <= src_kernel_win_0_va_261_reg_3892_pp0_iter5_reg;
        src_kernel_win_0_va_261_reg_3892_pp0_iter7_reg <= src_kernel_win_0_va_261_reg_3892_pp0_iter6_reg;
        src_kernel_win_0_va_261_reg_3892_pp0_iter8_reg <= src_kernel_win_0_va_261_reg_3892_pp0_iter7_reg;
        src_kernel_win_0_va_261_reg_3892_pp0_iter9_reg <= src_kernel_win_0_va_261_reg_3892_pp0_iter8_reg;
        src_kernel_win_0_va_262_reg_3899_pp0_iter2_reg <= src_kernel_win_0_va_262_reg_3899;
        src_kernel_win_0_va_262_reg_3899_pp0_iter3_reg <= src_kernel_win_0_va_262_reg_3899_pp0_iter2_reg;
        src_kernel_win_0_va_262_reg_3899_pp0_iter4_reg <= src_kernel_win_0_va_262_reg_3899_pp0_iter3_reg;
        src_kernel_win_0_va_262_reg_3899_pp0_iter5_reg <= src_kernel_win_0_va_262_reg_3899_pp0_iter4_reg;
        src_kernel_win_0_va_262_reg_3899_pp0_iter6_reg <= src_kernel_win_0_va_262_reg_3899_pp0_iter5_reg;
        src_kernel_win_0_va_262_reg_3899_pp0_iter7_reg <= src_kernel_win_0_va_262_reg_3899_pp0_iter6_reg;
        src_kernel_win_0_va_262_reg_3899_pp0_iter8_reg <= src_kernel_win_0_va_262_reg_3899_pp0_iter7_reg;
        src_kernel_win_0_va_262_reg_3899_pp0_iter9_reg <= src_kernel_win_0_va_262_reg_3899_pp0_iter8_reg;
        src_kernel_win_0_va_263_reg_3906_pp0_iter2_reg <= src_kernel_win_0_va_263_reg_3906;
        src_kernel_win_0_va_263_reg_3906_pp0_iter3_reg <= src_kernel_win_0_va_263_reg_3906_pp0_iter2_reg;
        src_kernel_win_0_va_263_reg_3906_pp0_iter4_reg <= src_kernel_win_0_va_263_reg_3906_pp0_iter3_reg;
        src_kernel_win_0_va_263_reg_3906_pp0_iter5_reg <= src_kernel_win_0_va_263_reg_3906_pp0_iter4_reg;
        src_kernel_win_0_va_263_reg_3906_pp0_iter6_reg <= src_kernel_win_0_va_263_reg_3906_pp0_iter5_reg;
        src_kernel_win_0_va_263_reg_3906_pp0_iter7_reg <= src_kernel_win_0_va_263_reg_3906_pp0_iter6_reg;
        src_kernel_win_0_va_263_reg_3906_pp0_iter8_reg <= src_kernel_win_0_va_263_reg_3906_pp0_iter7_reg;
        src_kernel_win_0_va_263_reg_3906_pp0_iter9_reg <= src_kernel_win_0_va_263_reg_3906_pp0_iter8_reg;
        src_kernel_win_0_va_264_reg_3912_pp0_iter2_reg <= src_kernel_win_0_va_264_reg_3912;
        src_kernel_win_0_va_264_reg_3912_pp0_iter3_reg <= src_kernel_win_0_va_264_reg_3912_pp0_iter2_reg;
        src_kernel_win_0_va_264_reg_3912_pp0_iter4_reg <= src_kernel_win_0_va_264_reg_3912_pp0_iter3_reg;
        src_kernel_win_0_va_264_reg_3912_pp0_iter5_reg <= src_kernel_win_0_va_264_reg_3912_pp0_iter4_reg;
        src_kernel_win_0_va_264_reg_3912_pp0_iter6_reg <= src_kernel_win_0_va_264_reg_3912_pp0_iter5_reg;
        src_kernel_win_0_va_264_reg_3912_pp0_iter7_reg <= src_kernel_win_0_va_264_reg_3912_pp0_iter6_reg;
        src_kernel_win_0_va_264_reg_3912_pp0_iter8_reg <= src_kernel_win_0_va_264_reg_3912_pp0_iter7_reg;
        src_kernel_win_0_va_264_reg_3912_pp0_iter9_reg <= src_kernel_win_0_va_264_reg_3912_pp0_iter8_reg;
        src_kernel_win_0_va_265_reg_3918_pp0_iter10_reg <= src_kernel_win_0_va_265_reg_3918_pp0_iter9_reg;
        src_kernel_win_0_va_265_reg_3918_pp0_iter2_reg <= src_kernel_win_0_va_265_reg_3918;
        src_kernel_win_0_va_265_reg_3918_pp0_iter3_reg <= src_kernel_win_0_va_265_reg_3918_pp0_iter2_reg;
        src_kernel_win_0_va_265_reg_3918_pp0_iter4_reg <= src_kernel_win_0_va_265_reg_3918_pp0_iter3_reg;
        src_kernel_win_0_va_265_reg_3918_pp0_iter5_reg <= src_kernel_win_0_va_265_reg_3918_pp0_iter4_reg;
        src_kernel_win_0_va_265_reg_3918_pp0_iter6_reg <= src_kernel_win_0_va_265_reg_3918_pp0_iter5_reg;
        src_kernel_win_0_va_265_reg_3918_pp0_iter7_reg <= src_kernel_win_0_va_265_reg_3918_pp0_iter6_reg;
        src_kernel_win_0_va_265_reg_3918_pp0_iter8_reg <= src_kernel_win_0_va_265_reg_3918_pp0_iter7_reg;
        src_kernel_win_0_va_265_reg_3918_pp0_iter9_reg <= src_kernel_win_0_va_265_reg_3918_pp0_iter8_reg;
        src_kernel_win_0_va_266_reg_3924_pp0_iter10_reg <= src_kernel_win_0_va_266_reg_3924_pp0_iter9_reg;
        src_kernel_win_0_va_266_reg_3924_pp0_iter2_reg <= src_kernel_win_0_va_266_reg_3924;
        src_kernel_win_0_va_266_reg_3924_pp0_iter3_reg <= src_kernel_win_0_va_266_reg_3924_pp0_iter2_reg;
        src_kernel_win_0_va_266_reg_3924_pp0_iter4_reg <= src_kernel_win_0_va_266_reg_3924_pp0_iter3_reg;
        src_kernel_win_0_va_266_reg_3924_pp0_iter5_reg <= src_kernel_win_0_va_266_reg_3924_pp0_iter4_reg;
        src_kernel_win_0_va_266_reg_3924_pp0_iter6_reg <= src_kernel_win_0_va_266_reg_3924_pp0_iter5_reg;
        src_kernel_win_0_va_266_reg_3924_pp0_iter7_reg <= src_kernel_win_0_va_266_reg_3924_pp0_iter6_reg;
        src_kernel_win_0_va_266_reg_3924_pp0_iter8_reg <= src_kernel_win_0_va_266_reg_3924_pp0_iter7_reg;
        src_kernel_win_0_va_266_reg_3924_pp0_iter9_reg <= src_kernel_win_0_va_266_reg_3924_pp0_iter8_reg;
        src_kernel_win_0_va_267_reg_3930_pp0_iter10_reg <= src_kernel_win_0_va_267_reg_3930_pp0_iter9_reg;
        src_kernel_win_0_va_267_reg_3930_pp0_iter2_reg <= src_kernel_win_0_va_267_reg_3930;
        src_kernel_win_0_va_267_reg_3930_pp0_iter3_reg <= src_kernel_win_0_va_267_reg_3930_pp0_iter2_reg;
        src_kernel_win_0_va_267_reg_3930_pp0_iter4_reg <= src_kernel_win_0_va_267_reg_3930_pp0_iter3_reg;
        src_kernel_win_0_va_267_reg_3930_pp0_iter5_reg <= src_kernel_win_0_va_267_reg_3930_pp0_iter4_reg;
        src_kernel_win_0_va_267_reg_3930_pp0_iter6_reg <= src_kernel_win_0_va_267_reg_3930_pp0_iter5_reg;
        src_kernel_win_0_va_267_reg_3930_pp0_iter7_reg <= src_kernel_win_0_va_267_reg_3930_pp0_iter6_reg;
        src_kernel_win_0_va_267_reg_3930_pp0_iter8_reg <= src_kernel_win_0_va_267_reg_3930_pp0_iter7_reg;
        src_kernel_win_0_va_267_reg_3930_pp0_iter9_reg <= src_kernel_win_0_va_267_reg_3930_pp0_iter8_reg;
        src_kernel_win_0_va_319_reg_4028 <= src_kernel_win_0_va_319_fu_1797_p3;
        src_kernel_win_0_va_319_reg_4028_pp0_iter3_reg <= src_kernel_win_0_va_319_reg_4028;
        src_kernel_win_0_va_319_reg_4028_pp0_iter4_reg <= src_kernel_win_0_va_319_reg_4028_pp0_iter3_reg;
        src_kernel_win_0_va_319_reg_4028_pp0_iter5_reg <= src_kernel_win_0_va_319_reg_4028_pp0_iter4_reg;
        src_kernel_win_0_va_319_reg_4028_pp0_iter6_reg <= src_kernel_win_0_va_319_reg_4028_pp0_iter5_reg;
        src_kernel_win_0_va_319_reg_4028_pp0_iter7_reg <= src_kernel_win_0_va_319_reg_4028_pp0_iter6_reg;
        src_kernel_win_0_va_319_reg_4028_pp0_iter8_reg <= src_kernel_win_0_va_319_reg_4028_pp0_iter7_reg;
        src_kernel_win_0_va_319_reg_4028_pp0_iter9_reg <= src_kernel_win_0_va_319_reg_4028_pp0_iter8_reg;
        src_kernel_win_0_va_320_reg_4034 <= src_kernel_win_0_va_320_fu_1822_p3;
        src_kernel_win_0_va_320_reg_4034_pp0_iter3_reg <= src_kernel_win_0_va_320_reg_4034;
        src_kernel_win_0_va_320_reg_4034_pp0_iter4_reg <= src_kernel_win_0_va_320_reg_4034_pp0_iter3_reg;
        src_kernel_win_0_va_320_reg_4034_pp0_iter5_reg <= src_kernel_win_0_va_320_reg_4034_pp0_iter4_reg;
        src_kernel_win_0_va_320_reg_4034_pp0_iter6_reg <= src_kernel_win_0_va_320_reg_4034_pp0_iter5_reg;
        src_kernel_win_0_va_320_reg_4034_pp0_iter7_reg <= src_kernel_win_0_va_320_reg_4034_pp0_iter6_reg;
        src_kernel_win_0_va_321_reg_4041 <= src_kernel_win_0_va_321_fu_1847_p3;
        src_kernel_win_0_va_321_reg_4041_pp0_iter3_reg <= src_kernel_win_0_va_321_reg_4041;
        src_kernel_win_0_va_321_reg_4041_pp0_iter4_reg <= src_kernel_win_0_va_321_reg_4041_pp0_iter3_reg;
        src_kernel_win_0_va_321_reg_4041_pp0_iter5_reg <= src_kernel_win_0_va_321_reg_4041_pp0_iter4_reg;
        src_kernel_win_0_va_322_reg_4048 <= src_kernel_win_0_va_322_fu_1872_p3;
        src_kernel_win_0_va_322_reg_4048_pp0_iter3_reg <= src_kernel_win_0_va_322_reg_4048;
        src_kernel_win_0_va_322_reg_4048_pp0_iter4_reg <= src_kernel_win_0_va_322_reg_4048_pp0_iter3_reg;
        src_kernel_win_0_va_323_reg_4055 <= src_kernel_win_0_va_323_fu_1896_p3;
        src_kernel_win_0_va_326_reg_4023 <= src_kernel_win_0_va_326_fu_1640_p3;
        src_kernel_win_0_va_326_reg_4023_pp0_iter10_reg <= src_kernel_win_0_va_326_reg_4023_pp0_iter9_reg;
        src_kernel_win_0_va_326_reg_4023_pp0_iter11_reg <= src_kernel_win_0_va_326_reg_4023_pp0_iter10_reg;
        src_kernel_win_0_va_326_reg_4023_pp0_iter3_reg <= src_kernel_win_0_va_326_reg_4023;
        src_kernel_win_0_va_326_reg_4023_pp0_iter4_reg <= src_kernel_win_0_va_326_reg_4023_pp0_iter3_reg;
        src_kernel_win_0_va_326_reg_4023_pp0_iter5_reg <= src_kernel_win_0_va_326_reg_4023_pp0_iter4_reg;
        src_kernel_win_0_va_326_reg_4023_pp0_iter6_reg <= src_kernel_win_0_va_326_reg_4023_pp0_iter5_reg;
        src_kernel_win_0_va_326_reg_4023_pp0_iter7_reg <= src_kernel_win_0_va_326_reg_4023_pp0_iter6_reg;
        src_kernel_win_0_va_326_reg_4023_pp0_iter8_reg <= src_kernel_win_0_va_326_reg_4023_pp0_iter7_reg;
        src_kernel_win_0_va_326_reg_4023_pp0_iter9_reg <= src_kernel_win_0_va_326_reg_4023_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_reg_3797 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_buf_0_val_3_0_reg_3959 <= col_buf_0_val_3_0_fu_1243_p3;
        col_buf_0_val_4_0_reg_3970 <= col_buf_0_val_4_0_fu_1274_p3;
        col_buf_0_val_5_0_reg_3981 <= col_buf_0_val_5_0_fu_1305_p3;
        col_buf_0_val_6_0_reg_3991 <= col_buf_0_val_6_0_fu_1336_p3;
        col_buf_0_val_7_0_reg_4000 <= col_buf_0_val_7_0_fu_1367_p3;
        xor_ln493_1_reg_3941 <= xor_ln493_1_fu_1214_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_V_reg_3672 <= i_V_fu_651_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3882) & (icmp_ln444_reg_3797 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln162_10_reg_4018 <= icmp_ln162_10_fu_1513_p2;
        select_ln162_9_reg_4013 <= select_ln162_9_fu_1505_p3;
        src_kernel_win_0_va_373_reg_4008 <= src_kernel_win_0_va_251_fu_338;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3882_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln162_21_reg_4078 <= icmp_ln162_21_fu_2113_p2;
        select_ln162_20_reg_4073 <= select_ln162_20_fu_2105_p3;
        src_kernel_win_0_va_363_reg_4068 <= ap_sig_allocacmp_src_kernel_win_0_va_363;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3882_pp0_iter4_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln162_32_reg_4099 <= icmp_ln162_32_fu_2366_p2;
        select_ln162_31_reg_4094 <= select_ln162_31_fu_2358_p3;
        src_kernel_win_0_va_352_reg_4089 <= ap_sig_allocacmp_src_kernel_win_0_va_352;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3882_pp0_iter6_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln162_43_reg_4120 <= icmp_ln162_43_fu_2647_p2;
        select_ln162_42_reg_4115 <= select_ln162_42_fu_2639_p3;
        src_kernel_win_0_va_342_reg_4110 <= ap_sig_allocacmp_src_kernel_win_0_va_342;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3882_pp0_iter8_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln162_54_reg_4136 <= icmp_ln162_54_fu_2881_p2;
        select_ln162_53_reg_4131 <= select_ln162_53_fu_2873_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_reg_3797 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_10_loa_reg_3949 <= k_buf_0_val_10_q0;
        k_buf_0_val_11_loa_reg_3954 <= k_buf_0_val_11_q0;
        k_buf_0_val_9_load_reg_3936 <= k_buf_0_val_9_q0;
        src_kernel_win_0_va_198_fu_126 <= src_kernel_win_0_va_199_fu_130;
        src_kernel_win_0_va_199_fu_130 <= src_kernel_win_0_va_200_fu_134;
        src_kernel_win_0_va_200_fu_134 <= src_kernel_win_0_va_201_fu_138;
        src_kernel_win_0_va_201_fu_138 <= src_kernel_win_0_va_202_fu_142;
        src_kernel_win_0_va_202_fu_142 <= ap_sig_allocacmp_src_kernel_win_0_va_267;
        src_kernel_win_0_va_251_fu_338 <= src_kernel_win_0_va_324_fu_1420_p3;
        src_kernel_win_0_va_252_fu_342 <= src_kernel_win_0_va_251_fu_338;
        src_kernel_win_0_va_253_fu_346 <= src_kernel_win_0_va_252_fu_342;
        src_kernel_win_0_va_254_fu_350 <= src_kernel_win_0_va_253_fu_346;
        src_kernel_win_0_va_255_fu_354 <= src_kernel_win_0_va_254_fu_350;
        src_kernel_win_0_va_256_fu_358 <= src_kernel_win_0_va_255_fu_354;
        src_kernel_win_0_va_257_fu_362 <= src_kernel_win_0_va_256_fu_358;
        src_kernel_win_0_va_260_fu_374 <= ap_sig_allocacmp_src_kernel_win_0_va_317;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_3677 == 1'd1) & (icmp_ln899_reg_3686 == 1'd1) & (1'd1 == and_ln118_reg_3806) & (icmp_ln444_reg_3797 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        right_border_buf_0_18_fu_382 <= col_buf_0_val_7_0_fu_1367_p3;
        right_border_buf_0_19_fu_386 <= col_buf_0_val_6_0_fu_1336_p3;
        right_border_buf_0_20_fu_390 <= col_buf_0_val_5_0_fu_1305_p3;
        right_border_buf_0_21_fu_394 <= col_buf_0_val_4_0_fu_1274_p3;
        right_border_buf_0_22_fu_398 <= col_buf_0_val_3_0_fu_1243_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_3677 == 1'd1) & (icmp_ln899_reg_3686 == 1'd1) & (1'd1 == and_ln118_reg_3806_pp0_iter1_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        right_border_buf_0_23_fu_402 <= col_buf_0_val_2_0_fu_1698_p3;
        right_border_buf_0_24_fu_406 <= col_buf_0_val_1_0_fu_1669_p3;
        right_border_buf_0_25_fu_410 <= src_kernel_win_0_va_326_fu_1640_p3;
        right_border_buf_0_s_fu_378 <= col_buf_0_val_8_0_fu_1727_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3882_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln162_15_reg_4062 <= select_ln162_15_fu_2009_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3882_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln162_26_reg_4083 <= select_ln162_26_fu_2261_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3882_pp0_iter5_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln162_37_reg_4104 <= select_ln162_37_fu_2494_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3882_pp0_iter7_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln162_48_reg_4125 <= select_ln162_48_fu_2730_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_fu_1077_p2) & (icmp_ln444_fu_965_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln162_4_reg_3886 <= select_ln162_4_fu_1150_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3882_pp0_iter9_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln162_59_reg_4141 <= select_ln162_59_fu_2965_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3882_pp0_iter10_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln162_63_reg_4147 <= select_ln162_63_fu_3055_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_reg_3797_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_196_fu_118 <= src_kernel_win_0_va_319_fu_1797_p3;
        src_kernel_win_0_va_209_fu_170 <= src_kernel_win_0_va_318_fu_1772_p3;
        src_kernel_win_0_va_259_fu_370 <= src_kernel_win_0_va_325_fu_1921_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_reg_3797_pp0_iter9_reg == 1'd0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_197_fu_122 <= src_kernel_win_0_va_262_reg_3899_pp0_iter9_reg;
        src_kernel_win_0_va_210_fu_174 <= src_kernel_win_0_va_fu_114;
        src_kernel_win_0_va_211_fu_178 <= src_kernel_win_0_va_210_fu_174;
        src_kernel_win_0_va_212_fu_182 <= src_kernel_win_0_va_211_fu_178;
        src_kernel_win_0_va_213_fu_186 <= src_kernel_win_0_va_212_fu_182;
        src_kernel_win_0_va_fu_114 <= src_kernel_win_0_va_261_reg_3892_pp0_iter9_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_reg_3797_pp0_iter11_reg == 1'd0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_203_fu_146 <= src_kernel_win_0_va_326_reg_4023_pp0_iter11_reg;
        src_kernel_win_0_va_204_fu_150 <= src_kernel_win_0_va_203_fu_146;
        src_kernel_win_0_va_205_fu_154 <= src_kernel_win_0_va_204_fu_150;
        src_kernel_win_0_va_206_fu_158 <= src_kernel_win_0_va_205_fu_154;
        src_kernel_win_0_va_207_fu_162 <= src_kernel_win_0_va_206_fu_158;
        src_kernel_win_0_va_208_fu_166 <= src_kernel_win_0_va_207_fu_162;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_reg_3797_pp0_iter8_reg == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_214_fu_190 <= ap_sig_allocacmp_src_kernel_win_0_va_281;
        src_kernel_win_0_va_215_fu_194 <= src_kernel_win_0_va_214_fu_190;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_reg_3797_pp0_iter7_reg == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_216_fu_198 <= src_kernel_win_0_va_320_reg_4034_pp0_iter7_reg;
        src_kernel_win_0_va_217_fu_202 <= src_kernel_win_0_va_216_fu_198;
        src_kernel_win_0_va_218_fu_206 <= src_kernel_win_0_va_217_fu_202;
        src_kernel_win_0_va_219_fu_210 <= src_kernel_win_0_va_218_fu_206;
        src_kernel_win_0_va_220_fu_214 <= src_kernel_win_0_va_219_fu_210;
        src_kernel_win_0_va_221_fu_218 <= src_kernel_win_0_va_220_fu_214;
        src_kernel_win_0_va_222_fu_222 <= src_kernel_win_0_va_221_fu_218;
        src_kernel_win_0_va_223_fu_226 <= src_kernel_win_0_va_222_fu_222;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_reg_3797_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_224_fu_230 <= src_kernel_win_0_va_321_reg_4041_pp0_iter5_reg;
        src_kernel_win_0_va_225_fu_234 <= src_kernel_win_0_va_224_fu_230;
        src_kernel_win_0_va_226_fu_238 <= src_kernel_win_0_va_225_fu_234;
        src_kernel_win_0_va_227_fu_242 <= src_kernel_win_0_va_226_fu_238;
        src_kernel_win_0_va_228_fu_246 <= src_kernel_win_0_va_227_fu_242;
        src_kernel_win_0_va_229_fu_250 <= src_kernel_win_0_va_228_fu_246;
        src_kernel_win_0_va_230_fu_254 <= src_kernel_win_0_va_229_fu_250;
        src_kernel_win_0_va_231_fu_258 <= src_kernel_win_0_va_230_fu_254;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_fu_965_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_232_fu_262 <= src_kernel_win_0_va_241_fu_298;
        src_kernel_win_0_va_241_fu_298 <= src_kernel_win_0_va_250_fu_334;
        src_kernel_win_0_va_250_fu_334 <= src_kernel_win_0_va_258_fu_366;
        src_kernel_win_0_va_258_fu_366 <= ap_sig_allocacmp_src_kernel_win_0_va_271;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_reg_3797_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_233_fu_266 <= src_kernel_win_0_va_322_reg_4048_pp0_iter4_reg;
        src_kernel_win_0_va_234_fu_270 <= src_kernel_win_0_va_233_fu_266;
        src_kernel_win_0_va_235_fu_274 <= src_kernel_win_0_va_234_fu_270;
        src_kernel_win_0_va_236_fu_278 <= src_kernel_win_0_va_235_fu_274;
        src_kernel_win_0_va_237_fu_282 <= src_kernel_win_0_va_236_fu_278;
        src_kernel_win_0_va_238_fu_286 <= src_kernel_win_0_va_237_fu_282;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_reg_3797_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_239_fu_290 <= ap_sig_allocacmp_src_kernel_win_0_va_302;
        src_kernel_win_0_va_240_fu_294 <= src_kernel_win_0_va_239_fu_290;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_reg_3797_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_242_fu_302 <= src_kernel_win_0_va_323_reg_4055;
        src_kernel_win_0_va_243_fu_306 <= src_kernel_win_0_va_242_fu_302;
        src_kernel_win_0_va_244_fu_310 <= src_kernel_win_0_va_243_fu_306;
        src_kernel_win_0_va_245_fu_314 <= src_kernel_win_0_va_244_fu_310;
        src_kernel_win_0_va_246_fu_318 <= src_kernel_win_0_va_245_fu_314;
        src_kernel_win_0_va_247_fu_322 <= src_kernel_win_0_va_246_fu_318;
        src_kernel_win_0_va_248_fu_326 <= src_kernel_win_0_va_247_fu_322;
        src_kernel_win_0_va_249_fu_330 <= src_kernel_win_0_va_248_fu_326;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln118_reg_3806) & (icmp_ln899_reg_3686 == 1'd0) & (icmp_ln444_reg_3797 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln887_reg_3677 == 1'd1) & (icmp_ln899_reg_3686 == 1'd1) & (1'd1 == and_ln118_reg_3806) & (icmp_ln444_reg_3797 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        I_enh1_data_stream_0_V_blk_n = I_enh1_data_stream_0_V_empty_n;
    end else begin
        I_enh1_data_stream_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op284_read_state4 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op261_read_state4 == 1'b1)))) begin
        I_enh1_data_stream_0_V_read = 1'b1;
    end else begin
        I_enh1_data_stream_0_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_condition_pp0_exit_iter1_state4 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter1_state4 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln443_fu_645_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3797_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_261 = src_kernel_win_0_va_319_fu_1797_p3;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_261 = src_kernel_win_0_va_196_fu_118;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3797_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_267 = src_kernel_win_0_va_318_fu_1772_p3;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_267 = src_kernel_win_0_va_209_fu_170;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3797 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_271 = ap_sig_allocacmp_src_kernel_win_0_va_317;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_271 = src_kernel_win_0_va_260_fu_374;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3797_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_281 = src_kernel_win_0_va_212_fu_182;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_281 = src_kernel_win_0_va_213_fu_186;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3797_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_302 = src_kernel_win_0_va_237_fu_282;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_302 = src_kernel_win_0_va_238_fu_286;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3797_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_317 = src_kernel_win_0_va_325_fu_1921_p3;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_317 = src_kernel_win_0_va_259_fu_370;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3797_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_327 = src_kernel_win_0_va_261_reg_3892_pp0_iter9_reg;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_327 = src_kernel_win_0_va_fu_114;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3797_pp0_iter11_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_333 = src_kernel_win_0_va_207_fu_162;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_333 = src_kernel_win_0_va_208_fu_166;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3797_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_334 = src_kernel_win_0_va_fu_114;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_334 = src_kernel_win_0_va_210_fu_174;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3797_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_335 = src_kernel_win_0_va_210_fu_174;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_335 = src_kernel_win_0_va_211_fu_178;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3797_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_336 = src_kernel_win_0_va_211_fu_178;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_336 = src_kernel_win_0_va_212_fu_182;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3797_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_337 = src_kernel_win_0_va_212_fu_182;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_337 = src_kernel_win_0_va_213_fu_186;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3797_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_338 = ap_sig_allocacmp_src_kernel_win_0_va_281;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_338 = src_kernel_win_0_va_214_fu_190;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3797_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_339 = src_kernel_win_0_va_214_fu_190;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_339 = src_kernel_win_0_va_215_fu_194;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3797_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_342 = src_kernel_win_0_va_217_fu_202;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_342 = src_kernel_win_0_va_218_fu_206;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3797_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_343 = src_kernel_win_0_va_218_fu_206;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_343 = src_kernel_win_0_va_219_fu_210;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3797_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_344 = src_kernel_win_0_va_219_fu_210;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_344 = src_kernel_win_0_va_220_fu_214;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3797_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_345 = src_kernel_win_0_va_220_fu_214;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_345 = src_kernel_win_0_va_221_fu_218;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3797_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_346 = src_kernel_win_0_va_221_fu_218;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_346 = src_kernel_win_0_va_222_fu_222;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3797_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_347 = src_kernel_win_0_va_222_fu_222;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_347 = src_kernel_win_0_va_223_fu_226;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3797_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_352 = src_kernel_win_0_va_227_fu_242;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_352 = src_kernel_win_0_va_228_fu_246;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3797_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_353 = src_kernel_win_0_va_228_fu_246;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_353 = src_kernel_win_0_va_229_fu_250;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3797_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_354 = src_kernel_win_0_va_229_fu_250;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_354 = src_kernel_win_0_va_230_fu_254;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3797_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_355 = src_kernel_win_0_va_230_fu_254;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_355 = src_kernel_win_0_va_231_fu_258;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3797_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_358 = src_kernel_win_0_va_233_fu_266;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_358 = src_kernel_win_0_va_234_fu_270;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3797_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_359 = src_kernel_win_0_va_234_fu_270;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_359 = src_kernel_win_0_va_235_fu_274;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3797_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_360 = src_kernel_win_0_va_235_fu_274;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_360 = src_kernel_win_0_va_236_fu_278;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3797_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_361 = src_kernel_win_0_va_236_fu_278;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_361 = src_kernel_win_0_va_237_fu_282;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3797_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_362 = src_kernel_win_0_va_237_fu_282;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_362 = src_kernel_win_0_va_238_fu_286;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3797_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_363 = ap_sig_allocacmp_src_kernel_win_0_va_302;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_363 = src_kernel_win_0_va_239_fu_290;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3797_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_364 = src_kernel_win_0_va_239_fu_290;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_364 = src_kernel_win_0_va_240_fu_294;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3797_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_368 = src_kernel_win_0_va_244_fu_310;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_368 = src_kernel_win_0_va_245_fu_314;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3797_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_369 = src_kernel_win_0_va_245_fu_314;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_369 = src_kernel_win_0_va_246_fu_318;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3797_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_370 = src_kernel_win_0_va_246_fu_318;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_370 = src_kernel_win_0_va_247_fu_322;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3797_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_371 = src_kernel_win_0_va_247_fu_322;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_371 = src_kernel_win_0_va_248_fu_326;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3797_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_372 = src_kernel_win_0_va_248_fu_326;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_372 = src_kernel_win_0_va_249_fu_330;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3797 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_379 = src_kernel_win_0_va_256_fu_358;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_379 = src_kernel_win_0_va_257_fu_362;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln512_reg_3882_pp0_iter11_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        img_1_data_stream_0_V_blk_n = img_1_data_stream_0_V_full_n;
    end else begin
        img_1_data_stream_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln512_reg_3882_pp0_iter11_reg) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        img_1_data_stream_0_V_write = 1'b1;
    end else begin
        img_1_data_stream_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln443_fu_645_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_10_ce0 = 1'b1;
    end else begin
        k_buf_0_val_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln879_5_reg_3703 == 1'd1) & (1'd1 == and_ln118_reg_3806) & (icmp_ln899_reg_3686 == 1'd0) & (icmp_ln444_reg_3797 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_reg_3677 == 1'd1) & (icmp_ln899_reg_3686 == 1'd1) & (1'd1 == and_ln118_reg_3806) & (icmp_ln444_reg_3797 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_10_ce1 = 1'b1;
    end else begin
        k_buf_0_val_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2403)) begin
        if (((icmp_ln887_reg_3677 == 1'd1) & (icmp_ln899_reg_3686 == 1'd1))) begin
            k_buf_0_val_10_d1 = k_buf_0_val_9_q0;
        end else if (((icmp_ln879_5_reg_3703 == 1'd1) & (icmp_ln899_reg_3686 == 1'd0))) begin
            k_buf_0_val_10_d1 = I_enh1_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_10_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_10_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln879_5_reg_3703 == 1'd1) & (1'd1 == and_ln118_reg_3806) & (icmp_ln899_reg_3686 == 1'd0) & (icmp_ln444_reg_3797 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_reg_3677 == 1'd1) & (icmp_ln899_reg_3686 == 1'd1) & (1'd1 == and_ln118_reg_3806) & (icmp_ln444_reg_3797 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_10_we1 = 1'b1;
    end else begin
        k_buf_0_val_10_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_11_ce0 = 1'b1;
    end else begin
        k_buf_0_val_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln879_3_reg_3699 == 1'd1) & (1'd1 == and_ln118_reg_3806) & (icmp_ln899_reg_3686 == 1'd0) & (icmp_ln444_reg_3797 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_reg_3677 == 1'd1) & (icmp_ln899_reg_3686 == 1'd1) & (1'd1 == and_ln118_reg_3806) & (icmp_ln444_reg_3797 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_11_ce1 = 1'b1;
    end else begin
        k_buf_0_val_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2403)) begin
        if (((icmp_ln887_reg_3677 == 1'd1) & (icmp_ln899_reg_3686 == 1'd1))) begin
            k_buf_0_val_11_d1 = k_buf_0_val_10_q0;
        end else if (((icmp_ln879_3_reg_3699 == 1'd1) & (icmp_ln899_reg_3686 == 1'd0))) begin
            k_buf_0_val_11_d1 = I_enh1_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_11_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_11_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln879_3_reg_3699 == 1'd1) & (1'd1 == and_ln118_reg_3806) & (icmp_ln899_reg_3686 == 1'd0) & (icmp_ln444_reg_3797 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_reg_3677 == 1'd1) & (icmp_ln899_reg_3686 == 1'd1) & (1'd1 == and_ln118_reg_3806) & (icmp_ln444_reg_3797 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_11_we1 = 1'b1;
    end else begin
        k_buf_0_val_11_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_12_ce0 = 1'b1;
    end else begin
        k_buf_0_val_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln879_1_reg_3695 == 1'd1) & (1'd1 == and_ln118_reg_3806) & (icmp_ln899_reg_3686 == 1'd0) & (icmp_ln444_reg_3797 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_reg_3677 == 1'd1) & (icmp_ln899_reg_3686 == 1'd1) & (1'd1 == and_ln118_reg_3806) & (icmp_ln444_reg_3797 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_12_ce1 = 1'b1;
    end else begin
        k_buf_0_val_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2403)) begin
        if (((icmp_ln887_reg_3677 == 1'd1) & (icmp_ln899_reg_3686 == 1'd1))) begin
            k_buf_0_val_12_d1 = k_buf_0_val_11_q0;
        end else if (((icmp_ln879_1_reg_3695 == 1'd1) & (icmp_ln899_reg_3686 == 1'd0))) begin
            k_buf_0_val_12_d1 = I_enh1_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_12_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_12_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln879_1_reg_3695 == 1'd1) & (1'd1 == and_ln118_reg_3806) & (icmp_ln899_reg_3686 == 1'd0) & (icmp_ln444_reg_3797 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_reg_3677 == 1'd1) & (icmp_ln899_reg_3686 == 1'd1) & (1'd1 == and_ln118_reg_3806) & (icmp_ln444_reg_3797 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_12_we1 = 1'b1;
    end else begin
        k_buf_0_val_12_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_13_ce0 = 1'b1;
    end else begin
        k_buf_0_val_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln879_reg_3691 == 1'd1) & (1'd1 == and_ln118_reg_3806) & (icmp_ln899_reg_3686 == 1'd0) & (icmp_ln444_reg_3797 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_reg_3677 == 1'd1) & (icmp_ln899_reg_3686 == 1'd1) & (1'd1 == and_ln118_reg_3806) & (icmp_ln444_reg_3797 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_13_ce1 = 1'b1;
    end else begin
        k_buf_0_val_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2403)) begin
        if (((icmp_ln887_reg_3677 == 1'd1) & (icmp_ln899_reg_3686 == 1'd1))) begin
            k_buf_0_val_13_d1 = k_buf_0_val_12_q0;
        end else if (((icmp_ln879_reg_3691 == 1'd1) & (icmp_ln899_reg_3686 == 1'd0))) begin
            k_buf_0_val_13_d1 = I_enh1_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_13_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_13_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln879_reg_3691 == 1'd1) & (1'd1 == and_ln118_reg_3806) & (icmp_ln899_reg_3686 == 1'd0) & (icmp_ln444_reg_3797 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_reg_3677 == 1'd1) & (icmp_ln899_reg_3686 == 1'd1) & (1'd1 == and_ln118_reg_3806) & (icmp_ln444_reg_3797 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_13_we1 = 1'b1;
    end else begin
        k_buf_0_val_13_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_14_ce0 = 1'b1;
    end else begin
        k_buf_0_val_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln879_reg_3691 == 1'd1) & (1'd1 == and_ln118_reg_3806) & (icmp_ln899_reg_3686 == 1'd0) & (icmp_ln444_reg_3797 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_reg_3677 == 1'd1) & (icmp_ln899_reg_3686 == 1'd1) & (1'd1 == and_ln118_reg_3806) & (icmp_ln444_reg_3797 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_14_ce1 = 1'b1;
    end else begin
        k_buf_0_val_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2403)) begin
        if (((icmp_ln887_reg_3677 == 1'd1) & (icmp_ln899_reg_3686 == 1'd1))) begin
            k_buf_0_val_14_d1 = k_buf_0_val_13_q0;
        end else if (((icmp_ln879_reg_3691 == 1'd1) & (icmp_ln899_reg_3686 == 1'd0))) begin
            k_buf_0_val_14_d1 = I_enh1_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_14_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_14_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln879_reg_3691 == 1'd1) & (1'd1 == and_ln118_reg_3806) & (icmp_ln899_reg_3686 == 1'd0) & (icmp_ln444_reg_3797 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_reg_3677 == 1'd1) & (icmp_ln899_reg_3686 == 1'd1) & (1'd1 == and_ln118_reg_3806) & (icmp_ln444_reg_3797 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_14_we1 = 1'b1;
    end else begin
        k_buf_0_val_14_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_15_ce0 = 1'b1;
    end else begin
        k_buf_0_val_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln879_reg_3691 == 1'd1) & (1'd1 == and_ln118_reg_3806) & (icmp_ln899_reg_3686 == 1'd0) & (icmp_ln444_reg_3797 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_reg_3677 == 1'd1) & (icmp_ln899_reg_3686 == 1'd1) & (1'd1 == and_ln118_reg_3806) & (icmp_ln444_reg_3797 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_15_ce1 = 1'b1;
    end else begin
        k_buf_0_val_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2403)) begin
        if (((icmp_ln887_reg_3677 == 1'd1) & (icmp_ln899_reg_3686 == 1'd1))) begin
            k_buf_0_val_15_d1 = k_buf_0_val_14_q0;
        end else if (((icmp_ln879_reg_3691 == 1'd1) & (icmp_ln899_reg_3686 == 1'd0))) begin
            k_buf_0_val_15_d1 = I_enh1_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_15_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_15_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln879_reg_3691 == 1'd1) & (1'd1 == and_ln118_reg_3806) & (icmp_ln899_reg_3686 == 1'd0) & (icmp_ln444_reg_3797 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_reg_3677 == 1'd1) & (icmp_ln899_reg_3686 == 1'd1) & (1'd1 == and_ln118_reg_3806) & (icmp_ln444_reg_3797 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_15_we1 = 1'b1;
    end else begin
        k_buf_0_val_15_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_16_ce0 = 1'b1;
    end else begin
        k_buf_0_val_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln879_reg_3691 == 1'd1) & (1'd1 == and_ln118_reg_3806) & (icmp_ln899_reg_3686 == 1'd0) & (icmp_ln444_reg_3797 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_reg_3677 == 1'd1) & (icmp_ln899_reg_3686 == 1'd1) & (1'd1 == and_ln118_reg_3806) & (icmp_ln444_reg_3797 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_16_ce1 = 1'b1;
    end else begin
        k_buf_0_val_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2403)) begin
        if (((icmp_ln887_reg_3677 == 1'd1) & (icmp_ln899_reg_3686 == 1'd1))) begin
            k_buf_0_val_16_d1 = k_buf_0_val_15_q0;
        end else if (((icmp_ln879_reg_3691 == 1'd1) & (icmp_ln899_reg_3686 == 1'd0))) begin
            k_buf_0_val_16_d1 = I_enh1_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_16_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_16_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln879_reg_3691 == 1'd1) & (1'd1 == and_ln118_reg_3806) & (icmp_ln899_reg_3686 == 1'd0) & (icmp_ln444_reg_3797 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_reg_3677 == 1'd1) & (icmp_ln899_reg_3686 == 1'd1) & (1'd1 == and_ln118_reg_3806) & (icmp_ln444_reg_3797 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_16_we1 = 1'b1;
    end else begin
        k_buf_0_val_16_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln879_reg_3691 == 1'd1) & (1'd1 == and_ln118_reg_3806) & (icmp_ln899_reg_3686 == 1'd0) & (icmp_ln444_reg_3797 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((or_ln457_reg_3815 == 1'd1) & (icmp_ln444_reg_3797 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_17_ce0 = 1'b1;
    end else begin
        k_buf_0_val_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_17_ce1 = 1'b1;
    end else begin
        k_buf_0_val_17_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln879_reg_3691 == 1'd1) & (1'd1 == and_ln118_reg_3806) & (icmp_ln899_reg_3686 == 1'd0) & (icmp_ln444_reg_3797 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_17_we0 = 1'b1;
    end else begin
        k_buf_0_val_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln887_reg_3677 == 1'd1) & (icmp_ln899_reg_3686 == 1'd1) & (1'd1 == and_ln118_reg_3806) & (icmp_ln444_reg_3797 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_17_we1 = 1'b1;
    end else begin
        k_buf_0_val_17_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_9_ce0 = 1'b1;
    end else begin
        k_buf_0_val_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln879_7_reg_3707 == 1'd1) & (1'd1 == and_ln118_reg_3806) & (icmp_ln899_reg_3686 == 1'd0) & (icmp_ln444_reg_3797 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_reg_3677 == 1'd1) & (icmp_ln899_reg_3686 == 1'd1) & (1'd1 == and_ln118_reg_3806) & (icmp_ln444_reg_3797 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_9_ce1 = 1'b1;
    end else begin
        k_buf_0_val_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln879_7_reg_3707 == 1'd1) & (1'd1 == and_ln118_reg_3806) & (icmp_ln899_reg_3686 == 1'd0) & (icmp_ln444_reg_3797 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_reg_3677 == 1'd1) & (icmp_ln899_reg_3686 == 1'd1) & (1'd1 == and_ln118_reg_3806) & (icmp_ln444_reg_3797 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_9_we1 = 1'b1;
    end else begin
        k_buf_0_val_9_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln443_fu_645_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter2 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b0)) & ~((ap_enable_reg_pp0_iter11 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter12 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter11 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ImagLoc_x_fu_993_p2 = ($signed(10'd1020) + $signed(zext_ln444_fu_961_p1));

assign add_ln451_1_fu_999_p2 = ($signed(9'd508) + $signed(t_V_4_reg_634));

assign add_ln506_1_fu_741_p2 = ($signed(9'd509) + $signed(t_V_reg_623));

assign add_ln506_2_fu_767_p2 = ($signed(9'd508) + $signed(t_V_reg_623));

assign add_ln506_fu_715_p2 = ($signed(9'd510) + $signed(t_V_reg_623));

assign and_ln118_fu_1025_p2 = (xor_ln118_fu_1013_p2 & icmp_ln118_1_fu_1019_p2);

assign and_ln507_10_fu_943_p2 = (icmp_ln899_1_fu_705_p2 & icmp_ln507_10_fu_937_p2);

assign and_ln507_1_fu_835_p2 = (icmp_ln899_1_fu_705_p2 & icmp_ln507_1_fu_829_p2);

assign and_ln507_2_fu_847_p2 = (icmp_ln899_1_fu_705_p2 & icmp_ln507_2_fu_841_p2);

assign and_ln507_3_fu_859_p2 = (icmp_ln899_1_fu_705_p2 & icmp_ln507_3_fu_853_p2);

assign and_ln507_4_fu_871_p2 = (icmp_ln899_1_fu_705_p2 & icmp_ln507_4_fu_865_p2);

assign and_ln507_5_fu_883_p2 = (icmp_ln899_1_fu_705_p2 & icmp_ln507_5_fu_877_p2);

assign and_ln507_6_fu_895_p2 = (icmp_ln899_1_fu_705_p2 & icmp_ln507_6_fu_889_p2);

assign and_ln507_7_fu_907_p2 = (icmp_ln899_1_fu_705_p2 & icmp_ln507_7_fu_901_p2);

assign and_ln507_8_fu_919_p2 = (icmp_ln899_1_fu_705_p2 & icmp_ln507_8_fu_913_p2);

assign and_ln507_9_fu_931_p2 = (icmp_ln899_1_fu_705_p2 & icmp_ln507_9_fu_925_p2);

assign and_ln507_fu_823_p2 = (icmp_ln899_1_fu_705_p2 & icmp_ln507_fu_817_p2);

assign and_ln512_fu_1077_p2 = (icmp_ln899_reg_3686 & icmp_ln891_fu_987_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((1'd1 == and_ln512_reg_3882_pp0_iter11_reg) & (img_1_data_stream_0_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b0 == I_enh1_data_stream_0_V_empty_n) & (ap_predicate_op284_read_state4 == 1'b1)) | ((1'b0 == I_enh1_data_stream_0_V_empty_n) & (ap_predicate_op261_read_state4 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((1'd1 == and_ln512_reg_3882_pp0_iter11_reg) & (img_1_data_stream_0_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b0 == I_enh1_data_stream_0_V_empty_n) & (ap_predicate_op284_read_state4 == 1'b1)) | ((1'b0 == I_enh1_data_stream_0_V_empty_n) & (ap_predicate_op261_read_state4 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((1'd1 == and_ln512_reg_3882_pp0_iter11_reg) & (img_1_data_stream_0_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b0 == I_enh1_data_stream_0_V_empty_n) & (ap_predicate_op284_read_state4 == 1'b1)) | ((1'b0 == I_enh1_data_stream_0_V_empty_n) & (ap_predicate_op261_read_state4 == 1'b1)))));
end

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state10_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state15_pp0_stage0_iter12 = ((1'd1 == and_ln512_reg_3882_pp0_iter11_reg) & (img_1_data_stream_0_V_full_n == 1'b0));
end

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1 = (((1'b0 == I_enh1_data_stream_0_V_empty_n) & (ap_predicate_op284_read_state4 == 1'b1)) | ((1'b0 == I_enh1_data_stream_0_V_empty_n) & (ap_predicate_op261_read_state4 == 1'b1)));
end

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_2403 = ((1'd1 == and_ln118_reg_3806) & (icmp_ln444_reg_3797 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_operation_184 = (icmp_ln444_fu_965_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_186 = (icmp_ln444_fu_965_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_188 = (icmp_ln444_fu_965_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_190 = (icmp_ln444_fu_965_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_192 = (icmp_ln444_fu_965_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_194 = (icmp_ln444_fu_965_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_196 = (icmp_ln444_fu_965_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_198 = (icmp_ln444_fu_965_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_241 = (icmp_ln444_reg_3797 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_243 = (icmp_ln444_reg_3797 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_244 = (icmp_ln444_reg_3797 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_245 = (icmp_ln444_reg_3797 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_248 = (icmp_ln444_reg_3797 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_251 = (icmp_ln444_reg_3797 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_254 = (icmp_ln444_reg_3797 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_257 = (icmp_ln444_reg_3797 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_260 = (ap_predicate_op260_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_262 = (ap_predicate_op262_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_263 = (ap_predicate_op263_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_264 = (ap_predicate_op264_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_265 = (ap_predicate_op265_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_266 = (ap_predicate_op266_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_268 = (ap_predicate_op268_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_270 = (ap_predicate_op270_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_272 = (ap_predicate_op272_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_274 = (ap_predicate_op274_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_276 = (ap_predicate_op276_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_277 = (ap_predicate_op277_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_278 = (ap_predicate_op278_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_279 = (ap_predicate_op279_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_280 = (ap_predicate_op280_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_281 = (ap_predicate_op281_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_282 = (ap_predicate_op282_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_283 = (ap_predicate_op283_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_285 = (ap_predicate_op285_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_346 = (or_ln457_reg_3815_pp0_iter1_reg == 1'd1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_enable_state3_pp0_iter0_stage0 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_enable_state4_pp0_iter1_stage0 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state5_pp0_iter2_stage0 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_predicate_op260_load_state4 = ((or_ln457_reg_3815 == 1'd1) & (icmp_ln444_reg_3797 == 1'd0));
end

always @ (*) begin
    ap_predicate_op261_read_state4 = ((1'd1 == and_ln118_reg_3806) & (icmp_ln899_reg_3686 == 1'd0) & (icmp_ln444_reg_3797 == 1'd0));
end

always @ (*) begin
    ap_predicate_op262_store_state4 = ((icmp_ln879_reg_3691 == 1'd1) & (1'd1 == and_ln118_reg_3806) & (icmp_ln899_reg_3686 == 1'd0) & (icmp_ln444_reg_3797 == 1'd0));
end

always @ (*) begin
    ap_predicate_op263_store_state4 = ((icmp_ln879_reg_3691 == 1'd1) & (1'd1 == and_ln118_reg_3806) & (icmp_ln899_reg_3686 == 1'd0) & (icmp_ln444_reg_3797 == 1'd0));
end

always @ (*) begin
    ap_predicate_op264_store_state4 = ((icmp_ln879_reg_3691 == 1'd1) & (1'd1 == and_ln118_reg_3806) & (icmp_ln899_reg_3686 == 1'd0) & (icmp_ln444_reg_3797 == 1'd0));
end

always @ (*) begin
    ap_predicate_op265_store_state4 = ((icmp_ln879_reg_3691 == 1'd1) & (1'd1 == and_ln118_reg_3806) & (icmp_ln899_reg_3686 == 1'd0) & (icmp_ln444_reg_3797 == 1'd0));
end

always @ (*) begin
    ap_predicate_op266_store_state4 = ((icmp_ln879_reg_3691 == 1'd1) & (1'd1 == and_ln118_reg_3806) & (icmp_ln899_reg_3686 == 1'd0) & (icmp_ln444_reg_3797 == 1'd0));
end

always @ (*) begin
    ap_predicate_op268_store_state4 = ((icmp_ln879_1_reg_3695 == 1'd1) & (1'd1 == and_ln118_reg_3806) & (icmp_ln899_reg_3686 == 1'd0) & (icmp_ln444_reg_3797 == 1'd0));
end

always @ (*) begin
    ap_predicate_op270_store_state4 = ((icmp_ln879_3_reg_3699 == 1'd1) & (1'd1 == and_ln118_reg_3806) & (icmp_ln899_reg_3686 == 1'd0) & (icmp_ln444_reg_3797 == 1'd0));
end

always @ (*) begin
    ap_predicate_op272_store_state4 = ((icmp_ln879_5_reg_3703 == 1'd1) & (1'd1 == and_ln118_reg_3806) & (icmp_ln899_reg_3686 == 1'd0) & (icmp_ln444_reg_3797 == 1'd0));
end

always @ (*) begin
    ap_predicate_op274_store_state4 = ((icmp_ln879_7_reg_3707 == 1'd1) & (1'd1 == and_ln118_reg_3806) & (icmp_ln899_reg_3686 == 1'd0) & (icmp_ln444_reg_3797 == 1'd0));
end

always @ (*) begin
    ap_predicate_op276_store_state4 = ((icmp_ln887_reg_3677 == 1'd1) & (icmp_ln899_reg_3686 == 1'd1) & (1'd1 == and_ln118_reg_3806) & (icmp_ln444_reg_3797 == 1'd0));
end

always @ (*) begin
    ap_predicate_op277_store_state4 = ((icmp_ln887_reg_3677 == 1'd1) & (icmp_ln899_reg_3686 == 1'd1) & (1'd1 == and_ln118_reg_3806) & (icmp_ln444_reg_3797 == 1'd0));
end

always @ (*) begin
    ap_predicate_op278_store_state4 = ((icmp_ln887_reg_3677 == 1'd1) & (icmp_ln899_reg_3686 == 1'd1) & (1'd1 == and_ln118_reg_3806) & (icmp_ln444_reg_3797 == 1'd0));
end

always @ (*) begin
    ap_predicate_op279_store_state4 = ((icmp_ln887_reg_3677 == 1'd1) & (icmp_ln899_reg_3686 == 1'd1) & (1'd1 == and_ln118_reg_3806) & (icmp_ln444_reg_3797 == 1'd0));
end

always @ (*) begin
    ap_predicate_op280_store_state4 = ((icmp_ln887_reg_3677 == 1'd1) & (icmp_ln899_reg_3686 == 1'd1) & (1'd1 == and_ln118_reg_3806) & (icmp_ln444_reg_3797 == 1'd0));
end

always @ (*) begin
    ap_predicate_op281_store_state4 = ((icmp_ln887_reg_3677 == 1'd1) & (icmp_ln899_reg_3686 == 1'd1) & (1'd1 == and_ln118_reg_3806) & (icmp_ln444_reg_3797 == 1'd0));
end

always @ (*) begin
    ap_predicate_op282_store_state4 = ((icmp_ln887_reg_3677 == 1'd1) & (icmp_ln899_reg_3686 == 1'd1) & (1'd1 == and_ln118_reg_3806) & (icmp_ln444_reg_3797 == 1'd0));
end

always @ (*) begin
    ap_predicate_op283_store_state4 = ((icmp_ln887_reg_3677 == 1'd1) & (icmp_ln899_reg_3686 == 1'd1) & (1'd1 == and_ln118_reg_3806) & (icmp_ln444_reg_3797 == 1'd0));
end

always @ (*) begin
    ap_predicate_op284_read_state4 = ((icmp_ln887_reg_3677 == 1'd1) & (icmp_ln899_reg_3686 == 1'd1) & (1'd1 == and_ln118_reg_3806) & (icmp_ln444_reg_3797 == 1'd0));
end

always @ (*) begin
    ap_predicate_op285_store_state4 = ((icmp_ln887_reg_3677 == 1'd1) & (icmp_ln899_reg_3686 == 1'd1) & (1'd1 == and_ln118_reg_3806) & (icmp_ln444_reg_3797 == 1'd0));
end

assign ap_ready = internal_ap_ready;

assign col_buf_0_val_1_0_fu_1669_p3 = ((or_ln457_reg_3815_pp0_iter1_reg[0:0] === 1'b1) ? k_buf_0_val_10_loa_reg_3949 : tmp_15_fu_1646_p11);

assign col_buf_0_val_2_0_fu_1698_p3 = ((or_ln457_reg_3815_pp0_iter1_reg[0:0] === 1'b1) ? k_buf_0_val_11_loa_reg_3954 : tmp_16_fu_1675_p11);

assign col_buf_0_val_3_0_fu_1243_p3 = ((or_ln457_reg_3815[0:0] === 1'b1) ? k_buf_0_val_12_q0 : tmp_17_fu_1219_p11);

assign col_buf_0_val_4_0_fu_1274_p3 = ((or_ln457_reg_3815[0:0] === 1'b1) ? k_buf_0_val_13_q0 : tmp_18_fu_1250_p11);

assign col_buf_0_val_5_0_fu_1305_p3 = ((or_ln457_reg_3815[0:0] === 1'b1) ? k_buf_0_val_14_q0 : tmp_19_fu_1281_p11);

assign col_buf_0_val_6_0_fu_1336_p3 = ((or_ln457_reg_3815[0:0] === 1'b1) ? k_buf_0_val_15_q0 : tmp_20_fu_1312_p11);

assign col_buf_0_val_7_0_fu_1367_p3 = ((or_ln457_reg_3815[0:0] === 1'b1) ? k_buf_0_val_16_q0 : tmp_21_fu_1343_p11);

assign col_buf_0_val_8_0_fu_1727_p3 = ((or_ln457_reg_3815_pp0_iter1_reg[0:0] === 1'b1) ? k_buf_0_val_17_q0 : tmp_22_fu_1704_p11);

assign empty_372_fu_1055_p1 = x_fu_1047_p3;

assign i_V_fu_651_p2 = (t_V_reg_623 + 9'd1);

assign icmp_ln118_1_fu_1019_p2 = (($signed(ImagLoc_x_fu_993_p2) < $signed(10'd480)) ? 1'b1 : 1'b0);

assign icmp_ln118_2_fu_721_p2 = ((add_ln506_fu_715_p2 > 9'd269) ? 1'b1 : 1'b0);

assign icmp_ln118_3_fu_747_p2 = ((add_ln506_1_fu_741_p2 > 9'd269) ? 1'b1 : 1'b0);

assign icmp_ln118_fu_773_p2 = ((add_ln506_2_fu_767_p2 > 9'd269) ? 1'b1 : 1'b0);

assign icmp_ln162_10_fu_1513_p2 = ((src_kernel_win_0_va_251_fu_338 < select_ln162_9_fu_1505_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_11_fu_1947_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_372 < select_ln162_10_fu_1942_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_12_fu_1961_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_371 < select_ln162_11_fu_1953_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_13_fu_1975_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_370 < select_ln162_12_fu_1967_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_14_fu_1989_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_369 < select_ln162_13_fu_1981_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_15_fu_2003_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_368 < select_ln162_14_fu_1995_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_16_fu_2047_p2 = ((src_kernel_win_0_va_244_fu_310 < select_ln162_15_reg_4062) ? 1'b1 : 1'b0);

assign icmp_ln162_17_fu_2059_p2 = ((src_kernel_win_0_va_243_fu_306 < select_ln162_16_fu_2052_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_18_fu_2073_p2 = ((src_kernel_win_0_va_242_fu_302 < select_ln162_17_fu_2065_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_19_fu_2087_p2 = ((src_kernel_win_0_va_323_reg_4055 < select_ln162_18_fu_2079_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_1_fu_1102_p2 = ((src_kernel_win_0_va_250_fu_334 < select_ln162_fu_1094_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_20_fu_2099_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_364 < select_ln162_19_fu_2092_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_21_fu_2113_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_363 < select_ln162_20_fu_2105_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_22_fu_2199_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_362 < select_ln162_21_fu_2194_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_23_fu_2213_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_361 < select_ln162_22_fu_2205_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_24_fu_2227_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_360 < select_ln162_23_fu_2219_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_25_fu_2241_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_359 < select_ln162_24_fu_2233_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_26_fu_2255_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_358 < select_ln162_25_fu_2247_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_27_fu_2300_p2 = ((src_kernel_win_0_va_233_fu_266 < select_ln162_26_reg_4083) ? 1'b1 : 1'b0);

assign icmp_ln162_28_fu_2312_p2 = ((src_kernel_win_0_va_322_reg_4048_pp0_iter4_reg < select_ln162_27_fu_2305_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_29_fu_2324_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_355 < select_ln162_28_fu_2317_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_2_fu_1116_p2 = ((src_kernel_win_0_va_258_fu_366 < select_ln162_1_fu_1108_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_30_fu_2338_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_354 < select_ln162_29_fu_2330_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_31_fu_2352_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_353 < select_ln162_30_fu_2344_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_32_fu_2366_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_352 < select_ln162_31_fu_2358_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_33_fu_2433_p2 = ((src_kernel_win_0_va_227_fu_242 < select_ln162_32_fu_2428_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_34_fu_2447_p2 = ((src_kernel_win_0_va_226_fu_238 < select_ln162_33_fu_2439_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_35_fu_2461_p2 = ((src_kernel_win_0_va_225_fu_234 < select_ln162_34_fu_2453_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_36_fu_2475_p2 = ((src_kernel_win_0_va_224_fu_230 < select_ln162_35_fu_2467_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_37_fu_2489_p2 = ((src_kernel_win_0_va_321_reg_4041_pp0_iter5_reg < select_ln162_36_fu_2481_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_38_fu_2579_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_347 < select_ln162_37_reg_4104) ? 1'b1 : 1'b0);

assign icmp_ln162_39_fu_2591_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_346 < select_ln162_38_fu_2584_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_3_fu_1130_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_271 < select_ln162_2_fu_1122_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_40_fu_2605_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_345 < select_ln162_39_fu_2597_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_41_fu_2619_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_344 < select_ln162_40_fu_2611_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_42_fu_2633_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_343 < select_ln162_41_fu_2625_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_43_fu_2647_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_342 < select_ln162_42_fu_2639_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_44_fu_2670_p2 = ((src_kernel_win_0_va_217_fu_202 < select_ln162_43_fu_2665_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_45_fu_2684_p2 = ((src_kernel_win_0_va_216_fu_198 < select_ln162_44_fu_2676_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_46_fu_2698_p2 = ((src_kernel_win_0_va_320_reg_4034_pp0_iter7_reg < select_ln162_45_fu_2690_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_47_fu_2710_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_339 < select_ln162_46_fu_2703_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_48_fu_2724_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_338 < select_ln162_47_fu_2716_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_49_fu_2813_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_337 < select_ln162_48_reg_4125) ? 1'b1 : 1'b0);

assign icmp_ln162_4_fu_1144_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_379 < select_ln162_3_fu_1136_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_50_fu_2825_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_336 < select_ln162_49_fu_2818_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_51_fu_2839_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_335 < select_ln162_50_fu_2831_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_52_fu_2853_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_334 < select_ln162_51_fu_2845_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_53_fu_2867_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_327 < select_ln162_52_fu_2859_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_54_fu_2881_p2 = ((src_kernel_win_0_va_261_reg_3892_pp0_iter8_reg < select_ln162_53_fu_2873_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_55_fu_2910_p2 = ((src_kernel_win_0_va_319_reg_4028_pp0_iter9_reg < select_ln162_54_fu_2905_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_56_fu_2922_p2 = ((src_kernel_win_0_va_197_fu_122 < select_ln162_55_fu_2915_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_57_fu_2936_p2 = ((src_kernel_win_0_va_262_reg_3899_pp0_iter9_reg < select_ln162_56_fu_2928_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_58_fu_2948_p2 = ((src_kernel_win_0_va_263_reg_3906_pp0_iter9_reg < select_ln162_57_fu_2941_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_59_fu_2960_p2 = ((src_kernel_win_0_va_264_reg_3912_pp0_iter9_reg < select_ln162_58_fu_2953_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_5_fu_1445_p2 = ((src_kernel_win_0_va_256_fu_358 < select_ln162_4_reg_3886) ? 1'b1 : 1'b0);

assign icmp_ln162_60_fu_3015_p2 = ((src_kernel_win_0_va_265_reg_3918_pp0_iter10_reg < select_ln162_59_reg_4141) ? 1'b1 : 1'b0);

assign icmp_ln162_61_fu_3025_p2 = ((src_kernel_win_0_va_266_reg_3924_pp0_iter10_reg < select_ln162_60_fu_3019_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_62_fu_3037_p2 = ((src_kernel_win_0_va_267_reg_3930_pp0_iter10_reg < select_ln162_61_fu_3030_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_63_fu_3049_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_333 < select_ln162_62_fu_3042_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_64_fu_3075_p2 = ((src_kernel_win_0_va_207_fu_162 < select_ln162_63_reg_4147) ? 1'b1 : 1'b0);

assign icmp_ln162_65_fu_3087_p2 = ((src_kernel_win_0_va_206_fu_158 < select_ln162_64_fu_3080_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_66_fu_3101_p2 = ((src_kernel_win_0_va_205_fu_154 < select_ln162_65_fu_3093_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_67_fu_3115_p2 = ((src_kernel_win_0_va_204_fu_150 < select_ln162_66_fu_3107_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_6_fu_1457_p2 = ((src_kernel_win_0_va_255_fu_354 < select_ln162_5_fu_1450_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_7_fu_1471_p2 = ((src_kernel_win_0_va_254_fu_350 < select_ln162_6_fu_1463_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_8_fu_1485_p2 = ((src_kernel_win_0_va_253_fu_346 < select_ln162_7_fu_1477_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_9_fu_1499_p2 = ((src_kernel_win_0_va_252_fu_342 < select_ln162_8_fu_1491_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_fu_1088_p2 = ((src_kernel_win_0_va_241_fu_298 < src_kernel_win_0_va_232_fu_262) ? 1'b1 : 1'b0);

assign icmp_ln443_fu_645_p2 = ((t_V_reg_623 == 9'd275) ? 1'b1 : 1'b0);

assign icmp_ln444_fu_965_p2 = ((t_V_4_reg_634 == 9'd488) ? 1'b1 : 1'b0);

assign icmp_ln507_10_fu_937_p2 = ((sub_ln493_5_fu_811_p2 == 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln507_1_fu_829_p2 = ((trunc_ln506_fu_711_p1 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln507_2_fu_841_p2 = ((trunc_ln506_fu_711_p1 == 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln507_3_fu_853_p2 = ((sub_ln493_2_fu_793_p2 == 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln507_4_fu_865_p2 = ((sub_ln493_2_fu_793_p2 == 4'd1) ? 1'b1 : 1'b0);

assign icmp_ln507_5_fu_877_p2 = ((sub_ln493_3_fu_799_p2 == 4'd3) ? 1'b1 : 1'b0);

assign icmp_ln507_6_fu_889_p2 = ((sub_ln493_3_fu_799_p2 == 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln507_7_fu_901_p2 = ((sub_ln493_4_fu_805_p2 == 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln507_8_fu_913_p2 = ((sub_ln493_4_fu_805_p2 == 4'd3) ? 1'b1 : 1'b0);

assign icmp_ln507_9_fu_925_p2 = ((sub_ln493_5_fu_811_p2 == 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln507_fu_817_p2 = ((trunc_ln506_fu_711_p1 == 4'd1) ? 1'b1 : 1'b0);

assign icmp_ln879_1_fu_681_p2 = ((t_V_reg_623 == 9'd1) ? 1'b1 : 1'b0);

assign icmp_ln879_3_fu_687_p2 = ((t_V_reg_623 == 9'd2) ? 1'b1 : 1'b0);

assign icmp_ln879_5_fu_693_p2 = ((t_V_reg_623 == 9'd3) ? 1'b1 : 1'b0);

assign icmp_ln879_7_fu_699_p2 = ((t_V_reg_623 == 9'd4) ? 1'b1 : 1'b0);

assign icmp_ln879_fu_675_p2 = ((t_V_reg_623 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln887_fu_657_p2 = ((t_V_reg_623 < 9'd270) ? 1'b1 : 1'b0);

assign icmp_ln891_fu_987_p2 = ((tmp_fu_977_p4 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln899_1_fu_705_p2 = ((t_V_reg_623 > 9'd270) ? 1'b1 : 1'b0);

assign icmp_ln899_fu_669_p2 = ((t_V_reg_623 > 9'd4) ? 1'b1 : 1'b0);

assign img_1_data_stream_0_V_din = ((icmp_ln162_67_fu_3115_p2[0:0] === 1'b1) ? src_kernel_win_0_va_204_fu_150 : select_ln162_66_fu_3107_p3);

assign j_V_fu_971_p2 = (t_V_4_reg_634 + 9'd1);

assign k_buf_0_val_10_address0 = empty_372_fu_1055_p1;

assign k_buf_0_val_10_address1 = k_buf_0_val_10_add_reg_3834;

assign k_buf_0_val_11_address0 = empty_372_fu_1055_p1;

assign k_buf_0_val_11_address1 = k_buf_0_val_11_add_reg_3840;

assign k_buf_0_val_12_address0 = empty_372_fu_1055_p1;

assign k_buf_0_val_12_address1 = k_buf_0_val_12_add_reg_3846;

assign k_buf_0_val_13_address0 = empty_372_fu_1055_p1;

assign k_buf_0_val_13_address1 = k_buf_0_val_13_add_reg_3852;

assign k_buf_0_val_14_address0 = empty_372_fu_1055_p1;

assign k_buf_0_val_14_address1 = k_buf_0_val_14_add_reg_3858;

assign k_buf_0_val_15_address0 = empty_372_fu_1055_p1;

assign k_buf_0_val_15_address1 = k_buf_0_val_15_add_reg_3864;

assign k_buf_0_val_16_address0 = empty_372_fu_1055_p1;

assign k_buf_0_val_16_address1 = k_buf_0_val_16_add_reg_3870;

assign k_buf_0_val_17_address0 = k_buf_0_val_17_add_reg_3876;

assign k_buf_0_val_17_address1 = k_buf_0_val_17_add_reg_3876;

assign k_buf_0_val_9_address0 = empty_372_fu_1055_p1;

assign k_buf_0_val_9_address1 = k_buf_0_val_9_addr_reg_3828;

assign or_ln457_fu_1072_p2 = (xor_ln457_reg_3681 | icmp_ln118_1_fu_1019_p2);

assign select_ln121_fu_1039_p3 = ((tmp_53_fu_1031_p3[0:0] === 1'b1) ? 9'd0 : 9'd479);

assign select_ln162_10_fu_1942_p3 = ((icmp_ln162_10_reg_4018[0:0] === 1'b1) ? src_kernel_win_0_va_373_reg_4008 : select_ln162_9_reg_4013);

assign select_ln162_11_fu_1953_p3 = ((icmp_ln162_11_fu_1947_p2[0:0] === 1'b1) ? ap_sig_allocacmp_src_kernel_win_0_va_372 : select_ln162_10_fu_1942_p3);

assign select_ln162_12_fu_1967_p3 = ((icmp_ln162_12_fu_1961_p2[0:0] === 1'b1) ? ap_sig_allocacmp_src_kernel_win_0_va_371 : select_ln162_11_fu_1953_p3);

assign select_ln162_13_fu_1981_p3 = ((icmp_ln162_13_fu_1975_p2[0:0] === 1'b1) ? ap_sig_allocacmp_src_kernel_win_0_va_370 : select_ln162_12_fu_1967_p3);

assign select_ln162_14_fu_1995_p3 = ((icmp_ln162_14_fu_1989_p2[0:0] === 1'b1) ? ap_sig_allocacmp_src_kernel_win_0_va_369 : select_ln162_13_fu_1981_p3);

assign select_ln162_15_fu_2009_p3 = ((icmp_ln162_15_fu_2003_p2[0:0] === 1'b1) ? ap_sig_allocacmp_src_kernel_win_0_va_368 : select_ln162_14_fu_1995_p3);

assign select_ln162_16_fu_2052_p3 = ((icmp_ln162_16_fu_2047_p2[0:0] === 1'b1) ? src_kernel_win_0_va_244_fu_310 : select_ln162_15_reg_4062);

assign select_ln162_17_fu_2065_p3 = ((icmp_ln162_17_fu_2059_p2[0:0] === 1'b1) ? src_kernel_win_0_va_243_fu_306 : select_ln162_16_fu_2052_p3);

assign select_ln162_18_fu_2079_p3 = ((icmp_ln162_18_fu_2073_p2[0:0] === 1'b1) ? src_kernel_win_0_va_242_fu_302 : select_ln162_17_fu_2065_p3);

assign select_ln162_19_fu_2092_p3 = ((icmp_ln162_19_fu_2087_p2[0:0] === 1'b1) ? src_kernel_win_0_va_323_reg_4055 : select_ln162_18_fu_2079_p3);

assign select_ln162_1_fu_1108_p3 = ((icmp_ln162_1_fu_1102_p2[0:0] === 1'b1) ? src_kernel_win_0_va_250_fu_334 : select_ln162_fu_1094_p3);

assign select_ln162_20_fu_2105_p3 = ((icmp_ln162_20_fu_2099_p2[0:0] === 1'b1) ? ap_sig_allocacmp_src_kernel_win_0_va_364 : select_ln162_19_fu_2092_p3);

assign select_ln162_21_fu_2194_p3 = ((icmp_ln162_21_reg_4078[0:0] === 1'b1) ? src_kernel_win_0_va_363_reg_4068 : select_ln162_20_reg_4073);

assign select_ln162_22_fu_2205_p3 = ((icmp_ln162_22_fu_2199_p2[0:0] === 1'b1) ? ap_sig_allocacmp_src_kernel_win_0_va_362 : select_ln162_21_fu_2194_p3);

assign select_ln162_23_fu_2219_p3 = ((icmp_ln162_23_fu_2213_p2[0:0] === 1'b1) ? ap_sig_allocacmp_src_kernel_win_0_va_361 : select_ln162_22_fu_2205_p3);

assign select_ln162_24_fu_2233_p3 = ((icmp_ln162_24_fu_2227_p2[0:0] === 1'b1) ? ap_sig_allocacmp_src_kernel_win_0_va_360 : select_ln162_23_fu_2219_p3);

assign select_ln162_25_fu_2247_p3 = ((icmp_ln162_25_fu_2241_p2[0:0] === 1'b1) ? ap_sig_allocacmp_src_kernel_win_0_va_359 : select_ln162_24_fu_2233_p3);

assign select_ln162_26_fu_2261_p3 = ((icmp_ln162_26_fu_2255_p2[0:0] === 1'b1) ? ap_sig_allocacmp_src_kernel_win_0_va_358 : select_ln162_25_fu_2247_p3);

assign select_ln162_27_fu_2305_p3 = ((icmp_ln162_27_fu_2300_p2[0:0] === 1'b1) ? src_kernel_win_0_va_233_fu_266 : select_ln162_26_reg_4083);

assign select_ln162_28_fu_2317_p3 = ((icmp_ln162_28_fu_2312_p2[0:0] === 1'b1) ? src_kernel_win_0_va_322_reg_4048_pp0_iter4_reg : select_ln162_27_fu_2305_p3);

assign select_ln162_29_fu_2330_p3 = ((icmp_ln162_29_fu_2324_p2[0:0] === 1'b1) ? ap_sig_allocacmp_src_kernel_win_0_va_355 : select_ln162_28_fu_2317_p3);

assign select_ln162_2_fu_1122_p3 = ((icmp_ln162_2_fu_1116_p2[0:0] === 1'b1) ? src_kernel_win_0_va_258_fu_366 : select_ln162_1_fu_1108_p3);

assign select_ln162_30_fu_2344_p3 = ((icmp_ln162_30_fu_2338_p2[0:0] === 1'b1) ? ap_sig_allocacmp_src_kernel_win_0_va_354 : select_ln162_29_fu_2330_p3);

assign select_ln162_31_fu_2358_p3 = ((icmp_ln162_31_fu_2352_p2[0:0] === 1'b1) ? ap_sig_allocacmp_src_kernel_win_0_va_353 : select_ln162_30_fu_2344_p3);

assign select_ln162_32_fu_2428_p3 = ((icmp_ln162_32_reg_4099[0:0] === 1'b1) ? src_kernel_win_0_va_352_reg_4089 : select_ln162_31_reg_4094);

assign select_ln162_33_fu_2439_p3 = ((icmp_ln162_33_fu_2433_p2[0:0] === 1'b1) ? src_kernel_win_0_va_227_fu_242 : select_ln162_32_fu_2428_p3);

assign select_ln162_34_fu_2453_p3 = ((icmp_ln162_34_fu_2447_p2[0:0] === 1'b1) ? src_kernel_win_0_va_226_fu_238 : select_ln162_33_fu_2439_p3);

assign select_ln162_35_fu_2467_p3 = ((icmp_ln162_35_fu_2461_p2[0:0] === 1'b1) ? src_kernel_win_0_va_225_fu_234 : select_ln162_34_fu_2453_p3);

assign select_ln162_36_fu_2481_p3 = ((icmp_ln162_36_fu_2475_p2[0:0] === 1'b1) ? src_kernel_win_0_va_224_fu_230 : select_ln162_35_fu_2467_p3);

assign select_ln162_37_fu_2494_p3 = ((icmp_ln162_37_fu_2489_p2[0:0] === 1'b1) ? src_kernel_win_0_va_321_reg_4041_pp0_iter5_reg : select_ln162_36_fu_2481_p3);

assign select_ln162_38_fu_2584_p3 = ((icmp_ln162_38_fu_2579_p2[0:0] === 1'b1) ? ap_sig_allocacmp_src_kernel_win_0_va_347 : select_ln162_37_reg_4104);

assign select_ln162_39_fu_2597_p3 = ((icmp_ln162_39_fu_2591_p2[0:0] === 1'b1) ? ap_sig_allocacmp_src_kernel_win_0_va_346 : select_ln162_38_fu_2584_p3);

assign select_ln162_3_fu_1136_p3 = ((icmp_ln162_3_fu_1130_p2[0:0] === 1'b1) ? ap_sig_allocacmp_src_kernel_win_0_va_271 : select_ln162_2_fu_1122_p3);

assign select_ln162_40_fu_2611_p3 = ((icmp_ln162_40_fu_2605_p2[0:0] === 1'b1) ? ap_sig_allocacmp_src_kernel_win_0_va_345 : select_ln162_39_fu_2597_p3);

assign select_ln162_41_fu_2625_p3 = ((icmp_ln162_41_fu_2619_p2[0:0] === 1'b1) ? ap_sig_allocacmp_src_kernel_win_0_va_344 : select_ln162_40_fu_2611_p3);

assign select_ln162_42_fu_2639_p3 = ((icmp_ln162_42_fu_2633_p2[0:0] === 1'b1) ? ap_sig_allocacmp_src_kernel_win_0_va_343 : select_ln162_41_fu_2625_p3);

assign select_ln162_43_fu_2665_p3 = ((icmp_ln162_43_reg_4120[0:0] === 1'b1) ? src_kernel_win_0_va_342_reg_4110 : select_ln162_42_reg_4115);

assign select_ln162_44_fu_2676_p3 = ((icmp_ln162_44_fu_2670_p2[0:0] === 1'b1) ? src_kernel_win_0_va_217_fu_202 : select_ln162_43_fu_2665_p3);

assign select_ln162_45_fu_2690_p3 = ((icmp_ln162_45_fu_2684_p2[0:0] === 1'b1) ? src_kernel_win_0_va_216_fu_198 : select_ln162_44_fu_2676_p3);

assign select_ln162_46_fu_2703_p3 = ((icmp_ln162_46_fu_2698_p2[0:0] === 1'b1) ? src_kernel_win_0_va_320_reg_4034_pp0_iter7_reg : select_ln162_45_fu_2690_p3);

assign select_ln162_47_fu_2716_p3 = ((icmp_ln162_47_fu_2710_p2[0:0] === 1'b1) ? ap_sig_allocacmp_src_kernel_win_0_va_339 : select_ln162_46_fu_2703_p3);

assign select_ln162_48_fu_2730_p3 = ((icmp_ln162_48_fu_2724_p2[0:0] === 1'b1) ? ap_sig_allocacmp_src_kernel_win_0_va_338 : select_ln162_47_fu_2716_p3);

assign select_ln162_49_fu_2818_p3 = ((icmp_ln162_49_fu_2813_p2[0:0] === 1'b1) ? ap_sig_allocacmp_src_kernel_win_0_va_337 : select_ln162_48_reg_4125);

assign select_ln162_4_fu_1150_p3 = ((icmp_ln162_4_fu_1144_p2[0:0] === 1'b1) ? ap_sig_allocacmp_src_kernel_win_0_va_379 : select_ln162_3_fu_1136_p3);

assign select_ln162_50_fu_2831_p3 = ((icmp_ln162_50_fu_2825_p2[0:0] === 1'b1) ? ap_sig_allocacmp_src_kernel_win_0_va_336 : select_ln162_49_fu_2818_p3);

assign select_ln162_51_fu_2845_p3 = ((icmp_ln162_51_fu_2839_p2[0:0] === 1'b1) ? ap_sig_allocacmp_src_kernel_win_0_va_335 : select_ln162_50_fu_2831_p3);

assign select_ln162_52_fu_2859_p3 = ((icmp_ln162_52_fu_2853_p2[0:0] === 1'b1) ? ap_sig_allocacmp_src_kernel_win_0_va_334 : select_ln162_51_fu_2845_p3);

assign select_ln162_53_fu_2873_p3 = ((icmp_ln162_53_fu_2867_p2[0:0] === 1'b1) ? ap_sig_allocacmp_src_kernel_win_0_va_327 : select_ln162_52_fu_2859_p3);

assign select_ln162_54_fu_2905_p3 = ((icmp_ln162_54_reg_4136[0:0] === 1'b1) ? src_kernel_win_0_va_261_reg_3892_pp0_iter9_reg : select_ln162_53_reg_4131);

assign select_ln162_55_fu_2915_p3 = ((icmp_ln162_55_fu_2910_p2[0:0] === 1'b1) ? src_kernel_win_0_va_319_reg_4028_pp0_iter9_reg : select_ln162_54_fu_2905_p3);

assign select_ln162_56_fu_2928_p3 = ((icmp_ln162_56_fu_2922_p2[0:0] === 1'b1) ? src_kernel_win_0_va_197_fu_122 : select_ln162_55_fu_2915_p3);

assign select_ln162_57_fu_2941_p3 = ((icmp_ln162_57_fu_2936_p2[0:0] === 1'b1) ? src_kernel_win_0_va_262_reg_3899_pp0_iter9_reg : select_ln162_56_fu_2928_p3);

assign select_ln162_58_fu_2953_p3 = ((icmp_ln162_58_fu_2948_p2[0:0] === 1'b1) ? src_kernel_win_0_va_263_reg_3906_pp0_iter9_reg : select_ln162_57_fu_2941_p3);

assign select_ln162_59_fu_2965_p3 = ((icmp_ln162_59_fu_2960_p2[0:0] === 1'b1) ? src_kernel_win_0_va_264_reg_3912_pp0_iter9_reg : select_ln162_58_fu_2953_p3);

assign select_ln162_5_fu_1450_p3 = ((icmp_ln162_5_fu_1445_p2[0:0] === 1'b1) ? src_kernel_win_0_va_256_fu_358 : select_ln162_4_reg_3886);

assign select_ln162_60_fu_3019_p3 = ((icmp_ln162_60_fu_3015_p2[0:0] === 1'b1) ? src_kernel_win_0_va_265_reg_3918_pp0_iter10_reg : select_ln162_59_reg_4141);

assign select_ln162_61_fu_3030_p3 = ((icmp_ln162_61_fu_3025_p2[0:0] === 1'b1) ? src_kernel_win_0_va_266_reg_3924_pp0_iter10_reg : select_ln162_60_fu_3019_p3);

assign select_ln162_62_fu_3042_p3 = ((icmp_ln162_62_fu_3037_p2[0:0] === 1'b1) ? src_kernel_win_0_va_267_reg_3930_pp0_iter10_reg : select_ln162_61_fu_3030_p3);

assign select_ln162_63_fu_3055_p3 = ((icmp_ln162_63_fu_3049_p2[0:0] === 1'b1) ? ap_sig_allocacmp_src_kernel_win_0_va_333 : select_ln162_62_fu_3042_p3);

assign select_ln162_64_fu_3080_p3 = ((icmp_ln162_64_fu_3075_p2[0:0] === 1'b1) ? src_kernel_win_0_va_207_fu_162 : select_ln162_63_reg_4147);

assign select_ln162_65_fu_3093_p3 = ((icmp_ln162_65_fu_3087_p2[0:0] === 1'b1) ? src_kernel_win_0_va_206_fu_158 : select_ln162_64_fu_3080_p3);

assign select_ln162_66_fu_3107_p3 = ((icmp_ln162_66_fu_3101_p2[0:0] === 1'b1) ? src_kernel_win_0_va_205_fu_154 : select_ln162_65_fu_3093_p3);

assign select_ln162_6_fu_1463_p3 = ((icmp_ln162_6_fu_1457_p2[0:0] === 1'b1) ? src_kernel_win_0_va_255_fu_354 : select_ln162_5_fu_1450_p3);

assign select_ln162_7_fu_1477_p3 = ((icmp_ln162_7_fu_1471_p2[0:0] === 1'b1) ? src_kernel_win_0_va_254_fu_350 : select_ln162_6_fu_1463_p3);

assign select_ln162_8_fu_1491_p3 = ((icmp_ln162_8_fu_1485_p2[0:0] === 1'b1) ? src_kernel_win_0_va_253_fu_346 : select_ln162_7_fu_1477_p3);

assign select_ln162_9_fu_1505_p3 = ((icmp_ln162_9_fu_1499_p2[0:0] === 1'b1) ? src_kernel_win_0_va_252_fu_342 : select_ln162_8_fu_1491_p3);

assign select_ln162_fu_1094_p3 = ((icmp_ln162_fu_1088_p2[0:0] === 1'b1) ? src_kernel_win_0_va_241_fu_298 : src_kernel_win_0_va_232_fu_262);

assign select_ln493_1_fu_759_p3 = ((icmp_ln118_3_fu_747_p2[0:0] === 1'b1) ? 4'd0 : sub_ln493_fu_753_p2);

assign select_ln493_2_fu_785_p3 = ((icmp_ln118_fu_773_p2[0:0] === 1'b1) ? 4'd0 : sub_ln493_1_fu_779_p2);

assign select_ln493_fu_733_p3 = ((icmp_ln118_2_fu_721_p2[0:0] === 1'b1) ? 4'd0 : xor_ln493_fu_727_p2);

assign select_ln507_10_fu_1406_p3 = ((and_ln507_1_reg_3743[0:0] === 1'b1) ? col_buf_0_val_5_0_fu_1305_p3 : select_ln507_9_fu_1399_p3);

assign select_ln507_12_fu_1903_p3 = ((and_ln507_9_reg_3787[0:0] === 1'b1) ? col_buf_0_val_5_0_reg_3981 : col_buf_0_val_7_0_reg_4000);

assign select_ln507_13_fu_1908_p3 = ((and_ln507_1_reg_3743[0:0] === 1'b1) ? col_buf_0_val_6_0_reg_3991 : select_ln507_12_fu_1903_p3);

assign select_ln507_1_fu_1834_p3 = ((and_ln507_1_reg_3743[0:0] === 1'b1) ? col_buf_0_val_2_0_fu_1698_p3 : select_ln507_fu_1828_p3);

assign select_ln507_3_fu_1854_p3 = ((and_ln507_3_reg_3757[0:0] === 1'b1) ? col_buf_0_val_2_0_fu_1698_p3 : col_buf_0_val_4_0_reg_3970);

assign select_ln507_4_fu_1860_p3 = ((and_ln507_1_reg_3743[0:0] === 1'b1) ? col_buf_0_val_3_0_reg_3959 : select_ln507_3_fu_1854_p3);

assign select_ln507_6_fu_1879_p3 = ((and_ln507_5_reg_3767[0:0] === 1'b1) ? col_buf_0_val_3_0_reg_3959 : col_buf_0_val_5_0_reg_3981);

assign select_ln507_7_fu_1884_p3 = ((and_ln507_1_reg_3743[0:0] === 1'b1) ? col_buf_0_val_4_0_reg_3970 : select_ln507_6_fu_1879_p3);

assign select_ln507_9_fu_1399_p3 = ((and_ln507_7_reg_3777[0:0] === 1'b1) ? col_buf_0_val_4_0_fu_1274_p3 : col_buf_0_val_6_0_fu_1336_p3);

assign select_ln507_fu_1828_p3 = ((and_ln507_reg_3738[0:0] === 1'b1) ? col_buf_0_val_1_0_fu_1669_p3 : col_buf_0_val_3_0_reg_3959);

assign select_ln899_1_fu_1866_p3 = ((icmp_ln899_1_reg_3711[0:0] === 1'b1) ? select_ln507_4_fu_1860_p3 : col_buf_0_val_5_0_reg_3981);

assign select_ln899_2_fu_1890_p3 = ((icmp_ln899_1_reg_3711[0:0] === 1'b1) ? select_ln507_7_fu_1884_p3 : col_buf_0_val_6_0_reg_3991);

assign select_ln899_3_fu_1413_p3 = ((icmp_ln899_1_reg_3711[0:0] === 1'b1) ? select_ln507_10_fu_1406_p3 : col_buf_0_val_7_0_fu_1367_p3);

assign select_ln899_4_fu_1914_p3 = ((icmp_ln899_1_reg_3711[0:0] === 1'b1) ? select_ln507_13_fu_1908_p3 : col_buf_0_val_8_0_fu_1727_p3);

assign select_ln899_fu_1841_p3 = ((icmp_ln899_1_reg_3711[0:0] === 1'b1) ? select_ln507_1_fu_1834_p3 : col_buf_0_val_4_0_reg_3970);

assign src_kernel_win_0_va_318_fu_1772_p3 = ((icmp_ln899_1_reg_3711[0:0] === 1'b1) ? tmp_23_fu_1754_p11 : col_buf_0_val_1_0_fu_1669_p3);

assign src_kernel_win_0_va_319_fu_1797_p3 = ((icmp_ln899_1_reg_3711[0:0] === 1'b1) ? tmp_24_fu_1779_p11 : col_buf_0_val_2_0_fu_1698_p3);

assign src_kernel_win_0_va_320_fu_1822_p3 = ((icmp_ln899_1_reg_3711[0:0] === 1'b1) ? tmp_25_fu_1804_p11 : col_buf_0_val_3_0_reg_3959);

assign src_kernel_win_0_va_321_fu_1847_p3 = ((and_ln507_2_reg_3752[0:0] === 1'b1) ? src_kernel_win_0_va_326_fu_1640_p3 : select_ln899_fu_1841_p3);

assign src_kernel_win_0_va_322_fu_1872_p3 = ((and_ln507_4_reg_3762[0:0] === 1'b1) ? col_buf_0_val_1_0_fu_1669_p3 : select_ln899_1_fu_1866_p3);

assign src_kernel_win_0_va_323_fu_1896_p3 = ((and_ln507_6_reg_3772[0:0] === 1'b1) ? col_buf_0_val_2_0_fu_1698_p3 : select_ln899_2_fu_1890_p3);

assign src_kernel_win_0_va_324_fu_1420_p3 = ((and_ln507_8_reg_3782[0:0] === 1'b1) ? col_buf_0_val_3_0_fu_1243_p3 : select_ln899_3_fu_1413_p3);

assign src_kernel_win_0_va_325_fu_1921_p3 = ((and_ln507_10_reg_3792[0:0] === 1'b1) ? col_buf_0_val_4_0_reg_3970 : select_ln899_4_fu_1914_p3);

assign src_kernel_win_0_va_326_fu_1640_p3 = ((or_ln457_reg_3815_pp0_iter1_reg[0:0] === 1'b1) ? k_buf_0_val_9_load_reg_3936 : tmp_14_fu_1617_p11);

assign start_out = real_start;

assign sub_ln493_1_fu_779_p2 = (4'd1 - trunc_ln506_fu_711_p1);

assign sub_ln493_2_fu_793_p2 = (4'd3 - trunc_ln506_fu_711_p1);

assign sub_ln493_3_fu_799_p2 = (4'd4 - trunc_ln506_fu_711_p1);

assign sub_ln493_4_fu_805_p2 = (4'd5 - trunc_ln506_fu_711_p1);

assign sub_ln493_5_fu_811_p2 = (4'd6 - trunc_ln506_fu_711_p1);

assign sub_ln493_fu_753_p2 = (4'd0 - trunc_ln506_fu_711_p1);

assign tmp_52_fu_1005_p3 = ImagLoc_x_fu_993_p2[32'd9];

assign tmp_53_fu_1031_p3 = ImagLoc_x_fu_993_p2[32'd9];

assign tmp_fu_977_p4 = {{t_V_4_reg_634[8:3]}};

assign trunc_ln458_fu_1068_p1 = x_fu_1047_p3[3:0];

assign trunc_ln506_fu_711_p1 = t_V_reg_623[3:0];

assign x_fu_1047_p3 = ((and_ln118_fu_1025_p2[0:0] === 1'b1) ? add_ln451_1_fu_999_p2 : select_ln121_fu_1039_p3);

assign xor_ln118_fu_1013_p2 = (tmp_52_fu_1005_p3 ^ 1'd1);

assign xor_ln457_fu_663_p2 = (icmp_ln887_fu_657_p2 ^ 1'd1);

assign xor_ln493_1_fu_1214_p2 = (trunc_ln458_reg_3810 ^ 4'd15);

assign xor_ln493_fu_727_p2 = (trunc_ln506_fu_711_p1 ^ 4'd15);

assign zext_ln444_fu_961_p1 = t_V_4_reg_634;

endmodule //Loop_loop_height_pro
