=====
SETUP
3.870
7.021
10.891
clk_ibuf
0.000
0.683
dis_data_dis_data_0_0_s
0.926
3.186
n641_s15
4.487
5.042
n641_s13
5.698
6.253
n641_s12
6.650
7.021
send_data_0_s0
7.021
=====
SETUP
4.031
6.860
10.891
clk_ibuf
0.000
0.683
dis_data_dis_data_0_13_s
0.926
3.186
n636_s15
4.411
4.928
n636_s13
5.826
6.396
n636_s12
6.398
6.860
send_data_5_s0
6.860
=====
SETUP
4.260
6.596
10.856
spi_master_m0/state_1_s4
0.997
1.229
n314_s1
2.593
2.964
state_main_2_s17
4.369
4.740
state_main_2_s10
4.745
5.300
state_main_2_s6
5.719
6.268
state_main_0_s1
6.596
=====
SETUP
4.260
6.596
10.856
spi_master_m0/state_1_s4
0.997
1.229
n314_s1
2.593
2.964
state_main_2_s17
4.369
4.740
state_main_2_s10
4.745
5.300
state_main_2_s7
5.719
6.268
state_main_2_s1
6.596
=====
SETUP
4.458
6.433
10.891
clk_ibuf
0.000
0.683
dis_data_dis_data_0_1_s
0.926
3.186
n640_s16
4.306
4.823
n640_s13
5.313
5.883
n640_s12
5.884
6.433
send_data_1_s0
6.433
=====
SETUP
4.493
6.398
10.891
clk_ibuf
0.000
0.683
dis_data_dis_data_0_2_s
0.926
3.186
n639_s15
4.515
5.070
n639_s13
5.560
5.931
n639_s12
5.936
6.398
send_data_2_s0
6.398
=====
SETUP
4.700
6.191
10.891
clk_ibuf
0.000
0.683
dis_data_dis_data_0_7_s
0.926
3.186
n634_s15
4.035
4.497
n634_s13
4.669
5.224
n634_s12
5.621
6.191
send_data_7_s0
6.191
=====
SETUP
4.713
6.178
10.891
clk_ibuf
0.000
0.683
dis_data_dis_data_0_3_s
0.926
3.186
n638_s15
4.411
4.928
n638_s13
5.341
5.712
n638_s12
5.716
6.178
send_data_3_s0
6.178
=====
SETUP
4.777
6.114
10.891
clk_ibuf
0.000
0.683
dis_data_dis_data_0_4_s
0.926
3.186
n637_s15
4.411
4.864
n637_s13
5.277
5.648
n637_s12
5.652
6.114
send_data_4_s0
6.114
=====
SETUP
4.875
6.016
10.891
clk_ibuf
0.000
0.683
clk_delay_29_s0
0.926
1.158
n69_s7
2.051
2.600
n69_s2
2.772
3.143
n69_s0
3.589
4.144
lcd_rst_n_s2
6.016
=====
SETUP
4.937
5.954
10.891
clk_ibuf
0.000
0.683
dis_data_dis_data_0_6_s
0.926
3.186
n635_s15
4.245
4.616
n635_s13
5.029
5.491
n635_s12
5.492
5.954
send_data_6_s0
5.954
=====
SETUP
4.999
5.857
10.856
spi_master_m0/state_1_s4
0.997
1.229
n314_s1
2.593
2.964
send_dc_s4
4.047
4.596
send_dc_s3
4.597
5.167
send_dc_s0
5.857
=====
SETUP
5.134
5.721
10.856
spi_master_m0/state_1_s4
0.997
1.229
n314_s1
2.593
2.964
send_dc_s4
4.047
4.596
send_dc_s3
4.597
5.167
send_data_0_s0
5.721
=====
SETUP
5.134
5.721
10.856
spi_master_m0/state_1_s4
0.997
1.229
n314_s1
2.593
2.964
send_dc_s4
4.047
4.596
send_dc_s3
4.597
5.167
send_data_4_s0
5.721
=====
SETUP
5.134
5.721
10.856
spi_master_m0/state_1_s4
0.997
1.229
n314_s1
2.593
2.964
send_dc_s4
4.047
4.596
send_dc_s3
4.597
5.167
send_data_5_s0
5.721
=====
SETUP
5.142
5.714
10.856
spi_master_m0/state_1_s4
0.997
1.229
n314_s1
2.593
2.964
send_dc_s4
4.047
4.596
send_dc_s3
4.597
5.167
pre_state_2_s0
5.714
=====
SETUP
5.183
5.673
10.856
spi_master_m0/state_1_s4
0.997
1.229
n314_s1
2.593
2.964
send_dc_s4
4.047
4.596
send_dc_s3
4.597
5.167
pre_state_0_s0
5.673
=====
SETUP
5.183
5.673
10.856
spi_master_m0/state_1_s4
0.997
1.229
n314_s1
2.593
2.964
send_dc_s4
4.047
4.596
send_dc_s3
4.597
5.167
pre_state_1_s0
5.673
=====
SETUP
5.322
5.534
10.856
spi_master_m0/state_1_s4
0.997
1.229
n314_s1
2.593
2.964
send_dc_s4
4.047
4.596
send_dc_s3
4.597
5.167
send_data_3_s0
5.534
=====
SETUP
5.322
5.534
10.856
spi_master_m0/state_1_s4
0.997
1.229
n314_s1
2.593
2.964
send_dc_s4
4.047
4.596
send_dc_s3
4.597
5.167
send_data_6_s0
5.534
=====
SETUP
5.325
5.530
10.856
spi_master_m0/state_1_s4
0.997
1.229
n314_s1
2.593
2.964
send_dc_s4
4.047
4.596
send_dc_s3
4.597
5.167
send_data_1_s0
5.530
=====
SETUP
5.325
5.530
10.856
spi_master_m0/state_1_s4
0.997
1.229
n314_s1
2.593
2.964
send_dc_s4
4.047
4.596
send_dc_s3
4.597
5.167
send_data_2_s0
5.530
=====
SETUP
5.325
5.530
10.856
spi_master_m0/state_1_s4
0.997
1.229
n314_s1
2.593
2.964
send_dc_s4
4.047
4.596
send_dc_s3
4.597
5.167
send_data_7_s0
5.530
=====
SETUP
5.474
5.417
10.891
clk_ibuf
0.000
0.683
send_cnt_2_s0
0.926
1.158
n630_s31
2.324
2.873
n630_s24
2.875
3.246
state_sub_2_s4
3.663
4.116
state_sub_2_s2
4.368
4.917
state_sub_0_s0
5.417
=====
SETUP
5.474
5.417
10.891
clk_ibuf
0.000
0.683
send_cnt_2_s0
0.926
1.158
n630_s31
2.324
2.873
n630_s24
2.875
3.246
state_sub_2_s4
3.663
4.116
state_sub_2_s2
4.368
4.917
state_sub_2_s0
5.417
=====
HOLD
0.359
1.337
0.978
clk_ibuf
0.000
0.675
send_cnt_3_s0
0.860
1.062
dis_data_dis_data_0_15_s
1.337
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
spi_master_m0/clk_delay_2_s0
0.860
1.062
spi_master_m0/n17_s
1.064
1.296
spi_master_m0/clk_delay_2_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
spi_master_m0/clk_delay_6_s0
0.860
1.062
spi_master_m0/n13_s
1.064
1.296
spi_master_m0/clk_delay_6_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
spi_master_m0/clk_delay_8_s0
0.860
1.062
spi_master_m0/n11_s
1.064
1.296
spi_master_m0/clk_delay_8_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
clk_delay_7_s0
0.860
1.062
n704_s8
1.064
1.296
clk_delay_7_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
clk_delay_18_s0
0.860
1.062
n693_s8
1.064
1.296
clk_delay_18_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
pre_state_2_s0
0.860
1.062
n645_s12
1.064
1.296
pre_state_2_s0
1.296
=====
HOLD
0.425
1.151
0.726
spi_master_m0/spi_sck_s2
0.715
0.917
spi_master_m0/n141_s8
0.919
1.151
spi_master_m0/spi_sck_s2
1.151
=====
HOLD
0.425
1.151
0.726
spi_master_m0/recv_cnt_1_s1
0.715
0.917
spi_master_m0/n144_s5
0.919
1.151
spi_master_m0/recv_cnt_1_s1
1.151
=====
HOLD
0.427
1.152
0.726
spi_master_m0/recv_cnt_3_s1
0.715
0.917
spi_master_m0/n142_s5
0.920
1.152
spi_master_m0/recv_cnt_3_s1
1.152
=====
HOLD
0.427
1.297
0.871
clk_ibuf
0.000
0.675
clk_delay_1_s0
0.860
1.062
n710_s8
1.065
1.297
clk_delay_1_s0
1.297
=====
HOLD
0.427
1.297
0.871
clk_ibuf
0.000
0.675
clk_delay_4_s0
0.860
1.062
n707_s8
1.065
1.297
clk_delay_4_s0
1.297
=====
HOLD
0.427
1.297
0.871
clk_ibuf
0.000
0.675
clk_delay_11_s0
0.860
1.062
n700_s8
1.065
1.297
clk_delay_11_s0
1.297
=====
HOLD
0.427
1.297
0.871
clk_ibuf
0.000
0.675
clk_delay_24_s0
0.860
1.062
n687_s8
1.065
1.297
clk_delay_24_s0
1.297
=====
HOLD
0.427
1.297
0.871
clk_ibuf
0.000
0.675
clk_delay_28_s0
0.860
1.062
n683_s8
1.065
1.297
clk_delay_28_s0
1.297
=====
HOLD
0.427
1.297
0.871
clk_ibuf
0.000
0.675
clk_delay_30_s0
0.860
1.062
n681_s8
1.065
1.297
clk_delay_30_s0
1.297
=====
HOLD
0.427
1.297
0.871
clk_ibuf
0.000
0.675
send_cnt_19_s0
0.860
1.062
n660_s10
1.065
1.297
send_cnt_19_s0
1.297
=====
HOLD
0.427
1.297
0.871
clk_ibuf
0.000
0.675
send_cnt_24_s0
0.860
1.062
n655_s10
1.065
1.297
send_cnt_24_s0
1.297
=====
HOLD
0.427
1.297
0.871
clk_ibuf
0.000
0.675
send_cnt_26_s0
0.860
1.062
n653_s10
1.065
1.297
send_cnt_26_s0
1.297
=====
HOLD
0.428
1.299
0.871
clk_ibuf
0.000
0.675
clk_delay_17_s0
0.860
1.062
n694_s8
1.067
1.299
clk_delay_17_s0
1.299
=====
HOLD
0.428
1.299
0.871
clk_ibuf
0.000
0.675
clk_delay_22_s0
0.860
1.062
n689_s8
1.067
1.299
clk_delay_22_s0
1.299
=====
HOLD
0.428
1.299
0.871
clk_ibuf
0.000
0.675
send_cnt_21_s0
0.860
1.062
n658_s10
1.067
1.299
send_cnt_21_s0
1.299
=====
HOLD
0.429
1.300
0.871
clk_ibuf
0.000
0.675
clk_delay_8_s0
0.860
1.062
n703_s10
1.068
1.300
clk_delay_8_s0
1.300
=====
HOLD
0.429
1.300
0.871
clk_ibuf
0.000
0.675
clk_delay_12_s0
0.860
1.062
n699_s8
1.068
1.300
clk_delay_12_s0
1.300
=====
HOLD
0.429
1.300
0.871
clk_ibuf
0.000
0.675
clk_delay_25_s0
0.860
1.062
n686_s8
1.068
1.300
clk_delay_25_s0
1.300
