--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf link.ucf

Design file:              Main.ncd
Physical constraint file: Main.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
in1<0>         |out<0>         |    8.415|
in1<0>         |out<1>         |   10.469|
in1<0>         |out<2>         |    9.049|
in1<0>         |out<3>         |    8.751|
in1<1>         |out<0>         |    8.293|
in1<1>         |out<1>         |    9.584|
in1<1>         |out<2>         |    8.967|
in1<1>         |out<3>         |    8.669|
in1<2>         |out<1>         |    8.934|
in1<2>         |out<2>         |    8.439|
in1<2>         |out<3>         |    7.515|
in2<0>         |out<0>         |    8.327|
in2<0>         |out<1>         |    8.801|
in2<0>         |out<2>         |    8.961|
in2<0>         |out<3>         |    8.663|
in2<1>         |out<1>         |    9.464|
in2<1>         |out<2>         |    9.673|
in2<1>         |out<3>         |    9.375|
in2<2>         |out<2>         |    7.932|
in2<2>         |out<3>         |    7.999|
sele<0>        |out<0>         |    9.624|
sele<0>        |out<1>         |   10.322|
sele<0>        |out<2>         |    9.063|
sele<0>        |out<3>         |    8.725|
sele<1>        |out<0>         |    8.043|
sele<1>        |out<1>         |    9.205|
sele<1>        |out<2>         |    7.719|
sele<1>        |out<3>         |    7.476|
---------------+---------------+---------+


Analysis completed Thu Dec 06 18:30:15 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 130 MB



