INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 12:36:00 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.477ns  (required time - arrival time)
  Source:                 load5/data_tehb/dataReg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (clk rise@3.700ns - clk rise@0.000ns)
  Data Path Delay:        4.821ns  (logic 1.474ns (30.575%)  route 3.347ns (69.425%))
  Logic Levels:           11  (CARRY4=4 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.183 - 3.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1152, unset)         0.508     0.508    load5/data_tehb/clk
    SLICE_X20Y101        FDRE                                         r  load5/data_tehb/dataReg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y101        FDRE (Prop_fdre_C_Q)         0.232     0.740 f  load5/data_tehb/dataReg_reg[28]/Q
                         net (fo=2, routed)           0.434     1.174    mem_controller2/read_arbiter/data/Q[28]
    SLICE_X18Y102        LUT5 (Prop_lut5_I3_O)        0.119     1.293 f  mem_controller2/read_arbiter/data/data_tehb/ltOp_carry__2_i_12/O
                         net (fo=7, routed)           0.439     1.732    mem_controller2/read_arbiter/data/hist_loadData_28_sn_1
    SLICE_X18Y102        LUT5 (Prop_lut5_I1_O)        0.043     1.775 r  mem_controller2/read_arbiter/data/level4_c1[25]_i_13/O
                         net (fo=2, routed)           0.239     2.014    mem_controller2/read_arbiter/data/addf0/ieee2nfloat_0/eqOp1_in
    SLICE_X18Y100        LUT6 (Prop_lut6_I0_O)        0.043     2.057 r  mem_controller2/read_arbiter/data/level4_c1[18]_i_3/O
                         net (fo=66, routed)          0.434     2.490    mem_controller2/read_arbiter/data/addf0/ieee2nfloat_0/sfracX1__0
    SLICE_X16Y102        LUT6 (Prop_lut6_I1_O)        0.043     2.533 r  mem_controller2/read_arbiter/data/ltOp_carry__1_i_3/O
                         net (fo=1, routed)           0.337     2.871    addf0/operator/ltOp_carry__2_0[1]
    SLICE_X19Y103        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.242     3.113 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.113    addf0/operator/ltOp_carry__1_n_0
    SLICE_X19Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.162 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.162    addf0/operator/ltOp_carry__2_n_0
    SLICE_X19Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     3.289 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=89, routed)          0.389     3.677    mem_controller2/read_arbiter/data/CO[0]
    SLICE_X21Y105        LUT6 (Prop_lut6_I0_O)        0.130     3.807 r  mem_controller2/read_arbiter/data/i__carry_i_4/O
                         net (fo=1, routed)           0.170     3.977    addf0/operator/p_1_in[0]
    SLICE_X20Y104        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.277     4.254 r  addf0/operator/_inferred__1/i__carry/O[2]
                         net (fo=2, routed)           0.433     4.687    addf0/operator/RightShifterComponent/O[2]
    SLICE_X21Y104        LUT6 (Prop_lut6_I2_O)        0.126     4.813 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_3/O
                         net (fo=6, routed)           0.177     4.991    addf0/operator/RightShifterComponent/_inferred__1/i__carry__0
    SLICE_X21Y106        LUT4 (Prop_lut4_I0_O)        0.043     5.034 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_1/O
                         net (fo=16, routed)          0.295     5.329    addf0/operator/RightShifterComponent/level4_c1[25]_i_1_n_0
    SLICE_X21Y107        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.700     3.700 r  
                                                      0.000     3.700 r  clk (IN)
                         net (fo=1152, unset)         0.483     4.183    addf0/operator/RightShifterComponent/clk
    SLICE_X21Y107        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[11]/C
                         clock pessimism              0.000     4.183    
                         clock uncertainty           -0.035     4.147    
    SLICE_X21Y107        FDRE (Setup_fdre_C_R)       -0.295     3.852    addf0/operator/RightShifterComponent/level4_c1_reg[11]
  -------------------------------------------------------------------
                         required time                          3.852    
                         arrival time                          -5.329    
  -------------------------------------------------------------------
                         slack                                 -1.477    




