$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 # clk $end
  $var wire 1 $ rst_n $end
  $var wire 1 % en $end
  $var wire 1 & clr $end
  $var wire 16 ' a_in [15:0] $end
  $var wire 16 ( b_in [15:0] $end
  $var wire 32 ) out [31:0] $end
  $scope module mac_unit $end
   $var wire 32 , WIDTH [31:0] $end
   $var wire 1 # clk $end
   $var wire 1 $ rst_n $end
   $var wire 1 % en $end
   $var wire 1 & clr $end
   $var wire 16 ' a_in [15:0] $end
   $var wire 16 ( b_in [15:0] $end
   $var wire 32 ) out [31:0] $end
   $var wire 32 * mult_reg [31:0] $end
   $var wire 32 + acc_reg [31:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
0&
b0000000000000000 '
b0000000000000000 (
b00000000000000000000000000000000 )
b00000000000000000000000000000000 *
b00000000000000000000000000000000 +
b00000000000000000000000000010000 ,
#1
1#
#2
0#
1$
#3
1#
#4
0#
1%
b0000000000000010 '
b0000000000000011 (
#5
1#
b00000000000000000000000000000110 *
#6
0#
b0000000000000100 '
b0000000000000101 (
#7
1#
b00000000000000000000000000000110 )
b00000000000000000000000000010100 *
b00000000000000000000000000000110 +
#8
0#
b0000000000000000 '
b0000000000000000 (
#9
1#
b00000000000000000000000000011010 )
b00000000000000000000000000000000 *
b00000000000000000000000000011010 +
#10
0#
#11
1#
#12
0#
#13
1#
#14
0#
#15
1#
#16
0#
#17
1#
#18
0#
#19
1#
