design_1_prog_mem_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_prog_mem_0_0/sim/design_1_prog_mem_0_0.vhd,incdir="$ref_dir/../../../../shell_imp.srcs/sources_1/bd/design_1/ipshared/85a3"incdir="../../../../shell_imp.srcs/sources_1/bd/design_1/ipshared/85a3"
design_1_data_mem_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_data_mem_0_0/sim/design_1_data_mem_0_0.vhd,incdir="$ref_dir/../../../../shell_imp.srcs/sources_1/bd/design_1/ipshared/85a3"incdir="../../../../shell_imp.srcs/sources_1/bd/design_1/ipshared/85a3"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,incdir="$ref_dir/../../../../shell_imp.srcs/sources_1/bd/design_1/ipshared/85a3"incdir="../../../../shell_imp.srcs/sources_1/bd/design_1/ipshared/85a3"
design_1_programmer_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_programmer_0_0/sim/design_1_programmer_0_0.vhd,incdir="$ref_dir/../../../../shell_imp.srcs/sources_1/bd/design_1/ipshared/85a3"incdir="../../../../shell_imp.srcs/sources_1/bd/design_1/ipshared/85a3"
design_1_uart_0_2.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_uart_0_2/sim/design_1_uart_0_2.vhd,incdir="$ref_dir/../../../../shell_imp.srcs/sources_1/bd/design_1/ipshared/85a3"incdir="../../../../shell_imp.srcs/sources_1/bd/design_1/ipshared/85a3"
design_1_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../shell_imp.srcs/sources_1/bd/design_1/ipshared/85a3"incdir="../../../../shell_imp.srcs/sources_1/bd/design_1/ipshared/85a3"
design_1_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,incdir="$ref_dir/../../../../shell_imp.srcs/sources_1/bd/design_1/ipshared/85a3"incdir="../../../../shell_imp.srcs/sources_1/bd/design_1/ipshared/85a3"
design_1_and_gate_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_and_gate_0_0/sim/design_1_and_gate_0_0.vhd,incdir="$ref_dir/../../../../shell_imp.srcs/sources_1/bd/design_1/ipshared/85a3"incdir="../../../../shell_imp.srcs/sources_1/bd/design_1/ipshared/85a3"
design_1_sync_extern_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_sync_extern_0_0/sim/design_1_sync_extern_0_0.vhd,incdir="$ref_dir/../../../../shell_imp.srcs/sources_1/bd/design_1/ipshared/85a3"incdir="../../../../shell_imp.srcs/sources_1/bd/design_1/ipshared/85a3"
design_1_sync_word_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_sync_word_0_0/sim/design_1_sync_word_0_0.vhd,incdir="$ref_dir/../../../../shell_imp.srcs/sources_1/bd/design_1/ipshared/85a3"incdir="../../../../shell_imp.srcs/sources_1/bd/design_1/ipshared/85a3"
design_1_sync_word_1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_sync_word_1_0/sim/design_1_sync_word_1_0.vhd,incdir="$ref_dir/../../../../shell_imp.srcs/sources_1/bd/design_1/ipshared/85a3"incdir="../../../../shell_imp.srcs/sources_1/bd/design_1/ipshared/85a3"
design_1_sync_extern_0_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_sync_extern_0_1/sim/design_1_sync_extern_0_1.vhd,incdir="$ref_dir/../../../../shell_imp.srcs/sources_1/bd/design_1/ipshared/85a3"incdir="../../../../shell_imp.srcs/sources_1/bd/design_1/ipshared/85a3"
design_1_sync_extern_1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_sync_extern_1_0/sim/design_1_sync_extern_1_0.vhd,incdir="$ref_dir/../../../../shell_imp.srcs/sources_1/bd/design_1/ipshared/85a3"incdir="../../../../shell_imp.srcs/sources_1/bd/design_1/ipshared/85a3"
design_1_sync_extern_0_2.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_sync_extern_0_2/sim/design_1_sync_extern_0_2.vhd,incdir="$ref_dir/../../../../shell_imp.srcs/sources_1/bd/design_1/ipshared/85a3"incdir="../../../../shell_imp.srcs/sources_1/bd/design_1/ipshared/85a3"
design_1_sync_extern_0_3.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_sync_extern_0_3/sim/design_1_sync_extern_0_3.vhd,incdir="$ref_dir/../../../../shell_imp.srcs/sources_1/bd/design_1/ipshared/85a3"incdir="../../../../shell_imp.srcs/sources_1/bd/design_1/ipshared/85a3"
design_1_shell_cpu_top_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_shell_cpu_top_0_0/sim/design_1_shell_cpu_top_0_0.vhd,incdir="$ref_dir/../../../../shell_imp.srcs/sources_1/bd/design_1/ipshared/85a3"incdir="../../../../shell_imp.srcs/sources_1/bd/design_1/ipshared/85a3"
design_1_uart_controller_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_uart_controller_0_0/sim/design_1_uart_controller_0_0.vhd,incdir="$ref_dir/../../../../shell_imp.srcs/sources_1/bd/design_1/ipshared/85a3"incdir="../../../../shell_imp.srcs/sources_1/bd/design_1/ipshared/85a3"
design_1_uart_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_uart_0_0/sim/design_1_uart_0_0.vhd,incdir="$ref_dir/../../../../shell_imp.srcs/sources_1/bd/design_1/ipshared/85a3"incdir="../../../../shell_imp.srcs/sources_1/bd/design_1/ipshared/85a3"
design_1_sync_extern_0_4.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_sync_extern_0_4/sim/design_1_sync_extern_0_4.vhd,incdir="$ref_dir/../../../../shell_imp.srcs/sources_1/bd/design_1/ipshared/85a3"incdir="../../../../shell_imp.srcs/sources_1/bd/design_1/ipshared/85a3"
design_1_sync_byte_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_sync_byte_0_0/sim/design_1_sync_byte_0_0.vhd,incdir="$ref_dir/../../../../shell_imp.srcs/sources_1/bd/design_1/ipshared/85a3"incdir="../../../../shell_imp.srcs/sources_1/bd/design_1/ipshared/85a3"
design_1_sync_extern_1_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_sync_extern_1_1/sim/design_1_sync_extern_1_1.vhd,incdir="$ref_dir/../../../../shell_imp.srcs/sources_1/bd/design_1/ipshared/85a3"incdir="../../../../shell_imp.srcs/sources_1/bd/design_1/ipshared/85a3"
design_1_sync_byte_1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_sync_byte_1_0/sim/design_1_sync_byte_1_0.vhd,incdir="$ref_dir/../../../../shell_imp.srcs/sources_1/bd/design_1/ipshared/85a3"incdir="../../../../shell_imp.srcs/sources_1/bd/design_1/ipshared/85a3"
design_1_sync_extern_2_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_sync_extern_2_0/sim/design_1_sync_extern_2_0.vhd,incdir="$ref_dir/../../../../shell_imp.srcs/sources_1/bd/design_1/ipshared/85a3"incdir="../../../../shell_imp.srcs/sources_1/bd/design_1/ipshared/85a3"
glbl.v,Verilog,xil_defaultlib,glbl.v
