#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Thu Jul 24 19:16:34 2025
# Process ID         : 27432
# Current directory  : C:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.runs/mic_dma_proc_sys_0_0_synth_1
# Command line       : vivado.exe -log mic_dma_proc_sys_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mic_dma_proc_sys_0_0.tcl
# Log file           : C:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.runs/mic_dma_proc_sys_0_0_synth_1/mic_dma_proc_sys_0_0.vds
# Journal file       : C:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.runs/mic_dma_proc_sys_0_0_synth_1\vivado.jou
# Running On         : DK-SLS
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 11th Gen Intel(R) Core(TM) i7-11370H @ 3.30GHz
# CPU Frequency      : 3302 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 17005 MB
# Swap memory        : 11305 MB
# Total Virtual      : 28311 MB
# Available Virtual  : 8570 MB
#-----------------------------------------------------------
source mic_dma_proc_sys_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 500.168 ; gain = 214.562
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
Command: synth_design -top mic_dma_proc_sys_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21476
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1235.582 ; gain = 492.531
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mic_dma_proc_sys_0_0' [c:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/mic_dma/ip/mic_dma_proc_sys_0_0/synth/mic_dma_proc_sys_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'proc_sys' [C:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.srcs/sources_1/new/proc_sys.v:23]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_WIDTH bound to: 64 - type: integer 
	Parameter MIC_NUM bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'PDM_to_PCM_wrapper' [C:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/PDM_to_PCM/hdl/PDM_to_PCM_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'PDM_to_PCM' [c:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/PDM_to_PCM/synth/PDM_to_PCM.v:13]
INFO: [Synth 8-6157] synthesizing module 'PDM_to_PCM_PDM_reader_0_0' [C:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.runs/mic_dma_proc_sys_0_0_synth_1/.Xil/Vivado-27432-DK-SLS/realtime/PDM_to_PCM_PDM_reader_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PDM_to_PCM_PDM_reader_0_0' (0#1) [C:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.runs/mic_dma_proc_sys_0_0_synth_1/.Xil/Vivado-27432-DK-SLS/realtime/PDM_to_PCM_PDM_reader_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'PDM_to_PCM_amplify_0_0' [C:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.runs/mic_dma_proc_sys_0_0_synth_1/.Xil/Vivado-27432-DK-SLS/realtime/PDM_to_PCM_amplify_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PDM_to_PCM_amplify_0_0' (0#1) [C:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.runs/mic_dma_proc_sys_0_0_synth_1/.Xil/Vivado-27432-DK-SLS/realtime/PDM_to_PCM_amplify_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'PDM_to_PCM_cic_compiler_0_0' [C:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.runs/mic_dma_proc_sys_0_0_synth_1/.Xil/Vivado-27432-DK-SLS/realtime/PDM_to_PCM_cic_compiler_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PDM_to_PCM_cic_compiler_0_0' (0#1) [C:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.runs/mic_dma_proc_sys_0_0_synth_1/.Xil/Vivado-27432-DK-SLS/realtime/PDM_to_PCM_cic_compiler_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'PDM_to_PCM_cic_compiler_1_0' [C:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.runs/mic_dma_proc_sys_0_0_synth_1/.Xil/Vivado-27432-DK-SLS/realtime/PDM_to_PCM_cic_compiler_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PDM_to_PCM_cic_compiler_1_0' (0#1) [C:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.runs/mic_dma_proc_sys_0_0_synth_1/.Xil/Vivado-27432-DK-SLS/realtime/PDM_to_PCM_cic_compiler_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'PDM_to_PCM_fir_compiler_0_0' [C:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.runs/mic_dma_proc_sys_0_0_synth_1/.Xil/Vivado-27432-DK-SLS/realtime/PDM_to_PCM_fir_compiler_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PDM_to_PCM_fir_compiler_0_0' (0#1) [C:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.runs/mic_dma_proc_sys_0_0_synth_1/.Xil/Vivado-27432-DK-SLS/realtime/PDM_to_PCM_fir_compiler_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 's_axis_data_tready' of module 'PDM_to_PCM_fir_compiler_0_0' is unconnected for instance 'fir_compiler_0' [c:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/PDM_to_PCM/synth/PDM_to_PCM.v:99]
WARNING: [Synth 8-7023] instance 'fir_compiler_0' of module 'PDM_to_PCM_fir_compiler_0_0' has 6 connections declared, but only 5 given [c:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/PDM_to_PCM/synth/PDM_to_PCM.v:99]
INFO: [Synth 8-6157] synthesizing module 'PDM_to_PCM_fir_compiler_1_0' [C:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.runs/mic_dma_proc_sys_0_0_synth_1/.Xil/Vivado-27432-DK-SLS/realtime/PDM_to_PCM_fir_compiler_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PDM_to_PCM_fir_compiler_1_0' (0#1) [C:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.runs/mic_dma_proc_sys_0_0_synth_1/.Xil/Vivado-27432-DK-SLS/realtime/PDM_to_PCM_fir_compiler_1_0_stub.v:6]
WARNING: [Synth 8-7071] port 's_axis_data_tready' of module 'PDM_to_PCM_fir_compiler_1_0' is unconnected for instance 'fir_compiler_1' [c:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/PDM_to_PCM/synth/PDM_to_PCM.v:105]
WARNING: [Synth 8-7023] instance 'fir_compiler_1' of module 'PDM_to_PCM_fir_compiler_1_0' has 6 connections declared, but only 5 given [c:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/PDM_to_PCM/synth/PDM_to_PCM.v:105]
INFO: [Synth 8-6157] synthesizing module 'PDM_to_PCM_round_and_saturate_0_0' [C:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.runs/mic_dma_proc_sys_0_0_synth_1/.Xil/Vivado-27432-DK-SLS/realtime/PDM_to_PCM_round_and_saturate_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PDM_to_PCM_round_and_saturate_0_0' (0#1) [C:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.runs/mic_dma_proc_sys_0_0_synth_1/.Xil/Vivado-27432-DK-SLS/realtime/PDM_to_PCM_round_and_saturate_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PDM_to_PCM' (0#1) [c:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/PDM_to_PCM/synth/PDM_to_PCM.v:13]
INFO: [Synth 8-6155] done synthesizing module 'PDM_to_PCM_wrapper' (0#1) [C:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/PDM_to_PCM/hdl/PDM_to_PCM_wrapper.v:13]
INFO: [Synth 8-6155] done synthesizing module 'proc_sys' (0#1) [C:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.srcs/sources_1/new/proc_sys.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mic_dma_proc_sys_0_0' (0#1) [c:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/mic_dma/ip/mic_dma_proc_sys_0_0/synth/mic_dma_proc_sys_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1348.852 ; gain = 605.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1348.852 ; gain = 605.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1348.852 ; gain = 605.801
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1348.852 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/PDM_to_PCM/ip/PDM_to_PCM_PDM_reader_0_0/PDM_to_PCM_PDM_reader_0_0/PDM_to_PCM_PDM_reader_0_0_in_context.xdc] for cell 'inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0'
Finished Parsing XDC File [c:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/PDM_to_PCM/ip/PDM_to_PCM_PDM_reader_0_0/PDM_to_PCM_PDM_reader_0_0/PDM_to_PCM_PDM_reader_0_0_in_context.xdc] for cell 'inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/PDM_reader_0'
Parsing XDC File [c:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/PDM_to_PCM/ip/PDM_to_PCM_cic_compiler_0_0/PDM_to_PCM_cic_compiler_0_0/PDM_to_PCM_cic_compiler_1_0_in_context.xdc] for cell 'inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/cic_compiler_0'
Finished Parsing XDC File [c:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/PDM_to_PCM/ip/PDM_to_PCM_cic_compiler_0_0/PDM_to_PCM_cic_compiler_0_0/PDM_to_PCM_cic_compiler_1_0_in_context.xdc] for cell 'inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/cic_compiler_0'
Parsing XDC File [c:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/PDM_to_PCM/ip/PDM_to_PCM_fir_compiler_0_0/PDM_to_PCM_fir_compiler_0_0/PDM_to_PCM_fir_compiler_1_0_in_context.xdc] for cell 'inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/fir_compiler_0'
Finished Parsing XDC File [c:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/PDM_to_PCM/ip/PDM_to_PCM_fir_compiler_0_0/PDM_to_PCM_fir_compiler_0_0/PDM_to_PCM_fir_compiler_1_0_in_context.xdc] for cell 'inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/fir_compiler_0'
Parsing XDC File [c:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/PDM_to_PCM/ip/PDM_to_PCM_cic_compiler_1_0/PDM_to_PCM_cic_compiler_1_0/PDM_to_PCM_cic_compiler_1_0_in_context.xdc] for cell 'inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/cic_compiler_1'
Finished Parsing XDC File [c:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/PDM_to_PCM/ip/PDM_to_PCM_cic_compiler_1_0/PDM_to_PCM_cic_compiler_1_0/PDM_to_PCM_cic_compiler_1_0_in_context.xdc] for cell 'inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/cic_compiler_1'
Parsing XDC File [c:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/PDM_to_PCM/ip/PDM_to_PCM_fir_compiler_1_0/PDM_to_PCM_fir_compiler_1_0/PDM_to_PCM_fir_compiler_1_0_in_context.xdc] for cell 'inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/fir_compiler_1'
Finished Parsing XDC File [c:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/PDM_to_PCM/ip/PDM_to_PCM_fir_compiler_1_0/PDM_to_PCM_fir_compiler_1_0/PDM_to_PCM_fir_compiler_1_0_in_context.xdc] for cell 'inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/fir_compiler_1'
Parsing XDC File [c:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/PDM_to_PCM/ip/PDM_to_PCM_round_and_saturate_0_0/PDM_to_PCM_round_and_saturate_0_0/PDM_to_PCM_round_and_saturate_0_0_in_context.xdc] for cell 'inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0'
Finished Parsing XDC File [c:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/PDM_to_PCM/ip/PDM_to_PCM_round_and_saturate_0_0/PDM_to_PCM_round_and_saturate_0_0/PDM_to_PCM_round_and_saturate_0_0_in_context.xdc] for cell 'inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/round_and_saturate_0'
Parsing XDC File [c:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/PDM_to_PCM/ip/PDM_to_PCM_amplify_0_0/PDM_to_PCM_amplify_0_0/PDM_to_PCM_amplify_0_0_in_context.xdc] for cell 'inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0'
Finished Parsing XDC File [c:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/PDM_to_PCM/ip/PDM_to_PCM_amplify_0_0/PDM_to_PCM_amplify_0_0/PDM_to_PCM_amplify_0_0_in_context.xdc] for cell 'inst/mic_lines[0].input_pipeline/PDM_to_PCM_i/amplify_0'
Parsing XDC File [C:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.runs/mic_dma_proc_sys_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.runs/mic_dma_proc_sys_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1348.852 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1348.852 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1348.852 ; gain = 605.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1348.852 ; gain = 605.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1348.852 ; gain = 605.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1348.852 ; gain = 605.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1380.324 ; gain = 637.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1544.996 ; gain = 801.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1544.996 ; gain = 801.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1554.918 ; gain = 811.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1790.098 ; gain = 1047.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1790.098 ; gain = 1047.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1790.098 ; gain = 1047.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1790.098 ; gain = 1047.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1790.098 ; gain = 1047.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1790.098 ; gain = 1047.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------+----------+
|      |BlackBox name                     |Instances |
+------+----------------------------------+----------+
|1     |PDM_to_PCM_PDM_reader_0_0         |         1|
|2     |PDM_to_PCM_amplify_0_0            |         1|
|3     |PDM_to_PCM_cic_compiler_0_0       |         1|
|4     |PDM_to_PCM_cic_compiler_1_0       |         1|
|5     |PDM_to_PCM_fir_compiler_0_0       |         1|
|6     |PDM_to_PCM_fir_compiler_1_0       |         1|
|7     |PDM_to_PCM_round_and_saturate_0_0 |         1|
+------+----------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |PDM_to_PCM_PDM_reader_0         |     1|
|2     |PDM_to_PCM_amplify_0            |     1|
|3     |PDM_to_PCM_cic_compiler_0       |     1|
|4     |PDM_to_PCM_cic_compiler_1       |     1|
|5     |PDM_to_PCM_fir_compiler_0       |     1|
|6     |PDM_to_PCM_fir_compiler_1       |     1|
|7     |PDM_to_PCM_round_and_saturate_0 |     1|
|8     |LUT2                            |     2|
+------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1790.098 ; gain = 1047.047
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1790.098 ; gain = 1047.047
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1790.098 ; gain = 1047.047
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1790.098 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1790.098 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 3c1ac14f
INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:36 . Memory (MB): peak = 1790.098 ; gain = 1277.996
INFO: [Coretcl 2-1174] Renamed 10 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1790.098 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.runs/mic_dma_proc_sys_0_0_synth_1/mic_dma_proc_sys_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file mic_dma_proc_sys_0_0_utilization_synth.rpt -pb mic_dma_proc_sys_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul 24 19:17:24 2025...
