#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\verilog\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\verilog\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\verilog\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\verilog\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\verilog\iverilog\lib\ivl\va_math.vpi";
S_0000014b6f791ee0 .scope module, "Testbench" "Testbench" 2 11;
 .timescale 0 0;
v0000014b6f7fd100_0 .var "CLK", 0 0;
v0000014b6f7fcde0_0 .net "INSTRUCTION", 31 0, L_0000014b6f7ff4d0;  1 drivers
v0000014b6f7fda60_0 .net "PC", 31 0, v0000014b6f7fc450_0;  1 drivers
v0000014b6f7fdd80_0 .var "RESET", 0 0;
v0000014b6f7fce80_0 .net *"_ivl_0", 7 0, L_0000014b6f7ff110;  1 drivers
v0000014b6f7fdba0_0 .net *"_ivl_10", 31 0, L_0000014b6f7ff1b0;  1 drivers
v0000014b6f7fdc40_0 .net *"_ivl_12", 7 0, L_0000014b6f7fedf0;  1 drivers
L_0000014b6f800c68 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000014b6f7fe6e0_0 .net/2u *"_ivl_14", 31 0, L_0000014b6f800c68;  1 drivers
v0000014b6f7fd1a0_0 .net *"_ivl_16", 31 0, L_0000014b6f800a10;  1 drivers
v0000014b6f7fe8c0_0 .net *"_ivl_18", 7 0, L_0000014b6f8000b0;  1 drivers
L_0000014b6f800bd8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000014b6f7fe780_0 .net/2u *"_ivl_2", 31 0, L_0000014b6f800bd8;  1 drivers
v0000014b6f7fcfc0_0 .net *"_ivl_4", 31 0, L_0000014b6f7ffa70;  1 drivers
v0000014b6f7fd240_0 .net *"_ivl_6", 7 0, L_0000014b6f8003d0;  1 drivers
L_0000014b6f800c20 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000014b6f7fe280_0 .net/2u *"_ivl_8", 31 0, L_0000014b6f800c20;  1 drivers
v0000014b6f7fd380_0 .net "address", 7 0, v0000014b6f7942e0_0;  1 drivers
v0000014b6f7fdce0_0 .net "busywait", 0 0, v0000014b6f7fcca0_0;  1 drivers
v0000014b6f7fde20_0 .net "data_memory_readdata", 7 0, v0000014b6f7fd6a0_0;  1 drivers
v0000014b6f7fdec0_0 .net "data_memory_writedata", 7 0, L_0000014b6f7928e0;  1 drivers
v0000014b6f7fcc00_0 .var/i "i", 31 0;
v0000014b6f7feaa0 .array "instr_mem", 1023 0, 7 0;
v0000014b6f7fd420_0 .var/i "j", 31 0;
v0000014b6f7fe140_0 .net "read", 0 0, v0000014b6f7f9fe0_0;  1 drivers
v0000014b6f7fe3c0_0 .net "write", 0 0, v0000014b6f7f95e0_0;  1 drivers
L_0000014b6f7ff110 .array/port v0000014b6f7feaa0, L_0000014b6f7ffa70;
L_0000014b6f7ffa70 .arith/sum 32, v0000014b6f7fc450_0, L_0000014b6f800bd8;
L_0000014b6f8003d0 .array/port v0000014b6f7feaa0, L_0000014b6f7ff1b0;
L_0000014b6f7ff1b0 .arith/sum 32, v0000014b6f7fc450_0, L_0000014b6f800c20;
L_0000014b6f7fedf0 .array/port v0000014b6f7feaa0, L_0000014b6f800a10;
L_0000014b6f800a10 .arith/sum 32, v0000014b6f7fc450_0, L_0000014b6f800c68;
L_0000014b6f8000b0 .array/port v0000014b6f7feaa0, v0000014b6f7fc450_0;
L_0000014b6f7ff4d0 .delay 32 (2,2,2) L_0000014b6f7ff4d0/d;
L_0000014b6f7ff4d0/d .concat [ 8 8 8 8], L_0000014b6f8000b0, L_0000014b6f7fedf0, L_0000014b6f8003d0, L_0000014b6f7ff110;
S_0000014b6f6bba70 .scope module, "mycpu" "cpu" 2 29, 3 16 0, S_0000014b6f791ee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC_data";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
    .port_info 4 /INPUT 1 "busywait";
    .port_info 5 /OUTPUT 1 "read";
    .port_info 6 /OUTPUT 1 "write";
    .port_info 7 /INPUT 8 "data_memory_readdata";
    .port_info 8 /OUTPUT 8 "ALUresult";
    .port_info 9 /OUTPUT 8 "regout1";
v0000014b6f7fabf0_0 .net "ALUop", 2 0, v0000014b6f7fa120_0;  1 drivers
v0000014b6f7fbd70_0 .net "ALUresult", 7 0, v0000014b6f7942e0_0;  alias, 1 drivers
v0000014b6f7fca90_0 .net "CLK", 0 0, v0000014b6f7fd100_0;  1 drivers
v0000014b6f7fc1d0_0 .net "I12", 7 0, v0000014b6f7f9360_0;  1 drivers
v0000014b6f7fb190_0 .net "INSTRUCTION", 31 0, L_0000014b6f7ff4d0;  alias, 1 drivers
v0000014b6f7fafb0_0 .net "PC_data", 31 0, v0000014b6f7fc450_0;  alias, 1 drivers
v0000014b6f7fb410_0 .net "RESET", 0 0, v0000014b6f7fdd80_0;  1 drivers
v0000014b6f7fb910_0 .net "beq", 0 0, v0000014b6f7fa620_0;  1 drivers
v0000014b6f7fc810_0 .net "bne", 0 0, v0000014b6f7f9f40_0;  1 drivers
v0000014b6f7fc8b0_0 .net "busywait", 0 0, v0000014b6f7fcca0_0;  alias, 1 drivers
v0000014b6f7fc950_0 .net "data_memory_readdata", 7 0, v0000014b6f7fd6a0_0;  alias, 1 drivers
v0000014b6f7fbeb0_0 .net "extendedvalue", 31 0, v0000014b6f7fad30_0;  1 drivers
v0000014b6f7fb050_0 .net "immediate", 7 0, v0000014b6f7f8dc0_0;  1 drivers
v0000014b6f7fc270_0 .net "isfromdatamemory", 0 0, v0000014b6f7f99a0_0;  1 drivers
v0000014b6f7fba50_0 .net "islogicalorisleft", 1 0, v0000014b6f7fa4e0_0;  1 drivers
v0000014b6f7fc9f0_0 .net "isregout", 0 0, v0000014b6f7f9a40_0;  1 drivers
v0000014b6f7fb9b0_0 .net "istwoscomp", 0 0, v0000014b6f7f9680_0;  1 drivers
v0000014b6f7fb2d0_0 .net "jump", 0 0, v0000014b6f7fa1c0_0;  1 drivers
v0000014b6f7fb550_0 .net "jumpOrbranch", 7 0, v0000014b6f7f9220_0;  1 drivers
v0000014b6f7fbcd0_0 .net "leftshiftout", 31 0, L_0000014b6f7ff6b0;  1 drivers
v0000014b6f7fbb90_0 .net "muxcontrol", 0 0, v0000014b6f7f97c0_0;  1 drivers
v0000014b6f7fbc30_0 .net "opcode", 7 0, v0000014b6f7f9180_0;  1 drivers
v0000014b6f7fbe10_0 .net "read", 0 0, v0000014b6f7f9fe0_0;  alias, 1 drivers
v0000014b6f7fd060_0 .net "readreg1", 2 0, v0000014b6f7fa260_0;  1 drivers
v0000014b6f7fe960_0 .net "readreg2", 2 0, v0000014b6f7fa760_0;  1 drivers
v0000014b6f7fe500_0 .net "regout1", 7 0, L_0000014b6f7928e0;  alias, 1 drivers
v0000014b6f7fe460_0 .net "regout2", 7 0, L_0000014b6f792db0;  1 drivers
v0000014b6f7fcf20_0 .net "regout2ORimmediate", 7 0, v0000014b6f7faa80_0;  1 drivers
v0000014b6f7fe1e0_0 .net "twoscompout", 7 0, v0000014b6f7fc6d0_0;  1 drivers
v0000014b6f7fe5a0_0 .net "write", 0 0, v0000014b6f7f95e0_0;  alias, 1 drivers
v0000014b6f7fd2e0_0 .net "writeanable", 0 0, v0000014b6f7fa9e0_0;  1 drivers
v0000014b6f7fdb00_0 .net "writedata", 7 0, v0000014b6f7f9720_0;  1 drivers
v0000014b6f7fe640_0 .net "writereg", 2 0, v0000014b6f7f9d60_0;  1 drivers
v0000014b6f7fe0a0_0 .net "zero", 0 0, v0000014b6f7fa080_0;  1 drivers
S_0000014b6f6bbc00 .scope module, "alu" "ALUUnit" 3 55, 4 212 0, S_0000014b6f6bba70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data1";
    .port_info 1 /INPUT 8 "data2";
    .port_info 2 /INPUT 3 "select";
    .port_info 3 /OUTPUT 8 "result";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /INPUT 2 "islogicalorisleft";
v0000014b6f7f52d0_0 .net "Ii1", 7 0, L_0000014b6f7929c0;  1 drivers
v0000014b6f7f5690_0 .net "Ii2", 7 0, L_0000014b6f800150;  1 drivers
v0000014b6f7f4510_0 .net "Ii3", 7 0, L_0000014b6f792f00;  1 drivers
v0000014b6f7f5910_0 .net "Ii4", 7 0, L_0000014b6f7931a0;  1 drivers
v0000014b6f7f5730_0 .net "Ii5", 7 0, v0000014b6f7ea7a0_0;  1 drivers
v0000014b6f7f9b80_0 .net "Ii6", 7 0, v0000014b6f7ea160_0;  1 drivers
v0000014b6f7f8f00_0 .net "Ii7", 7 0, L_0000014b6f800010;  1 drivers
v0000014b6f7f8fa0_0 .net "data1", 7 0, L_0000014b6f7928e0;  alias, 1 drivers
v0000014b6f7f9c20_0 .net "data2", 7 0, v0000014b6f7faa80_0;  alias, 1 drivers
v0000014b6f7f9ae0_0 .net "islogicalorisleft", 1 0, v0000014b6f7fa4e0_0;  alias, 1 drivers
v0000014b6f7fa440_0 .net "result", 7 0, v0000014b6f7942e0_0;  alias, 1 drivers
v0000014b6f7f9040_0 .net "select", 2 0, v0000014b6f7fa120_0;  alias, 1 drivers
v0000014b6f7fa080_0 .var "zero", 0 0;
E_0000014b6f789660 .event anyedge, v0000014b6f7942e0_0;
L_0000014b6f800830 .part v0000014b6f7fa4e0_0, 0, 1;
S_0000014b6f6daf70 .scope module, "add" "AddUnit" 4 232, 4 10 0, S_0000014b6f6bbc00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data1";
    .port_info 1 /INPUT 8 "data2";
    .port_info 2 /OUTPUT 8 "result";
v0000014b6f794240_0 .net "data1", 7 0, L_0000014b6f7928e0;  alias, 1 drivers
v0000014b6f793de0_0 .net "data2", 7 0, v0000014b6f7faa80_0;  alias, 1 drivers
v0000014b6f795000_0 .net "result", 7 0, L_0000014b6f800150;  alias, 1 drivers
L_0000014b6f800150 .delay 8 (2,2,2) L_0000014b6f800150/d;
L_0000014b6f800150/d .arith/sum 8, L_0000014b6f7928e0, v0000014b6f7faa80_0;
S_0000014b6f6db100 .scope module, "and1" "AndUnit" 4 233, 4 16 0, S_0000014b6f6bbc00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data1";
    .port_info 1 /INPUT 8 "data2";
    .port_info 2 /OUTPUT 8 "result";
L_0000014b6f792f00/d .functor AND 8, L_0000014b6f7928e0, v0000014b6f7faa80_0, C4<11111111>, C4<11111111>;
L_0000014b6f792f00 .delay 8 (1,1,1) L_0000014b6f792f00/d;
v0000014b6f794d80_0 .net "data1", 7 0, L_0000014b6f7928e0;  alias, 1 drivers
v0000014b6f794e20_0 .net "data2", 7 0, v0000014b6f7faa80_0;  alias, 1 drivers
v0000014b6f793e80_0 .net "result", 7 0, L_0000014b6f792f00;  alias, 1 drivers
S_0000014b6f6ff590 .scope module, "forward" "ForwardUnit" 4 231, 4 4 0, S_0000014b6f6bbc00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data2";
    .port_info 1 /OUTPUT 8 "result";
L_0000014b6f7929c0/d .functor BUFZ 8, v0000014b6f7faa80_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000014b6f7929c0 .delay 8 (1,1,1) L_0000014b6f7929c0/d;
v0000014b6f794920_0 .net "data2", 7 0, v0000014b6f7faa80_0;  alias, 1 drivers
v0000014b6f794380_0 .net "result", 7 0, L_0000014b6f7929c0;  alias, 1 drivers
S_0000014b6f6ff720 .scope module, "multiply" "multiplication" 4 237, 4 164 0, S_0000014b6f6bbc00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data1";
    .port_info 1 /INPUT 8 "data2";
    .port_info 2 /OUTPUT 8 "result";
v0000014b6f7941a0_0 .net *"_ivl_0", 7 0, L_0000014b6f8008d0;  1 drivers
v0000014b6f794b00_0 .net *"_ivl_10", 7 0, L_0000014b6f7fed50;  1 drivers
v0000014b6f794ec0_0 .net *"_ivl_2", 7 0, L_0000014b6f7fecb0;  1 drivers
v0000014b6f794420_0 .net *"_ivl_4", 7 0, L_0000014b6f7ff570;  1 drivers
v0000014b6f793fc0_0 .net *"_ivl_6", 7 0, L_0000014b6f7ffc50;  1 drivers
v0000014b6f794f60_0 .net *"_ivl_8", 7 0, L_0000014b6f7ff7f0;  1 drivers
v0000014b6f794060_0 .net "data1", 7 0, L_0000014b6f7928e0;  alias, 1 drivers
v0000014b6f7950a0_0 .net "data2", 7 0, v0000014b6f7faa80_0;  alias, 1 drivers
v0000014b6f795320_0 .net "result", 7 0, L_0000014b6f800010;  alias, 1 drivers
v0000014b6f7946a0_0 .var "temp0", 7 0;
v0000014b6f7953c0_0 .var "temp1", 7 0;
v0000014b6f794100_0 .var "temp2", 7 0;
v0000014b6f795140_0 .var "temp3", 7 0;
v0000014b6f795780_0 .var "temp4", 7 0;
v0000014b6f7951e0_0 .var "temp5", 7 0;
v0000014b6f794560_0 .var "temp6", 7 0;
v0000014b6f795500_0 .var "temp7", 7 0;
E_0000014b6f789ca0 .event anyedge, v0000014b6f793de0_0, v0000014b6f794240_0;
L_0000014b6f8008d0 .arith/sum 8, v0000014b6f7946a0_0, v0000014b6f7953c0_0;
L_0000014b6f7fecb0 .arith/sum 8, L_0000014b6f8008d0, v0000014b6f794100_0;
L_0000014b6f7ff570 .arith/sum 8, L_0000014b6f7fecb0, v0000014b6f795140_0;
L_0000014b6f7ffc50 .arith/sum 8, L_0000014b6f7ff570, v0000014b6f795780_0;
L_0000014b6f7ff7f0 .arith/sum 8, L_0000014b6f7ffc50, v0000014b6f7951e0_0;
L_0000014b6f7fed50 .arith/sum 8, L_0000014b6f7ff7f0, v0000014b6f794560_0;
L_0000014b6f800010 .delay 8 (3,3,3) L_0000014b6f800010/d;
L_0000014b6f800010/d .arith/sum 8, L_0000014b6f7fed50, v0000014b6f795500_0;
S_0000014b6f6ff090 .scope module, "mux" "MuxUnit" 4 238, 4 192 0, S_0000014b6f6bbc00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "I1";
    .port_info 1 /INPUT 8 "I2";
    .port_info 2 /INPUT 8 "I3";
    .port_info 3 /INPUT 8 "I4";
    .port_info 4 /INPUT 8 "I5";
    .port_info 5 /INPUT 8 "I6";
    .port_info 6 /INPUT 8 "I7";
    .port_info 7 /INPUT 3 "select";
    .port_info 8 /OUTPUT 8 "result";
v0000014b6f795460_0 .net "I1", 7 0, L_0000014b6f7929c0;  alias, 1 drivers
v0000014b6f7955a0_0 .net "I2", 7 0, L_0000014b6f800150;  alias, 1 drivers
v0000014b6f794740_0 .net "I3", 7 0, L_0000014b6f792f00;  alias, 1 drivers
v0000014b6f7944c0_0 .net "I4", 7 0, L_0000014b6f7931a0;  alias, 1 drivers
v0000014b6f794600_0 .net "I5", 7 0, v0000014b6f7ea7a0_0;  alias, 1 drivers
v0000014b6f795640_0 .net "I6", 7 0, v0000014b6f7ea160_0;  alias, 1 drivers
v0000014b6f7956e0_0 .net "I7", 7 0, L_0000014b6f800010;  alias, 1 drivers
v0000014b6f7942e0_0 .var "result", 7 0;
v0000014b6f7947e0_0 .net "select", 2 0, v0000014b6f7fa120_0;  alias, 1 drivers
E_0000014b6f7897a0/0 .event anyedge, v0000014b6f7947e0_0, v0000014b6f794380_0, v0000014b6f795000_0, v0000014b6f793e80_0;
E_0000014b6f7897a0/1 .event anyedge, v0000014b6f7944c0_0, v0000014b6f794600_0, v0000014b6f795640_0, v0000014b6f795320_0;
E_0000014b6f7897a0 .event/or E_0000014b6f7897a0/0, E_0000014b6f7897a0/1;
S_0000014b6f6ff220 .scope module, "or1" "OrUnit" 4 234, 4 22 0, S_0000014b6f6bbc00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data1";
    .port_info 1 /INPUT 8 "data2";
    .port_info 2 /OUTPUT 8 "result";
L_0000014b6f7931a0/d .functor OR 8, L_0000014b6f7928e0, v0000014b6f7faa80_0, C4<00000000>, C4<00000000>;
L_0000014b6f7931a0 .delay 8 (1,1,1) L_0000014b6f7931a0/d;
v0000014b6f794880_0 .net "data1", 7 0, L_0000014b6f7928e0;  alias, 1 drivers
v0000014b6f7949c0_0 .net "data2", 7 0, v0000014b6f7faa80_0;  alias, 1 drivers
v0000014b6f794a60_0 .net "result", 7 0, L_0000014b6f7931a0;  alias, 1 drivers
S_0000014b6f6c1af0 .scope module, "rotate" "rotation" 4 236, 4 112 0, S_0000014b6f6bbc00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data1";
    .port_info 1 /INPUT 8 "data2";
    .port_info 2 /OUTPUT 8 "result";
    .port_info 3 /INPUT 1 "isleft";
v0000014b6f7ea660_0 .var *"_ivl_6", 2 0; Local signal
v0000014b6f7ea020_0 .var "control", 2 0;
v0000014b6f7e91c0_0 .net "data1", 7 0, L_0000014b6f7928e0;  alias, 1 drivers
v0000014b6f7ea520_0 .net "data2", 7 0, v0000014b6f7faa80_0;  alias, 1 drivers
v0000014b6f7e9620_0 .net "isleft", 0 0, L_0000014b6f800830;  1 drivers
v0000014b6f7e9c60_0 .net "result", 7 0, v0000014b6f7ea160_0;  alias, 1 drivers
v0000014b6f7e96c0_0 .net "result1", 7 0, v0000014b6f7e8ea0_0;  1 drivers
v0000014b6f7ea0c0_0 .net "result2", 7 0, v0000014b6f7ea840_0;  1 drivers
v0000014b6f7e9260_0 .net "rotation1", 7 0, v0000014b6f794c40_0;  1 drivers
v0000014b6f7e8f40_0 .net "rotation2", 7 0, v0000014b6f793ac0_0;  1 drivers
v0000014b6f7ea8e0_0 .net "rotation4", 7 0, v0000014b6f793d40_0;  1 drivers
v0000014b6f7eaa20_0 .var "rotationLeft1", 7 0;
v0000014b6f7ea700_0 .var "rotationLeft2", 7 0;
v0000014b6f7e9760_0 .var "rotationLeft4", 7 0;
v0000014b6f7ea2a0_0 .var "rotationRight1", 7 0;
v0000014b6f7e8c20_0 .var "rotationRight2", 7 0;
v0000014b6f7e8cc0_0 .var "rotationRight4", 7 0;
E_0000014b6f789720 .event anyedge, v0000014b6f7ea840_0;
E_0000014b6f7897e0 .event anyedge, v0000014b6f7e8ea0_0;
E_0000014b6f789ce0 .event anyedge, v0000014b6f794240_0;
E_0000014b6f789560 .event anyedge, v0000014b6f793de0_0;
L_0000014b6f7fff70 .part v0000014b6f7ea020_0, 0, 1;
L_0000014b6f800ab0 .part v0000014b6f7ea020_0, 1, 1;
L_0000014b6f800290 .part v0000014b6f7ea020_0, 2, 1;
S_0000014b6f6c1c80 .scope module, "mux1" "mux2x1" 4 134, 5 1 0, S_0000014b6f6c1af0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "input1";
    .port_info 1 /INPUT 8 "input2";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 8 "out";
v0000014b6f794ba0_0 .net "input1", 7 0, v0000014b6f7ea2a0_0;  1 drivers
v0000014b6f795820_0 .net "input2", 7 0, v0000014b6f7eaa20_0;  1 drivers
v0000014b6f794c40_0 .var "out", 7 0;
v0000014b6f7958c0_0 .net "select", 0 0, L_0000014b6f800830;  alias, 1 drivers
E_0000014b6f789b60 .event anyedge, v0000014b6f7958c0_0, v0000014b6f795820_0, v0000014b6f794ba0_0;
S_0000014b6f706e50 .scope module, "mux2" "mux2x1" 4 146, 5 1 0, S_0000014b6f6c1af0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "input1";
    .port_info 1 /INPUT 8 "input2";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 8 "out";
v0000014b6f794ce0_0 .net "input1", 7 0, v0000014b6f7e8c20_0;  1 drivers
v0000014b6f795960_0 .net "input2", 7 0, v0000014b6f7ea700_0;  1 drivers
v0000014b6f793ac0_0 .var "out", 7 0;
v0000014b6f793b60_0 .net "select", 0 0, L_0000014b6f800830;  alias, 1 drivers
E_0000014b6f7898e0 .event anyedge, v0000014b6f7958c0_0, v0000014b6f795960_0, v0000014b6f794ce0_0;
S_0000014b6f706fe0 .scope module, "mux4" "mux2x1" 4 158, 5 1 0, S_0000014b6f6c1af0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "input1";
    .port_info 1 /INPUT 8 "input2";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 8 "out";
v0000014b6f793c00_0 .net "input1", 7 0, v0000014b6f7e8cc0_0;  1 drivers
v0000014b6f793ca0_0 .net "input2", 7 0, v0000014b6f7e9760_0;  1 drivers
v0000014b6f793d40_0 .var "out", 7 0;
v0000014b6f76ee10_0 .net "select", 0 0, L_0000014b6f800830;  alias, 1 drivers
E_0000014b6f789ae0 .event anyedge, v0000014b6f7958c0_0, v0000014b6f793ca0_0, v0000014b6f793c00_0;
S_0000014b6f6e0680 .scope module, "resultmux1" "mux2x1" 4 136, 5 1 0, S_0000014b6f6c1af0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "input1";
    .port_info 1 /INPUT 8 "input2";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 8 "out";
v0000014b6f76ef50_0 .net "input1", 7 0, L_0000014b6f7928e0;  alias, 1 drivers
v0000014b6f76fbd0_0 .net "input2", 7 0, v0000014b6f794c40_0;  alias, 1 drivers
v0000014b6f7e8ea0_0 .var "out", 7 0;
v0000014b6f7ea980_0 .net "select", 0 0, L_0000014b6f7fff70;  1 drivers
E_0000014b6f7896e0 .event anyedge, v0000014b6f7ea980_0, v0000014b6f794c40_0, v0000014b6f794240_0;
S_0000014b6f7eaeb0 .scope module, "resultmux2" "mux2x1" 4 148, 5 1 0, S_0000014b6f6c1af0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "input1";
    .port_info 1 /INPUT 8 "input2";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 8 "out";
v0000014b6f7ea5c0_0 .net "input1", 7 0, v0000014b6f7e8ea0_0;  alias, 1 drivers
v0000014b6f7e9080_0 .net "input2", 7 0, v0000014b6f793ac0_0;  alias, 1 drivers
v0000014b6f7ea840_0 .var "out", 7 0;
v0000014b6f7e9120_0 .net "select", 0 0, L_0000014b6f800ab0;  1 drivers
E_0000014b6f7893a0 .event anyedge, v0000014b6f7e9120_0, v0000014b6f793ac0_0, v0000014b6f7e8ea0_0;
S_0000014b6f7eb1d0 .scope module, "resultmux4" "mux2x1" 4 160, 5 1 0, S_0000014b6f6c1af0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "input1";
    .port_info 1 /INPUT 8 "input2";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 8 "out";
v0000014b6f7e9800_0 .net "input1", 7 0, v0000014b6f7ea840_0;  alias, 1 drivers
v0000014b6f7e8b80_0 .net "input2", 7 0, v0000014b6f793d40_0;  alias, 1 drivers
v0000014b6f7ea160_0 .var "out", 7 0;
v0000014b6f7e9bc0_0 .net "select", 0 0, L_0000014b6f800290;  1 drivers
E_0000014b6f7891e0 .event anyedge, v0000014b6f7e9bc0_0, v0000014b6f793d40_0, v0000014b6f7ea840_0;
S_0000014b6f7eb680 .scope module, "shift" "shiftUnit" 4 235, 4 28 0, S_0000014b6f6bbc00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data1";
    .port_info 1 /INPUT 8 "data2";
    .port_info 2 /OUTPUT 8 "result";
    .port_info 3 /INPUT 2 "islogicalorisleft";
v0000014b6f7f5370_0 .var *"_ivl_8", 3 0; Local signal
v0000014b6f7f3ed0_0 .var/2u *"_ivl_9", 3 0; Local signal
v0000014b6f7f3d90_0 .var "arithmeticexception", 7 0;
v0000014b6f7f4a10_0 .var "control", 3 0;
v0000014b6f7f3e30_0 .net "data1", 7 0, L_0000014b6f7928e0;  alias, 1 drivers
v0000014b6f7f43d0_0 .net "data2", 7 0, v0000014b6f7faa80_0;  alias, 1 drivers
v0000014b6f7f4b50_0 .net "exception", 7 0, v0000014b6f7f4790_0;  1 drivers
v0000014b6f7f4970_0 .net "islogicalorisleft", 1 0, v0000014b6f7fa4e0_0;  alias, 1 drivers
v0000014b6f7f5a50_0 .var "logicalexception", 7 0;
v0000014b6f7f59b0_0 .net "result", 7 0, v0000014b6f7ea7a0_0;  alias, 1 drivers
v0000014b6f7f5410_0 .net "result1", 7 0, v0000014b6f7f4650_0;  1 drivers
v0000014b6f7f5550_0 .net "result2", 7 0, v0000014b6f7f48d0_0;  1 drivers
v0000014b6f7f5050_0 .net "result4", 7 0, v0000014b6f7f4150_0;  1 drivers
v0000014b6f7f54b0_0 .net "shift1", 7 0, v0000014b6f7e8fe0_0;  1 drivers
v0000014b6f7f4830_0 .var "shift1ArithmeticLeft", 7 0;
v0000014b6f7f4e70_0 .var "shift1ArithmeticRight", 7 0;
v0000014b6f7f4010_0 .var "shift1LogicalLeft", 7 0;
v0000014b6f7f41f0_0 .var "shift1LogicalRight", 7 0;
v0000014b6f7f5230_0 .net "shift2", 7 0, v0000014b6f7e99e0_0;  1 drivers
v0000014b6f7f3f70_0 .var "shift2ArithmeticLeft", 7 0;
v0000014b6f7f4bf0_0 .var "shift2ArithmeticRight", 7 0;
v0000014b6f7f4290_0 .var "shift2LogicalLeft", 7 0;
v0000014b6f7f55f0_0 .var "shift2LogicalRight", 7 0;
v0000014b6f7f4470_0 .net "shift4", 7 0, v0000014b6f7ea480_0;  1 drivers
v0000014b6f7f4c90_0 .var "shift4ArithmeticLeft", 7 0;
v0000014b6f7f4fb0_0 .var "shift4ArithmeticRight", 7 0;
v0000014b6f7f50f0_0 .var "shift4LogicalLeft", 7 0;
v0000014b6f7f5190_0 .var "shift4LogicalRight", 7 0;
E_0000014b6f789b20 .event anyedge, v0000014b6f7f48d0_0;
E_0000014b6f789220 .event anyedge, v0000014b6f7f4650_0;
L_0000014b6f7ff890 .part v0000014b6f7f4a10_0, 0, 1;
L_0000014b6f800970 .part v0000014b6f7f4a10_0, 1, 1;
L_0000014b6f7ff430 .part v0000014b6f7f4a10_0, 2, 1;
L_0000014b6f7ffbb0 .part v0000014b6f7f4a10_0, 3, 1;
S_0000014b6f7eb360 .scope module, "exceptionmux5" "mux2x1" 4 108, 5 1 0, S_0000014b6f7eb680;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "input1";
    .port_info 1 /INPUT 8 "input2";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 8 "out";
v0000014b6f7ea340_0 .net "input1", 7 0, v0000014b6f7f4150_0;  alias, 1 drivers
v0000014b6f7e9d00_0 .net "input2", 7 0, v0000014b6f7f4790_0;  alias, 1 drivers
v0000014b6f7ea7a0_0 .var "out", 7 0;
v0000014b6f7e9440_0 .net "select", 0 0, L_0000014b6f7ffbb0;  1 drivers
E_0000014b6f788ee0 .event anyedge, v0000014b6f7e9440_0, v0000014b6f7e9d00_0, v0000014b6f7ea340_0;
S_0000014b6f7ead20 .scope module, "mux1" "MuxUnit4" 4 65, 6 1 0, S_0000014b6f7eb680;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "I1";
    .port_info 1 /INPUT 8 "I2";
    .port_info 2 /INPUT 8 "I3";
    .port_info 3 /INPUT 8 "I4";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 8 "result";
v0000014b6f7e8d60_0 .net "I1", 7 0, v0000014b6f7f4e70_0;  1 drivers
v0000014b6f7e8e00_0 .net "I2", 7 0, v0000014b6f7f4830_0;  1 drivers
v0000014b6f7e94e0_0 .net "I3", 7 0, v0000014b6f7f41f0_0;  1 drivers
v0000014b6f7e9300_0 .net "I4", 7 0, v0000014b6f7f4010_0;  1 drivers
v0000014b6f7e8fe0_0 .var "result", 7 0;
v0000014b6f7ea200_0 .net "select", 1 0, v0000014b6f7fa4e0_0;  alias, 1 drivers
E_0000014b6f7893e0/0 .event anyedge, v0000014b6f7ea200_0, v0000014b6f7e8d60_0, v0000014b6f7e8e00_0, v0000014b6f7e94e0_0;
E_0000014b6f7893e0/1 .event anyedge, v0000014b6f7e9300_0;
E_0000014b6f7893e0 .event/or E_0000014b6f7893e0/0, E_0000014b6f7893e0/1;
S_0000014b6f7eb9a0 .scope module, "mux2" "MuxUnit4" 4 82, 6 1 0, S_0000014b6f7eb680;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "I1";
    .port_info 1 /INPUT 8 "I2";
    .port_info 2 /INPUT 8 "I3";
    .port_info 3 /INPUT 8 "I4";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 8 "result";
v0000014b6f7e9b20_0 .net "I1", 7 0, v0000014b6f7f4bf0_0;  1 drivers
v0000014b6f7e93a0_0 .net "I2", 7 0, v0000014b6f7f3f70_0;  1 drivers
v0000014b6f7e98a0_0 .net "I3", 7 0, v0000014b6f7f55f0_0;  1 drivers
v0000014b6f7e9940_0 .net "I4", 7 0, v0000014b6f7f4290_0;  1 drivers
v0000014b6f7e99e0_0 .var "result", 7 0;
v0000014b6f7e9da0_0 .net "select", 1 0, v0000014b6f7fa4e0_0;  alias, 1 drivers
E_0000014b6f789da0/0 .event anyedge, v0000014b6f7ea200_0, v0000014b6f7e9b20_0, v0000014b6f7e93a0_0, v0000014b6f7e98a0_0;
E_0000014b6f789da0/1 .event anyedge, v0000014b6f7e9940_0;
E_0000014b6f789da0 .event/or E_0000014b6f789da0/0, E_0000014b6f789da0/1;
S_0000014b6f7eb4f0 .scope module, "mux4" "MuxUnit4" 4 99, 6 1 0, S_0000014b6f7eb680;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "I1";
    .port_info 1 /INPUT 8 "I2";
    .port_info 2 /INPUT 8 "I3";
    .port_info 3 /INPUT 8 "I4";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 8 "result";
v0000014b6f7e9580_0 .net "I1", 7 0, v0000014b6f7f4fb0_0;  1 drivers
v0000014b6f7ea3e0_0 .net "I2", 7 0, v0000014b6f7f4c90_0;  1 drivers
v0000014b6f7e9a80_0 .net "I3", 7 0, v0000014b6f7f5190_0;  1 drivers
v0000014b6f7e9e40_0 .net "I4", 7 0, v0000014b6f7f50f0_0;  1 drivers
v0000014b6f7ea480_0 .var "result", 7 0;
v0000014b6f7e9ee0_0 .net "select", 1 0, v0000014b6f7fa4e0_0;  alias, 1 drivers
E_0000014b6f789d20/0 .event anyedge, v0000014b6f7ea200_0, v0000014b6f7e9580_0, v0000014b6f7ea3e0_0, v0000014b6f7e9a80_0;
E_0000014b6f789d20/1 .event anyedge, v0000014b6f7e9e40_0;
E_0000014b6f789d20 .event/or E_0000014b6f789d20/0, E_0000014b6f789d20/1;
S_0000014b6f7eb040 .scope module, "mux5" "MuxUnit4" 4 106, 6 1 0, S_0000014b6f7eb680;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "I1";
    .port_info 1 /INPUT 8 "I2";
    .port_info 2 /INPUT 8 "I3";
    .port_info 3 /INPUT 8 "I4";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 8 "result";
v0000014b6f7e9f80_0 .net "I1", 7 0, v0000014b6f7f3d90_0;  1 drivers
v0000014b6f7f4330_0 .net "I2", 7 0, v0000014b6f7f3d90_0;  alias, 1 drivers
v0000014b6f7f4ab0_0 .net "I3", 7 0, v0000014b6f7f5a50_0;  1 drivers
v0000014b6f7f3c50_0 .net "I4", 7 0, v0000014b6f7f5a50_0;  alias, 1 drivers
v0000014b6f7f4790_0 .var "result", 7 0;
v0000014b6f7f4d30_0 .net "select", 1 0, v0000014b6f7fa4e0_0;  alias, 1 drivers
E_0000014b6f789ba0/0 .event anyedge, v0000014b6f7ea200_0, v0000014b6f7e9f80_0, v0000014b6f7e9f80_0, v0000014b6f7f4ab0_0;
E_0000014b6f789ba0/1 .event anyedge, v0000014b6f7f4ab0_0;
E_0000014b6f789ba0 .event/or E_0000014b6f789ba0/0, E_0000014b6f789ba0/1;
S_0000014b6f7eab90 .scope module, "resultmux1" "mux2x1" 4 67, 5 1 0, S_0000014b6f7eb680;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "input1";
    .port_info 1 /INPUT 8 "input2";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 8 "out";
v0000014b6f7f4f10_0 .net "input1", 7 0, L_0000014b6f7928e0;  alias, 1 drivers
v0000014b6f7f57d0_0 .net "input2", 7 0, v0000014b6f7e8fe0_0;  alias, 1 drivers
v0000014b6f7f4650_0 .var "out", 7 0;
v0000014b6f7f45b0_0 .net "select", 0 0, L_0000014b6f7ff890;  1 drivers
E_0000014b6f7894a0 .event anyedge, v0000014b6f7f45b0_0, v0000014b6f7e8fe0_0, v0000014b6f794240_0;
S_0000014b6f7eb810 .scope module, "resultmux2" "mux2x1" 4 84, 5 1 0, S_0000014b6f7eb680;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "input1";
    .port_info 1 /INPUT 8 "input2";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 8 "out";
v0000014b6f7f46f0_0 .net "input1", 7 0, v0000014b6f7f4650_0;  alias, 1 drivers
v0000014b6f7f3cf0_0 .net "input2", 7 0, v0000014b6f7e99e0_0;  alias, 1 drivers
v0000014b6f7f48d0_0 .var "out", 7 0;
v0000014b6f7f4dd0_0 .net "select", 0 0, L_0000014b6f800970;  1 drivers
E_0000014b6f7899a0 .event anyedge, v0000014b6f7f4dd0_0, v0000014b6f7e99e0_0, v0000014b6f7f4650_0;
S_0000014b6f7f6070 .scope module, "resultmux4" "mux2x1" 4 101, 5 1 0, S_0000014b6f7eb680;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "input1";
    .port_info 1 /INPUT 8 "input2";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 8 "out";
v0000014b6f7f40b0_0 .net "input1", 7 0, v0000014b6f7f48d0_0;  alias, 1 drivers
v0000014b6f7f5870_0 .net "input2", 7 0, v0000014b6f7ea480_0;  alias, 1 drivers
v0000014b6f7f4150_0 .var "out", 7 0;
v0000014b6f7f3bb0_0 .net "select", 0 0, L_0000014b6f7ff430;  1 drivers
E_0000014b6f789be0 .event anyedge, v0000014b6f7f3bb0_0, v0000014b6f7ea480_0, v0000014b6f7f48d0_0;
S_0000014b6f7f6200 .scope module, "controlUnit1" "controlunit" 3 50, 7 1 0, S_0000014b6f6bba70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "opcode";
    .port_info 1 /OUTPUT 1 "writeanable";
    .port_info 2 /OUTPUT 1 "istwoscomp";
    .port_info 3 /OUTPUT 1 "isregout";
    .port_info 4 /OUTPUT 3 "ALUop";
    .port_info 5 /OUTPUT 1 "branch";
    .port_info 6 /OUTPUT 1 "jump";
    .port_info 7 /OUTPUT 2 "islogicalorisleft";
    .port_info 8 /OUTPUT 1 "bne";
    .port_info 9 /OUTPUT 1 "write";
    .port_info 10 /OUTPUT 1 "read";
    .port_info 11 /OUTPUT 1 "isfromdatamemory";
v0000014b6f7fa120_0 .var "ALUop", 2 0;
v0000014b6f7f9f40_0 .var "bne", 0 0;
v0000014b6f7fa620_0 .var "branch", 0 0;
v0000014b6f7f99a0_0 .var "isfromdatamemory", 0 0;
v0000014b6f7fa4e0_0 .var "islogicalorisleft", 1 0;
v0000014b6f7f9a40_0 .var "isregout", 0 0;
v0000014b6f7f9680_0 .var "istwoscomp", 0 0;
v0000014b6f7fa1c0_0 .var "jump", 0 0;
v0000014b6f7f90e0_0 .net "opcode", 7 0, v0000014b6f7f9180_0;  alias, 1 drivers
v0000014b6f7f9fe0_0 .var "read", 0 0;
v0000014b6f7f95e0_0 .var "write", 0 0;
v0000014b6f7fa9e0_0 .var "writeanable", 0 0;
E_0000014b6f789a20 .event anyedge, v0000014b6f7f90e0_0;
S_0000014b6f7f69d0 .scope module, "controlmux" "mux2x1" 3 64, 5 1 0, S_0000014b6f6bba70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "input1";
    .port_info 1 /INPUT 8 "input2";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 8 "out";
v0000014b6f7f9cc0_0 .net "input1", 7 0, v0000014b6f7942e0_0;  alias, 1 drivers
v0000014b6f7f8d20_0 .net "input2", 7 0, v0000014b6f7fd6a0_0;  alias, 1 drivers
v0000014b6f7f9720_0 .var "out", 7 0;
v0000014b6f7f8c80_0 .net "select", 0 0, v0000014b6f7f99a0_0;  alias, 1 drivers
E_0000014b6f789de0 .event anyedge, v0000014b6f7f99a0_0, v0000014b6f7f8d20_0, v0000014b6f7942e0_0;
S_0000014b6f7f6840 .scope module, "dec" "decoder" 3 48, 8 1 0, S_0000014b6f6bba70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 8 "opcode";
    .port_info 2 /OUTPUT 8 "immediate";
    .port_info 3 /OUTPUT 3 "readreg2";
    .port_info 4 /OUTPUT 3 "readreg1";
    .port_info 5 /OUTPUT 3 "writereg";
    .port_info 6 /OUTPUT 8 "jumpOrbranch";
v0000014b6f7f8dc0_0 .var "immediate", 7 0;
v0000014b6f7fa3a0_0 .net "instruction", 31 0, L_0000014b6f7ff4d0;  alias, 1 drivers
v0000014b6f7f9220_0 .var "jumpOrbranch", 7 0;
v0000014b6f7f9180_0 .var "opcode", 7 0;
v0000014b6f7fa260_0 .var "readreg1", 2 0;
v0000014b6f7fa760_0 .var "readreg2", 2 0;
v0000014b6f7f9d60_0 .var "writereg", 2 0;
E_0000014b6f789360 .event anyedge, v0000014b6f7fa3a0_0;
S_0000014b6f7f5bc0 .scope module, "leftshift1" "leftshift" 3 58, 9 1 0, S_0000014b6f6bba70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /OUTPUT 32 "result";
v0000014b6f7fa580_0 .net *"_ivl_2", 29 0, L_0000014b6f7fefd0;  1 drivers
L_0000014b6f800d40 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000014b6f7f9900_0 .net *"_ivl_4", 1 0, L_0000014b6f800d40;  1 drivers
v0000014b6f7f92c0_0 .net "data1", 31 0, v0000014b6f7fad30_0;  alias, 1 drivers
v0000014b6f7f8be0_0 .net "result", 31 0, L_0000014b6f7ff6b0;  alias, 1 drivers
L_0000014b6f7fefd0 .part v0000014b6f7fad30_0, 0, 30;
L_0000014b6f7ff6b0 .concat [ 2 30 0 0], L_0000014b6f800d40, L_0000014b6f7fefd0;
S_0000014b6f7f71a0 .scope module, "mux11" "mux2x1" 3 53, 5 1 0, S_0000014b6f6bba70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "input1";
    .port_info 1 /INPUT 8 "input2";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 8 "out";
v0000014b6f7fa940_0 .net "input1", 7 0, L_0000014b6f792db0;  alias, 1 drivers
v0000014b6f7fa8a0_0 .net "input2", 7 0, v0000014b6f7fc6d0_0;  alias, 1 drivers
v0000014b6f7f9360_0 .var "out", 7 0;
v0000014b6f7f9400_0 .net "select", 0 0, v0000014b6f7f9680_0;  alias, 1 drivers
E_0000014b6f789420 .event anyedge, v0000014b6f7f9680_0, v0000014b6f7fa8a0_0, v0000014b6f7fa940_0;
S_0000014b6f7f6520 .scope module, "mux22" "mux2x1" 3 54, 5 1 0, S_0000014b6f6bba70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "input1";
    .port_info 1 /INPUT 8 "input2";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 8 "out";
v0000014b6f7fa300_0 .net "input1", 7 0, v0000014b6f7f8dc0_0;  alias, 1 drivers
v0000014b6f7f8e60_0 .net "input2", 7 0, v0000014b6f7f9360_0;  alias, 1 drivers
v0000014b6f7faa80_0 .var "out", 7 0;
v0000014b6f7f9e00_0 .net "select", 0 0, v0000014b6f7f9a40_0;  alias, 1 drivers
E_0000014b6f789e20 .event anyedge, v0000014b6f7f9a40_0, v0000014b6f7f9360_0, v0000014b6f7f8dc0_0;
S_0000014b6f7f7650 .scope module, "mux32bit_control1" "mux32bit_control" 3 62, 10 1 0, S_0000014b6f6bba70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "zero";
    .port_info 1 /INPUT 1 "jump";
    .port_info 2 /INPUT 1 "branch";
    .port_info 3 /INPUT 1 "bne";
    .port_info 4 /OUTPUT 1 "result";
v0000014b6f7f94a0_0 .net "bne", 0 0, v0000014b6f7f9f40_0;  alias, 1 drivers
v0000014b6f7f9ea0_0 .net "branch", 0 0, v0000014b6f7fa620_0;  alias, 1 drivers
v0000014b6f7f9540_0 .net "jump", 0 0, v0000014b6f7fa1c0_0;  alias, 1 drivers
v0000014b6f7f97c0_0 .var "result", 0 0;
v0000014b6f7f9860_0 .net "zero", 0 0, v0000014b6f7fa080_0;  alias, 1 drivers
E_0000014b6f789960 .event anyedge, v0000014b6f7fa080_0, v0000014b6f7fa620_0, v0000014b6f7fa1c0_0, v0000014b6f7f9f40_0;
S_0000014b6f7f6b60 .scope module, "pc1" "pc" 3 49, 11 1 0, S_0000014b6f6bba70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 32 "leftshiftout";
    .port_info 3 /INPUT 1 "muxcontrol";
    .port_info 4 /OUTPUT 32 "PC_data";
    .port_info 5 /INPUT 1 "busywait";
v0000014b6f7fa6c0_0 .net "CLK", 0 0, v0000014b6f7fd100_0;  alias, 1 drivers
v0000014b6f7fa800_0 .var "PC", 31 0;
v0000014b6f7fc450_0 .var "PC_data", 31 0;
v0000014b6f7faf10_0 .net "RESET", 0 0, v0000014b6f7fdd80_0;  alias, 1 drivers
v0000014b6f7fc4f0_0 .net "busywait", 0 0, v0000014b6f7fcca0_0;  alias, 1 drivers
v0000014b6f7fb7d0_0 .net "leftshiftout", 31 0, L_0000014b6f7ff6b0;  alias, 1 drivers
v0000014b6f7fc590_0 .net "muxcontrol", 0 0, v0000014b6f7f97c0_0;  alias, 1 drivers
E_0000014b6f788ea0 .event posedge, v0000014b6f7fa6c0_0;
S_0000014b6f7f7970 .scope module, "regfile" "reg_file" 3 51, 12 1 0, S_0000014b6f6bba70;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "OUT2ADDRESS";
    .port_info 1 /INPUT 3 "OUT1ADDRESS";
    .port_info 2 /INPUT 3 "INADDRESS";
    .port_info 3 /INPUT 8 "IN";
    .port_info 4 /INPUT 1 "WRITE";
    .port_info 5 /INPUT 1 "CLOCK";
    .port_info 6 /INPUT 1 "RESET";
    .port_info 7 /OUTPUT 8 "OUT1";
    .port_info 8 /OUTPUT 8 "OUT2";
L_0000014b6f7928e0/d .functor BUFZ 8, L_0000014b6f7ff250, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000014b6f7928e0 .delay 8 (2,2,2) L_0000014b6f7928e0/d;
L_0000014b6f792db0/d .functor BUFZ 8, L_0000014b6f7ffed0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000014b6f792db0 .delay 8 (2,2,2) L_0000014b6f792db0/d;
v0000014b6f7fb230_0 .net "CLOCK", 0 0, v0000014b6f7fd100_0;  alias, 1 drivers
v0000014b6f7fb370_0 .net "IN", 7 0, v0000014b6f7f9720_0;  alias, 1 drivers
v0000014b6f7fbaf0_0 .net "INADDRESS", 2 0, v0000014b6f7f9d60_0;  alias, 1 drivers
v0000014b6f7fac90_0 .net "OUT1", 7 0, L_0000014b6f7928e0;  alias, 1 drivers
v0000014b6f7fbf50_0 .net "OUT1ADDRESS", 2 0, v0000014b6f7fa260_0;  alias, 1 drivers
v0000014b6f7fc3b0_0 .net "OUT2", 7 0, L_0000014b6f792db0;  alias, 1 drivers
v0000014b6f7fb870_0 .net "OUT2ADDRESS", 2 0, v0000014b6f7fa760_0;  alias, 1 drivers
v0000014b6f7fc310 .array "REGISTER", 0 7, 7 0;
v0000014b6f7fc630_0 .net "RESET", 0 0, v0000014b6f7fdd80_0;  alias, 1 drivers
v0000014b6f7fc090_0 .net "WRITE", 0 0, v0000014b6f7fa9e0_0;  alias, 1 drivers
v0000014b6f7fb0f0_0 .net *"_ivl_0", 7 0, L_0000014b6f7ff250;  1 drivers
v0000014b6f7fb4b0_0 .net *"_ivl_10", 4 0, L_0000014b6f7ff2f0;  1 drivers
L_0000014b6f800cf8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000014b6f7fb5f0_0 .net *"_ivl_13", 1 0, L_0000014b6f800cf8;  1 drivers
v0000014b6f7fae70_0 .net *"_ivl_2", 4 0, L_0000014b6f7fec10;  1 drivers
L_0000014b6f800cb0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000014b6f7fc770_0 .net *"_ivl_5", 1 0, L_0000014b6f800cb0;  1 drivers
v0000014b6f7fb690_0 .net *"_ivl_8", 7 0, L_0000014b6f7ffed0;  1 drivers
v0000014b6f7fc130_0 .var/i "i", 31 0;
L_0000014b6f7ff250 .array/port v0000014b6f7fc310, L_0000014b6f7fec10;
L_0000014b6f7fec10 .concat [ 3 2 0 0], v0000014b6f7fa260_0, L_0000014b6f800cb0;
L_0000014b6f7ffed0 .array/port v0000014b6f7fc310, L_0000014b6f7ff2f0;
L_0000014b6f7ff2f0 .concat [ 3 2 0 0], v0000014b6f7fa760_0, L_0000014b6f800cf8;
S_0000014b6f7f6390 .scope module, "signextend1" "signextend" 3 57, 13 1 0, S_0000014b6f6bba70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data";
    .port_info 1 /OUTPUT 32 "result";
v0000014b6f7fb730_0 .net "data", 7 0, v0000014b6f7f9220_0;  alias, 1 drivers
v0000014b6f7fad30_0 .var "result", 31 0;
E_0000014b6f789e60 .event anyedge, v0000014b6f7f9220_0;
S_0000014b6f7f6cf0 .scope module, "twoscom" "twocomp" 3 52, 14 1 0, S_0000014b6f6bba70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "input_nupm";
    .port_info 1 /OUTPUT 8 "output_nupm";
v0000014b6f7fadd0_0 .net "input_nupm", 7 0, L_0000014b6f792db0;  alias, 1 drivers
v0000014b6f7fc6d0_0 .var/s "output_nupm", 7 0;
E_0000014b6f789460 .event anyedge, v0000014b6f7fa940_0;
S_0000014b6f7f77e0 .scope module, "mydata_memory" "data_memory" 2 30, 15 12 0, S_0000014b6f791ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "read";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /INPUT 8 "address";
    .port_info 5 /INPUT 8 "writedata";
    .port_info 6 /OUTPUT 8 "readdata";
    .port_info 7 /OUTPUT 1 "busywait";
v0000014b6f7fe000_0 .var *"_ivl_3", 7 0; Local signal
v0000014b6f7fd9c0_0 .var *"_ivl_4", 7 0; Local signal
v0000014b6f7fe320_0 .net "address", 7 0, v0000014b6f7942e0_0;  alias, 1 drivers
v0000014b6f7fcca0_0 .var "busywait", 0 0;
v0000014b6f7fd880_0 .net "clock", 0 0, v0000014b6f7fd100_0;  alias, 1 drivers
v0000014b6f7fd7e0_0 .var/i "i", 31 0;
v0000014b6f7fdf60 .array "memory_array", 0 255, 7 0;
v0000014b6f7fd600_0 .net "read", 0 0, v0000014b6f7f9fe0_0;  alias, 1 drivers
v0000014b6f7fea00_0 .var "readaccess", 0 0;
v0000014b6f7fd6a0_0 .var "readdata", 7 0;
v0000014b6f7fcd40_0 .net "reset", 0 0, v0000014b6f7fdd80_0;  alias, 1 drivers
v0000014b6f7fd740_0 .net "write", 0 0, v0000014b6f7f95e0_0;  alias, 1 drivers
v0000014b6f7fd4c0_0 .var "writeaccess", 0 0;
v0000014b6f7fd920_0 .net "writedata", 7 0, L_0000014b6f7928e0;  alias, 1 drivers
E_0000014b6f788f20 .event posedge, v0000014b6f7faf10_0;
E_0000014b6f7890e0 .event anyedge, v0000014b6f7f95e0_0, v0000014b6f7f9fe0_0;
S_0000014b6f792240 .scope module, "adder32bit" "adder32bit" 16 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
o0000014b6f79a368 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000014b6f7fd560_0 .net "data1", 31 0, o0000014b6f79a368;  0 drivers
o0000014b6f79a398 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000014b6f7fe820_0 .net "data2", 31 0, o0000014b6f79a398;  0 drivers
v0000014b6f8006f0_0 .net "result", 31 0, L_0000014b6f7ff390;  1 drivers
L_0000014b6f7ff390 .delay 32 (2,2,2) L_0000014b6f7ff390/d;
L_0000014b6f7ff390/d .arith/sum 32, o0000014b6f79a368, o0000014b6f79a398;
S_0000014b6f6ab110 .scope module, "mux32bit" "mux32bit" 17 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "I0";
    .port_info 1 /INPUT 32 "I1";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 32 "result";
o0000014b6f79a488 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000014b6f800790_0 .net "I0", 31 0, o0000014b6f79a488;  0 drivers
o0000014b6f79a4b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000014b6f800650_0 .net "I1", 31 0, o0000014b6f79a4b8;  0 drivers
v0000014b6f7ff070_0 .var "result", 31 0;
o0000014b6f79a518 .functor BUFZ 1, C4<z>; HiZ drive
v0000014b6f7fef30_0 .net "select", 0 0, o0000014b6f79a518;  0 drivers
E_0000014b6f7894e0 .event anyedge, v0000014b6f7fef30_0, v0000014b6f800650_0, v0000014b6f800790_0;
S_0000014b6f6ab2a0 .scope module, "zero_out" "zero_out" 18 1;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "result";
    .port_info 1 /OUTPUT 1 "data";
v0000014b6f7ffb10_0 .var "data", 0 0;
o0000014b6f79a638 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000014b6f7fee90_0 .net "result", 7 0, o0000014b6f79a638;  0 drivers
E_0000014b6f7895e0 .event anyedge, v0000014b6f7fee90_0;
    .scope S_0000014b6f7f6840;
T_0 ;
    %wait E_0000014b6f789360;
    %load/vec4 v0000014b6f7fa3a0_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0000014b6f7f9180_0, 0, 8;
    %load/vec4 v0000014b6f7fa3a0_0;
    %parti/s 3, 16, 6;
    %store/vec4 v0000014b6f7f9d60_0, 0, 3;
    %load/vec4 v0000014b6f7fa3a0_0;
    %parti/s 3, 8, 5;
    %store/vec4 v0000014b6f7fa260_0, 0, 3;
    %load/vec4 v0000014b6f7fa3a0_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0000014b6f7fa760_0, 0, 3;
    %load/vec4 v0000014b6f7fa3a0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000014b6f7f8dc0_0, 0, 8;
    %load/vec4 v0000014b6f7fa3a0_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0000014b6f7f9220_0, 0, 8;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000014b6f7f6b60;
T_1 ;
    %wait E_0000014b6f788ea0;
    %load/vec4 v0000014b6f7faf10_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000014b6f7fc450_0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000014b6f7fc4f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0000014b6f7fc450_0;
    %assign/vec4 v0000014b6f7fc450_0, 1;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0000014b6f7fc590_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v0000014b6f7fc450_0;
    %addi 4, 0, 32;
    %assign/vec4 v0000014b6f7fc450_0, 1;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0000014b6f7fb7d0_0;
    %load/vec4 v0000014b6f7fc450_0;
    %add;
    %addi 4, 0, 32;
    %assign/vec4 v0000014b6f7fc450_0, 1;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000014b6f7f6200;
T_2 ;
    %wait E_0000014b6f789a20;
    %load/vec4 v0000014b6f7f90e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 8;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7fa9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f9680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f9a40_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000014b6f7fa120_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7fa620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7fa1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f9f40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000014b6f7fa4e0_0, 0, 2;
    %jmp T_2.21;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014b6f7fa9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f9680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f9a40_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000014b6f7fa120_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7fa620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7fa1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f9f40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000014b6f7fa4e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f99a0_0, 0, 1;
    %jmp T_2.21;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014b6f7fa9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f9680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014b6f7f9a40_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000014b6f7fa120_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7fa620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7fa1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f9f40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000014b6f7fa4e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f99a0_0, 0, 1;
    %jmp T_2.21;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014b6f7fa9e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014b6f7f9680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014b6f7f9a40_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000014b6f7fa120_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7fa620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7fa1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f9f40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000014b6f7fa4e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f99a0_0, 0, 1;
    %jmp T_2.21;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014b6f7fa9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f9680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014b6f7f9a40_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000014b6f7fa120_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7fa620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7fa1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f9f40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000014b6f7fa4e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f99a0_0, 0, 1;
    %jmp T_2.21;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014b6f7fa9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f9680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014b6f7f9a40_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000014b6f7fa120_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7fa620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7fa1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f9f40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000014b6f7fa4e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f99a0_0, 0, 1;
    %jmp T_2.21;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014b6f7fa9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f9680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014b6f7f9a40_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000014b6f7fa120_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7fa620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7fa1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f9f40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000014b6f7fa4e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f99a0_0, 0, 1;
    %jmp T_2.21;
T_2.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7fa9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f9680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f9a40_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000014b6f7fa120_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7fa620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014b6f7fa1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f9f40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000014b6f7fa4e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f99a0_0, 0, 1;
    %jmp T_2.21;
T_2.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7fa9e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014b6f7f9680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014b6f7f9a40_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000014b6f7fa120_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014b6f7fa620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7fa1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f9f40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000014b6f7fa4e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f99a0_0, 0, 1;
    %jmp T_2.21;
T_2.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7fa9e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014b6f7f9680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014b6f7f9a40_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000014b6f7fa120_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7fa620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7fa1c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014b6f7f9f40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000014b6f7fa4e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f99a0_0, 0, 1;
    %jmp T_2.21;
T_2.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014b6f7fa9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f9680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f9a40_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000014b6f7fa120_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7fa620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7fa1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f9f40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000014b6f7fa4e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f99a0_0, 0, 1;
    %jmp T_2.21;
T_2.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014b6f7fa9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f9680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f9a40_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000014b6f7fa120_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7fa620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7fa1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f9f40_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000014b6f7fa4e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f99a0_0, 0, 1;
    %jmp T_2.21;
T_2.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014b6f7fa9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f9680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f9a40_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000014b6f7fa120_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7fa620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7fa1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f9f40_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000014b6f7fa4e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f99a0_0, 0, 1;
    %jmp T_2.21;
T_2.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014b6f7fa9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f9680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f9a40_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000014b6f7fa120_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7fa620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7fa1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f9f40_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000014b6f7fa4e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f99a0_0, 0, 1;
    %jmp T_2.21;
T_2.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014b6f7fa9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f9680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f9a40_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000014b6f7fa120_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7fa620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7fa1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f9f40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000014b6f7fa4e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f99a0_0, 0, 1;
    %jmp T_2.21;
T_2.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014b6f7fa9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f9680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f9a40_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000014b6f7fa120_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7fa620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7fa1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f9f40_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000014b6f7fa4e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f99a0_0, 0, 1;
    %jmp T_2.21;
T_2.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014b6f7fa9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f9680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014b6f7f9a40_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000014b6f7fa120_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7fa620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7fa1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f9f40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000014b6f7fa4e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f99a0_0, 0, 1;
    %jmp T_2.21;
T_2.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014b6f7fa9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f9680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014b6f7f9a40_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000014b6f7fa120_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7fa620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7fa1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f9f40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000014b6f7fa4e0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014b6f7f9fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f95e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014b6f7f99a0_0, 0, 1;
    %jmp T_2.21;
T_2.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014b6f7fa9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f9680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f9a40_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000014b6f7fa120_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7fa620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7fa1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f9f40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000014b6f7fa4e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f95e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014b6f7f9fe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014b6f7f99a0_0, 0, 1;
    %jmp T_2.21;
T_2.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014b6f7fa9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f9680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014b6f7f9a40_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000014b6f7fa120_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7fa620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7fa1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f9f40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000014b6f7fa4e0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014b6f7f95e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f9fe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014b6f7f99a0_0, 0, 1;
    %jmp T_2.21;
T_2.19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7fa9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f9680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f9a40_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000014b6f7fa120_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7fa620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7fa1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f9f40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000014b6f7fa4e0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014b6f7f95e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f9fe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014b6f7f99a0_0, 0, 1;
    %jmp T_2.21;
T_2.21 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000014b6f7f7970;
T_3 ;
    %wait E_0000014b6f788ea0;
    %load/vec4 v0000014b6f7fc630_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014b6f7fc130_0, 0, 32;
T_3.2 ;
    %load/vec4 v0000014b6f7fc130_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0000014b6f7fc130_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014b6f7fc310, 0, 4;
    %load/vec4 v0000014b6f7fc130_0;
    %addi 1, 0, 32;
    %store/vec4 v0000014b6f7fc130_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000014b6f7fc090_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.4, 4;
    %delay 1, 0;
    %load/vec4 v0000014b6f7fb370_0;
    %load/vec4 v0000014b6f7fbaf0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014b6f7fc310, 0, 4;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000014b6f7f6cf0;
T_4 ;
    %wait E_0000014b6f789460;
    %delay 1, 0;
    %load/vec4 v0000014b6f7fadd0_0;
    %inv;
    %addi 1, 0, 8;
    %store/vec4 v0000014b6f7fc6d0_0, 0, 8;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000014b6f7f71a0;
T_5 ;
    %wait E_0000014b6f789420;
    %load/vec4 v0000014b6f7f9400_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0000014b6f7fa940_0;
    %store/vec4 v0000014b6f7f9360_0, 0, 8;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000014b6f7fa8a0_0;
    %store/vec4 v0000014b6f7f9360_0, 0, 8;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000014b6f7f6520;
T_6 ;
    %wait E_0000014b6f789e20;
    %load/vec4 v0000014b6f7f9e00_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0000014b6f7fa300_0;
    %store/vec4 v0000014b6f7faa80_0, 0, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000014b6f7f8e60_0;
    %store/vec4 v0000014b6f7faa80_0, 0, 8;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000014b6f7ead20;
T_7 ;
    %wait E_0000014b6f7893e0;
    %load/vec4 v0000014b6f7ea200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0000014b6f7e8fe0_0, 0, 8;
    %jmp T_7.5;
T_7.0 ;
    %load/vec4 v0000014b6f7e8d60_0;
    %assign/vec4 v0000014b6f7e8fe0_0, 0;
    %jmp T_7.5;
T_7.1 ;
    %load/vec4 v0000014b6f7e8e00_0;
    %assign/vec4 v0000014b6f7e8fe0_0, 0;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v0000014b6f7e94e0_0;
    %assign/vec4 v0000014b6f7e8fe0_0, 0;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v0000014b6f7e9300_0;
    %assign/vec4 v0000014b6f7e8fe0_0, 0;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000014b6f7eab90;
T_8 ;
    %wait E_0000014b6f7894a0;
    %load/vec4 v0000014b6f7f45b0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0000014b6f7f4f10_0;
    %store/vec4 v0000014b6f7f4650_0, 0, 8;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000014b6f7f57d0_0;
    %store/vec4 v0000014b6f7f4650_0, 0, 8;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000014b6f7eb9a0;
T_9 ;
    %wait E_0000014b6f789da0;
    %load/vec4 v0000014b6f7e9da0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0000014b6f7e99e0_0, 0, 8;
    %jmp T_9.5;
T_9.0 ;
    %load/vec4 v0000014b6f7e9b20_0;
    %assign/vec4 v0000014b6f7e99e0_0, 0;
    %jmp T_9.5;
T_9.1 ;
    %load/vec4 v0000014b6f7e93a0_0;
    %assign/vec4 v0000014b6f7e99e0_0, 0;
    %jmp T_9.5;
T_9.2 ;
    %load/vec4 v0000014b6f7e98a0_0;
    %assign/vec4 v0000014b6f7e99e0_0, 0;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v0000014b6f7e9940_0;
    %assign/vec4 v0000014b6f7e99e0_0, 0;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000014b6f7eb810;
T_10 ;
    %wait E_0000014b6f7899a0;
    %load/vec4 v0000014b6f7f4dd0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0000014b6f7f46f0_0;
    %store/vec4 v0000014b6f7f48d0_0, 0, 8;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000014b6f7f3cf0_0;
    %store/vec4 v0000014b6f7f48d0_0, 0, 8;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000014b6f7eb4f0;
T_11 ;
    %wait E_0000014b6f789d20;
    %load/vec4 v0000014b6f7e9ee0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0000014b6f7ea480_0, 0, 8;
    %jmp T_11.5;
T_11.0 ;
    %load/vec4 v0000014b6f7e9580_0;
    %assign/vec4 v0000014b6f7ea480_0, 0;
    %jmp T_11.5;
T_11.1 ;
    %load/vec4 v0000014b6f7ea3e0_0;
    %assign/vec4 v0000014b6f7ea480_0, 0;
    %jmp T_11.5;
T_11.2 ;
    %load/vec4 v0000014b6f7e9a80_0;
    %assign/vec4 v0000014b6f7ea480_0, 0;
    %jmp T_11.5;
T_11.3 ;
    %load/vec4 v0000014b6f7e9e40_0;
    %assign/vec4 v0000014b6f7ea480_0, 0;
    %jmp T_11.5;
T_11.5 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000014b6f7f6070;
T_12 ;
    %wait E_0000014b6f789be0;
    %load/vec4 v0000014b6f7f3bb0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0000014b6f7f40b0_0;
    %store/vec4 v0000014b6f7f4150_0, 0, 8;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000014b6f7f5870_0;
    %store/vec4 v0000014b6f7f4150_0, 0, 8;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000014b6f7eb040;
T_13 ;
    %wait E_0000014b6f789ba0;
    %load/vec4 v0000014b6f7f4d30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0000014b6f7f4790_0, 0, 8;
    %jmp T_13.5;
T_13.0 ;
    %load/vec4 v0000014b6f7e9f80_0;
    %assign/vec4 v0000014b6f7f4790_0, 0;
    %jmp T_13.5;
T_13.1 ;
    %load/vec4 v0000014b6f7f4330_0;
    %assign/vec4 v0000014b6f7f4790_0, 0;
    %jmp T_13.5;
T_13.2 ;
    %load/vec4 v0000014b6f7f4ab0_0;
    %assign/vec4 v0000014b6f7f4790_0, 0;
    %jmp T_13.5;
T_13.3 ;
    %load/vec4 v0000014b6f7f3c50_0;
    %assign/vec4 v0000014b6f7f4790_0, 0;
    %jmp T_13.5;
T_13.5 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000014b6f7eb360;
T_14 ;
    %wait E_0000014b6f788ee0;
    %load/vec4 v0000014b6f7e9440_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0000014b6f7ea340_0;
    %store/vec4 v0000014b6f7ea7a0_0, 0, 8;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000014b6f7e9d00_0;
    %store/vec4 v0000014b6f7ea7a0_0, 0, 8;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000014b6f7eb680;
T_15 ;
    %wait E_0000014b6f789560;
    %load/vec4 v0000014b6f7f43d0_0;
    %parti/s 4, 0, 2;
    %cmpi/u 8, 0, 4;
    %jmp/0xz  T_15.0, 5;
    %load/vec4 v0000014b6f7f43d0_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0000014b6f7f5370_0, 0, 4;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000014b6f7f5370_0;
    %store/vec4 v0000014b6f7f4a10_0, 0, 4;
    %jmp T_15.1;
T_15.0 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000014b6f7f3ed0_0, 0, 4;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000014b6f7f3ed0_0;
    %store/vec4 v0000014b6f7f4a10_0, 0, 4;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000014b6f7eb680;
T_16 ;
    %wait E_0000014b6f789ce0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000014b6f7f5a50_0, 0, 8;
    %load/vec4 v0000014b6f7f3e30_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f4010_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000014b6f7f3e30_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000014b6f7f41f0_0, 0, 8;
    %load/vec4 v0000014b6f7f3e30_0;
    %parti/s 1, 7, 4;
    %concati/vec4 0, 0, 7;
    %store/vec4 v0000014b6f7f3d90_0, 0, 8;
    %load/vec4 v0000014b6f7f3e30_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000014b6f7f3e30_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f4830_0, 0, 8;
    %load/vec4 v0000014b6f7f3e30_0;
    %parti/s 1, 7, 4;
    %concati/vec4 0, 0, 1;
    %load/vec4 v0000014b6f7f3e30_0;
    %parti/s 6, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000014b6f7f4e70_0, 0, 8;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000014b6f7eb680;
T_17 ;
    %wait E_0000014b6f789220;
    %load/vec4 v0000014b6f7f5410_0;
    %parti/s 6, 0, 2;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0000014b6f7f4290_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0000014b6f7f5410_0;
    %parti/s 6, 2, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000014b6f7f55f0_0, 0, 8;
    %load/vec4 v0000014b6f7f5410_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000014b6f7f5410_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0000014b6f7f3f70_0, 0, 8;
    %load/vec4 v0000014b6f7f5410_0;
    %parti/s 1, 7, 4;
    %concati/vec4 0, 0, 2;
    %load/vec4 v0000014b6f7f5410_0;
    %parti/s 5, 2, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000014b6f7f4bf0_0, 0, 8;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000014b6f7eb680;
T_18 ;
    %wait E_0000014b6f789b20;
    %load/vec4 v0000014b6f7f5550_0;
    %parti/s 4, 0, 2;
    %concati/vec4 0, 0, 4;
    %store/vec4 v0000014b6f7f50f0_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0000014b6f7f5550_0;
    %parti/s 4, 4, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000014b6f7f5190_0, 0, 8;
    %load/vec4 v0000014b6f7f5550_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000014b6f7f5550_0;
    %parti/s 3, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 4;
    %store/vec4 v0000014b6f7f4c90_0, 0, 8;
    %load/vec4 v0000014b6f7f5550_0;
    %parti/s 1, 7, 4;
    %concati/vec4 0, 0, 4;
    %load/vec4 v0000014b6f7f5550_0;
    %parti/s 3, 4, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000014b6f7f4fb0_0, 0, 8;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0000014b6f6c1c80;
T_19 ;
    %wait E_0000014b6f789b60;
    %load/vec4 v0000014b6f7958c0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v0000014b6f794ba0_0;
    %store/vec4 v0000014b6f794c40_0, 0, 8;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000014b6f795820_0;
    %store/vec4 v0000014b6f794c40_0, 0, 8;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0000014b6f6e0680;
T_20 ;
    %wait E_0000014b6f7896e0;
    %load/vec4 v0000014b6f7ea980_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_20.0, 4;
    %load/vec4 v0000014b6f76ef50_0;
    %store/vec4 v0000014b6f7e8ea0_0, 0, 8;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000014b6f76fbd0_0;
    %store/vec4 v0000014b6f7e8ea0_0, 0, 8;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0000014b6f706e50;
T_21 ;
    %wait E_0000014b6f7898e0;
    %load/vec4 v0000014b6f793b60_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_21.0, 4;
    %load/vec4 v0000014b6f794ce0_0;
    %store/vec4 v0000014b6f793ac0_0, 0, 8;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000014b6f795960_0;
    %store/vec4 v0000014b6f793ac0_0, 0, 8;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0000014b6f7eaeb0;
T_22 ;
    %wait E_0000014b6f7893a0;
    %load/vec4 v0000014b6f7e9120_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_22.0, 4;
    %load/vec4 v0000014b6f7ea5c0_0;
    %store/vec4 v0000014b6f7ea840_0, 0, 8;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0000014b6f7e9080_0;
    %store/vec4 v0000014b6f7ea840_0, 0, 8;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0000014b6f706fe0;
T_23 ;
    %wait E_0000014b6f789ae0;
    %load/vec4 v0000014b6f76ee10_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_23.0, 4;
    %load/vec4 v0000014b6f793c00_0;
    %store/vec4 v0000014b6f793d40_0, 0, 8;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0000014b6f793ca0_0;
    %store/vec4 v0000014b6f793d40_0, 0, 8;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0000014b6f7eb1d0;
T_24 ;
    %wait E_0000014b6f7891e0;
    %load/vec4 v0000014b6f7e9bc0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_24.0, 4;
    %load/vec4 v0000014b6f7e9800_0;
    %store/vec4 v0000014b6f7ea160_0, 0, 8;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0000014b6f7e8b80_0;
    %store/vec4 v0000014b6f7ea160_0, 0, 8;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0000014b6f6c1af0;
T_25 ;
    %wait E_0000014b6f789560;
    %load/vec4 v0000014b6f7ea520_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0000014b6f7ea660_0, 0, 3;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000014b6f7ea660_0;
    %store/vec4 v0000014b6f7ea020_0, 0, 3;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0000014b6f6c1af0;
T_26 ;
    %wait E_0000014b6f789ce0;
    %load/vec4 v0000014b6f7e91c0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0000014b6f7e91c0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000014b6f7eaa20_0, 0, 8;
    %load/vec4 v0000014b6f7e91c0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000014b6f7e91c0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000014b6f7ea2a0_0, 0, 8;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0000014b6f6c1af0;
T_27 ;
    %wait E_0000014b6f7897e0;
    %load/vec4 v0000014b6f7e96c0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0000014b6f7e96c0_0;
    %parti/s 2, 6, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000014b6f7ea700_0, 0, 8;
    %load/vec4 v0000014b6f7e96c0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0000014b6f7e96c0_0;
    %parti/s 6, 2, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000014b6f7e8c20_0, 0, 8;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0000014b6f6c1af0;
T_28 ;
    %wait E_0000014b6f789720;
    %load/vec4 v0000014b6f7ea0c0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0000014b6f7ea0c0_0;
    %parti/s 4, 4, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000014b6f7e9760_0, 0, 8;
    %load/vec4 v0000014b6f7ea0c0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0000014b6f7ea0c0_0;
    %parti/s 4, 4, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000014b6f7e8cc0_0, 0, 8;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0000014b6f6ff720;
T_29 ;
    %wait E_0000014b6f789ca0;
    %load/vec4 v0000014b6f794060_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000014b6f794060_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014b6f794060_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014b6f794060_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014b6f794060_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014b6f794060_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014b6f794060_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014b6f794060_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014b6f7950a0_0;
    %and;
    %store/vec4 v0000014b6f7946a0_0, 0, 8;
    %load/vec4 v0000014b6f794060_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0000014b6f794060_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014b6f794060_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014b6f794060_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014b6f794060_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014b6f794060_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014b6f794060_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014b6f794060_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014b6f7950a0_0;
    %and;
    %store/vec4 v0000014b6f7953c0_0, 0, 8;
    %load/vec4 v0000014b6f794060_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0000014b6f794060_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014b6f794060_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014b6f794060_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014b6f794060_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014b6f794060_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014b6f794060_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014b6f794060_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014b6f7950a0_0;
    %and;
    %store/vec4 v0000014b6f794100_0, 0, 8;
    %load/vec4 v0000014b6f794060_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0000014b6f794060_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014b6f794060_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014b6f794060_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014b6f794060_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014b6f794060_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014b6f794060_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014b6f794060_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014b6f7950a0_0;
    %and;
    %store/vec4 v0000014b6f795140_0, 0, 8;
    %load/vec4 v0000014b6f794060_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0000014b6f794060_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014b6f794060_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014b6f794060_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014b6f794060_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014b6f794060_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014b6f794060_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014b6f794060_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014b6f7950a0_0;
    %and;
    %store/vec4 v0000014b6f795780_0, 0, 8;
    %load/vec4 v0000014b6f794060_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0000014b6f794060_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014b6f794060_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014b6f794060_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014b6f794060_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014b6f794060_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014b6f794060_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014b6f794060_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014b6f7950a0_0;
    %and;
    %store/vec4 v0000014b6f7951e0_0, 0, 8;
    %load/vec4 v0000014b6f794060_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0000014b6f794060_0;
    %parti/s 1, 6, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014b6f794060_0;
    %parti/s 1, 6, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014b6f794060_0;
    %parti/s 1, 6, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014b6f794060_0;
    %parti/s 1, 6, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014b6f794060_0;
    %parti/s 1, 6, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014b6f794060_0;
    %parti/s 1, 6, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014b6f794060_0;
    %parti/s 1, 6, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014b6f7950a0_0;
    %and;
    %store/vec4 v0000014b6f794560_0, 0, 8;
    %load/vec4 v0000014b6f794060_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000014b6f794060_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014b6f794060_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014b6f794060_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014b6f794060_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014b6f794060_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014b6f794060_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014b6f794060_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014b6f7950a0_0;
    %and;
    %store/vec4 v0000014b6f795500_0, 0, 8;
    %load/vec4 v0000014b6f7953c0_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7953c0_0, 0, 8;
    %load/vec4 v0000014b6f794100_0;
    %parti/s 6, 0, 2;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0000014b6f794100_0, 0, 8;
    %load/vec4 v0000014b6f795140_0;
    %parti/s 5, 0, 2;
    %concati/vec4 0, 0, 3;
    %store/vec4 v0000014b6f795140_0, 0, 8;
    %load/vec4 v0000014b6f795780_0;
    %parti/s 4, 0, 2;
    %concati/vec4 0, 0, 4;
    %store/vec4 v0000014b6f795780_0, 0, 8;
    %load/vec4 v0000014b6f7951e0_0;
    %parti/s 3, 0, 2;
    %concati/vec4 0, 0, 5;
    %store/vec4 v0000014b6f7951e0_0, 0, 8;
    %load/vec4 v0000014b6f794560_0;
    %parti/s 2, 0, 2;
    %concati/vec4 0, 0, 6;
    %store/vec4 v0000014b6f794560_0, 0, 8;
    %load/vec4 v0000014b6f795500_0;
    %parti/s 1, 0, 2;
    %concati/vec4 0, 0, 7;
    %store/vec4 v0000014b6f795500_0, 0, 8;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0000014b6f6ff090;
T_30 ;
    %wait E_0000014b6f7897a0;
    %load/vec4 v0000014b6f7947e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_30.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_30.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_30.6, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0000014b6f7942e0_0, 0, 8;
    %jmp T_30.8;
T_30.0 ;
    %load/vec4 v0000014b6f795460_0;
    %assign/vec4 v0000014b6f7942e0_0, 0;
    %jmp T_30.8;
T_30.1 ;
    %load/vec4 v0000014b6f7955a0_0;
    %assign/vec4 v0000014b6f7942e0_0, 0;
    %jmp T_30.8;
T_30.2 ;
    %load/vec4 v0000014b6f794740_0;
    %assign/vec4 v0000014b6f7942e0_0, 0;
    %jmp T_30.8;
T_30.3 ;
    %load/vec4 v0000014b6f7944c0_0;
    %assign/vec4 v0000014b6f7942e0_0, 0;
    %jmp T_30.8;
T_30.4 ;
    %load/vec4 v0000014b6f794600_0;
    %assign/vec4 v0000014b6f7942e0_0, 0;
    %jmp T_30.8;
T_30.5 ;
    %load/vec4 v0000014b6f795640_0;
    %assign/vec4 v0000014b6f7942e0_0, 0;
    %jmp T_30.8;
T_30.6 ;
    %load/vec4 v0000014b6f7956e0_0;
    %assign/vec4 v0000014b6f7942e0_0, 0;
    %jmp T_30.8;
T_30.8 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0000014b6f6bbc00;
T_31 ;
    %wait E_0000014b6f789660;
    %load/vec4 v0000014b6f7fa440_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_31.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014b6f7fa080_0, 0, 1;
    %jmp T_31.1;
T_31.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7fa080_0, 0, 1;
T_31.1 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0000014b6f7f6390;
T_32 ;
    %wait E_0000014b6f789e60;
    %load/vec4 v0000014b6f7fb730_0;
    %parti/s 1, 7, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_32.0, 4;
    %pushi/vec4 16777215, 0, 24;
    %load/vec4 v0000014b6f7fb730_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000014b6f7fad30_0, 0, 32;
    %jmp T_32.1;
T_32.0 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000014b6f7fb730_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000014b6f7fad30_0, 0, 32;
T_32.1 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0000014b6f7f7650;
T_33 ;
    %wait E_0000014b6f789960;
    %load/vec4 v0000014b6f7f9860_0;
    %load/vec4 v0000014b6f7f9ea0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014b6f7f97c0_0, 0, 1;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0000014b6f7f9540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014b6f7f97c0_0, 0, 1;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0000014b6f7f9860_0;
    %inv;
    %load/vec4 v0000014b6f7f94a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014b6f7f97c0_0, 0, 1;
    %jmp T_33.5;
T_33.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7f97c0_0, 0, 1;
T_33.5 ;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0000014b6f7f69d0;
T_34 ;
    %wait E_0000014b6f789de0;
    %load/vec4 v0000014b6f7f8c80_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_34.0, 4;
    %load/vec4 v0000014b6f7f9cc0_0;
    %store/vec4 v0000014b6f7f9720_0, 0, 8;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0000014b6f7f8d20_0;
    %store/vec4 v0000014b6f7f9720_0, 0, 8;
T_34.1 ;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0000014b6f7f77e0;
T_35 ;
    %wait E_0000014b6f7890e0;
    %load/vec4 v0000014b6f7fd600_0;
    %flag_set/vec4 8;
    %jmp/1 T_35.2, 8;
    %load/vec4 v0000014b6f7fd740_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_35.2;
    %jmp/0 T_35.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_35.1, 8;
T_35.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_35.1, 8;
 ; End of false expr.
    %blend;
T_35.1;
    %pad/s 1;
    %store/vec4 v0000014b6f7fcca0_0, 0, 1;
    %load/vec4 v0000014b6f7fd600_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_35.5, 9;
    %load/vec4 v0000014b6f7fd740_0;
    %nor/r;
    %and;
T_35.5;
    %flag_set/vec4 8;
    %jmp/0 T_35.3, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_35.4, 8;
T_35.3 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_35.4, 8;
 ; End of false expr.
    %blend;
T_35.4;
    %pad/s 1;
    %store/vec4 v0000014b6f7fea00_0, 0, 1;
    %load/vec4 v0000014b6f7fd600_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_35.8, 9;
    %load/vec4 v0000014b6f7fd740_0;
    %and;
T_35.8;
    %flag_set/vec4 8;
    %jmp/0 T_35.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_35.7, 8;
T_35.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_35.7, 8;
 ; End of false expr.
    %blend;
T_35.7;
    %pad/s 1;
    %store/vec4 v0000014b6f7fd4c0_0, 0, 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0000014b6f7f77e0;
T_36 ;
    %wait E_0000014b6f788ea0;
    %load/vec4 v0000014b6f7fea00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0000014b6f7fe320_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000014b6f7fdf60, 4;
    %store/vec4 v0000014b6f7fe000_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000014b6f7fe000_0;
    %store/vec4 v0000014b6f7fd6a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7fcca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7fea00_0, 0, 1;
T_36.0 ;
    %load/vec4 v0000014b6f7fd4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0000014b6f7fd920_0;
    %store/vec4 v0000014b6f7fd9c0_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000014b6f7fd9c0_0;
    %load/vec4 v0000014b6f7fe320_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0000014b6f7fdf60, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7fcca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7fd4c0_0, 0, 1;
T_36.2 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0000014b6f7f77e0;
T_37 ;
    %wait E_0000014b6f788f20;
    %load/vec4 v0000014b6f7fcd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014b6f7fd7e0_0, 0, 32;
T_37.2 ;
    %load/vec4 v0000014b6f7fd7e0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_37.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0000014b6f7fd7e0_0;
    %store/vec4a v0000014b6f7fdf60, 4, 0;
    %load/vec4 v0000014b6f7fd7e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000014b6f7fd7e0_0, 0, 32;
    %jmp T_37.2;
T_37.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7fcca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7fea00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7fd4c0_0, 0, 1;
T_37.0 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0000014b6f791ee0;
T_38 ;
    %vpi_call 2 24 "$readmemb", "instr_mem.mem", v0000014b6f7feaa0 {0 0 0};
    %end;
    .thread T_38;
    .scope S_0000014b6f791ee0;
T_39 ;
    %vpi_call 2 37 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 38 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000014b6f791ee0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014b6f7fcc00_0, 0, 32;
T_39.0 ;
    %load/vec4 v0000014b6f7fcc00_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_39.1, 5;
    %vpi_call 2 41 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v0000014b6f7fc310, v0000014b6f7fcc00_0 > {0 0 0};
    %load/vec4 v0000014b6f7fcc00_0;
    %addi 1, 0, 32;
    %store/vec4 v0000014b6f7fcc00_0, 0, 32;
    %jmp T_39.0;
T_39.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014b6f7fd420_0, 0, 32;
T_39.2 ;
    %load/vec4 v0000014b6f7fd420_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_39.3, 5;
    %vpi_call 2 44 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v0000014b6f7fdf60, v0000014b6f7fd420_0 > {0 0 0};
    %load/vec4 v0000014b6f7fd420_0;
    %addi 1, 0, 32;
    %store/vec4 v0000014b6f7fd420_0, 0, 32;
    %jmp T_39.2;
T_39.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7fdd80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7fd100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014b6f7fdd80_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7fdd80_0, 0, 1;
    %delay 350, 0;
    %vpi_call 2 55 "$finish" {0 0 0};
    %end;
    .thread T_39;
    .scope S_0000014b6f791ee0;
T_40 ;
    %delay 4, 0;
    %load/vec4 v0000014b6f7fd100_0;
    %inv;
    %store/vec4 v0000014b6f7fd100_0, 0, 1;
    %jmp T_40;
    .thread T_40;
    .scope S_0000014b6f6ab110;
T_41 ;
    %wait E_0000014b6f7894e0;
    %load/vec4 v0000014b6f7fef30_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_41.0, 4;
    %load/vec4 v0000014b6f800650_0;
    %store/vec4 v0000014b6f7ff070_0, 0, 32;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0000014b6f800790_0;
    %store/vec4 v0000014b6f7ff070_0, 0, 32;
T_41.1 ;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0000014b6f6ab2a0;
T_42 ;
    %wait E_0000014b6f7895e0;
    %load/vec4 v0000014b6f7fee90_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_42.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014b6f7ffb10_0, 0, 1;
    %jmp T_42.1;
T_42.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b6f7ffb10_0, 0, 1;
T_42.1 ;
    %jmp T_42;
    .thread T_42, $push;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "./cpu.v";
    "./alu.v";
    "./mux2x1.v";
    "./MuxUnit4.v";
    "./controlunit.v";
    "./decoder.v";
    "./leftshift.v";
    "./32bitmux_control.v";
    "./pc.v";
    "./reg_file.v";
    "./signextend.v";
    "./2scompement.v";
    "./data_memory.v";
    "./32bitadder.v";
    "./32bitmux.v";
    "./zero.v";
