Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Mar 13 23:35:37 2021
| Host         : DESKTOP-JHK21PS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_du_top_timing_summary_routed.rpt -pb top_du_top_timing_summary_routed.pb -rpx top_du_top_timing_summary_routed.rpx -warn_on_violation
| Design       : top_du_top
| Device       : 7a50t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.975      -61.152                     19                 1081        0.063        0.000                      0                 1081        4.500        0.000                       0                   413  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -5.975      -61.152                     19                 1081        0.063        0.000                      0                 1081        4.500        0.000                       0                   413  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           19  Failing Endpoints,  Worst Slack       -5.975ns,  Total Violation      -61.152ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.975ns  (required time - arrival time)
  Source:                 VGA/CONV/Addr_H_min_reg[10]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/RST/mem_out_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.393ns  (logic 6.751ns (43.858%)  route 8.642ns (56.142%))
  Logic Levels:           21  (CARRY4=13 LUT2=1 LUT3=4 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 14.797 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.623     5.174    VGA/CONV/clk_IBUF_BUFG
    SLICE_X3Y57          FDRE                                         r  VGA/CONV/Addr_H_min_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  VGA/CONV/Addr_H_min_reg[10]_replica/Q
                         net (fo=24, routed)          0.679     6.309    VGA/CONV/s_Addr_H_min[10]_repN
    SLICE_X1Y58          LUT3 (Prop_lut3_I1_O)        0.124     6.433 r  VGA/CONV/mem_out[11]_i_414/O
                         net (fo=5, routed)           1.015     7.448    VGA/CONV/mem_out[11]_i_414_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.955 r  VGA/CONV/mem_out_reg[11]_i_1030/CO[3]
                         net (fo=1, routed)           0.000     7.955    VGA/CONV/mem_out_reg[11]_i_1030_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.069 r  VGA/CONV/mem_out_reg[11]_i_870/CO[3]
                         net (fo=1, routed)           0.000     8.069    VGA/CONV/mem_out_reg[11]_i_870_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.183 r  VGA/CONV/mem_out_reg[11]_i_663/CO[3]
                         net (fo=1, routed)           0.000     8.183    VGA/CONV/mem_out_reg[11]_i_663_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.454 r  VGA/CONV/mem_out_reg[11]_i_401/CO[0]
                         net (fo=81, routed)          1.140     9.594    VGA/CONV/Addr_H_min_reg[20]_1[0]
    SLICE_X2Y67          LUT3 (Prop_lut3_I1_O)        0.373     9.967 r  VGA/CONV/mem_out[11]_i_474/O
                         net (fo=1, routed)           0.000     9.967    VGA/CONV/mem_out[11]_i_474_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    10.197 r  VGA/CONV/mem_out_reg[11]_i_315/O[1]
                         net (fo=3, routed)           0.772    10.969    VGA_n_514
    SLICE_X8Y65          LUT3 (Prop_lut3_I0_O)        0.306    11.275 r  mem_out[11]_i_295/O
                         net (fo=1, routed)           0.426    11.701    VGA/CONV/mem_out[11]_i_178[2]
    SLICE_X7Y65          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.099 r  VGA/CONV/mem_out_reg[11]_i_181/CO[3]
                         net (fo=1, routed)           0.000    12.099    VGA/CONV/mem_out_reg[11]_i_181_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.433 r  VGA/CONV/mem_out_reg[11]_i_152/O[1]
                         net (fo=3, routed)           0.846    13.279    VGA_n_626
    SLICE_X8Y67          LUT3 (Prop_lut3_I0_O)        0.303    13.582 r  mem_out[11]_i_140/O
                         net (fo=1, routed)           0.566    14.148    VGA/CONV/mem_out_reg[11]_i_112_0[2]
    SLICE_X6Y65          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.552 r  VGA/CONV/mem_out_reg[11]_i_117/CO[3]
                         net (fo=1, routed)           0.000    14.552    VGA/CONV/mem_out_reg[11]_i_117_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.791 r  VGA/CONV/mem_out_reg[11]_i_112/O[2]
                         net (fo=2, routed)           0.661    15.452    VGA_n_634
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.725    16.177 r  mem_out_reg[11]_i_111/O[1]
                         net (fo=1, routed)           0.438    16.615    VGA/CONV/mem_out_reg[11]_i_39_0[1]
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.303    16.918 r  VGA/CONV/mem_out[11]_i_75/O
                         net (fo=1, routed)           0.000    16.918    VGA/CONV/mem_out[11]_i_75_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.319 r  VGA/CONV/mem_out_reg[11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    17.319    VGA/CONV/mem_out_reg[11]_i_40_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.541 r  VGA/CONV/mem_out_reg[11]_i_39/O[0]
                         net (fo=3, routed)           0.569    18.110    VGA/RST/mem_out_reg[11]_i_2_1[0]
    SLICE_X8Y71          LUT4 (Prop_lut4_I0_O)        0.299    18.409 r  VGA/RST/mem_out[11]_i_41/O
                         net (fo=2, routed)           0.423    18.833    VGA/RST/mem_out[11]_i_41_n_0
    SLICE_X8Y70          LUT4 (Prop_lut4_I0_O)        0.124    18.957 r  VGA/RST/mem_out[11]_i_12/O
                         net (fo=1, routed)           0.000    18.957    VGA/RST/mem_out[11]_i_12_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.337 r  VGA/RST/mem_out_reg[11]_i_2/CO[3]
                         net (fo=5, routed)           0.762    20.098    VGA/CONV/mem_out_reg[9][0]
    SLICE_X8Y71          LUT5 (Prop_lut5_I3_O)        0.124    20.222 r  VGA/CONV/mem_out[9]_i_1/O
                         net (fo=3, routed)           0.345    20.567    VGA/RST/mem_out_reg[9]_0
    SLICE_X11Y71         FDSE                                         r  VGA/RST/mem_out_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.426    14.797    VGA/RST/clk_IBUF_BUFG
    SLICE_X11Y71         FDSE                                         r  VGA/RST/mem_out_reg[5]/C
                         clock pessimism              0.259    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X11Y71         FDSE (Setup_fdse_C_S)       -0.429    14.592    VGA/RST/mem_out_reg[5]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                         -20.567    
  -------------------------------------------------------------------
                         slack                                 -5.975    

Slack (VIOLATED) :        -5.975ns  (required time - arrival time)
  Source:                 VGA/CONV/Addr_H_min_reg[10]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/RST/mem_out_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.393ns  (logic 6.751ns (43.858%)  route 8.642ns (56.142%))
  Logic Levels:           21  (CARRY4=13 LUT2=1 LUT3=4 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 14.797 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.623     5.174    VGA/CONV/clk_IBUF_BUFG
    SLICE_X3Y57          FDRE                                         r  VGA/CONV/Addr_H_min_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  VGA/CONV/Addr_H_min_reg[10]_replica/Q
                         net (fo=24, routed)          0.679     6.309    VGA/CONV/s_Addr_H_min[10]_repN
    SLICE_X1Y58          LUT3 (Prop_lut3_I1_O)        0.124     6.433 r  VGA/CONV/mem_out[11]_i_414/O
                         net (fo=5, routed)           1.015     7.448    VGA/CONV/mem_out[11]_i_414_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.955 r  VGA/CONV/mem_out_reg[11]_i_1030/CO[3]
                         net (fo=1, routed)           0.000     7.955    VGA/CONV/mem_out_reg[11]_i_1030_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.069 r  VGA/CONV/mem_out_reg[11]_i_870/CO[3]
                         net (fo=1, routed)           0.000     8.069    VGA/CONV/mem_out_reg[11]_i_870_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.183 r  VGA/CONV/mem_out_reg[11]_i_663/CO[3]
                         net (fo=1, routed)           0.000     8.183    VGA/CONV/mem_out_reg[11]_i_663_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.454 r  VGA/CONV/mem_out_reg[11]_i_401/CO[0]
                         net (fo=81, routed)          1.140     9.594    VGA/CONV/Addr_H_min_reg[20]_1[0]
    SLICE_X2Y67          LUT3 (Prop_lut3_I1_O)        0.373     9.967 r  VGA/CONV/mem_out[11]_i_474/O
                         net (fo=1, routed)           0.000     9.967    VGA/CONV/mem_out[11]_i_474_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    10.197 r  VGA/CONV/mem_out_reg[11]_i_315/O[1]
                         net (fo=3, routed)           0.772    10.969    VGA_n_514
    SLICE_X8Y65          LUT3 (Prop_lut3_I0_O)        0.306    11.275 r  mem_out[11]_i_295/O
                         net (fo=1, routed)           0.426    11.701    VGA/CONV/mem_out[11]_i_178[2]
    SLICE_X7Y65          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.099 r  VGA/CONV/mem_out_reg[11]_i_181/CO[3]
                         net (fo=1, routed)           0.000    12.099    VGA/CONV/mem_out_reg[11]_i_181_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.433 r  VGA/CONV/mem_out_reg[11]_i_152/O[1]
                         net (fo=3, routed)           0.846    13.279    VGA_n_626
    SLICE_X8Y67          LUT3 (Prop_lut3_I0_O)        0.303    13.582 r  mem_out[11]_i_140/O
                         net (fo=1, routed)           0.566    14.148    VGA/CONV/mem_out_reg[11]_i_112_0[2]
    SLICE_X6Y65          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.552 r  VGA/CONV/mem_out_reg[11]_i_117/CO[3]
                         net (fo=1, routed)           0.000    14.552    VGA/CONV/mem_out_reg[11]_i_117_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.791 r  VGA/CONV/mem_out_reg[11]_i_112/O[2]
                         net (fo=2, routed)           0.661    15.452    VGA_n_634
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.725    16.177 r  mem_out_reg[11]_i_111/O[1]
                         net (fo=1, routed)           0.438    16.615    VGA/CONV/mem_out_reg[11]_i_39_0[1]
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.303    16.918 r  VGA/CONV/mem_out[11]_i_75/O
                         net (fo=1, routed)           0.000    16.918    VGA/CONV/mem_out[11]_i_75_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.319 r  VGA/CONV/mem_out_reg[11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    17.319    VGA/CONV/mem_out_reg[11]_i_40_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.541 r  VGA/CONV/mem_out_reg[11]_i_39/O[0]
                         net (fo=3, routed)           0.569    18.110    VGA/RST/mem_out_reg[11]_i_2_1[0]
    SLICE_X8Y71          LUT4 (Prop_lut4_I0_O)        0.299    18.409 r  VGA/RST/mem_out[11]_i_41/O
                         net (fo=2, routed)           0.423    18.833    VGA/RST/mem_out[11]_i_41_n_0
    SLICE_X8Y70          LUT4 (Prop_lut4_I0_O)        0.124    18.957 r  VGA/RST/mem_out[11]_i_12/O
                         net (fo=1, routed)           0.000    18.957    VGA/RST/mem_out[11]_i_12_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.337 r  VGA/RST/mem_out_reg[11]_i_2/CO[3]
                         net (fo=5, routed)           0.762    20.098    VGA/CONV/mem_out_reg[9][0]
    SLICE_X8Y71          LUT5 (Prop_lut5_I3_O)        0.124    20.222 r  VGA/CONV/mem_out[9]_i_1/O
                         net (fo=3, routed)           0.345    20.567    VGA/RST/mem_out_reg[9]_0
    SLICE_X11Y71         FDSE                                         r  VGA/RST/mem_out_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.426    14.797    VGA/RST/clk_IBUF_BUFG
    SLICE_X11Y71         FDSE                                         r  VGA/RST/mem_out_reg[6]/C
                         clock pessimism              0.259    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X11Y71         FDSE (Setup_fdse_C_S)       -0.429    14.592    VGA/RST/mem_out_reg[6]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                         -20.567    
  -------------------------------------------------------------------
                         slack                                 -5.975    

Slack (VIOLATED) :        -5.975ns  (required time - arrival time)
  Source:                 VGA/CONV/Addr_H_min_reg[10]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/RST/mem_out_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.393ns  (logic 6.751ns (43.858%)  route 8.642ns (56.142%))
  Logic Levels:           21  (CARRY4=13 LUT2=1 LUT3=4 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 14.797 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.623     5.174    VGA/CONV/clk_IBUF_BUFG
    SLICE_X3Y57          FDRE                                         r  VGA/CONV/Addr_H_min_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  VGA/CONV/Addr_H_min_reg[10]_replica/Q
                         net (fo=24, routed)          0.679     6.309    VGA/CONV/s_Addr_H_min[10]_repN
    SLICE_X1Y58          LUT3 (Prop_lut3_I1_O)        0.124     6.433 r  VGA/CONV/mem_out[11]_i_414/O
                         net (fo=5, routed)           1.015     7.448    VGA/CONV/mem_out[11]_i_414_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.955 r  VGA/CONV/mem_out_reg[11]_i_1030/CO[3]
                         net (fo=1, routed)           0.000     7.955    VGA/CONV/mem_out_reg[11]_i_1030_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.069 r  VGA/CONV/mem_out_reg[11]_i_870/CO[3]
                         net (fo=1, routed)           0.000     8.069    VGA/CONV/mem_out_reg[11]_i_870_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.183 r  VGA/CONV/mem_out_reg[11]_i_663/CO[3]
                         net (fo=1, routed)           0.000     8.183    VGA/CONV/mem_out_reg[11]_i_663_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.454 r  VGA/CONV/mem_out_reg[11]_i_401/CO[0]
                         net (fo=81, routed)          1.140     9.594    VGA/CONV/Addr_H_min_reg[20]_1[0]
    SLICE_X2Y67          LUT3 (Prop_lut3_I1_O)        0.373     9.967 r  VGA/CONV/mem_out[11]_i_474/O
                         net (fo=1, routed)           0.000     9.967    VGA/CONV/mem_out[11]_i_474_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    10.197 r  VGA/CONV/mem_out_reg[11]_i_315/O[1]
                         net (fo=3, routed)           0.772    10.969    VGA_n_514
    SLICE_X8Y65          LUT3 (Prop_lut3_I0_O)        0.306    11.275 r  mem_out[11]_i_295/O
                         net (fo=1, routed)           0.426    11.701    VGA/CONV/mem_out[11]_i_178[2]
    SLICE_X7Y65          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.099 r  VGA/CONV/mem_out_reg[11]_i_181/CO[3]
                         net (fo=1, routed)           0.000    12.099    VGA/CONV/mem_out_reg[11]_i_181_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.433 r  VGA/CONV/mem_out_reg[11]_i_152/O[1]
                         net (fo=3, routed)           0.846    13.279    VGA_n_626
    SLICE_X8Y67          LUT3 (Prop_lut3_I0_O)        0.303    13.582 r  mem_out[11]_i_140/O
                         net (fo=1, routed)           0.566    14.148    VGA/CONV/mem_out_reg[11]_i_112_0[2]
    SLICE_X6Y65          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.552 r  VGA/CONV/mem_out_reg[11]_i_117/CO[3]
                         net (fo=1, routed)           0.000    14.552    VGA/CONV/mem_out_reg[11]_i_117_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.791 r  VGA/CONV/mem_out_reg[11]_i_112/O[2]
                         net (fo=2, routed)           0.661    15.452    VGA_n_634
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.725    16.177 r  mem_out_reg[11]_i_111/O[1]
                         net (fo=1, routed)           0.438    16.615    VGA/CONV/mem_out_reg[11]_i_39_0[1]
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.303    16.918 r  VGA/CONV/mem_out[11]_i_75/O
                         net (fo=1, routed)           0.000    16.918    VGA/CONV/mem_out[11]_i_75_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.319 r  VGA/CONV/mem_out_reg[11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    17.319    VGA/CONV/mem_out_reg[11]_i_40_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.541 r  VGA/CONV/mem_out_reg[11]_i_39/O[0]
                         net (fo=3, routed)           0.569    18.110    VGA/RST/mem_out_reg[11]_i_2_1[0]
    SLICE_X8Y71          LUT4 (Prop_lut4_I0_O)        0.299    18.409 r  VGA/RST/mem_out[11]_i_41/O
                         net (fo=2, routed)           0.423    18.833    VGA/RST/mem_out[11]_i_41_n_0
    SLICE_X8Y70          LUT4 (Prop_lut4_I0_O)        0.124    18.957 r  VGA/RST/mem_out[11]_i_12/O
                         net (fo=1, routed)           0.000    18.957    VGA/RST/mem_out[11]_i_12_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.337 r  VGA/RST/mem_out_reg[11]_i_2/CO[3]
                         net (fo=5, routed)           0.762    20.098    VGA/CONV/mem_out_reg[9][0]
    SLICE_X8Y71          LUT5 (Prop_lut5_I3_O)        0.124    20.222 r  VGA/CONV/mem_out[9]_i_1/O
                         net (fo=3, routed)           0.345    20.567    VGA/RST/mem_out_reg[9]_0
    SLICE_X11Y71         FDSE                                         r  VGA/RST/mem_out_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.426    14.797    VGA/RST/clk_IBUF_BUFG
    SLICE_X11Y71         FDSE                                         r  VGA/RST/mem_out_reg[9]/C
                         clock pessimism              0.259    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X11Y71         FDSE (Setup_fdse_C_S)       -0.429    14.592    VGA/RST/mem_out_reg[9]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                         -20.567    
  -------------------------------------------------------------------
                         slack                                 -5.975    

Slack (VIOLATED) :        -5.440ns  (required time - arrival time)
  Source:                 VGA/CONV/Addr_H_min_reg[10]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/RST/mem_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.273ns  (logic 6.751ns (44.202%)  route 8.522ns (55.798%))
  Logic Levels:           21  (CARRY4=13 LUT2=1 LUT3=4 LUT4=3)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 14.797 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.623     5.174    VGA/CONV/clk_IBUF_BUFG
    SLICE_X3Y57          FDRE                                         r  VGA/CONV/Addr_H_min_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  VGA/CONV/Addr_H_min_reg[10]_replica/Q
                         net (fo=24, routed)          0.679     6.309    VGA/CONV/s_Addr_H_min[10]_repN
    SLICE_X1Y58          LUT3 (Prop_lut3_I1_O)        0.124     6.433 r  VGA/CONV/mem_out[11]_i_414/O
                         net (fo=5, routed)           1.015     7.448    VGA/CONV/mem_out[11]_i_414_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.955 r  VGA/CONV/mem_out_reg[11]_i_1030/CO[3]
                         net (fo=1, routed)           0.000     7.955    VGA/CONV/mem_out_reg[11]_i_1030_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.069 r  VGA/CONV/mem_out_reg[11]_i_870/CO[3]
                         net (fo=1, routed)           0.000     8.069    VGA/CONV/mem_out_reg[11]_i_870_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.183 r  VGA/CONV/mem_out_reg[11]_i_663/CO[3]
                         net (fo=1, routed)           0.000     8.183    VGA/CONV/mem_out_reg[11]_i_663_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.454 r  VGA/CONV/mem_out_reg[11]_i_401/CO[0]
                         net (fo=81, routed)          1.140     9.594    VGA/CONV/Addr_H_min_reg[20]_1[0]
    SLICE_X2Y67          LUT3 (Prop_lut3_I1_O)        0.373     9.967 r  VGA/CONV/mem_out[11]_i_474/O
                         net (fo=1, routed)           0.000     9.967    VGA/CONV/mem_out[11]_i_474_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    10.197 r  VGA/CONV/mem_out_reg[11]_i_315/O[1]
                         net (fo=3, routed)           0.772    10.969    VGA_n_514
    SLICE_X8Y65          LUT3 (Prop_lut3_I0_O)        0.306    11.275 r  mem_out[11]_i_295/O
                         net (fo=1, routed)           0.426    11.701    VGA/CONV/mem_out[11]_i_178[2]
    SLICE_X7Y65          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.099 r  VGA/CONV/mem_out_reg[11]_i_181/CO[3]
                         net (fo=1, routed)           0.000    12.099    VGA/CONV/mem_out_reg[11]_i_181_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.433 r  VGA/CONV/mem_out_reg[11]_i_152/O[1]
                         net (fo=3, routed)           0.846    13.279    VGA_n_626
    SLICE_X8Y67          LUT3 (Prop_lut3_I0_O)        0.303    13.582 r  mem_out[11]_i_140/O
                         net (fo=1, routed)           0.566    14.148    VGA/CONV/mem_out_reg[11]_i_112_0[2]
    SLICE_X6Y65          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.552 r  VGA/CONV/mem_out_reg[11]_i_117/CO[3]
                         net (fo=1, routed)           0.000    14.552    VGA/CONV/mem_out_reg[11]_i_117_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.791 r  VGA/CONV/mem_out_reg[11]_i_112/O[2]
                         net (fo=2, routed)           0.661    15.452    VGA_n_634
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.725    16.177 r  mem_out_reg[11]_i_111/O[1]
                         net (fo=1, routed)           0.438    16.615    VGA/CONV/mem_out_reg[11]_i_39_0[1]
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.303    16.918 r  VGA/CONV/mem_out[11]_i_75/O
                         net (fo=1, routed)           0.000    16.918    VGA/CONV/mem_out[11]_i_75_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.319 r  VGA/CONV/mem_out_reg[11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    17.319    VGA/CONV/mem_out_reg[11]_i_40_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.541 r  VGA/CONV/mem_out_reg[11]_i_39/O[0]
                         net (fo=3, routed)           0.569    18.110    VGA/RST/mem_out_reg[11]_i_2_1[0]
    SLICE_X8Y71          LUT4 (Prop_lut4_I0_O)        0.299    18.409 r  VGA/RST/mem_out[11]_i_41/O
                         net (fo=2, routed)           0.423    18.833    VGA/RST/mem_out[11]_i_41_n_0
    SLICE_X8Y70          LUT4 (Prop_lut4_I0_O)        0.124    18.957 r  VGA/RST/mem_out[11]_i_12/O
                         net (fo=1, routed)           0.000    18.957    VGA/RST/mem_out[11]_i_12_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.337 r  VGA/RST/mem_out_reg[11]_i_2/CO[3]
                         net (fo=5, routed)           0.639    19.975    VGA/CONV/mem_out_reg[9][0]
    SLICE_X8Y71          LUT4 (Prop_lut4_I0_O)        0.124    20.099 r  VGA/CONV/mem_out[4]_i_1/O
                         net (fo=2, routed)           0.349    20.448    VGA/RST/mem_out_reg[4]_0
    SLICE_X10Y71         FDRE                                         r  VGA/RST/mem_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.426    14.797    VGA/RST/clk_IBUF_BUFG
    SLICE_X10Y71         FDRE                                         r  VGA/RST/mem_out_reg[4]/C
                         clock pessimism              0.259    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X10Y71         FDRE (Setup_fdre_C_D)       -0.013    15.008    VGA/RST/mem_out_reg[4]
  -------------------------------------------------------------------
                         required time                         15.008    
                         arrival time                         -20.448    
  -------------------------------------------------------------------
                         slack                                 -5.440    

Slack (VIOLATED) :        -5.439ns  (required time - arrival time)
  Source:                 VGA/CONV/Addr_H_min_reg[10]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/RST/mem_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.364ns  (logic 6.875ns (44.749%)  route 8.489ns (55.251%))
  Logic Levels:           22  (CARRY4=13 LUT2=1 LUT3=4 LUT4=4)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.623     5.174    VGA/CONV/clk_IBUF_BUFG
    SLICE_X3Y57          FDRE                                         r  VGA/CONV/Addr_H_min_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  VGA/CONV/Addr_H_min_reg[10]_replica/Q
                         net (fo=24, routed)          0.679     6.309    VGA/CONV/s_Addr_H_min[10]_repN
    SLICE_X1Y58          LUT3 (Prop_lut3_I1_O)        0.124     6.433 r  VGA/CONV/mem_out[11]_i_414/O
                         net (fo=5, routed)           1.015     7.448    VGA/CONV/mem_out[11]_i_414_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.955 r  VGA/CONV/mem_out_reg[11]_i_1030/CO[3]
                         net (fo=1, routed)           0.000     7.955    VGA/CONV/mem_out_reg[11]_i_1030_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.069 r  VGA/CONV/mem_out_reg[11]_i_870/CO[3]
                         net (fo=1, routed)           0.000     8.069    VGA/CONV/mem_out_reg[11]_i_870_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.183 r  VGA/CONV/mem_out_reg[11]_i_663/CO[3]
                         net (fo=1, routed)           0.000     8.183    VGA/CONV/mem_out_reg[11]_i_663_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.454 r  VGA/CONV/mem_out_reg[11]_i_401/CO[0]
                         net (fo=81, routed)          1.140     9.594    VGA/CONV/Addr_H_min_reg[20]_1[0]
    SLICE_X2Y67          LUT3 (Prop_lut3_I1_O)        0.373     9.967 r  VGA/CONV/mem_out[11]_i_474/O
                         net (fo=1, routed)           0.000     9.967    VGA/CONV/mem_out[11]_i_474_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    10.197 r  VGA/CONV/mem_out_reg[11]_i_315/O[1]
                         net (fo=3, routed)           0.772    10.969    VGA_n_514
    SLICE_X8Y65          LUT3 (Prop_lut3_I0_O)        0.306    11.275 r  mem_out[11]_i_295/O
                         net (fo=1, routed)           0.426    11.701    VGA/CONV/mem_out[11]_i_178[2]
    SLICE_X7Y65          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.099 r  VGA/CONV/mem_out_reg[11]_i_181/CO[3]
                         net (fo=1, routed)           0.000    12.099    VGA/CONV/mem_out_reg[11]_i_181_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.433 r  VGA/CONV/mem_out_reg[11]_i_152/O[1]
                         net (fo=3, routed)           0.846    13.279    VGA_n_626
    SLICE_X8Y67          LUT3 (Prop_lut3_I0_O)        0.303    13.582 r  mem_out[11]_i_140/O
                         net (fo=1, routed)           0.566    14.148    VGA/CONV/mem_out_reg[11]_i_112_0[2]
    SLICE_X6Y65          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.552 r  VGA/CONV/mem_out_reg[11]_i_117/CO[3]
                         net (fo=1, routed)           0.000    14.552    VGA/CONV/mem_out_reg[11]_i_117_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.791 r  VGA/CONV/mem_out_reg[11]_i_112/O[2]
                         net (fo=2, routed)           0.661    15.452    VGA_n_634
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.725    16.177 r  mem_out_reg[11]_i_111/O[1]
                         net (fo=1, routed)           0.438    16.615    VGA/CONV/mem_out_reg[11]_i_39_0[1]
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.303    16.918 r  VGA/CONV/mem_out[11]_i_75/O
                         net (fo=1, routed)           0.000    16.918    VGA/CONV/mem_out[11]_i_75_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.319 r  VGA/CONV/mem_out_reg[11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    17.319    VGA/CONV/mem_out_reg[11]_i_40_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.541 r  VGA/CONV/mem_out_reg[11]_i_39/O[0]
                         net (fo=3, routed)           0.569    18.110    VGA/RST/mem_out_reg[11]_i_2_1[0]
    SLICE_X8Y71          LUT4 (Prop_lut4_I0_O)        0.299    18.409 r  VGA/RST/mem_out[11]_i_41/O
                         net (fo=2, routed)           0.423    18.833    VGA/RST/mem_out[11]_i_41_n_0
    SLICE_X8Y70          LUT4 (Prop_lut4_I0_O)        0.124    18.957 r  VGA/RST/mem_out[11]_i_12/O
                         net (fo=1, routed)           0.000    18.957    VGA/RST/mem_out[11]_i_12_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.337 f  VGA/RST/mem_out_reg[11]_i_2/CO[3]
                         net (fo=5, routed)           0.639    19.975    VGA/CONV/mem_out_reg[9][0]
    SLICE_X8Y71          LUT4 (Prop_lut4_I0_O)        0.124    20.099 f  VGA/CONV/mem_out[4]_i_1/O
                         net (fo=2, routed)           0.315    20.414    VGA/RST/mem_out_reg[4]_0
    SLICE_X8Y72          LUT4 (Prop_lut4_I2_O)        0.124    20.538 r  VGA/RST/mem_out[10]_i_1/O
                         net (fo=1, routed)           0.000    20.538    VGA/RST/mem_out[10]_i_1_n_0
    SLICE_X8Y72          FDRE                                         r  VGA/RST/mem_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.423    14.794    VGA/RST/clk_IBUF_BUFG
    SLICE_X8Y72          FDRE                                         r  VGA/RST/mem_out_reg[10]/C
                         clock pessimism              0.259    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X8Y72          FDRE (Setup_fdre_C_D)        0.081    15.099    VGA/RST/mem_out_reg[10]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -20.538    
  -------------------------------------------------------------------
                         slack                                 -5.439    

Slack (VIOLATED) :        -5.342ns  (required time - arrival time)
  Source:                 VGA/CONV/Addr_H_min_reg[10]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/RST/mem_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.215ns  (logic 6.751ns (44.370%)  route 8.464ns (55.630%))
  Logic Levels:           21  (CARRY4=13 LUT2=1 LUT3=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.623     5.174    VGA/CONV/clk_IBUF_BUFG
    SLICE_X3Y57          FDRE                                         r  VGA/CONV/Addr_H_min_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  VGA/CONV/Addr_H_min_reg[10]_replica/Q
                         net (fo=24, routed)          0.679     6.309    VGA/CONV/s_Addr_H_min[10]_repN
    SLICE_X1Y58          LUT3 (Prop_lut3_I1_O)        0.124     6.433 r  VGA/CONV/mem_out[11]_i_414/O
                         net (fo=5, routed)           1.015     7.448    VGA/CONV/mem_out[11]_i_414_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.955 r  VGA/CONV/mem_out_reg[11]_i_1030/CO[3]
                         net (fo=1, routed)           0.000     7.955    VGA/CONV/mem_out_reg[11]_i_1030_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.069 r  VGA/CONV/mem_out_reg[11]_i_870/CO[3]
                         net (fo=1, routed)           0.000     8.069    VGA/CONV/mem_out_reg[11]_i_870_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.183 r  VGA/CONV/mem_out_reg[11]_i_663/CO[3]
                         net (fo=1, routed)           0.000     8.183    VGA/CONV/mem_out_reg[11]_i_663_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.454 r  VGA/CONV/mem_out_reg[11]_i_401/CO[0]
                         net (fo=81, routed)          1.140     9.594    VGA/CONV/Addr_H_min_reg[20]_1[0]
    SLICE_X2Y67          LUT3 (Prop_lut3_I1_O)        0.373     9.967 r  VGA/CONV/mem_out[11]_i_474/O
                         net (fo=1, routed)           0.000     9.967    VGA/CONV/mem_out[11]_i_474_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    10.197 r  VGA/CONV/mem_out_reg[11]_i_315/O[1]
                         net (fo=3, routed)           0.772    10.969    VGA_n_514
    SLICE_X8Y65          LUT3 (Prop_lut3_I0_O)        0.306    11.275 r  mem_out[11]_i_295/O
                         net (fo=1, routed)           0.426    11.701    VGA/CONV/mem_out[11]_i_178[2]
    SLICE_X7Y65          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.099 r  VGA/CONV/mem_out_reg[11]_i_181/CO[3]
                         net (fo=1, routed)           0.000    12.099    VGA/CONV/mem_out_reg[11]_i_181_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.433 r  VGA/CONV/mem_out_reg[11]_i_152/O[1]
                         net (fo=3, routed)           0.846    13.279    VGA_n_626
    SLICE_X8Y67          LUT3 (Prop_lut3_I0_O)        0.303    13.582 r  mem_out[11]_i_140/O
                         net (fo=1, routed)           0.566    14.148    VGA/CONV/mem_out_reg[11]_i_112_0[2]
    SLICE_X6Y65          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.552 r  VGA/CONV/mem_out_reg[11]_i_117/CO[3]
                         net (fo=1, routed)           0.000    14.552    VGA/CONV/mem_out_reg[11]_i_117_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.791 r  VGA/CONV/mem_out_reg[11]_i_112/O[2]
                         net (fo=2, routed)           0.661    15.452    VGA_n_634
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.725    16.177 r  mem_out_reg[11]_i_111/O[1]
                         net (fo=1, routed)           0.438    16.615    VGA/CONV/mem_out_reg[11]_i_39_0[1]
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.303    16.918 r  VGA/CONV/mem_out[11]_i_75/O
                         net (fo=1, routed)           0.000    16.918    VGA/CONV/mem_out[11]_i_75_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.319 r  VGA/CONV/mem_out_reg[11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    17.319    VGA/CONV/mem_out_reg[11]_i_40_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.541 r  VGA/CONV/mem_out_reg[11]_i_39/O[0]
                         net (fo=3, routed)           0.569    18.110    VGA/RST/mem_out_reg[11]_i_2_1[0]
    SLICE_X8Y71          LUT4 (Prop_lut4_I0_O)        0.299    18.409 r  VGA/RST/mem_out[11]_i_41/O
                         net (fo=2, routed)           0.423    18.833    VGA/RST/mem_out[11]_i_41_n_0
    SLICE_X8Y70          LUT4 (Prop_lut4_I0_O)        0.124    18.957 r  VGA/RST/mem_out[11]_i_12/O
                         net (fo=1, routed)           0.000    18.957    VGA/RST/mem_out[11]_i_12_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.337 r  VGA/RST/mem_out_reg[11]_i_2/CO[3]
                         net (fo=5, routed)           0.929    20.266    VGA/CONV/mem_out_reg[9][0]
    SLICE_X9Y72          LUT6 (Prop_lut6_I0_O)        0.124    20.390 r  VGA/CONV/mem_out[11]_i_1/O
                         net (fo=1, routed)           0.000    20.390    VGA/RST/mem_out_reg[11]_0
    SLICE_X9Y72          FDRE                                         r  VGA/RST/mem_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.423    14.794    VGA/RST/clk_IBUF_BUFG
    SLICE_X9Y72          FDRE                                         r  VGA/RST/mem_out_reg[11]/C
                         clock pessimism              0.259    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X9Y72          FDRE (Setup_fdre_C_D)        0.029    15.047    VGA/RST/mem_out_reg[11]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -20.390    
  -------------------------------------------------------------------
                         slack                                 -5.342    

Slack (VIOLATED) :        -5.216ns  (required time - arrival time)
  Source:                 VGA/CONV/Addr_H_min_reg[10]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/RST/mem_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.137ns  (logic 6.751ns (44.600%)  route 8.386ns (55.399%))
  Logic Levels:           21  (CARRY4=13 LUT2=1 LUT3=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.623     5.174    VGA/CONV/clk_IBUF_BUFG
    SLICE_X3Y57          FDRE                                         r  VGA/CONV/Addr_H_min_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  VGA/CONV/Addr_H_min_reg[10]_replica/Q
                         net (fo=24, routed)          0.679     6.309    VGA/CONV/s_Addr_H_min[10]_repN
    SLICE_X1Y58          LUT3 (Prop_lut3_I1_O)        0.124     6.433 r  VGA/CONV/mem_out[11]_i_414/O
                         net (fo=5, routed)           1.015     7.448    VGA/CONV/mem_out[11]_i_414_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.955 r  VGA/CONV/mem_out_reg[11]_i_1030/CO[3]
                         net (fo=1, routed)           0.000     7.955    VGA/CONV/mem_out_reg[11]_i_1030_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.069 r  VGA/CONV/mem_out_reg[11]_i_870/CO[3]
                         net (fo=1, routed)           0.000     8.069    VGA/CONV/mem_out_reg[11]_i_870_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.183 r  VGA/CONV/mem_out_reg[11]_i_663/CO[3]
                         net (fo=1, routed)           0.000     8.183    VGA/CONV/mem_out_reg[11]_i_663_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.454 r  VGA/CONV/mem_out_reg[11]_i_401/CO[0]
                         net (fo=81, routed)          1.140     9.594    VGA/CONV/Addr_H_min_reg[20]_1[0]
    SLICE_X2Y67          LUT3 (Prop_lut3_I1_O)        0.373     9.967 r  VGA/CONV/mem_out[11]_i_474/O
                         net (fo=1, routed)           0.000     9.967    VGA/CONV/mem_out[11]_i_474_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    10.197 r  VGA/CONV/mem_out_reg[11]_i_315/O[1]
                         net (fo=3, routed)           0.772    10.969    VGA_n_514
    SLICE_X8Y65          LUT3 (Prop_lut3_I0_O)        0.306    11.275 r  mem_out[11]_i_295/O
                         net (fo=1, routed)           0.426    11.701    VGA/CONV/mem_out[11]_i_178[2]
    SLICE_X7Y65          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.099 r  VGA/CONV/mem_out_reg[11]_i_181/CO[3]
                         net (fo=1, routed)           0.000    12.099    VGA/CONV/mem_out_reg[11]_i_181_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.433 r  VGA/CONV/mem_out_reg[11]_i_152/O[1]
                         net (fo=3, routed)           0.846    13.279    VGA_n_626
    SLICE_X8Y67          LUT3 (Prop_lut3_I0_O)        0.303    13.582 r  mem_out[11]_i_140/O
                         net (fo=1, routed)           0.566    14.148    VGA/CONV/mem_out_reg[11]_i_112_0[2]
    SLICE_X6Y65          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.552 r  VGA/CONV/mem_out_reg[11]_i_117/CO[3]
                         net (fo=1, routed)           0.000    14.552    VGA/CONV/mem_out_reg[11]_i_117_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.791 r  VGA/CONV/mem_out_reg[11]_i_112/O[2]
                         net (fo=2, routed)           0.661    15.452    VGA_n_634
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.725    16.177 r  mem_out_reg[11]_i_111/O[1]
                         net (fo=1, routed)           0.438    16.615    VGA/CONV/mem_out_reg[11]_i_39_0[1]
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.303    16.918 r  VGA/CONV/mem_out[11]_i_75/O
                         net (fo=1, routed)           0.000    16.918    VGA/CONV/mem_out[11]_i_75_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.319 r  VGA/CONV/mem_out_reg[11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    17.319    VGA/CONV/mem_out_reg[11]_i_40_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.541 r  VGA/CONV/mem_out_reg[11]_i_39/O[0]
                         net (fo=3, routed)           0.569    18.110    VGA/RST/mem_out_reg[11]_i_2_1[0]
    SLICE_X8Y71          LUT4 (Prop_lut4_I0_O)        0.299    18.409 r  VGA/RST/mem_out[11]_i_41/O
                         net (fo=2, routed)           0.423    18.833    VGA/RST/mem_out[11]_i_41_n_0
    SLICE_X8Y70          LUT4 (Prop_lut4_I0_O)        0.124    18.957 r  VGA/RST/mem_out[11]_i_12/O
                         net (fo=1, routed)           0.000    18.957    VGA/RST/mem_out[11]_i_12_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.337 f  VGA/RST/mem_out_reg[11]_i_2/CO[3]
                         net (fo=5, routed)           0.850    20.187    VGA/RST/mem_out[11]_i_14_0[0]
    SLICE_X8Y72          LUT6 (Prop_lut6_I5_O)        0.124    20.311 r  VGA/RST/mem_out[2]_i_1/O
                         net (fo=1, routed)           0.000    20.311    VGA/RST/mem_out[2]_i_1_n_0
    SLICE_X8Y72          FDRE                                         r  VGA/RST/mem_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.423    14.794    VGA/RST/clk_IBUF_BUFG
    SLICE_X8Y72          FDRE                                         r  VGA/RST/mem_out_reg[2]/C
                         clock pessimism              0.259    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X8Y72          FDRE (Setup_fdre_C_D)        0.077    15.095    VGA/RST/mem_out_reg[2]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                         -20.311    
  -------------------------------------------------------------------
                         slack                                 -5.216    

Slack (VIOLATED) :        -5.172ns  (required time - arrival time)
  Source:                 VGA/CONV/Addr_H_min_reg[10]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/RST/mem_out_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.047ns  (logic 6.751ns (44.866%)  route 8.296ns (55.134%))
  Logic Levels:           21  (CARRY4=13 LUT2=1 LUT3=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.623     5.174    VGA/CONV/clk_IBUF_BUFG
    SLICE_X3Y57          FDRE                                         r  VGA/CONV/Addr_H_min_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  VGA/CONV/Addr_H_min_reg[10]_replica/Q
                         net (fo=24, routed)          0.679     6.309    VGA/CONV/s_Addr_H_min[10]_repN
    SLICE_X1Y58          LUT3 (Prop_lut3_I1_O)        0.124     6.433 r  VGA/CONV/mem_out[11]_i_414/O
                         net (fo=5, routed)           1.015     7.448    VGA/CONV/mem_out[11]_i_414_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.955 r  VGA/CONV/mem_out_reg[11]_i_1030/CO[3]
                         net (fo=1, routed)           0.000     7.955    VGA/CONV/mem_out_reg[11]_i_1030_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.069 r  VGA/CONV/mem_out_reg[11]_i_870/CO[3]
                         net (fo=1, routed)           0.000     8.069    VGA/CONV/mem_out_reg[11]_i_870_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.183 r  VGA/CONV/mem_out_reg[11]_i_663/CO[3]
                         net (fo=1, routed)           0.000     8.183    VGA/CONV/mem_out_reg[11]_i_663_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.454 r  VGA/CONV/mem_out_reg[11]_i_401/CO[0]
                         net (fo=81, routed)          1.140     9.594    VGA/CONV/Addr_H_min_reg[20]_1[0]
    SLICE_X2Y67          LUT3 (Prop_lut3_I1_O)        0.373     9.967 r  VGA/CONV/mem_out[11]_i_474/O
                         net (fo=1, routed)           0.000     9.967    VGA/CONV/mem_out[11]_i_474_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    10.197 r  VGA/CONV/mem_out_reg[11]_i_315/O[1]
                         net (fo=3, routed)           0.772    10.969    VGA_n_514
    SLICE_X8Y65          LUT3 (Prop_lut3_I0_O)        0.306    11.275 r  mem_out[11]_i_295/O
                         net (fo=1, routed)           0.426    11.701    VGA/CONV/mem_out[11]_i_178[2]
    SLICE_X7Y65          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.099 r  VGA/CONV/mem_out_reg[11]_i_181/CO[3]
                         net (fo=1, routed)           0.000    12.099    VGA/CONV/mem_out_reg[11]_i_181_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.433 r  VGA/CONV/mem_out_reg[11]_i_152/O[1]
                         net (fo=3, routed)           0.846    13.279    VGA_n_626
    SLICE_X8Y67          LUT3 (Prop_lut3_I0_O)        0.303    13.582 r  mem_out[11]_i_140/O
                         net (fo=1, routed)           0.566    14.148    VGA/CONV/mem_out_reg[11]_i_112_0[2]
    SLICE_X6Y65          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.552 r  VGA/CONV/mem_out_reg[11]_i_117/CO[3]
                         net (fo=1, routed)           0.000    14.552    VGA/CONV/mem_out_reg[11]_i_117_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.791 r  VGA/CONV/mem_out_reg[11]_i_112/O[2]
                         net (fo=2, routed)           0.661    15.452    VGA_n_634
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.725    16.177 r  mem_out_reg[11]_i_111/O[1]
                         net (fo=1, routed)           0.438    16.615    VGA/CONV/mem_out_reg[11]_i_39_0[1]
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.303    16.918 r  VGA/CONV/mem_out[11]_i_75/O
                         net (fo=1, routed)           0.000    16.918    VGA/CONV/mem_out[11]_i_75_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.319 r  VGA/CONV/mem_out_reg[11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    17.319    VGA/CONV/mem_out_reg[11]_i_40_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.541 r  VGA/CONV/mem_out_reg[11]_i_39/O[0]
                         net (fo=3, routed)           0.569    18.110    VGA/RST/mem_out_reg[11]_i_2_1[0]
    SLICE_X8Y71          LUT4 (Prop_lut4_I0_O)        0.299    18.409 r  VGA/RST/mem_out[11]_i_41/O
                         net (fo=2, routed)           0.423    18.833    VGA/RST/mem_out[11]_i_41_n_0
    SLICE_X8Y70          LUT4 (Prop_lut4_I0_O)        0.124    18.957 r  VGA/RST/mem_out[11]_i_12/O
                         net (fo=1, routed)           0.000    18.957    VGA/RST/mem_out[11]_i_12_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.337 r  VGA/RST/mem_out_reg[11]_i_2/CO[3]
                         net (fo=5, routed)           0.761    20.098    VGA/CONV/mem_out_reg[9][0]
    SLICE_X9Y72          LUT6 (Prop_lut6_I3_O)        0.124    20.222 r  VGA/CONV/mem_out[7]_i_1/O
                         net (fo=1, routed)           0.000    20.222    VGA/RST/mem_out_reg[7]_0
    SLICE_X9Y72          FDSE                                         r  VGA/RST/mem_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.423    14.794    VGA/RST/clk_IBUF_BUFG
    SLICE_X9Y72          FDSE                                         r  VGA/RST/mem_out_reg[7]/C
                         clock pessimism              0.259    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X9Y72          FDSE (Setup_fdse_C_D)        0.031    15.049    VGA/RST/mem_out_reg[7]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                         -20.222    
  -------------------------------------------------------------------
                         slack                                 -5.172    

Slack (VIOLATED) :        -2.306ns  (required time - arrival time)
  Source:                 BTN/SEVEN_SEG/CPT_S_AN/cpt_an_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTN/SEVEN_SEG/SEL/sev_seg_reg[3]/D
                            (positive level-sensitive latch clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.332ns  (logic 1.138ns (17.971%)  route 5.194ns (82.029%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        -0.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.071ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.041ns
    Computed max time borrow:         4.959ns
    Time borrowed from endpoint:      4.959ns
    Time given to startpoint:         4.959ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.625     5.176    BTN/SEVEN_SEG/CPT_S_AN/clk_IBUF_BUFG
    SLICE_X2Y51          FDPE                                         r  BTN/SEVEN_SEG/CPT_S_AN/cpt_an_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDPE (Prop_fdpe_C_Q)         0.518     5.694 f  BTN/SEVEN_SEG/CPT_S_AN/cpt_an_reg[4]/Q
                         net (fo=13, routed)          1.165     6.859    BTN/SEVEN_SEG/CPT_S_AN/Q[4]
    SLICE_X5Y49          LUT3 (Prop_lut3_I1_O)        0.124     6.983 f  BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_24/O
                         net (fo=1, routed)           0.665     7.648    BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_24_n_0
    SLICE_X5Y49          LUT6 (Prop_lut6_I4_O)        0.124     7.772 f  BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_10/O
                         net (fo=6, routed)           1.132     8.904    BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_10_n_0
    SLICE_X8Y50          LUT3 (Prop_lut3_I2_O)        0.124     9.028 r  BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_8/O
                         net (fo=10, routed)          0.306     9.334    BTN/SEVEN_SEG/CPT_S_AN/cpt_an_reg[2]_1
    SLICE_X8Y50          LUT6 (Prop_lut6_I0_O)        0.124     9.458 r  BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_7/O
                         net (fo=8, routed)           1.310    10.768    BTN/SEVEN_SEG/SEL/sev_seg_reg[3]_1
    SLICE_X2Y49          LUT6 (Prop_lut6_I2_O)        0.124    10.892 r  BTN/SEVEN_SEG/SEL/sev_seg_reg[3]_i_1/O
                         net (fo=1, routed)           0.617    11.509    BTN/SEVEN_SEG/SEL/sev_seg[3]
    SLICE_X2Y50          LDPE                                         r  BTN/SEVEN_SEG/SEL/sev_seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.238     3.657    TOPCLK/CLOCK/CLOCK_25M/clk_IBUF
    SLICE_X1Y50          LUT2 (Prop_lut2_I1_O)        0.100     3.757 r  TOPCLK/CLOCK/CLOCK_25M/sev_seg_reg[7]_i_2/O
                         net (fo=8, routed)           0.417     4.173    BTN/SEVEN_SEG/SEL/E[0]
    SLICE_X2Y50          LDPE                                         r  BTN/SEVEN_SEG/SEL/sev_seg_reg[3]/G
                         clock pessimism              0.071     4.244    
                         time borrowed                4.959     9.203    
  -------------------------------------------------------------------
                         required time                          9.203    
                         arrival time                         -11.509    
  -------------------------------------------------------------------
                         slack                                 -2.306    

Slack (VIOLATED) :        -2.218ns  (required time - arrival time)
  Source:                 BTN/SEVEN_SEG/CPT_S_AN/cpt_an_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTN/SEVEN_SEG/SEL/sev_seg_reg[7]/D
                            (positive level-sensitive latch clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.249ns  (logic 1.200ns (19.203%)  route 5.049ns (80.797%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.071ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.023ns
    Computed max time borrow:         4.977ns
    Time borrowed from endpoint:      4.977ns
    Time given to startpoint:         4.977ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.638     5.190    BTN/SEVEN_SEG/CPT_S_AN/clk_IBUF_BUFG
    SLICE_X4Y48          FDPE                                         r  BTN/SEVEN_SEG/CPT_S_AN/cpt_an_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDPE (Prop_fdpe_C_Q)         0.456     5.646 r  BTN/SEVEN_SEG/CPT_S_AN/cpt_an_reg[5]/Q
                         net (fo=12, routed)          1.407     7.053    BTN/SEVEN_SEG/CPT_S_AN/Q[5]
    SLICE_X1Y53          LUT4 (Prop_lut4_I2_O)        0.124     7.177 f  BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_32/O
                         net (fo=1, routed)           0.302     7.479    BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_32_n_0
    SLICE_X0Y55          LUT5 (Prop_lut5_I4_O)        0.124     7.603 r  BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_21/O
                         net (fo=9, routed)           1.052     8.656    BTN/SEVEN_SEG/TRANSCODEUR_D/sev_seg_reg[7]_i_19
    SLICE_X5Y51          LUT5 (Prop_lut5_I2_O)        0.124     8.780 r  BTN/SEVEN_SEG/TRANSCODEUR_D/sev_seg_reg[7]_i_30/O
                         net (fo=1, routed)           0.263     9.043    BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_5_0
    SLICE_X5Y51          LUT6 (Prop_lut6_I5_O)        0.124     9.167 f  BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_19/O
                         net (fo=1, routed)           0.610     9.777    BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_19_n_0
    SLICE_X2Y49          LUT6 (Prop_lut6_I5_O)        0.124     9.901 r  BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_5/O
                         net (fo=8, routed)           0.707    10.608    BTN/SEVEN_SEG/SEL/sev_seg_reg[3]_4
    SLICE_X2Y49          LUT6 (Prop_lut6_I2_O)        0.124    10.732 r  BTN/SEVEN_SEG/SEL/sev_seg_reg[7]_i_1/O
                         net (fo=1, routed)           0.707    11.439    BTN/SEVEN_SEG/SEL/sev_seg[7]
    SLICE_X2Y50          LDPE                                         r  BTN/SEVEN_SEG/SEL/sev_seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.238     3.657    TOPCLK/CLOCK/CLOCK_25M/clk_IBUF
    SLICE_X1Y50          LUT2 (Prop_lut2_I1_O)        0.100     3.757 r  TOPCLK/CLOCK/CLOCK_25M/sev_seg_reg[7]_i_2/O
                         net (fo=8, routed)           0.417     4.173    BTN/SEVEN_SEG/SEL/E[0]
    SLICE_X2Y50          LDPE                                         r  BTN/SEVEN_SEG/SEL/sev_seg_reg[7]/G
                         clock pessimism              0.071     4.244    
                         time borrowed                4.977     9.221    
  -------------------------------------------------------------------
                         required time                          9.221    
                         arrival time                         -11.439    
  -------------------------------------------------------------------
                         slack                                 -2.218    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 BTN/MVM/s_pos_x_out_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTN/MVM/s_pos_x_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.256ns (59.140%)  route 0.177ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.598     1.511    BTN/MVM/clk_IBUF_BUFG
    SLICE_X3Y49          FDPE                                         r  BTN/MVM/s_pos_x_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDPE (Prop_fdpe_C_Q)         0.141     1.652 r  BTN/MVM/s_pos_x_out_reg[3]/Q
                         net (fo=20, routed)          0.177     1.829    BTN/MVM/Q[3]
    SLICE_X3Y50          LUT2 (Prop_lut2_I0_O)        0.045     1.874 r  BTN/MVM/_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.874    BTN/MVM/_carry__0_i_4_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.944 r  BTN/MVM/_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.944    BTN/MVM/s_pos_x_out0_in[4]
    SLICE_X3Y50          FDCE                                         r  BTN/MVM/s_pos_x_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.863     2.021    BTN/MVM/clk_IBUF_BUFG
    SLICE_X3Y50          FDCE                                         r  BTN/MVM/s_pos_x_out_reg[4]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X3Y50          FDCE (Hold_fdce_C_D)         0.105     1.881    BTN/MVM/s_pos_x_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 BTN/MVM/s_pos_x_out_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTN/MVM/s_pos_x_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.292ns (62.277%)  route 0.177ns (37.723%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.598     1.511    BTN/MVM/clk_IBUF_BUFG
    SLICE_X3Y49          FDPE                                         r  BTN/MVM/s_pos_x_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDPE (Prop_fdpe_C_Q)         0.141     1.652 r  BTN/MVM/s_pos_x_out_reg[3]/Q
                         net (fo=20, routed)          0.177     1.829    BTN/MVM/Q[3]
    SLICE_X3Y50          LUT2 (Prop_lut2_I0_O)        0.045     1.874 r  BTN/MVM/_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.874    BTN/MVM/_carry__0_i_4_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.980 r  BTN/MVM/_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.980    BTN/MVM/s_pos_x_out0_in[5]
    SLICE_X3Y50          FDCE                                         r  BTN/MVM/s_pos_x_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.863     2.021    BTN/MVM/clk_IBUF_BUFG
    SLICE_X3Y50          FDCE                                         r  BTN/MVM/s_pos_x_out_reg[5]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X3Y50          FDCE (Hold_fdce_C_D)         0.105     1.881    BTN/MVM/s_pos_x_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 BTN/MVM/s_pos_x_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTN/MVM/s_pos_x_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.367ns (77.882%)  route 0.104ns (22.118%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.598     1.511    BTN/MVM/clk_IBUF_BUFG
    SLICE_X3Y49          FDCE                                         r  BTN/MVM/s_pos_x_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.141     1.652 r  BTN/MVM/s_pos_x_out_reg[0]/Q
                         net (fo=15, routed)          0.104     1.756    BTN/MVM/Q[0]
    SLICE_X3Y49          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     1.917 r  BTN/MVM/_carry/CO[3]
                         net (fo=1, routed)           0.001     1.918    BTN/MVM/_carry_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.983 r  BTN/MVM/_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.983    BTN/MVM/s_pos_x_out0_in[6]
    SLICE_X3Y50          FDCE                                         r  BTN/MVM/s_pos_x_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.863     2.021    BTN/MVM/clk_IBUF_BUFG
    SLICE_X3Y50          FDCE                                         r  BTN/MVM/s_pos_x_out_reg[6]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X3Y50          FDCE (Hold_fdce_C_D)         0.105     1.881    BTN/MVM/s_pos_x_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 BTN/MVM/s_pos_x_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTN/MVM/s_pos_x_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.392ns (78.996%)  route 0.104ns (21.004%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.598     1.511    BTN/MVM/clk_IBUF_BUFG
    SLICE_X3Y49          FDCE                                         r  BTN/MVM/s_pos_x_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.141     1.652 r  BTN/MVM/s_pos_x_out_reg[0]/Q
                         net (fo=15, routed)          0.104     1.756    BTN/MVM/Q[0]
    SLICE_X3Y49          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     1.917 r  BTN/MVM/_carry/CO[3]
                         net (fo=1, routed)           0.001     1.918    BTN/MVM/_carry_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.008 r  BTN/MVM/_carry__0/O[3]
                         net (fo=1, routed)           0.000     2.008    BTN/MVM/s_pos_x_out0_in[7]
    SLICE_X3Y50          FDCE                                         r  BTN/MVM/s_pos_x_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.863     2.021    BTN/MVM/clk_IBUF_BUFG
    SLICE_X3Y50          FDCE                                         r  BTN/MVM/s_pos_x_out_reg[7]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X3Y50          FDCE (Hold_fdce_C_D)         0.105     1.881    BTN/MVM/s_pos_x_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 BTN/SEVEN_SEG/CPT_S_AN/cpt_an_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTN/SEVEN_SEG/CPT_S_AN/cpt_an_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.164ns (34.385%)  route 0.313ns (65.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.592     1.505    BTN/SEVEN_SEG/CPT_S_AN/clk_IBUF_BUFG
    SLICE_X2Y52          FDPE                                         r  BTN/SEVEN_SEG/CPT_S_AN/cpt_an_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDPE (Prop_fdpe_C_Q)         0.164     1.669 r  BTN/SEVEN_SEG/CPT_S_AN/cpt_an_reg[2]/Q
                         net (fo=12, routed)          0.313     1.982    BTN/SEVEN_SEG/CPT_S_AN/Q[2]
    SLICE_X1Y48          FDPE                                         r  BTN/SEVEN_SEG/CPT_S_AN/cpt_an_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.869     2.027    BTN/SEVEN_SEG/CPT_S_AN/clk_IBUF_BUFG
    SLICE_X1Y48          FDPE                                         r  BTN/SEVEN_SEG/CPT_S_AN/cpt_an_reg[3]/C
                         clock pessimism             -0.245     1.782    
    SLICE_X1Y48          FDPE (Hold_fdpe_C_D)         0.055     1.837    BTN/SEVEN_SEG/CPT_S_AN/cpt_an_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 BTN/MVM/s_pos_x_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTN/SEVEN_SEG/TRANSCODEUR_G/val_aff1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.186ns (37.028%)  route 0.316ns (62.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.598     1.511    BTN/MVM/clk_IBUF_BUFG
    SLICE_X3Y49          FDCE                                         r  BTN/MVM/s_pos_x_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.141     1.652 r  BTN/MVM/s_pos_x_out_reg[1]/Q
                         net (fo=12, routed)          0.316     1.969    BTN/MVM/Q[1]
    SLICE_X7Y52          LUT6 (Prop_lut6_I4_O)        0.045     2.014 r  BTN/MVM/val_aff1[1]_i_1/O
                         net (fo=1, routed)           0.000     2.014    BTN/SEVEN_SEG/TRANSCODEUR_G/val_aff1_reg[3]_1[1]
    SLICE_X7Y52          FDCE                                         r  BTN/SEVEN_SEG/TRANSCODEUR_G/val_aff1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.861     2.019    BTN/SEVEN_SEG/TRANSCODEUR_G/clk_IBUF_BUFG
    SLICE_X7Y52          FDCE                                         r  BTN/SEVEN_SEG/TRANSCODEUR_G/val_aff1_reg[1]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X7Y52          FDCE (Hold_fdce_C_D)         0.091     1.865    BTN/SEVEN_SEG/TRANSCODEUR_G/val_aff1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 TOPCLK/CLOCK/CLOCK_25M/cpteur_25MHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOPCLK/CLOCK/CLOCK_25M/CE_25M_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.140%)  route 0.158ns (45.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.553     1.466    TOPCLK/CLOCK/CLOCK_25M/clk_IBUF_BUFG
    SLICE_X11Y70         FDCE                                         r  TOPCLK/CLOCK/CLOCK_25M/cpteur_25MHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y70         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  TOPCLK/CLOCK/CLOCK_25M/cpteur_25MHz_reg[0]/Q
                         net (fo=5, routed)           0.158     1.765    TOPCLK/CLOCK/CLOCK_25M/cpteur_25MHz_reg_n_0_[0]
    SLICE_X8Y71          LUT6 (Prop_lut6_I1_O)        0.045     1.810 r  TOPCLK/CLOCK/CLOCK_25M/CE_25M_i_1/O
                         net (fo=1, routed)           0.000     1.810    TOPCLK/CLOCK/CLOCK_25M/CE_25M_i_1_n_0
    SLICE_X8Y71          FDRE                                         r  TOPCLK/CLOCK/CLOCK_25M/CE_25M_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.820     1.978    TOPCLK/CLOCK/CLOCK_25M/clk_IBUF_BUFG
    SLICE_X8Y71          FDRE                                         r  TOPCLK/CLOCK/CLOCK_25M/CE_25M_reg/C
                         clock pessimism             -0.478     1.499    
    SLICE_X8Y71          FDRE (Hold_fdre_C_D)         0.120     1.619    TOPCLK/CLOCK/CLOCK_25M/CE_25M_reg
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 BTN/MVM/s_pos_y_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTN/SEVEN_SEG/TRANSCODEUR_D/val_aff1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.379%)  route 0.145ns (50.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.592     1.505    BTN/MVM/clk_IBUF_BUFG
    SLICE_X1Y51          FDCE                                         r  BTN/MVM/s_pos_y_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDCE (Prop_fdce_C_Q)         0.141     1.646 r  BTN/MVM/s_pos_y_out_reg[0]/Q
                         net (fo=17, routed)          0.145     1.791    BTN/SEVEN_SEG/TRANSCODEUR_D/val_aff1_reg[3]_1[0]
    SLICE_X3Y52          FDCE                                         r  BTN/SEVEN_SEG/TRANSCODEUR_D/val_aff1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.863     2.021    BTN/SEVEN_SEG/TRANSCODEUR_D/clk_IBUF_BUFG
    SLICE_X3Y52          FDCE                                         r  BTN/SEVEN_SEG/TRANSCODEUR_D/val_aff1_reg[0]/C
                         clock pessimism             -0.499     1.521    
    SLICE_X3Y52          FDCE (Hold_fdce_C_D)         0.070     1.591    BTN/SEVEN_SEG/TRANSCODEUR_D/val_aff1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 BTN/SEVEN_SEG/CPT_S_AN/cpt_an_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTN/SEVEN_SEG/CPT_S_AN/cpt_an_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.141ns (27.150%)  route 0.378ns (72.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.596     1.509    BTN/SEVEN_SEG/CPT_S_AN/clk_IBUF_BUFG
    SLICE_X4Y48          FDPE                                         r  BTN/SEVEN_SEG/CPT_S_AN/cpt_an_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDPE (Prop_fdpe_C_Q)         0.141     1.650 r  BTN/SEVEN_SEG/CPT_S_AN/cpt_an_reg[5]/Q
                         net (fo=12, routed)          0.378     2.029    BTN/SEVEN_SEG/CPT_S_AN/Q[5]
    SLICE_X2Y51          FDPE                                         r  BTN/SEVEN_SEG/CPT_S_AN/cpt_an_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.863     2.021    BTN/SEVEN_SEG/CPT_S_AN/clk_IBUF_BUFG
    SLICE_X2Y51          FDPE                                         r  BTN/SEVEN_SEG/CPT_S_AN/cpt_an_reg[6]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X2Y51          FDPE (Hold_fdpe_C_D)         0.052     1.828    BTN/SEVEN_SEG/CPT_S_AN/cpt_an_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 BTN/MVM/s_pos_y_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTN/SEVEN_SEG/TRANSCODEUR_D/val_aff1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.743%)  route 0.131ns (41.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.592     1.505    BTN/MVM/clk_IBUF_BUFG
    SLICE_X1Y51          FDCE                                         r  BTN/MVM/s_pos_y_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDCE (Prop_fdce_C_Q)         0.141     1.646 r  BTN/MVM/s_pos_y_out_reg[2]/Q
                         net (fo=17, routed)          0.131     1.777    BTN/MVM/s_pos_y_out_reg[6]_0[2]
    SLICE_X0Y51          LUT6 (Prop_lut6_I1_O)        0.045     1.822 r  BTN/MVM/val_aff1[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.822    BTN/SEVEN_SEG/TRANSCODEUR_D/val_aff1_reg[3]_1[2]
    SLICE_X0Y51          FDCE                                         r  BTN/SEVEN_SEG/TRANSCODEUR_D/val_aff1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.863     2.021    BTN/SEVEN_SEG/TRANSCODEUR_D/clk_IBUF_BUFG
    SLICE_X0Y51          FDCE                                         r  BTN/SEVEN_SEG/TRANSCODEUR_D/val_aff1_reg[2]/C
                         clock pessimism             -0.502     1.518    
    SLICE_X0Y51          FDCE (Hold_fdce_C_D)         0.091     1.609    BTN/SEVEN_SEG/TRANSCODEUR_D/val_aff1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y13  VGA/MEM/memoire_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y14  VGA/MEM/memoire_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y14  VGA/MEM/memoire_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y12  VGA/VGA/screen_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y14  VGA/VGA/screen_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y13  VGA/VGA/screen_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y15  VGA/MEM/memoire_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y16  VGA/MEM/memoire_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y15  VGA/VGA/screen_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y15  VGA/VGA/screen_reg_4/CLKARDCLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y69   BTN/BUTT/s_direction_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y60   VGA/CONV/Addr_H_min_reg[0]_replica_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y62  VGA/CONV/Addr_H_max_reg[2]_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y67  VGA/CONV/Addr_H_max_reg[0]_replica_3/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X7Y72   VGA/RST/RW_rst_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y61   VGA/CONV/Addr_H_min_reg[2]_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y62  VGA/CONV/Addr_H_max_reg[7]_replica_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y63  VGA/CONV/Addr_H_max_reg[8]_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y74   VGA/RST/cpt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y77   VGA/RST/cpt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y54   VGA/CONV/Addr_H_min_reg[5]_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y54  VGA/CONV/Addr_H_min_reg[3]_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y47   VGA/CONV/Addr_H_min_reg[3]_replica_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y57  VGA/CONV/Addr_H_max_reg[3]_replica_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y53  VGA/CONV/Addr_H_max_reg[3]_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y68  VGA/CONV/Addr_H_max_reg[3]_replica_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y57  VGA/CONV/Addr_H_max_reg[1]_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y53  VGA/CONV/Addr_H_max_reg[1]_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y68  VGA/CONV/Addr_H_max_reg[1]_replica_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y53   VGA/CONV/Addr_H_min_reg[0]_replica/C



