

================================================================
== Vivado HLS Report for 'rms_norm_16_s'
================================================================
* Date:           Sun Nov 24 10:25:20 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.545 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      157|      767| 1.570 us | 7.670 us |  157|  767|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- RMS_NORM_LOOP_1        |       18|       18|         4|          1|          1|      16|    yes   |
        |- ATTENTION_SQRT_LOOP_1  |       61|      670|        61|          -|          -| 1 ~ 10 |    no    |
        |- RMS_NORM_LOOP_2        |       23|       23|         9|          1|          1|      16|    yes   |
        +-------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|     12|       0|    886|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      7|    1651|    988|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    626|    -|
|Register         |        0|      -|    1048|     96|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     19|    2699|   2596|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      8|       2|      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |dut_mul_64s_32s_7dEe_U3  |dut_mul_64s_32s_7dEe  |        0|      7|  441|  256|    0|
    |dut_sdiv_46ns_32scud_U2  |dut_sdiv_46ns_32scud  |        0|      0|  563|  340|    0|
    |dut_sdiv_53s_32s_bkb_U1  |dut_sdiv_53s_32s_bkb  |        0|      0|  647|  392|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      7| 1651|  988|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |r_V_5_fu_625_p2          |     *    |      4|  0|  20|          32|          32|
    |r_V_7_fu_247_p2          |     *    |      4|  0|  20|          32|          32|
    |r_V_8_fu_534_p2          |     *    |      4|  0|  20|          32|          32|
    |i_1_fu_441_p2            |     +    |      0|  0|  13|           4|           1|
    |i_2_fu_610_p2            |     +    |      0|  0|  15|           5|           1|
    |i_fu_232_p2              |     +    |      0|  0|  15|           5|           1|
    |p_Val2_1_fu_352_p2       |     +    |      0|  0|  37|          30|           6|
    |ret_V_1_fu_464_p2        |     +    |      0|  0|  61|          54|          54|
    |ret_V_fu_268_p2          |     +    |      0|  0|  72|          65|          65|
    |ret_V_2_fu_543_p2        |     -    |      0|  0|  72|          65|          65|
    |sub_ln1148_1_fu_334_p2   |     -    |      0|  0|  36|           1|          29|
    |sub_ln1148_2_fu_387_p2   |     -    |      0|  0|  60|           1|          53|
    |sub_ln1148_3_fu_418_p2   |     -    |      0|  0|  39|           1|          32|
    |sub_ln1148_4_fu_503_p2   |     -    |      0|  0|  85|           1|          78|
    |sub_ln1148_5_fu_519_p2   |     -    |      0|  0|  39|           1|          32|
    |sub_ln1148_fu_300_p2     |     -    |      0|  0|  61|           1|          54|
    |sub_ln703_fu_566_p2      |     -    |      0|  0|  39|           1|          32|
    |icmp_ln1495_fu_580_p2    |   icmp   |      0|  0|  18|          32|           9|
    |icmp_ln68_fu_435_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln86_fu_226_p2      |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln91_fu_604_p2      |   icmp   |      0|  0|  11|           5|           6|
    |guess_V_1_fu_525_p3      |  select  |      0|  0|  32|           1|          32|
    |guess_V_fu_424_p3        |  select  |      0|  0|  32|           1|          32|
    |p_Val2_9_fu_572_p3       |  select  |      0|  0|  32|           1|          32|
    |select_ln1148_fu_340_p3  |  select  |      0|  0|  29|           1|          29|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |     12|  0| 886|         387|         755|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+-----+-----------+-----+-----------+
    |                    Name                   | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------+-----+-----------+-----+-----------+
    |agg_result_V_1_i_reg_201                   |    9|          2|   32|         64|
    |ap_NS_fsm                                  |  512|        117|    1|        117|
    |ap_enable_reg_pp0_iter1                    |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                    |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                    |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter8                    |    9|          2|    1|          2|
    |ap_phi_mux_agg_result_V_1_i_phi_fu_204_p4  |    9|          2|   32|         64|
    |i1_0_reg_211                               |    9|          2|    5|         10|
    |i_0_i_reg_190                              |    9|          2|    4|          8|
    |i_0_reg_169                                |    9|          2|    5|         10|
    |input_0_V_address0                         |   15|          3|    4|         12|
    |p_Val2_4_reg_180                           |    9|          2|   32|         64|
    |p_Val2_s_reg_157                           |    9|          2|   32|         64|
    +-------------------------------------------+-----+-----------+-----+-----------+
    |Total                                      |  626|        142|  151|        421|
    +-------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------+-----+----+-----+-----------+
    |           Name           |  FF | LUT| Bits| Const Bits|
    +--------------------------+-----+----+-----+-----------+
    |agg_result_V_1_i_reg_201  |   32|   0|   32|          0|
    |ap_CS_fsm                 |  116|   0|  116|          0|
    |ap_enable_reg_pp0_iter0   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0   |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1   |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2   |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3   |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4   |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5   |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6   |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7   |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8   |    1|   0|    1|          0|
    |guess_V_1_reg_736         |   32|   0|   32|          0|
    |i1_0_reg_211              |    5|   0|    5|          0|
    |i_0_i_reg_190             |    4|   0|    4|          0|
    |i_0_reg_169               |    5|   0|    5|          0|
    |i_1_reg_711               |    4|   0|    4|          0|
    |icmp_ln1495_reg_748       |    1|   0|    1|          0|
    |icmp_ln68_reg_707         |    1|   0|    1|          0|
    |icmp_ln86_reg_653         |    1|   0|    1|          0|
    |icmp_ln91_reg_762         |    1|   0|    1|          0|
    |input_0_V_addr_1_reg_776  |    4|   0|    4|          0|
    |p_Val2_1_reg_677          |   30|   0|   30|          0|
    |p_Val2_4_reg_180          |   32|   0|   32|          0|
    |p_Val2_s_reg_157          |   32|   0|   32|          0|
    |r_V_4_reg_757             |   64|   0|   64|          0|
    |r_V_5_reg_787             |   64|   0|   64|          0|
    |r_V_7_reg_667             |   64|   0|   64|          0|
    |r_V_8_reg_743             |   64|   0|   64|          0|
    |reg_222                   |   32|   0|   32|          0|
    |ret_V_1_reg_721           |   54|   0|   54|          0|
    |sext_ln728_1_reg_692      |   31|   0|   53|         22|
    |sext_ln728_reg_702        |   43|   0|   65|         22|
    |tmp_2_reg_682             |    1|   0|    1|          0|
    |tmp_5_reg_726             |    1|   0|    1|          0|
    |trunc_ln1148_6_reg_731    |   32|   0|   32|          0|
    |trunc_ln1148_7_reg_687    |   29|   0|   29|          0|
    |trunc_ln2_reg_802         |   32|   0|   32|          0|
    |weight_V_load_reg_782     |   32|   0|   32|          0|
    |icmp_ln86_reg_653         |   64|  32|    1|          0|
    |icmp_ln91_reg_762         |   64|  32|    1|          0|
    |input_0_V_addr_1_reg_776  |   64|  32|    4|          0|
    +--------------------------+-----+----+-----+-----------+
    |Total                     | 1048|  96|  906|         44|
    +--------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | rms_norm<16> | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | rms_norm<16> | return value |
|ap_start            |  in |    1| ap_ctrl_hs | rms_norm<16> | return value |
|ap_done             | out |    1| ap_ctrl_hs | rms_norm<16> | return value |
|ap_idle             | out |    1| ap_ctrl_hs | rms_norm<16> | return value |
|ap_ready            | out |    1| ap_ctrl_hs | rms_norm<16> | return value |
|input_0_V_address0  | out |    4|  ap_memory |   input_0_V  |     array    |
|input_0_V_ce0       | out |    1|  ap_memory |   input_0_V  |     array    |
|input_0_V_q0        |  in |   32|  ap_memory |   input_0_V  |     array    |
|input_0_V_address1  | out |    4|  ap_memory |   input_0_V  |     array    |
|input_0_V_ce1       | out |    1|  ap_memory |   input_0_V  |     array    |
|input_0_V_we1       | out |    1|  ap_memory |   input_0_V  |     array    |
|input_0_V_d1        | out |   32|  ap_memory |   input_0_V  |     array    |
|weight_V_address0   | out |    4|  ap_memory |   weight_V   |     array    |
|weight_V_ce0        | out |    1|  ap_memory |   weight_V   |     array    |
|weight_V_q0         |  in |   32|  ap_memory |   weight_V   |     array    |
+--------------------+-----+-----+------------+--------------+--------------+

