

================================================================
== Vitis HLS Report for 'accel'
================================================================
* Date:           Thu Oct 20 03:40:36 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        softmax_10_bp
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+----------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
    |   min   |   max   |    min    |    max    |  min |  max |   Type   |
    +---------+---------+-----------+-----------+------+------+----------+
    |     1668|     1668|  16.680 us|  16.680 us|  1440|  1440|  dataflow|
    +---------+---------+-----------+-----------+------+------+----------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+----------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                         |                                        |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                 Instance                |                 Module                 |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-----------------------------------------+----------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |save_variables_locally_10u_128u_U0       |save_variables_locally_10u_128u_s       |     1439|     1439|  14.390 us|  14.390 us|  1439|  1439|       no|
        |entry_proc_U0                            |entry_proc                              |        0|        0|       0 ns|       0 ns|     0|     0|       no|
        |sparce_categorical_cross_entropy_10u_U0  |sparce_categorical_cross_entropy_10u_s  |       21|       21|   0.210 us|   0.210 us|    21|    21|       no|
        |softmax_error_propagation_10u_128u_U0    |softmax_error_propagation_10u_128u_s    |      170|      170|   1.700 us|   1.700 us|   170|   170|       no|
        |write_mem_float_128u_U0                  |write_mem_float_128u_s                  |      202|      202|   2.020 us|   2.020 us|   202|   202|       no|
        +-----------------------------------------+----------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      14|    -|
|FIFO             |        -|     -|     495|     333|    -|
|Instance         |        0|    50|   10048|   14867|    0|
|Memory           |        9|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|      18|    -|
|Register         |        -|     -|       5|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        9|    50|   10548|   15232|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     1|       1|       5|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |                 Instance                |                 Module                 | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                          |control_s_axi                           |        0|   0|   284|   488|    0|
    |entry_proc_U0                            |entry_proc                              |        0|   0|     3|    38|    0|
    |gmem_m_axi_U                             |gmem_m_axi                              |        0|   0|  1613|  2279|    0|
    |save_variables_locally_10u_128u_U0       |save_variables_locally_10u_128u_s       |        0|   0|  2142|  6812|    0|
    |softmax_error_propagation_10u_128u_U0    |softmax_error_propagation_10u_128u_s    |        0|  48|  4965|  3728|    0|
    |sparce_categorical_cross_entropy_10u_U0  |sparce_categorical_cross_entropy_10u_s  |        0|   2|   381|   371|    0|
    |write_mem_float_128u_U0                  |write_mem_float_128u_s                  |        0|   0|   660|  1151|    0|
    +-----------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |Total                                    |                                        |        0|  50| 10048| 14867|    0|
    +-----------------------------------------+----------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------+-------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory      |             Module            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+-------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |softmax_weights_U  |softmax_weights_RAM_AUTO_1R1W  |        9|  0|   0|    0|   128|  320|     1|        40960|
    +-------------------+-------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total              |                               |        9|  0|   0|    0|   128|  320|     1|        40960|
    +-------------------+-------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    +-------------------------------+---------+----+----+-----+------+-----+---------+
    |              Name             | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-------------------------------+---------+----+----+-----+------+-----+---------+
    |input_error_c_U                |        0|  99|   0|    -|     5|   64|      320|
    |label_r_c_U                    |        0|  99|   0|    -|     3|   32|       96|
    |softmax_f_map_stream_U         |        0|  99|   0|    -|     2|   32|       64|
    |softmax_input_error_stream_U   |        0|  99|   0|    -|     2|   32|       64|
    |softmax_output_error_stream_U  |        0|  99|   0|    -|     6|   32|      192|
    +-------------------------------+---------+----+----+-----+------+-----+---------+
    |Total                          |        0| 495|   0|    0|    18|  192|      736|
    +-------------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +-----------------------------------------------------+----------+----+---+----+------------+------------+
    |                    Variable Name                    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                                              |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                        |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start                               |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_start_full_n                           |       and|   0|  0|   2|           1|           1|
    |save_variables_locally_10u_128u_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready                       |        or|   0|  0|   2|           1|           1|
    |ap_sync_save_variables_locally_10u_128u_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    +-----------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                |          |   0|  0|  14|           7|           7|
    +-----------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------------+----+-----------+-----+-----------+
    |                           Name                          | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_entry_proc_U0_ap_ready                       |   9|          2|    1|          2|
    |ap_sync_reg_save_variables_locally_10u_128u_U0_ap_ready  |   9|          2|    1|          2|
    +---------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                    |  18|          4|    2|          4|
    +---------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+---+----+-----+-----------+
    |                           Name                          | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------+---+----+-----+-----------+
    |ap_rst_n_inv                                             |  1|   0|    1|          0|
    |ap_rst_reg_1                                             |  1|   0|    1|          0|
    |ap_rst_reg_2                                             |  1|   0|    1|          0|
    |ap_sync_reg_entry_proc_U0_ap_ready                       |  1|   0|    1|          0|
    |ap_sync_reg_save_variables_locally_10u_128u_U0_ap_ready  |  1|   0|    1|          0|
    +---------------------------------------------------------+---+----+-----+-----------+
    |Total                                                    |  5|   0|    5|          0|
    +---------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|         accel|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|         accel|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|         accel|  return value|
|m_axi_gmem_AWVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|  512|          m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|  512|          m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|          m_axi|          gmem|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 8, States = { 1 2 3 4 5 6 7 8 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 9 [1/1] (1.00ns)   --->   "%layer_output_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %layer_output" [softmax_10_bp/src/softmax_10_bp.cpp:57]   --->   Operation 9 'read' 'layer_output_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%gmem_softmax_weights_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %gmem_softmax_weights" [softmax_10_bp/src/softmax_10_bp.cpp:57]   --->   Operation 10 'read' 'gmem_softmax_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%input_error_c = alloca i64 1" [softmax_10_bp/src/softmax_10_bp.cpp:57]   --->   Operation 11 'alloca' 'input_error_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 5> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%label_r_c = alloca i64 1" [softmax_10_bp/src/softmax_10_bp.cpp:57]   --->   Operation 12 'alloca' 'label_r_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%softmax_f_map_stream = alloca i64 1" [softmax_10_bp/src/softmax_10_bp.cpp:63]   --->   Operation 13 'alloca' 'softmax_f_map_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%softmax_output_error_stream = alloca i64 1" [softmax_10_bp/src/softmax_10_bp.cpp:64]   --->   Operation 14 'alloca' 'softmax_output_error_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.88> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 6> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%softmax_input_error_stream = alloca i64 1" [softmax_10_bp/src/softmax_10_bp.cpp:65]   --->   Operation 15 'alloca' 'softmax_input_error_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (1.23ns)   --->   "%softmax_weights = alloca i64 1" [softmax_10_bp/src/softmax_10_bp.cpp:58]   --->   Operation 16 'alloca' 'softmax_weights' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 17 [2/2] (1.08ns)   --->   "%call_ln67 = call void @save_variables_locally<10u, 128u>, i512 %gmem, i64 %gmem_softmax_weights_read, i320 %softmax_weights, i64 %layer_output_read, i32 %softmax_f_map_stream" [softmax_10_bp/src/softmax_10_bp.cpp:67]   --->   Operation 17 'call' 'call_ln67' <Predicate = true> <Delay = 1.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 2.86>
ST_2 : Operation 18 [1/1] (1.00ns)   --->   "%input_error_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %input_error" [softmax_10_bp/src/softmax_10_bp.cpp:57]   --->   Operation 18 'read' 'input_error_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 19 [1/1] (1.00ns)   --->   "%label_r_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %label_r" [softmax_10_bp/src/softmax_10_bp.cpp:57]   --->   Operation 19 'read' 'label_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 20 [1/1] (1.86ns)   --->   "%call_ln57 = call void @entry_proc, i32 %label_r_read, i32 %label_r_c, i64 %input_error_read, i64 %input_error_c" [softmax_10_bp/src/softmax_10_bp.cpp:57]   --->   Operation 20 'call' 'call_ln57' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln67 = call void @save_variables_locally<10u, 128u>, i512 %gmem, i64 %gmem_softmax_weights_read, i320 %softmax_weights, i64 %layer_output_read, i32 %softmax_f_map_stream" [softmax_10_bp/src/softmax_10_bp.cpp:67]   --->   Operation 21 'call' 'call_ln67' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 22 [2/2] (0.00ns)   --->   "%call_ln70 = call void @sparce_categorical_cross_entropy<10u>, i32 %softmax_f_map_stream, i32 %label_r_c, i32 %softmax_output_error_stream" [softmax_10_bp/src/softmax_10_bp.cpp:70]   --->   Operation 22 'call' 'call_ln70' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 23 [1/2] (0.00ns)   --->   "%call_ln70 = call void @sparce_categorical_cross_entropy<10u>, i32 %softmax_f_map_stream, i32 %label_r_c, i32 %softmax_output_error_stream" [softmax_10_bp/src/softmax_10_bp.cpp:70]   --->   Operation 23 'call' 'call_ln70' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 24 [2/2] (0.00ns)   --->   "%call_ln73 = call void @softmax_error_propagation<10u, 128u>, i32 %softmax_output_error_stream, i320 %softmax_weights, i32 %softmax_input_error_stream" [softmax_10_bp/src/softmax_10_bp.cpp:73]   --->   Operation 24 'call' 'call_ln73' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln73 = call void @softmax_error_propagation<10u, 128u>, i32 %softmax_output_error_stream, i320 %softmax_weights, i32 %softmax_input_error_stream" [softmax_10_bp/src/softmax_10_bp.cpp:73]   --->   Operation 25 'call' 'call_ln73' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 26 [2/2] (0.00ns)   --->   "%call_ln76 = call void @write_mem<float, 128u>, i32 %softmax_input_error_stream, i512 %gmem, i64 %input_error_c" [softmax_10_bp/src/softmax_10_bp.cpp:76]   --->   Operation 26 'call' 'call_ln76' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 27 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @input_error_c_str, i32 1, void @p_str, void @p_str, i32 5, i32 0, i64 %input_error_c, i64 %input_error_c" [softmax_10_bp/src/softmax_10_bp.cpp:57]   --->   Operation 27 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln57 = specinterface void @_ssdm_op_SpecInterface, i64 %input_error_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [softmax_10_bp/src/softmax_10_bp.cpp:57]   --->   Operation 28 'specinterface' 'specinterface_ln57' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 29 [1/1] (0.00ns)   --->   "%empty_56 = specchannel i32 @_ssdm_op_SpecChannel, void @label_r_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %label_r_c, i32 %label_r_c" [softmax_10_bp/src/softmax_10_bp.cpp:57]   --->   Operation 29 'specchannel' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln57 = specinterface void @_ssdm_op_SpecInterface, i32 %label_r_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [softmax_10_bp/src/softmax_10_bp.cpp:57]   --->   Operation 30 'specinterface' 'specinterface_ln57' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 31 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln57 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_17" [softmax_10_bp/src/softmax_10_bp.cpp:57]   --->   Operation 31 'specdataflowpipeline' 'specdataflowpipeline_ln57' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 32 [1/1] (0.00ns)   --->   "%spectopmodule_ln51 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10" [softmax_10_bp/src/softmax_10_bp.cpp:51]   --->   Operation 32 'spectopmodule' 'spectopmodule_ln51' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln51 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_15, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0" [softmax_10_bp/src/softmax_10_bp.cpp:51]   --->   Operation 33 'specinterface' 'specinterface_ln51' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_14, i32 0, i32 0, void @empty_17, i32 64, i32 0, void @empty_0, void @empty, void @empty_17, i32 16, i32 16, i32 16, i32 16, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_softmax_weights, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_11, void @empty_1, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_2, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_softmax_weights, void @empty_3, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_2, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_output, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_11, void @empty_16, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_2, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_output, void @empty_3, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_2, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %label_r"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %label_r, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_11, void @empty_7, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %label_r, void @empty_3, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_error, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_11, void @empty_8, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_2, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_error, void @empty_3, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_2, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_11, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%empty_57 = specchannel i32 @_ssdm_op_SpecChannel, void @softmax_f_map_stream_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %softmax_f_map_stream, i32 %softmax_f_map_stream"   --->   Operation 46 'specchannel' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %softmax_f_map_stream, void @empty_9, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%empty_58 = specchannel i32 @_ssdm_op_SpecChannel, void @softmax_output_error_stream_str, i32 1, void @p_str, void @p_str, i32 6, i32 6, i32 %softmax_output_error_stream, i32 %softmax_output_error_stream"   --->   Operation 48 'specchannel' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %softmax_output_error_stream, void @empty_9, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%empty_59 = specchannel i32 @_ssdm_op_SpecChannel, void @softmax_input_error_stream_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %softmax_input_error_stream, i32 %softmax_input_error_stream"   --->   Operation 50 'specchannel' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %softmax_input_error_stream, void @empty_9, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i320 %softmax_weights"   --->   Operation 52 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/2] (0.00ns)   --->   "%call_ln76 = call void @write_mem<float, 128u>, i32 %softmax_input_error_stream, i512 %gmem, i64 %input_error_c" [softmax_10_bp/src/softmax_10_bp.cpp:76]   --->   Operation 53 'call' 'call_ln76' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln77 = ret" [softmax_10_bp/src/softmax_10_bp.cpp:77]   --->   Operation 54 'ret' 'ret_ln77' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem_softmax_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer_output]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ label_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_error]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
layer_output_read           (read                  ) [ 001000000]
gmem_softmax_weights_read   (read                  ) [ 001000000]
input_error_c               (alloca                ) [ 001111111]
label_r_c                   (alloca                ) [ 001111111]
softmax_f_map_stream        (alloca                ) [ 011111111]
softmax_output_error_stream (alloca                ) [ 001111111]
softmax_input_error_stream  (alloca                ) [ 001111111]
softmax_weights             (alloca                ) [ 001111111]
input_error_read            (read                  ) [ 000000000]
label_r_read                (read                  ) [ 000000000]
call_ln57                   (call                  ) [ 000000000]
call_ln67                   (call                  ) [ 000000000]
call_ln70                   (call                  ) [ 000000000]
call_ln73                   (call                  ) [ 000000000]
empty                       (specchannel           ) [ 000000000]
specinterface_ln57          (specinterface         ) [ 000000000]
empty_56                    (specchannel           ) [ 000000000]
specinterface_ln57          (specinterface         ) [ 000000000]
specdataflowpipeline_ln57   (specdataflowpipeline  ) [ 000000000]
spectopmodule_ln51          (spectopmodule         ) [ 000000000]
specinterface_ln51          (specinterface         ) [ 000000000]
specinterface_ln0           (specinterface         ) [ 000000000]
specbitsmap_ln0             (specbitsmap           ) [ 000000000]
specinterface_ln0           (specinterface         ) [ 000000000]
specinterface_ln0           (specinterface         ) [ 000000000]
specinterface_ln0           (specinterface         ) [ 000000000]
specinterface_ln0           (specinterface         ) [ 000000000]
specbitsmap_ln0             (specbitsmap           ) [ 000000000]
specinterface_ln0           (specinterface         ) [ 000000000]
specinterface_ln0           (specinterface         ) [ 000000000]
specinterface_ln0           (specinterface         ) [ 000000000]
specinterface_ln0           (specinterface         ) [ 000000000]
specinterface_ln0           (specinterface         ) [ 000000000]
empty_57                    (specchannel           ) [ 000000000]
specinterface_ln0           (specinterface         ) [ 000000000]
empty_58                    (specchannel           ) [ 000000000]
specinterface_ln0           (specinterface         ) [ 000000000]
empty_59                    (specchannel           ) [ 000000000]
specinterface_ln0           (specinterface         ) [ 000000000]
specbramwithbyteenable_ln0  (specbramwithbyteenable) [ 000000000]
call_ln76                   (call                  ) [ 000000000]
ret_ln77                    (ret                   ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem_softmax_weights">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_softmax_weights"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer_output">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_output"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="label_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="label_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_error">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_error"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i64"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="save_variables_locally<10u, 128u>"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="entry_proc"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sparce_categorical_cross_entropy<10u>"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="softmax_error_propagation<10u, 128u>"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_mem<float, 128u>"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_error_c_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="label_r_c_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="softmax_f_map_stream_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="softmax_output_error_stream_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="softmax_input_error_stream_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="input_error_c_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_error_c/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="label_r_c_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="label_r_c/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="softmax_f_map_stream_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="softmax_f_map_stream/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="softmax_output_error_stream_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="softmax_output_error_stream/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="softmax_input_error_stream_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="softmax_input_error_stream/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="softmax_weights_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="softmax_weights/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="layer_output_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer_output_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="gmem_softmax_weights_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="0"/>
<pin id="133" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_softmax_weights_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="input_error_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="0"/>
<pin id="138" dir="0" index="1" bw="64" slack="0"/>
<pin id="139" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_error_read/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="label_r_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="label_r_read/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_save_variables_locally_10u_128u_s_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="512" slack="0"/>
<pin id="151" dir="0" index="2" bw="64" slack="0"/>
<pin id="152" dir="0" index="3" bw="320" slack="0"/>
<pin id="153" dir="0" index="4" bw="64" slack="0"/>
<pin id="154" dir="0" index="5" bw="32" slack="0"/>
<pin id="155" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln67/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="call_ln57_entry_proc_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="0" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="0"/>
<pin id="164" dir="0" index="2" bw="32" slack="1"/>
<pin id="165" dir="0" index="3" bw="64" slack="0"/>
<pin id="166" dir="0" index="4" bw="64" slack="1"/>
<pin id="167" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln57/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_sparce_categorical_cross_entropy_10u_s_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="0" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="2"/>
<pin id="174" dir="0" index="2" bw="32" slack="2"/>
<pin id="175" dir="0" index="3" bw="32" slack="2"/>
<pin id="176" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln70/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_softmax_error_propagation_10u_128u_s_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="0" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="4"/>
<pin id="181" dir="0" index="2" bw="320" slack="2147483647"/>
<pin id="182" dir="0" index="3" bw="32" slack="4"/>
<pin id="183" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln73/5 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_write_mem_float_128u_s_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="0" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="6"/>
<pin id="188" dir="0" index="2" bw="512" slack="0"/>
<pin id="189" dir="0" index="3" bw="64" slack="6"/>
<pin id="190" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln76/7 "/>
</bind>
</comp>

<comp id="193" class="1005" name="layer_output_read_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="64" slack="1"/>
<pin id="195" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="layer_output_read "/>
</bind>
</comp>

<comp id="198" class="1005" name="gmem_softmax_weights_read_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="64" slack="1"/>
<pin id="200" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem_softmax_weights_read "/>
</bind>
</comp>

<comp id="203" class="1005" name="input_error_c_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="64" slack="1"/>
<pin id="205" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_error_c "/>
</bind>
</comp>

<comp id="209" class="1005" name="label_r_c_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="1"/>
<pin id="211" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="label_r_c "/>
</bind>
</comp>

<comp id="215" class="1005" name="softmax_f_map_stream_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="softmax_f_map_stream "/>
</bind>
</comp>

<comp id="221" class="1005" name="softmax_output_error_stream_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="2"/>
<pin id="223" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="softmax_output_error_stream "/>
</bind>
</comp>

<comp id="227" class="1005" name="softmax_input_error_stream_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="4"/>
<pin id="229" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="softmax_input_error_stream "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="12" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="12" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="12" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="12" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="12" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="10" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="10" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="10" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="16" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="6" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="156"><net_src comp="14" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="0" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="130" pin="2"/><net_sink comp="148" pin=2"/></net>

<net id="159"><net_src comp="120" pin="1"/><net_sink comp="148" pin=3"/></net>

<net id="160"><net_src comp="124" pin="2"/><net_sink comp="148" pin=4"/></net>

<net id="168"><net_src comp="18" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="169"><net_src comp="142" pin="2"/><net_sink comp="161" pin=1"/></net>

<net id="170"><net_src comp="136" pin="2"/><net_sink comp="161" pin=3"/></net>

<net id="177"><net_src comp="20" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="184"><net_src comp="22" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="191"><net_src comp="24" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="0" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="196"><net_src comp="124" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="148" pin=4"/></net>

<net id="201"><net_src comp="130" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="206"><net_src comp="100" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="161" pin=4"/></net>

<net id="208"><net_src comp="203" pin="1"/><net_sink comp="185" pin=3"/></net>

<net id="212"><net_src comp="104" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="214"><net_src comp="209" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="218"><net_src comp="108" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="148" pin=5"/></net>

<net id="220"><net_src comp="215" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="224"><net_src comp="112" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="171" pin=3"/></net>

<net id="226"><net_src comp="221" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="230"><net_src comp="116" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="178" pin=3"/></net>

<net id="232"><net_src comp="227" pin="1"/><net_sink comp="185" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {7 8 }
 - Input state : 
	Port: accel : gmem | {1 2 }
	Port: accel : gmem_softmax_weights | {1 }
	Port: accel : layer_output | {1 }
	Port: accel : label_r | {2 }
	Port: accel : input_error | {2 }
  - Chain level:
	State 1
		call_ln67 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                  Functional Unit                  |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|---------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |    grp_save_variables_locally_10u_128u_s_fu_148   |    0    |    0    |  1.708  |   2555  |   4817  |    0    |
|          |            call_ln57_entry_proc_fu_161            |    0    |    0    |    0    |    0    |    0    |    0    |
|   call   | grp_sparce_categorical_cross_entropy_10u_s_fu_171 |    0    |    2    |  0.854  |   424   |   273   |    0    |
|          |  grp_softmax_error_propagation_10u_128u_s_fu_178  |    0    |    48   | 7.05967 |   5339  |   3553  |    0    |
|          |         grp_write_mem_float_128u_s_fu_185         |    0    |    0    |  0.854  |   1668  |   517   |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |           layer_output_read_read_fu_124           |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |       gmem_softmax_weights_read_read_fu_130       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |            input_error_read_read_fu_136           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |              label_r_read_read_fu_142             |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                   |    0    |    50   | 10.4757 |   9986  |   9160  |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+---------------+--------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------+--------+--------+--------+--------+
|softmax_weights|    9   |    0   |    0   |    0   |
+---------------+--------+--------+--------+--------+
|     Total     |    9   |    0   |    0   |    0   |
+---------------+--------+--------+--------+--------+

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
| gmem_softmax_weights_read_reg_198 |   64   |
|       input_error_c_reg_203       |   64   |
|         label_r_c_reg_209         |   32   |
|     layer_output_read_reg_193     |   64   |
|    softmax_f_map_stream_reg_215   |   32   |
| softmax_input_error_stream_reg_227|   32   |
|softmax_output_error_stream_reg_221|   32   |
+-----------------------------------+--------+
|               Total               |   320  |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------|------|------|------|--------||---------||---------|
|                     Comp                     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------|------|------|------|--------||---------||---------|
| grp_save_variables_locally_10u_128u_s_fu_148 |  p2  |   2  |  64  |   128  ||    9    |
| grp_save_variables_locally_10u_128u_s_fu_148 |  p4  |   2  |  64  |   128  ||    9    |
|----------------------------------------------|------|------|------|--------||---------||---------|
|                     Total                    |      |      |      |   256  ||  0.854  ||    18   |
|----------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |   50   |   10   |  9986  |  9160  |    0   |
|   Memory  |    9   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    0   |    -   |   18   |    -   |
|  Register |    -   |    -   |    -   |   320  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    9   |   50   |   11   |  10306 |  9178  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
