# ParamMod
Parameterized Verilog Modules for many applications

## Directory Structure
- rtl: Synthesizable Verilog (SystemVerilog) Modules
- behav: Behavior Models for verification
- include: Verilog (SystemVerilog) Include Files
- test: Test Vectors
- syn: Synthesis Scripts

## Module Descriptions
### Binary Decoder (bin_dec.sv)

### Bit counter (cnt_bits.sv)

### First-in First-out (FIFO) Buffer (fifo.sv)

### Priority Encoder (pri_enc.sv)

### N:1 Selector (selector.sv)
