$date
    Mon Oct 17 23:07:27 2022
$end
$version
    Icarus Verilog
$end
$timescale
    1s
$end
$scope module Traffic_Light_Controller_tb $end
$var wire 2 ! NSLite [1:0] $end
$var wire 2 " EWLite [1:0] $end
$var reg 2 # EWCar [1:0] $end
$var reg 2 $ NSCar [1:0] $end
$var reg 1 % clock $end
$scope module uut $end
$var wire 2 & EWCar [1:0] $end
$var wire 2 ' EWLite [1:0] $end
$var wire 2 ( NSCar [1:0] $end
$var wire 1 % clock $end
$var wire 2 ) NSLite [1:0] $end
$var reg 1 * state $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0*
b0 )
bx (
b11 '
bx &
0%
bx $
bx #
b11 "
b0 !
$end
#10
b1x "
b1x '
b0x !
b0x )
x*
1%
#20
0%
b0 $
b0 (
b0 #
b0 &
#30
1%
#40
0%
b1 $
b1 (
#50
1%
#60
0%
b0 $
b0 (
b1 #
b1 &
#70
1%
#80
0%
b1 $
b1 (
#90
1%
#100
0%
#110
1%
#120
0%
#130
1%
#140
0%
#150
1%