timestamp 1758085300
version 8.3
tech gf180mcuD
style ngspice()
scale 1000 1 0.5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 60
parameters nfet_03v3_dss l=l w=w a1=as p1=ps a2=ad p2=pd l1=s_sab l2=d_sab
parameters nfet_03v3 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters pfet_03v3_dss l=l w=w a1=as p1=ps a2=ad p2=pd l1=s_sab l2=d_sab
parameters pfet_03v3 l=l w=w a1=as p1=ps a2=ad p2=pd
port "d" 2 -848 -5072 -848 -5072 m1
port "Q" 6 2620 -545 2620 -545 m2
port "Qb" 7 2620 -2750 2620 -2750 m2
port "clk" 3 -848 -1447 -848 -1447 m1
port "resetb" 5 -831 -5859 -831 -5859 m1
port "setb" 4 -848 1776 -848 1776 m1
port "vdd" 0 1260 2881 1260 2881 m5
port "vss" 1 1219 -5898 1219 -5898 m4
node "a_292_n5485#" 12 34.5733 292 -5485 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_108_n5485#" 12 97.7557 108 -5485 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "d" 118 823.734 -848 -5072 m1 0 0 0 0 0 0 0 0 0 0 0 0 85440 2456 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 98128 4000 39136 1472 0 0 0 0 0 0
node "a_1778_n3279#" 12 40.4026 1778 -3279 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_1594_n3279#" 12 103.585 1594 -3279 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_292_n3280#" 12 34.5733 292 -3280 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_108_n3280#" 12 97.7557 108 -3280 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_28_n5577#" 364 2881.42 28 -5577 p 0 0 0 0 17600 576 96000 2384 0 0 0 0 170880 4912 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 340056 13560 270282 8434 0 0 0 0 0 0
node "a_1778_n1075#" 12 34.563 1778 -1075 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_1594_n1075#" 12 97.7454 1594 -1075 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_292_n1075#" 12 35.4653 292 -1075 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_108_n1075#" 12 98.6478 108 -1075 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "Q" 231 2431.9 2620 -545 m2 0 0 0 0 17600 576 96000 2384 0 0 0 0 85440 2456 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 265788 10526 246252 7496 0 0 0 0 0 0
node "Qb" 232 3177.38 2620 -2750 m2 0 0 0 0 17600 576 96000 2384 0 0 0 0 85440 2456 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 289708 11382 252476 7720 0 0 0 0 0 0
node "clk" 255 2161.73 -848 -1447 m1 0 0 0 0 0 0 0 0 0 0 0 0 170880 4912 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 280088 10882 78272 2944 0 0 0 0 0 0
node "resetb" 401 6221.07 -831 -5859 m1 0 0 0 0 0 0 0 0 0 0 0 0 256320 7368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 520632 20052 422112 15382 0 0 0 0 0 0
node "a_292_1130#" 12 34.5733 292 1130 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_108_1130#" 12 97.7557 108 1130 ndif 0 0 0 0 20800 608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_28_n1167#" 231 2397.93 28 -1167 p 0 0 0 0 17600 576 96000 2384 0 0 0 0 85440 2456 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 265424 10520 231146 6962 0 0 0 0 0 0
node "a_28_n3372#" 503 5027.95 28 -3372 p 0 0 0 0 17600 576 96000 2384 0 0 0 0 256320 7368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 541548 21256 383196 12538 0 0 0 0 0 0
node "a_108_n4625#" 373 5165.34 108 -4625 pdif 0 0 0 0 17600 576 96000 2384 0 0 0 0 170880 4912 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 384768 15256 546536 18392 0 0 0 0 0 0
node "setb" 259 3516.99 -848 1776 m1 0 0 0 0 0 0 0 0 0 0 0 0 170880 4912 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 452176 17028 78272 2944 0 0 0 0 0 0
node "vdd" 24312 52369.3 1260 2881 m5 5232960 22416 0 0 1406592 39072 576000 14304 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 872700 32244 800208 24648 37152 1896 37152 1896 28970700 24158
substrate "vss" 0 0 1219 -5898 m4 0 0 0 0 105600 3456 1147392 31872 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 500096 17648 430400 11720 76800 3840 27119850 31684 0 0
cap "resetb" "clk" 1121.03
cap "a_1594_n3279#" "a_1778_n3279#" 62.5048
cap "a_28_n1167#" "a_108_n1075#" 1.18676
cap "a_28_n3372#" "a_108_1130#" 20.6062
cap "a_1778_n1075#" "Q" 76.9857
cap "setb" "Qb" 94.4695
cap "a_292_n1075#" "a_108_n4625#" 0.912098
cap "a_28_n3372#" "a_28_n1167#" 1649.63
cap "vdd" "Qb" 1361.71
cap "resetb" "Q" 95.7086
cap "a_1594_n3279#" "Qb" 3.82417
cap "Qb" "clk" 10.4589
cap "resetb" "a_292_n3280#" 0.72972
cap "a_108_n3280#" "vdd" 0.0621028
cap "a_108_n4625#" "setb" 1044.77
cap "vdd" "a_28_n5577#" 2085.65
cap "a_108_n5485#" "a_28_n5577#" 1.18676
cap "a_1594_n3279#" "a_28_n5577#" 2.36141
cap "a_292_n5485#" "d" 14.4951
cap "a_108_n3280#" "clk" 1.18676
cap "a_28_n3372#" "a_108_n1075#" 9.45447
cap "a_28_n5577#" "clk" 84.6731
cap "a_108_n4625#" "vdd" 1680.54
cap "a_108_n4625#" "a_108_n5485#" 3.82417
cap "Qb" "Q" 1617.56
cap "resetb" "a_28_n1167#" 766.973
cap "resetb" "d" 1399.22
cap "a_108_n4625#" "clk" 1240.8
cap "a_292_n1075#" "vdd" 1.88374
cap "a_292_n1075#" "clk" 14.4951
cap "a_28_n5577#" "Q" 809.061
cap "a_292_1130#" "a_108_n4625#" 2.09886
cap "a_1594_n1075#" "a_28_n3372#" 2.86917
cap "resetb" "a_108_n1075#" 1.18676
cap "a_108_n4625#" "Q" 7.96458
cap "a_28_n3372#" "a_1778_n1075#" 2.34373
cap "a_108_n3280#" "a_292_n3280#" 62.5048
cap "a_28_n1167#" "Qb" 0.0657945
cap "vdd" "setb" 1696.6
cap "a_292_n3280#" "a_28_n5577#" 76.9857
cap "a_1594_n1075#" "a_1778_n1075#" 62.5048
cap "setb" "clk" 8.0076
cap "a_108_n4625#" "a_292_n3280#" 21.793
cap "a_108_n4625#" "a_108_1130#" 2.46574
cap "vdd" "a_108_n5485#" 0.0621028
cap "resetb" "a_28_n3372#" 104.935
cap "a_1594_n3279#" "vdd" 0.0621028
cap "vdd" "clk" 436.684
cap "d" "a_28_n5577#" 91.4413
cap "a_108_n4625#" "a_28_n1167#" 193.077
cap "a_108_n4625#" "d" 313.327
cap "setb" "Q" 16.9832
cap "a_292_1130#" "vdd" 1.8274
cap "resetb" "a_292_n5485#" 9.21436
cap "vdd" "Q" 1985.38
cap "a_28_n3372#" "Qb" 1019.42
cap "a_1594_n3279#" "Q" 1.18676
cap "setb" "a_108_1130#" 1.18676
cap "Q" "clk" 0.167255
cap "resetb" "a_1778_n3279#" 14.4951
cap "a_1594_n1075#" "Qb" 20.6278
cap "a_108_n4625#" "a_108_n1075#" 1.27897
cap "vdd" "a_292_n3280#" 1.8274
cap "vdd" "a_108_1130#" 0.0621028
cap "a_28_n3372#" "a_108_n3280#" 1.18676
cap "a_1778_n1075#" "Qb" 21.8146
cap "a_28_n3372#" "a_28_n5577#" 54.3506
cap "a_28_n1167#" "setb" 102.601
cap "a_292_n3280#" "clk" 1.18676
cap "a_292_n1075#" "a_108_n1075#" 62.5048
cap "a_108_n4625#" "a_28_n3372#" 1198.48
cap "a_28_n1167#" "vdd" 1891.19
cap "resetb" "Qb" 313.921
cap "d" "vdd" 238.913
cap "d" "a_108_n5485#" 13.3083
cap "a_292_1130#" "a_108_1130#" 62.5048
cap "a_1778_n3279#" "Qb" 76.6356
cap "a_28_n1167#" "clk" 94.4307
cap "a_292_n1075#" "a_28_n3372#" 82.3367
cap "resetb" "a_108_n3280#" 0.991892
cap "a_108_n4625#" "a_292_n5485#" 76.6356
cap "a_292_1130#" "a_28_n1167#" 76.9857
cap "resetb" "a_28_n5577#" 1845.4
cap "vdd" "a_108_n1075#" 0.118441
cap "a_1778_n3279#" "a_28_n5577#" 2.03343
cap "resetb" "a_108_n4625#" 1235.07
cap "a_28_n3372#" "setb" 1055.39
cap "a_108_n1075#" "clk" 13.3083
cap "resetb" "a_292_n1075#" 1.18676
cap "a_28_n3372#" "vdd" 2511.08
cap "a_28_n1167#" "a_108_1130#" 4.05458
cap "a_1594_n1075#" "setb" 1.18676
cap "a_28_n5577#" "Qb" 100.291
cap "a_28_n3372#" "clk" 1764.51
cap "a_1594_n1075#" "vdd" 0.0621028
cap "a_1778_n1075#" "vdd" 1.82952
cap "a_108_n4625#" "Qb" 0.00338341
cap "a_292_n5485#" "vdd" 0.462717
cap "a_292_n5485#" "a_108_n5485#" 62.5048
cap "resetb" "setb" 0.167414
cap "a_292_1130#" "a_28_n3372#" 21.793
cap "a_108_n3280#" "a_28_n5577#" 4.05458
cap "a_28_n3372#" "Q" 189.141
cap "resetb" "vdd" 799.164
cap "resetb" "a_108_n5485#" 9.47654
cap "a_108_n4625#" "a_108_n3280#" 20.6062
cap "resetb" "a_1594_n3279#" 13.3083
cap "a_108_n4625#" "a_28_n5577#" 1659.55
cap "vdd" "a_1778_n3279#" 0.462717
cap "a_1594_n1075#" "Q" 4.05458
device msubckt nfet_03v3 396 -5485 397 -5484 l=80 w=200 "vss" "d" 160 0 "a_292_n5485#" 200 10400,304 "a_108_n4625#" 200 17600,576
device msubckt nfet_03v3 212 -5485 213 -5484 l=80 w=200 "vss" "resetb" 160 0 "a_108_n5485#" 200 10400,304 "a_292_n5485#" 200 10400,304
device msubckt nfet_03v3 28 -5485 29 -5484 l=80 w=200 "vss" "a_28_n5577#" 160 0 "vss" 200 17600,576 "a_108_n5485#" 200 10400,304
device msubckt pfet_03v3 396 -4625 397 -4624 l=80 w=500 "vdd" "d" 160 0 "vdd" 500 26000,604 "a_108_n4625#" 500 44000,1176
device msubckt pfet_03v3 212 -4625 213 -4624 l=80 w=500 "vdd" "resetb" 160 0 "a_108_n4625#" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 28 -4625 29 -4624 l=80 w=500 "vdd" "a_28_n5577#" 160 0 "vdd" 500 44000,1176 "a_108_n4625#" 500 26000,604
device msubckt nfet_03v3 1882 -3279 1883 -3278 l=80 w=200 "vss" "resetb" 160 0 "a_1778_n3279#" 200 10400,304 "Qb" 200 17600,576
device msubckt nfet_03v3 1698 -3279 1699 -3278 l=80 w=200 "vss" "a_28_n5577#" 160 0 "a_1594_n3279#" 200 10400,304 "a_1778_n3279#" 200 10400,304
device msubckt nfet_03v3 1514 -3279 1515 -3278 l=80 w=200 "vss" "Q" 160 0 "vss" 200 17600,576 "a_1594_n3279#" 200 10400,304
device msubckt nfet_03v3 396 -3280 397 -3279 l=80 w=200 "vss" "a_108_n4625#" 160 0 "a_292_n3280#" 200 10400,304 "a_28_n5577#" 200 17600,576
device msubckt nfet_03v3 212 -3280 213 -3279 l=80 w=200 "vss" "clk" 160 0 "a_108_n3280#" 200 10400,304 "a_292_n3280#" 200 10400,304
device msubckt nfet_03v3 28 -3280 29 -3279 l=80 w=200 "vss" "a_28_n3372#" 160 0 "vss" 200 17600,576 "a_108_n3280#" 200 10400,304
device msubckt pfet_03v3 1882 -2419 1883 -2418 l=80 w=500 "vdd" "resetb" 160 0 "vdd" 500 26000,604 "Qb" 500 44000,1176
device msubckt pfet_03v3 1698 -2419 1699 -2418 l=80 w=500 "vdd" "a_28_n5577#" 160 0 "Qb" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 1514 -2419 1515 -2418 l=80 w=500 "vdd" "Q" 160 0 "vdd" 500 44000,1176 "Qb" 500 26000,604
device msubckt pfet_03v3 396 -2420 397 -2419 l=80 w=500 "vdd" "a_108_n4625#" 160 0 "vdd" 500 26000,604 "a_28_n5577#" 500 44000,1176
device msubckt pfet_03v3 212 -2420 213 -2419 l=80 w=500 "vdd" "clk" 160 0 "a_28_n5577#" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 28 -2420 29 -2419 l=80 w=500 "vdd" "a_28_n3372#" 160 0 "vdd" 500 44000,1176 "a_28_n5577#" 500 26000,604
device msubckt nfet_03v3 1882 -1075 1883 -1074 l=80 w=200 "vss" "Qb" 160 0 "a_1778_n1075#" 200 10400,304 "Q" 200 17600,576
device msubckt nfet_03v3 1698 -1075 1699 -1074 l=80 w=200 "vss" "a_28_n3372#" 160 0 "a_1594_n1075#" 200 10400,304 "a_1778_n1075#" 200 10400,304
device msubckt nfet_03v3 1514 -1075 1515 -1074 l=80 w=200 "vss" "setb" 160 0 "vss" 200 17600,576 "a_1594_n1075#" 200 10400,304
device msubckt nfet_03v3 396 -1075 397 -1074 l=80 w=200 "vss" "clk" 160 0 "a_292_n1075#" 200 10400,304 "a_28_n3372#" 200 17600,576
device msubckt nfet_03v3 212 -1075 213 -1074 l=80 w=200 "vss" "resetb" 160 0 "a_108_n1075#" 200 10400,304 "a_292_n1075#" 200 10400,304
device msubckt nfet_03v3 28 -1075 29 -1074 l=80 w=200 "vss" "a_28_n1167#" 160 0 "vss" 200 17600,576 "a_108_n1075#" 200 10400,304
device msubckt pfet_03v3 1882 -215 1883 -214 l=80 w=500 "vdd" "Qb" 160 0 "vdd" 500 26000,604 "Q" 500 44000,1176
device msubckt pfet_03v3 1698 -215 1699 -214 l=80 w=500 "vdd" "a_28_n3372#" 160 0 "Q" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 1514 -215 1515 -214 l=80 w=500 "vdd" "setb" 160 0 "vdd" 500 44000,1176 "Q" 500 26000,604
device msubckt pfet_03v3 396 -215 397 -214 l=80 w=500 "vdd" "clk" 160 0 "vdd" 500 26000,604 "a_28_n3372#" 500 44000,1176
device msubckt pfet_03v3 212 -215 213 -214 l=80 w=500 "vdd" "resetb" 160 0 "a_28_n3372#" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 28 -215 29 -214 l=80 w=500 "vdd" "a_28_n1167#" 160 0 "vdd" 500 44000,1176 "a_28_n3372#" 500 26000,604
device msubckt nfet_03v3 396 1130 397 1131 l=80 w=200 "vss" "a_28_n3372#" 160 0 "a_292_1130#" 200 10400,304 "a_28_n1167#" 200 17600,576
device msubckt nfet_03v3 212 1130 213 1131 l=80 w=200 "vss" "a_108_n4625#" 160 0 "a_108_1130#" 200 10400,304 "a_292_1130#" 200 10400,304
device msubckt nfet_03v3 28 1130 29 1131 l=80 w=200 "vss" "setb" 160 0 "vss" 200 17600,576 "a_108_1130#" 200 10400,304
device msubckt pfet_03v3 396 1990 397 1991 l=80 w=500 "vdd" "a_28_n3372#" 160 0 "vdd" 500 26000,604 "a_28_n1167#" 500 44000,1176
device msubckt pfet_03v3 212 1990 213 1991 l=80 w=500 "vdd" "a_108_n4625#" 160 0 "a_28_n1167#" 500 26000,604 "vdd" 500 26000,604
device msubckt pfet_03v3 28 1990 29 1991 l=80 w=500 "vdd" "setb" 160 0 "vdd" 500 44000,1176 "a_28_n1167#" 500 26000,604
