$date
	Sat Oct 22 22:26:30 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#764643
b110 !
1"
#764646
b110 &
b110 %
1$
#764647
0"
#764650
b11 &
b11 %
#764654
b1010 &
b1010 %
#764658
b101 &
b101 %
#764662
b10000 &
b10000 %
#764666
b1000 &
b1000 %
#764670
b100 &
b100 %
#764674
b10 &
b10 %
#764678
b1 &
1#
b1 %
#764682
b0 &
b0 %
0#
0$
#1758565
b11110 !
1"
#1758566
b11110 &
b11110 %
1$
#1758567
0"
#1758570
b1111 &
b1111 %
#1758574
b101110 &
b101110 %
#1758578
b10111 &
b10111 %
#1758582
b1000110 &
b1000110 %
#1758586
b100011 &
b100011 %
#1758590
b1101010 &
b1101010 %
#1758594
b110101 &
b110101 %
#1758598
b10100000 &
b10100000 %
#1758602
b1010000 &
b1010000 %
#1758606
b101000 &
b101000 %
#1758610
b10100 &
b10100 %
#1758614
b1010 &
b1010 %
#1758618
b101 &
b101 %
#1758622
b10000 &
b10000 %
#1758626
b1000 &
b1000 %
#1758630
b100 &
b100 %
#1758634
b10 &
b10 %
#1758638
b1 &
1#
b1 %
#1758642
b0 &
b0 %
0#
0$
#2760053
b1010 !
1"
#2760054
b1010 &
b1010 %
1$
#2760055
0"
#2760058
b101 &
b101 %
#2760062
b10000 &
b10000 %
#2760066
b1000 &
b1000 %
#2760070
b100 &
b100 %
#2760074
b10 &
b10 %
#2760078
b1 &
1#
b1 %
#2760082
b0 &
b0 %
0#
0$
#4500012
