// test_all_benchmarks.sv
`timescale 1ns/1ps

module test_all_benchmarks();
    logic clk, reset;
    
    cpu_top dut (.clk, .reset);
    
    // Clock generation
    initial begin
        clk = 0;
        forever #50 clk = ~clk;
    end
    
    initial begin
        $display("========================================");
        $display("Running Benchmark: ", `BENCHMARK);
        $display("========================================\n");
        
        reset = 1;
        repeat(2) @(posedge clk);
        reset = 0;
        
        // Run for enough cycles to complete the benchmark
        repeat(50) @(posedge clk);
        
        $display("\n========================================");
        $display("Benchmark Complete");
        $display("========================================\n");
        $finish;
    end
    
    // Monitor execution
    always @(posedge clk) begin
        if (!reset) begin
            $display("PC=%3d | Instr=%h | RW=%b MW=%b MR=%b Br=%b | Flags: N=%b Z=%b V=%b C=%b",
                     dut.data.PC, dut.data.instruction,
                     dut.RegWrite, dut.MemWrite, dut.MemRead, dut.BrTaken,
                     dut.negative_reg, dut.zero_reg, dut.overflow_reg, dut.carry_out_reg);
        end
    end
endmodule