#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon Jul 10 10:25:25 2017
# Process ID: 2392
# Current directory: E:/vivado_hardware_design/xadc_dma
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5920 E:\vivado_hardware_design\xadc_dma\xadc_dma.xpr
# Log file: E:/vivado_hardware_design/xadc_dma/vivado.log
# Journal file: E:/vivado_hardware_design/xadc_dma\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/vivado_hardware_design/xadc_dma/xadc_dma.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/zybo_base_system/source/vivado/hw/lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'system_processing_system7_0_0' generated file not found 'e:/vivado_hardware_desigexit
INFO: [Common 17-206] Exiting Vivado at Mon Jul 10 10:25:40 2017...
_0_0/sim/libps7.so'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_processing_system7_0_0' generated file not found 'e:/vivado_hardware_design/xadc_dma/xadc_dma.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/sim/libps7.dll'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_processing_system7_0_0' generated file not found 'e:/vivado_hardware_design/xadc_dma/xadc_dma.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/sim/libremoteport.so'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_processing_system7_0_0' generated file not found 'e:/vivado_hardware_design/xadc_dma/xadc_dma.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/sim/libremoteport.dll'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1003.719 ; gain = 217.121
update_compile_order -fileset sources_1
open_bd_design {E:/vivado_hardware_design/xadc_dma/xadc_dma.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - BTNs_4Bits
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - LEDs_4Bits
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - SWs_4Bits
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
WARNING: [BD 41-1282] Ignoring parameter HAS_BURST
WARNING: [BD 41-1281] Parameter HAS_BURST is not defined on /axi_dma_0/M_AXIS_MM2S. Setting parameter on /axi_dma_0/M_AXIS_MM2S failed
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:system_ila:1.0 - system_ila_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_0
Adding cell -- xilinx.com:ip:xadc_wiz:3.3 - xadc_wiz_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m04_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m03_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m02_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m01_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Successfully read diagram <system> from BD file <E:/vivado_hardware_design/xadc_dma/xadc_dma.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1112.672 ; gain = 95.109
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {xadc_wiz_0_M_AXIS }]
true
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {processing_system7_0_axi_periph_M04_AXI }]
true
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_intf_nets xadc_wiz_0_M_AXIS] {AXIS_SIGNALS "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                          [get_bd_intf_nets processing_system7_0_axi_periph_M04_AXI] {AXI_R_ADDRESS "Data and Trigger" AXI_R_DATA "Data and Trigger" AXI_W_ADDRESS "Data and Trigger" AXI_W_DATA "Data and Trigger" AXI_W_RESPONSE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                         ]
Debug Automation : Re-customizing System ILA block '/system_ila_0' to mode INTERFACE, with 1 new slot interface pins and 0 new probe pins. Also setting parameters on this block, corresponding to newly enabled interface pins and probe pins as specified via Debug Automation.
Debug Automation : Connecting interface connection /xadc_wiz_0_M_AXIS, to System ILA slot interface pin /system_ila_0/SLOT_3_AXIS for debug.
Debug Automation : Connecting interface connection /processing_system7_0_axi_periph_M04_AXI, to System ILA slot interface pin /system_ila_0/SLOT_5_AXI for debug.
endgroup
save_bd_design
Wrote  : <E:/vivado_hardware_design/xadc_dma/xadc_dma.srcs/sources_1/bd/system/system.bd> 
Wrote  : <E:/vivado_hardware_design/xadc_dma/xadc_dma.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 4
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi_dma_0/s_axis_s2mm_tlast

Wrote  : <E:/vivado_hardware_design/xadc_dma/xadc_dma.srcs/sources_1/bd/system/system.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
Verilog Output written to : E:/vivado_hardware_design/xadc_dma/xadc_dma.srcs/sources_1/bd/system/hdl/system.v
Verilog Output written to : E:/vivado_hardware_design/xadc_dma/xadc_dma.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block BTNs_4Bits .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LEDs_4Bits .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SWs_4Bits .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
Exporting to file e:/vivado_hardware_design/xadc_dma/xadc_dma.srcs/sources_1/bd/system/ip/system_system_ila_0_2/bd_0/hw_handoff/system_system_ila_0_2.hwh
Generated Block Design Tcl file e:/vivado_hardware_design/xadc_dma/xadc_dma.srcs/sources_1/bd/system/ip/system_system_ila_0_2/bd_0/hw_handoff/system_system_ila_0_2_bd.tcl
Generated Hardware Definition File e:/vivado_hardware_design/xadc_dma/xadc_dma.srcs/sources_1/bd/system/ip/system_system_ila_0_2/bd_0/hdl/system_system_ila_0_2.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m04_couplers/m04_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m03_couplers/m03_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m02_couplers/m02_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/m01_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m00_couplers/m00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/vivado_hardware_design/xadc_dma/xadc_dma.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/vivado_hardware_design/xadc_dma/xadc_dma.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/vivado_hardware_design/xadc_dma/xadc_dma.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/vivado_hardware_design/xadc_dma/xadc_dma.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
Exporting to file E:/vivado_hardware_design/xadc_dma/xadc_dma.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file E:/vivado_hardware_design/xadc_dma/xadc_dma.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File E:/vivado_hardware_design/xadc_dma/xadc_dma.srcs/sources_1/bd/system/hdl/system.hwdef
[Mon Jul 10 10:28:31 2017] Launched synth_1...
Run output will be captured here: E:/vivado_hardware_design/xadc_dma/xadc_dma.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1363.195 ; gain = 189.109
reset_run synth_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
startgroup
set_property -dict [list CONFIG.CHANNEL_ENABLE_VP_VN {true} CONFIG.CHANNEL_ENABLE_VAUXP0_VAUXN0 {false} CONFIG.CHANNEL_ENABLE_VAUXP1_VAUXN1 {false} CONFIG.CHANNEL_ENABLE_VAUXP6_VAUXN6 {true} CONFIG.CHANNEL_ENABLE_VAUXP7_VAUXN7 {true} CONFIG.CHANNEL_ENABLE_VAUXP8_VAUXN8 {false} CONFIG.CHANNEL_ENABLE_VAUXP9_VAUXN9 {false} CONFIG.CHANNEL_ENABLE_VAUXP14_VAUXN14 {true} CONFIG.CHANNEL_ENABLE_VAUXP15_VAUXN15 {true}] [get_bd_cells xadc_wiz_0]
endgroup
open_bd_design {E:/vivado_hardware_design/xadc_dma/xadc_dma.srcs/sources_1/bd/system/system.bd}
startgroup
create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_analog_io_rtl:1.0 Vaux6
connect_bd_intf_net [get_bd_intf_pins xadc_wiz_0/Vaux6] [get_bd_intf_ports Vaux6]
endgroup
delete_bd_objs [get_bd_intf_nets Vaux6_1] [get_bd_intf_ports Vaux6]
startgroup
create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_analog_io_rtl:1.0 Vaux7
connect_bd_intf_net [get_bd_intf_pins xadc_wiz_0/Vaux7] [get_bd_intf_ports Vaux7]
endgroup
delete_bd_objs [get_bd_intf_nets Vaux7_1] [get_bd_intf_ports Vaux7]
startgroup
make_bd_pins_external  [get_bd_pins xadc_wiz_0/vauxn6]
WARNING: [BD 41-1306] The connection to interface pin /xadc_wiz_0/vauxn6 is being overridden by the user. This pin will not be connected as a part of interface connection Vaux6
endgroup
startgroup
make_bd_pins_external  [get_bd_pins xadc_wiz_0/vauxp6]
WARNING: [BD 41-1306] The connection to interface pin /xadc_wiz_0/vauxp6 is being overridden by the user. This pin will not be connected as a part of interface connection Vaux6
endgroup
startgroup
make_bd_pins_external  [get_bd_pins xadc_wiz_0/vauxn7]
WARNING: [BD 41-1306] The connection to interface pin /xadc_wiz_0/vauxn7 is being overridden by the user. This pin will not be connected as a part of interface connection Vaux7
endgroup
startgroup
make_bd_pins_external  [get_bd_pins xadc_wiz_0/vauxp7]
WARNING: [BD 41-1306] The connection to interface pin /xadc_wiz_0/vauxp7 is being overridden by the user. This pin will not be connected as a part of interface connection Vaux7
endgroup
startgroup
make_bd_pins_external  [get_bd_pins xadc_wiz_0/vauxn14]
WARNING: [BD 41-1306] The connection to interface pin /xadc_wiz_0/vauxn14 is being overridden by the user. This pin will not be connected as a part of interface connection Vaux14
endgroup
startgroup
make_bd_pins_external  [get_bd_pins xadc_wiz_0/vauxp14]
WARNING: [BD 41-1306] The connection to interface pin /xadc_wiz_0/vauxp14 is being overridden by the user. This pin will not be connected as a part of interface connection Vaux14
endgroup
startgroup
make_bd_pins_external  [get_bd_pins xadc_wiz_0/vauxn15]
WARNING: [BD 41-1306] The connection to interface pin /xadc_wiz_0/vauxn15 is being overridden by the user. This pin will not be connected as a part of interface connection Vaux15
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux15]
endgroup
delete_bd_objs [get_bd_intf_nets Vaux15_1] [get_bd_intf_ports Vaux15]
startgroup
make_bd_pins_external  [get_bd_pins xadc_wiz_0/vauxp15]
WARNING: [BD 41-1306] The connection to interface pin /xadc_wiz_0/vauxp15 is being overridden by the user. This pin will not be connected as a part of interface connection Vaux15
endgroup
set_property name n1 [get_bd_ports vauxn6]
set_property name p1 [get_bd_ports vauxp6]
set_property name n2 [get_bd_ports vauxn7]
set_property name p2 [get_bd_ports vauxp7]
set_property name n3 [get_bd_ports vauxn14]
set_property name p3 [get_bd_ports vauxp14]
set_property name n4 [get_bd_ports vauxn15]
set_property name p4 [get_bd_ports vauxp15]
save_bd_design
Wrote  : <E:/vivado_hardware_design/xadc_dma/xadc_dma.srcs/sources_1/bd/system/system.bd> 
Wrote  : <E:/vivado_hardware_design/xadc_dma/xadc_dma.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
open_bd_design {E:/vivado_hardware_design/xadc_dma/xadc_dma.srcs/sources_1/bd/system/system.bd}
launch_runs synth_1 -jobs 4
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi_dma_0/s_axis_s2mm_tlast

Wrote  : <E:/vivado_hardware_design/xadc_dma/xadc_dma.srcs/sources_1/bd/system/system.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
Verilog Output written to : E:/vivado_hardware_design/xadc_dma/xadc_dma.srcs/sources_1/bd/system/hdl/system.v
Verilog Output written to : E:/vivado_hardware_design/xadc_dma/xadc_dma.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block BTNs_4Bits .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LEDs_4Bits .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SWs_4Bits .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
Exporting to file e:/vivado_hardware_design/xadc_dma/xadc_dma.srcs/sources_1/bd/system/ip/system_system_ila_0_2/bd_0/hw_handoff/system_system_ila_0_2.hwh
Generated Block Design Tcl file e:/vivado_hardware_design/xadc_dma/xadc_dma.srcs/sources_1/bd/system/ip/system_system_ila_0_2/bd_0/hw_handoff/system_system_ila_0_2_bd.tcl
Generated Hardware Definition File e:/vivado_hardware_design/xadc_dma/xadc_dma.srcs/sources_1/bd/system/ip/system_system_ila_0_2/bd_0/hdl/system_system_ila_0_2.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m04_couplers/m04_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m03_couplers/m03_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m02_couplers/m02_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/m01_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m00_couplers/m00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/vivado_hardware_design/xadc_dma/xadc_dma.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/vivado_hardware_design/xadc_dma/xadc_dma.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/vivado_hardware_design/xadc_dma/xadc_dma.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/vivado_hardware_design/xadc_dma/xadc_dma.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
Exporting to file E:/vivado_hardware_design/xadc_dma/xadc_dma.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file E:/vivado_hardware_design/xadc_dma/xadc_dma.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File E:/vivado_hardware_design/xadc_dma/xadc_dma.srcs/sources_1/bd/system/hdl/system.hwdef
[Mon Jul 10 10:52:18 2017] Launched synth_1...
Run output will be captured here: E:/vivado_hardware_design/xadc_dma/xadc_dma.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:40 ; elapsed = 00:00:39 . Memory (MB): peak = 1722.156 ; gain = 126.887
validate_bd_design -force
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi_dma_0/s_axis_s2mm_tlast

validate_bd_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 1722.156 ; gain = 0.000
save_bd_design
Wrote  : <E:/vivado_hardware_design/xadc_dma/xadc_dma.srcs/sources_1/bd/system/system.bd> 
Wrote  : <E:/vivado_hardware_design/xadc_dma/xadc_dma.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jul 10 10:57:08 2017...
