$date
	Tue Feb 17 04:24:53 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mealy_1011_tb $end
$var wire 1 ! y $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ x $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 $ x $end
$var parameter 2 % s0 $end
$var parameter 2 & s1 $end
$var parameter 2 ' s2 $end
$var parameter 2 ( s3 $end
$var reg 2 ) ns [1:0] $end
$var reg 2 * s [1:0] $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 (
b10 '
b1 &
b0 %
$end
#0
$dumpvars
b0 *
b0 )
x$
1#
1"
0!
$end
#5
0"
#10
b1 *
b1 )
1"
1$
0#
#15
0"
#20
1"
#25
0"
#30
b10 *
b0 )
1"
0$
#35
0"
#40
b11 *
b1 )
1"
1$
#45
0"
#50
b10 *
b0 )
1"
0$
#55
0"
#60
b11 *
b1 )
1"
1$
#65
0"
#70
b1 *
1!
1"
#75
0"
#80
b10 *
0!
b0 )
1"
0$
#85
0"
#90
b11 *
b1 )
1"
1$
#95
0"
#100
b1 *
1!
1"
#105
0"
#110
0!
1"
