Analysis & Synthesis report for NeonFox_DE1
Tue May 17 09:12:06 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |NeonFox_PVP|XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|state
 11. State Machine - |NeonFox_PVP|DE1_flash_controller:flash_inst|state
 12. State Machine - |NeonFox_PVP|SDRAM_TP16_I:SDRAM_controller|cmd_state
 13. State Machine - |NeonFox_PVP|SDRAM_TP16_I:SDRAM_controller|io_state
 14. State Machine - |NeonFox_PVP|cache_8K_2S_16:d_cache_inst|state
 15. State Machine - |NeonFox_PVP|cache_8K_2S_16:p_cache_inst|state
 16. Registers Removed During Synthesis
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for cache_8K_2S_16:p_cache_inst|C_2K_16:cache_1|altsyncram:altsyncram_component|altsyncram_t572:auto_generated
 21. Source assignments for cache_8K_2S_16:p_cache_inst|C_2K_16:cache_2|altsyncram:altsyncram_component|altsyncram_t572:auto_generated
 22. Source assignments for cache_8K_2S_16:p_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated
 23. Source assignments for cache_8K_2S_16:d_cache_inst|C_2K_16:cache_1|altsyncram:altsyncram_component|altsyncram_t572:auto_generated
 24. Source assignments for cache_8K_2S_16:d_cache_inst|C_2K_16:cache_2|altsyncram:altsyncram_component|altsyncram_t572:auto_generated
 25. Source assignments for cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated
 26. Source assignments for XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated
 27. Source assignments for XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_0u81:auto_generated
 28. Parameter Settings for User Entity Instance: PLL0:PLL_inst|altpll:altpll_component
 29. Parameter Settings for User Entity Instance: cache_8K_2S_16:p_cache_inst|C_2K_16:cache_1|altsyncram:altsyncram_component
 30. Parameter Settings for User Entity Instance: cache_8K_2S_16:p_cache_inst|C_2K_16:cache_2|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: cache_8K_2S_16:p_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component
 32. Parameter Settings for User Entity Instance: cache_8K_2S_16:d_cache_inst|C_2K_16:cache_1|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: cache_8K_2S_16:d_cache_inst|C_2K_16:cache_2|altsyncram:altsyncram_component
 34. Parameter Settings for User Entity Instance: cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component
 35. Parameter Settings for User Entity Instance: XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component
 36. Parameter Settings for User Entity Instance: XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component
 37. altpll Parameter Settings by Entity Instance
 38. altsyncram Parameter Settings by Entity Instance
 39. Port Connectivity Checks: "NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0"
 40. Port Connectivity Checks: "NeonFox:CPU_inst"
 41. Port Connectivity Checks: "XenonGecko_gen2:XG_inst|XG_palette:palette"
 42. Port Connectivity Checks: "XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst"
 43. Port Connectivity Checks: "MSC:MSC_inst"
 44. Port Connectivity Checks: "interrupt_controller:intcon_inst"
 45. Port Connectivity Checks: "DE1_flash_controller:flash_inst"
 46. Port Connectivity Checks: "SDRAM_TP16_I:SDRAM_controller"
 47. Port Connectivity Checks: "cache_8K_2S_16:d_cache_inst"
 48. Port Connectivity Checks: "cache_8K_2S_16:p_cache_inst"
 49. Elapsed Time Per Partition
 50. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue May 17 09:12:06 2022           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; NeonFox_DE1                                     ;
; Top-level Entity Name              ; NeonFox_PVP                                     ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 5,916                                           ;
;     Total combinational functions  ; 3,904                                           ;
;     Dedicated logic registers      ; 3,223                                           ;
; Total registers                    ; 3223                                            ;
; Total pins                         ; 137                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 205,824                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; NeonFox_PVP        ; NeonFox_DE1        ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; xgri_gen2.sv                     ; yes             ; User SystemVerilog HDL File            ; E:/NeonFox_DE1/xgri_gen2.sv                                             ;         ;
; xgmm_gen2.sv                     ; yes             ; User SystemVerilog HDL File            ; E:/NeonFox_DE1/xgmm_gen2.sv                                             ;         ;
; XenonGecko_gen2.sv               ; yes             ; User SystemVerilog HDL File            ; E:/NeonFox_DE1/XenonGecko_gen2.sv                                       ;         ;
; UART.sv                          ; yes             ; User SystemVerilog HDL File            ; E:/NeonFox_DE1/UART.sv                                                  ;         ;
; Toplevel.sv                      ; yes             ; User SystemVerilog HDL File            ; E:/NeonFox_DE1/Toplevel.sv                                              ;         ;
; timer.sv                         ; yes             ; User SystemVerilog HDL File            ; E:/NeonFox_DE1/timer.sv                                                 ;         ;
; serial.sv                        ; yes             ; User SystemVerilog HDL File            ; E:/NeonFox_DE1/serial.sv                                                ;         ;
; SDRAM_TP16_I.sv                  ; yes             ; User SystemVerilog HDL File            ; E:/NeonFox_DE1/SDRAM_TP16_I.sv                                          ;         ;
; ps2_host.sv                      ; yes             ; User SystemVerilog HDL File            ; E:/NeonFox_DE1/ps2_host.sv                                              ;         ;
; MSC.v                            ; yes             ; User Verilog HDL File                  ; E:/NeonFox_DE1/MSC.v                                                    ;         ;
; keyboard.sv                      ; yes             ; User SystemVerilog HDL File            ; E:/NeonFox_DE1/keyboard.sv                                              ;         ;
; interrupt_controller.sv          ; yes             ; User SystemVerilog HDL File            ; E:/NeonFox_DE1/interrupt_controller.sv                                  ;         ;
; fifo.sv                          ; yes             ; User SystemVerilog HDL File            ; E:/NeonFox_DE1/fifo.sv                                                  ;         ;
; cache_8K_2S.sv                   ; yes             ; User SystemVerilog HDL File            ; E:/NeonFox_DE1/cache_8K_2S.sv                                           ;         ;
; CPU/reg_file.sv                  ; yes             ; User SystemVerilog HDL File            ; E:/NeonFox_DE1/CPU/reg_file.sv                                          ;         ;
; CPU/PC.sv                        ; yes             ; User SystemVerilog HDL File            ; E:/NeonFox_DE1/CPU/PC.sv                                                ;         ;
; CPU/NeonFox.sv                   ; yes             ; User SystemVerilog HDL File            ; E:/NeonFox_DE1/CPU/NeonFox.sv                                           ;         ;
; CPU/hazard_unit.sv               ; yes             ; User SystemVerilog HDL File            ; E:/NeonFox_DE1/CPU/hazard_unit.sv                                       ;         ;
; CPU/decode_unit.sv               ; yes             ; User SystemVerilog HDL File            ; E:/NeonFox_DE1/CPU/decode_unit.sv                                       ;         ;
; CPU/ALU.sv                       ; yes             ; User SystemVerilog HDL File            ; E:/NeonFox_DE1/CPU/ALU.sv                                               ;         ;
; PLL0.v                           ; yes             ; User Wizard-Generated File             ; E:/NeonFox_DE1/PLL0.v                                                   ;         ;
; DE1_VGA_driver.sv                ; yes             ; User SystemVerilog HDL File            ; E:/NeonFox_DE1/DE1_VGA_driver.sv                                        ;         ;
; XG_palette.v                     ; yes             ; User Wizard-Generated File             ; E:/NeonFox_DE1/XG_palette.v                                             ;         ;
; C_2K_16.v                        ; yes             ; User Wizard-Generated File             ; E:/NeonFox_DE1/C_2K_16.v                                                ;         ;
; T_512_54.v                       ; yes             ; User Wizard-Generated File             ; E:/NeonFox_DE1/T_512_54.v                                               ;         ;
; XG_ram.v                         ; yes             ; User Wizard-Generated File             ; E:/NeonFox_DE1/XG_ram.v                                                 ;         ;
; DE1_hex_driver.sv                ; yes             ; User SystemVerilog HDL File            ; E:/NeonFox_DE1/DE1_hex_driver.sv                                        ;         ;
; DE1_PS2_driver.sv                ; yes             ; User SystemVerilog HDL File            ; E:/NeonFox_DE1/DE1_PS2_driver.sv                                        ;         ;
; DE1_flash_controller.sv          ; yes             ; User SystemVerilog HDL File            ; E:/NeonFox_DE1/DE1_flash_controller.sv                                  ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_t572.tdf           ; yes             ; Auto-Generated Megafunction            ; E:/NeonFox_DE1/db/altsyncram_t572.tdf                                   ;         ;
; db/altsyncram_85r1.tdf           ; yes             ; Auto-Generated Megafunction            ; E:/NeonFox_DE1/db/altsyncram_85r1.tdf                                   ;         ;
; db/altsyncram_d572.tdf           ; yes             ; Auto-Generated Megafunction            ; E:/NeonFox_DE1/db/altsyncram_d572.tdf                                   ;         ;
; db/altsyncram_0u81.tdf           ; yes             ; Auto-Generated Megafunction            ; E:/NeonFox_DE1/db/altsyncram_0u81.tdf                                   ;         ;
; windows95_palette.mif            ; yes             ; Auto-Found Memory Initialization File  ; E:/NeonFox_DE1/windows95_palette.mif                                    ;         ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                               ;
+---------------------------------------------+---------------------------------------------+
; Resource                                    ; Usage                                       ;
+---------------------------------------------+---------------------------------------------+
; Estimated Total logic elements              ; 5,916                                       ;
;                                             ;                                             ;
; Total combinational functions               ; 3904                                        ;
; Logic element usage by number of LUT inputs ;                                             ;
;     -- 4 input functions                    ; 2389                                        ;
;     -- 3 input functions                    ; 944                                         ;
;     -- <=2 input functions                  ; 571                                         ;
;                                             ;                                             ;
; Logic elements by mode                      ;                                             ;
;     -- normal mode                          ; 3627                                        ;
;     -- arithmetic mode                      ; 277                                         ;
;                                             ;                                             ;
; Total registers                             ; 3223                                        ;
;     -- Dedicated logic registers            ; 3223                                        ;
;     -- I/O registers                        ; 0                                           ;
;                                             ;                                             ;
; I/O pins                                    ; 137                                         ;
; Total memory bits                           ; 205824                                      ;
; Embedded Multiplier 9-bit elements          ; 0                                           ;
; Total PLLs                                  ; 1                                           ;
;     -- PLLs                                 ; 1                                           ;
;                                             ;                                             ;
; Maximum fan-out node                        ; PLL0:PLL_inst|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 3424                                        ;
; Total fan-out                               ; 28281                                       ;
; Average fan-out                             ; 3.79                                        ;
+---------------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                        ; Library Name ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |NeonFox_PVP                                    ; 3904 (23)         ; 3223 (40)    ; 205824      ; 0            ; 0       ; 0         ; 137  ; 0            ; |NeonFox_PVP                                                                                                                               ; work         ;
;    |DE1_flash_controller:flash_inst|            ; 25 (25)           ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NeonFox_PVP|DE1_flash_controller:flash_inst                                                                                               ; work         ;
;    |DE1_hex_driver:hex_inst|                    ; 28 (0)            ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NeonFox_PVP|DE1_hex_driver:hex_inst                                                                                                       ; work         ;
;       |hexdriver:driver_inst0|                  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NeonFox_PVP|DE1_hex_driver:hex_inst|hexdriver:driver_inst0                                                                                ; work         ;
;       |hexdriver:driver_inst1|                  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NeonFox_PVP|DE1_hex_driver:hex_inst|hexdriver:driver_inst1                                                                                ; work         ;
;       |hexdriver:driver_inst2|                  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NeonFox_PVP|DE1_hex_driver:hex_inst|hexdriver:driver_inst2                                                                                ; work         ;
;       |hexdriver:driver_inst3|                  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NeonFox_PVP|DE1_hex_driver:hex_inst|hexdriver:driver_inst3                                                                                ; work         ;
;    |MSC:MSC_inst|                               ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NeonFox_PVP|MSC:MSC_inst                                                                                                                  ; work         ;
;    |NeonFox:CPU_inst|                           ; 1679 (86)         ; 1480 (68)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NeonFox_PVP|NeonFox:CPU_inst                                                                                                              ; work         ;
;       |ALU:ALU_inst|                            ; 216 (216)         ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NeonFox_PVP|NeonFox:CPU_inst|ALU:ALU_inst                                                                                                 ; work         ;
;       |PC:PC_inst|                              ; 736 (378)         ; 848 (267)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NeonFox_PVP|NeonFox:CPU_inst|PC:PC_inst                                                                                                   ; work         ;
;          |call_stack:cstack0|                   ; 358 (358)         ; 581 (581)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NeonFox_PVP|NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0                                                                                ; work         ;
;       |decode_unit:decoder_inst|                ; 114 (114)         ; 69 (69)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NeonFox_PVP|NeonFox:CPU_inst|decode_unit:decoder_inst                                                                                     ; work         ;
;       |hazard_unit:hazard_inst|                 ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NeonFox_PVP|NeonFox:CPU_inst|hazard_unit:hazard_inst                                                                                      ; work         ;
;       |reg_file:reg_file_inst|                  ; 516 (516)         ; 475 (475)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NeonFox_PVP|NeonFox:CPU_inst|reg_file:reg_file_inst                                                                                       ; work         ;
;    |PLL0:PLL_inst|                              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NeonFox_PVP|PLL0:PLL_inst                                                                                                                 ; work         ;
;       |altpll:altpll_component|                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NeonFox_PVP|PLL0:PLL_inst|altpll:altpll_component                                                                                         ; work         ;
;    |SDRAM_TP16_I:SDRAM_controller|              ; 427 (427)         ; 205 (205)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NeonFox_PVP|SDRAM_TP16_I:SDRAM_controller                                                                                                 ; work         ;
;    |XenonGecko_gen2:XG_inst|                    ; 651 (152)         ; 658 (123)    ; 19456       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NeonFox_PVP|XenonGecko_gen2:XG_inst                                                                                                       ; work         ;
;       |DE1_VGA_driver:DE1_VGA_driver_inst|      ; 12 (12)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NeonFox_PVP|XenonGecko_gen2:XG_inst|DE1_VGA_driver:DE1_VGA_driver_inst                                                                    ; work         ;
;       |XG_palette:palette|                      ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NeonFox_PVP|XenonGecko_gen2:XG_inst|XG_palette:palette                                                                                    ; work         ;
;          |altsyncram:altsyncram_component|      ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NeonFox_PVP|XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component                                                    ; work         ;
;             |altsyncram_0u81:auto_generated|    ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NeonFox_PVP|XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_0u81:auto_generated                     ; work         ;
;       |xgmm_gen2:xgmm_inst|                     ; 171 (171)         ; 81 (81)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NeonFox_PVP|XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst                                                                                   ; work         ;
;          |XG_ram:XG_ram_inst|                   ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NeonFox_PVP|XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst                                                                ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NeonFox_PVP|XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component                                ; work         ;
;                |altsyncram_d572:auto_generated| ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NeonFox_PVP|XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated ; work         ;
;       |xgri_gen2:xgri_inst|                     ; 316 (62)          ; 440 (68)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NeonFox_PVP|XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst                                                                                   ; work         ;
;          |queue_16_16:p_fifo|                   ; 208 (208)         ; 284 (284)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NeonFox_PVP|XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_16:p_fifo                                                                ; work         ;
;          |queue_16_4:a_fifo|                    ; 46 (46)           ; 88 (88)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NeonFox_PVP|XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_4:a_fifo                                                                 ; work         ;
;    |cache_8K_2S_16:d_cache_inst|                ; 254 (254)         ; 124 (124)    ; 93184       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NeonFox_PVP|cache_8K_2S_16:d_cache_inst                                                                                                   ; work         ;
;       |C_2K_16:cache_1|                         ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NeonFox_PVP|cache_8K_2S_16:d_cache_inst|C_2K_16:cache_1                                                                                   ; work         ;
;          |altsyncram:altsyncram_component|      ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NeonFox_PVP|cache_8K_2S_16:d_cache_inst|C_2K_16:cache_1|altsyncram:altsyncram_component                                                   ; work         ;
;             |altsyncram_t572:auto_generated|    ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NeonFox_PVP|cache_8K_2S_16:d_cache_inst|C_2K_16:cache_1|altsyncram:altsyncram_component|altsyncram_t572:auto_generated                    ; work         ;
;       |C_2K_16:cache_2|                         ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NeonFox_PVP|cache_8K_2S_16:d_cache_inst|C_2K_16:cache_2                                                                                   ; work         ;
;          |altsyncram:altsyncram_component|      ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NeonFox_PVP|cache_8K_2S_16:d_cache_inst|C_2K_16:cache_2|altsyncram:altsyncram_component                                                   ; work         ;
;             |altsyncram_t572:auto_generated|    ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NeonFox_PVP|cache_8K_2S_16:d_cache_inst|C_2K_16:cache_2|altsyncram:altsyncram_component|altsyncram_t572:auto_generated                    ; work         ;
;       |T_512_54:tag_inst|                       ; 0 (0)             ; 0 (0)        ; 27648       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NeonFox_PVP|cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst                                                                                 ; work         ;
;          |altsyncram:altsyncram_component|      ; 0 (0)             ; 0 (0)        ; 27648       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NeonFox_PVP|cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component                                                 ; work         ;
;             |altsyncram_85r1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 27648       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NeonFox_PVP|cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated                  ; work         ;
;    |cache_8K_2S_16:p_cache_inst|                ; 206 (206)         ; 104 (104)    ; 93184       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NeonFox_PVP|cache_8K_2S_16:p_cache_inst                                                                                                   ; work         ;
;       |C_2K_16:cache_1|                         ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NeonFox_PVP|cache_8K_2S_16:p_cache_inst|C_2K_16:cache_1                                                                                   ; work         ;
;          |altsyncram:altsyncram_component|      ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NeonFox_PVP|cache_8K_2S_16:p_cache_inst|C_2K_16:cache_1|altsyncram:altsyncram_component                                                   ; work         ;
;             |altsyncram_t572:auto_generated|    ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NeonFox_PVP|cache_8K_2S_16:p_cache_inst|C_2K_16:cache_1|altsyncram:altsyncram_component|altsyncram_t572:auto_generated                    ; work         ;
;       |C_2K_16:cache_2|                         ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NeonFox_PVP|cache_8K_2S_16:p_cache_inst|C_2K_16:cache_2                                                                                   ; work         ;
;          |altsyncram:altsyncram_component|      ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NeonFox_PVP|cache_8K_2S_16:p_cache_inst|C_2K_16:cache_2|altsyncram:altsyncram_component                                                   ; work         ;
;             |altsyncram_t572:auto_generated|    ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NeonFox_PVP|cache_8K_2S_16:p_cache_inst|C_2K_16:cache_2|altsyncram:altsyncram_component|altsyncram_t572:auto_generated                    ; work         ;
;       |T_512_54:tag_inst|                       ; 0 (0)             ; 0 (0)        ; 27648       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NeonFox_PVP|cache_8K_2S_16:p_cache_inst|T_512_54:tag_inst                                                                                 ; work         ;
;          |altsyncram:altsyncram_component|      ; 0 (0)             ; 0 (0)        ; 27648       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NeonFox_PVP|cache_8K_2S_16:p_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component                                                 ; work         ;
;             |altsyncram_85r1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 27648       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NeonFox_PVP|cache_8K_2S_16:p_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated                  ; work         ;
;    |interrupt_controller:intcon_inst|           ; 60 (60)           ; 38 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NeonFox_PVP|interrupt_controller:intcon_inst                                                                                              ; work         ;
;    |keyboard:keyboard_inst|                     ; 216 (15)          ; 228 (11)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NeonFox_PVP|keyboard:keyboard_inst                                                                                                        ; work         ;
;       |ps2_host:ps2_host_inst|                  ; 74 (74)           ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NeonFox_PVP|keyboard:keyboard_inst|ps2_host:ps2_host_inst                                                                                 ; work         ;
;       |queue_8_8:rx_queue|                      ; 62 (62)           ; 82 (82)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NeonFox_PVP|keyboard:keyboard_inst|queue_8_8:rx_queue                                                                                     ; work         ;
;       |queue_8_8:tx_queue|                      ; 65 (65)           ; 81 (81)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NeonFox_PVP|keyboard:keyboard_inst|queue_8_8:tx_queue                                                                                     ; work         ;
;    |serial:serial_inst|                         ; 228 (16)          ; 227 (12)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NeonFox_PVP|serial:serial_inst                                                                                                            ; work         ;
;       |UART:UART_inst|                          ; 85 (85)           ; 52 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NeonFox_PVP|serial:serial_inst|UART:UART_inst                                                                                             ; work         ;
;       |queue_8_8:rx_queue|                      ; 62 (62)           ; 82 (82)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NeonFox_PVP|serial:serial_inst|queue_8_8:rx_queue                                                                                         ; work         ;
;       |queue_8_8:tx_queue|                      ; 65 (65)           ; 81 (81)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NeonFox_PVP|serial:serial_inst|queue_8_8:tx_queue                                                                                         ; work         ;
;    |timer:timer_inst|                           ; 84 (84)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NeonFox_PVP|timer:timer_inst                                                                                                              ; work         ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------+
; Name                                                                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                   ;
+------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------+
; XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_0u81:auto_generated|ALTSYNCRAM                     ; AUTO ; ROM              ; 256          ; 24           ; --           ; --           ; 6144  ; Windows95_palette.mif ;
; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None                  ;
; cache_8K_2S_16:d_cache_inst|C_2K_16:cache_1|altsyncram:altsyncram_component|altsyncram_t572:auto_generated|ALTSYNCRAM                    ; AUTO ; True Dual Port   ; 2048         ; 16           ; 2048         ; 16           ; 32768 ; None                  ;
; cache_8K_2S_16:d_cache_inst|C_2K_16:cache_2|altsyncram:altsyncram_component|altsyncram_t572:auto_generated|ALTSYNCRAM                    ; AUTO ; True Dual Port   ; 2048         ; 16           ; 2048         ; 16           ; 32768 ; None                  ;
; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ALTSYNCRAM                  ; AUTO ; Simple Dual Port ; 512          ; 54           ; 512          ; 54           ; 27648 ; None                  ;
; cache_8K_2S_16:p_cache_inst|C_2K_16:cache_1|altsyncram:altsyncram_component|altsyncram_t572:auto_generated|ALTSYNCRAM                    ; AUTO ; True Dual Port   ; 2048         ; 16           ; 2048         ; 16           ; 32768 ; None                  ;
; cache_8K_2S_16:p_cache_inst|C_2K_16:cache_2|altsyncram:altsyncram_component|altsyncram_t572:auto_generated|ALTSYNCRAM                    ; AUTO ; True Dual Port   ; 2048         ; 16           ; 2048         ; 16           ; 32768 ; None                  ;
; cache_8K_2S_16:p_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated|ALTSYNCRAM                  ; AUTO ; Simple Dual Port ; 512          ; 54           ; 512          ; 54           ; 27648 ; None                  ;
+------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                     ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------+-----------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                             ; IP Include File             ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------+-----------------------------+
; Altera ; ALTPLL       ; 13.0    ; N/A          ; N/A          ; |NeonFox_PVP|PLL0:PLL_inst                                                  ; E:/NeonFox_DE1/PLL0.v       ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |NeonFox_PVP|XenonGecko_gen2:XG_inst|XG_palette:palette                     ; E:/NeonFox_DE1/XG_palette.v ;
; Altera ; RAM: 2-PORT  ; 13.0    ; N/A          ; N/A          ; |NeonFox_PVP|XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst ; E:/NeonFox_DE1/XG_ram.v     ;
; Altera ; RAM: 2-PORT  ; 13.0    ; N/A          ; N/A          ; |NeonFox_PVP|cache_8K_2S_16:d_cache_inst|C_2K_16:cache_1                    ; E:/NeonFox_DE1/C_2K_16.v    ;
; Altera ; RAM: 2-PORT  ; 13.0    ; N/A          ; N/A          ; |NeonFox_PVP|cache_8K_2S_16:d_cache_inst|C_2K_16:cache_2                    ; E:/NeonFox_DE1/C_2K_16.v    ;
; Altera ; RAM: 2-PORT  ; 13.0    ; N/A          ; N/A          ; |NeonFox_PVP|cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst                  ; E:/NeonFox_DE1/T_512_54.v   ;
; Altera ; RAM: 2-PORT  ; 13.0    ; N/A          ; N/A          ; |NeonFox_PVP|cache_8K_2S_16:p_cache_inst|C_2K_16:cache_1                    ; E:/NeonFox_DE1/C_2K_16.v    ;
; Altera ; RAM: 2-PORT  ; 13.0    ; N/A          ; N/A          ; |NeonFox_PVP|cache_8K_2S_16:p_cache_inst|C_2K_16:cache_2                    ; E:/NeonFox_DE1/C_2K_16.v    ;
; Altera ; RAM: 2-PORT  ; 13.0    ; N/A          ; N/A          ; |NeonFox_PVP|cache_8K_2S_16:p_cache_inst|T_512_54:tag_inst                  ; E:/NeonFox_DE1/T_512_54.v   ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------+-----------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |NeonFox_PVP|XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|state                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------+-------------------------------------+--------------------------------+-----------------------------------+------------------------------+--------------------------------+--------------------------------+------------------------------+------------------------------+------------------------------+----------------------------+------------------------------+--------------+
; Name                                ; state.S_RI_ATTRIBUTE_WRITE_TRANSFER ; state.S_RI_ATTRIBUTE_WRITE_REQ ; state.S_RI_PATTERN_WRITE_TRANSFER ; state.S_RI_PATTERN_WRITE_REQ ; state.S_UPDATE_ATTRIBUTE_WRITE ; state.S_UPDATE_ATTRIBUTE_FETCH ; state.S_UPDATE_PATTERN_WRITE ; state.S_UPDATE_PATTERN_INDEX ; state.S_UPDATE_PATTERN_FETCH ; state.S_UPDATE_PATTERN_NOP ; state.S_UPDATE_PATTERN_BEGIN ; state.S_IDLE ;
+-------------------------------------+-------------------------------------+--------------------------------+-----------------------------------+------------------------------+--------------------------------+--------------------------------+------------------------------+------------------------------+------------------------------+----------------------------+------------------------------+--------------+
; state.S_IDLE                        ; 0                                   ; 0                              ; 0                                 ; 0                            ; 0                              ; 0                              ; 0                            ; 0                            ; 0                            ; 0                          ; 0                            ; 0            ;
; state.S_UPDATE_PATTERN_BEGIN        ; 0                                   ; 0                              ; 0                                 ; 0                            ; 0                              ; 0                              ; 0                            ; 0                            ; 0                            ; 0                          ; 1                            ; 1            ;
; state.S_UPDATE_PATTERN_NOP          ; 0                                   ; 0                              ; 0                                 ; 0                            ; 0                              ; 0                              ; 0                            ; 0                            ; 0                            ; 1                          ; 0                            ; 1            ;
; state.S_UPDATE_PATTERN_FETCH        ; 0                                   ; 0                              ; 0                                 ; 0                            ; 0                              ; 0                              ; 0                            ; 0                            ; 1                            ; 0                          ; 0                            ; 1            ;
; state.S_UPDATE_PATTERN_INDEX        ; 0                                   ; 0                              ; 0                                 ; 0                            ; 0                              ; 0                              ; 0                            ; 1                            ; 0                            ; 0                          ; 0                            ; 1            ;
; state.S_UPDATE_PATTERN_WRITE        ; 0                                   ; 0                              ; 0                                 ; 0                            ; 0                              ; 0                              ; 1                            ; 0                            ; 0                            ; 0                          ; 0                            ; 1            ;
; state.S_UPDATE_ATTRIBUTE_FETCH      ; 0                                   ; 0                              ; 0                                 ; 0                            ; 0                              ; 1                              ; 0                            ; 0                            ; 0                            ; 0                          ; 0                            ; 1            ;
; state.S_UPDATE_ATTRIBUTE_WRITE      ; 0                                   ; 0                              ; 0                                 ; 0                            ; 1                              ; 0                              ; 0                            ; 0                            ; 0                            ; 0                          ; 0                            ; 1            ;
; state.S_RI_PATTERN_WRITE_REQ        ; 0                                   ; 0                              ; 0                                 ; 1                            ; 0                              ; 0                              ; 0                            ; 0                            ; 0                            ; 0                          ; 0                            ; 1            ;
; state.S_RI_PATTERN_WRITE_TRANSFER   ; 0                                   ; 0                              ; 1                                 ; 0                            ; 0                              ; 0                              ; 0                            ; 0                            ; 0                            ; 0                          ; 0                            ; 1            ;
; state.S_RI_ATTRIBUTE_WRITE_REQ      ; 0                                   ; 1                              ; 0                                 ; 0                            ; 0                              ; 0                              ; 0                            ; 0                            ; 0                            ; 0                          ; 0                            ; 1            ;
; state.S_RI_ATTRIBUTE_WRITE_TRANSFER ; 1                                   ; 0                              ; 0                                 ; 0                            ; 0                              ; 0                              ; 0                            ; 0                            ; 0                            ; 0                          ; 0                            ; 1            ;
+-------------------------------------+-------------------------------------+--------------------------------+-----------------------------------+------------------------------+--------------------------------+--------------------------------+------------------------------+------------------------------+------------------------------+----------------------------+------------------------------+--------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------+
; State Machine - |NeonFox_PVP|DE1_flash_controller:flash_inst|state      ;
+-------------------+--------------+-------------------+------------------+
; Name              ; state.S_IDLE ; state.S_READ_HIGH ; state.S_READ_LOW ;
+-------------------+--------------+-------------------+------------------+
; state.S_IDLE      ; 0            ; 0                 ; 0                ;
; state.S_READ_LOW  ; 1            ; 0                 ; 1                ;
; state.S_READ_HIGH ; 1            ; 1                 ; 0                ;
+-------------------+--------------+-------------------+------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |NeonFox_PVP|SDRAM_TP16_I:SDRAM_controller|cmd_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------+---------------------+----------------------------+------------------------------------+--------------------------------+---------------------------+---------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+-------------------------+--------------------------+------------------------------+--------------------------+------------------------------+-------------------------+-------------------------+-------------------------+--------------------------+--------------------------+----------------------+---------------------------------+-----------------------------+-----------------------+
; Name                               ; cmd_state.S_CMD_INC ; cmd_state.S_CMD_INIT_WRITE ; cmd_state.S_CMD_WRITE_ACTIVATE_NOP ; cmd_state.S_CMD_WRITE_ACTIVATE ; cmd_state.S_CMD_INIT_READ ; cmd_state.S_CMD_INIT_DATA ; cmd_state.S_CMD_REFRESH_NOP5 ; cmd_state.S_CMD_REFRESH_NOP4 ; cmd_state.S_CMD_REFRESH_NOP3 ; cmd_state.S_CMD_REFRESH_NOP2 ; cmd_state.S_CMD_REFRESH_NOP1 ; cmd_state.S_CMD_REFRESH ; cmd_state.S_CMD_WRITE_P3 ; cmd_state.S_CMD_WRITE_P3_NOP ; cmd_state.S_CMD_WRITE_P2 ; cmd_state.S_CMD_WRITE_P2_NOP ; cmd_state.S_CMD_READ_P3 ; cmd_state.S_CMD_READ_P2 ; cmd_state.S_CMD_READ_P1 ; cmd_state.S_CMD_ACTIVATE ; cmd_state.S_CMD_MODE_NOP ; cmd_state.S_CMD_MODE ; cmd_state.S_CMD_INIT_DEVICE_NOP ; cmd_state.S_CMD_INIT_DEVICE ; cmd_state.S_CMD_RESET ;
+------------------------------------+---------------------+----------------------------+------------------------------------+--------------------------------+---------------------------+---------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+-------------------------+--------------------------+------------------------------+--------------------------+------------------------------+-------------------------+-------------------------+-------------------------+--------------------------+--------------------------+----------------------+---------------------------------+-----------------------------+-----------------------+
; cmd_state.S_CMD_RESET              ; 0                   ; 0                          ; 0                                  ; 0                              ; 0                         ; 0                         ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                       ; 0                        ; 0                            ; 0                        ; 0                            ; 0                       ; 0                       ; 0                       ; 0                        ; 0                        ; 0                    ; 0                               ; 0                           ; 0                     ;
; cmd_state.S_CMD_INIT_DEVICE        ; 0                   ; 0                          ; 0                                  ; 0                              ; 0                         ; 0                         ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                       ; 0                        ; 0                            ; 0                        ; 0                            ; 0                       ; 0                       ; 0                       ; 0                        ; 0                        ; 0                    ; 0                               ; 1                           ; 1                     ;
; cmd_state.S_CMD_INIT_DEVICE_NOP    ; 0                   ; 0                          ; 0                                  ; 0                              ; 0                         ; 0                         ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                       ; 0                        ; 0                            ; 0                        ; 0                            ; 0                       ; 0                       ; 0                       ; 0                        ; 0                        ; 0                    ; 1                               ; 0                           ; 1                     ;
; cmd_state.S_CMD_MODE               ; 0                   ; 0                          ; 0                                  ; 0                              ; 0                         ; 0                         ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                       ; 0                        ; 0                            ; 0                        ; 0                            ; 0                       ; 0                       ; 0                       ; 0                        ; 0                        ; 1                    ; 0                               ; 0                           ; 1                     ;
; cmd_state.S_CMD_MODE_NOP           ; 0                   ; 0                          ; 0                                  ; 0                              ; 0                         ; 0                         ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                       ; 0                        ; 0                            ; 0                        ; 0                            ; 0                       ; 0                       ; 0                       ; 0                        ; 1                        ; 0                    ; 0                               ; 0                           ; 1                     ;
; cmd_state.S_CMD_ACTIVATE           ; 0                   ; 0                          ; 0                                  ; 0                              ; 0                         ; 0                         ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                       ; 0                        ; 0                            ; 0                        ; 0                            ; 0                       ; 0                       ; 0                       ; 1                        ; 0                        ; 0                    ; 0                               ; 0                           ; 1                     ;
; cmd_state.S_CMD_READ_P1            ; 0                   ; 0                          ; 0                                  ; 0                              ; 0                         ; 0                         ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                       ; 0                        ; 0                            ; 0                        ; 0                            ; 0                       ; 0                       ; 1                       ; 0                        ; 0                        ; 0                    ; 0                               ; 0                           ; 1                     ;
; cmd_state.S_CMD_READ_P2            ; 0                   ; 0                          ; 0                                  ; 0                              ; 0                         ; 0                         ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                       ; 0                        ; 0                            ; 0                        ; 0                            ; 0                       ; 1                       ; 0                       ; 0                        ; 0                        ; 0                    ; 0                               ; 0                           ; 1                     ;
; cmd_state.S_CMD_READ_P3            ; 0                   ; 0                          ; 0                                  ; 0                              ; 0                         ; 0                         ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                       ; 0                        ; 0                            ; 0                        ; 0                            ; 1                       ; 0                       ; 0                       ; 0                        ; 0                        ; 0                    ; 0                               ; 0                           ; 1                     ;
; cmd_state.S_CMD_WRITE_P2_NOP       ; 0                   ; 0                          ; 0                                  ; 0                              ; 0                         ; 0                         ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                       ; 0                        ; 0                            ; 0                        ; 1                            ; 0                       ; 0                       ; 0                       ; 0                        ; 0                        ; 0                    ; 0                               ; 0                           ; 1                     ;
; cmd_state.S_CMD_WRITE_P2           ; 0                   ; 0                          ; 0                                  ; 0                              ; 0                         ; 0                         ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                       ; 0                        ; 0                            ; 1                        ; 0                            ; 0                       ; 0                       ; 0                       ; 0                        ; 0                        ; 0                    ; 0                               ; 0                           ; 1                     ;
; cmd_state.S_CMD_WRITE_P3_NOP       ; 0                   ; 0                          ; 0                                  ; 0                              ; 0                         ; 0                         ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                       ; 0                        ; 1                            ; 0                        ; 0                            ; 0                       ; 0                       ; 0                       ; 0                        ; 0                        ; 0                    ; 0                               ; 0                           ; 1                     ;
; cmd_state.S_CMD_WRITE_P3           ; 0                   ; 0                          ; 0                                  ; 0                              ; 0                         ; 0                         ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                       ; 1                        ; 0                            ; 0                        ; 0                            ; 0                       ; 0                       ; 0                       ; 0                        ; 0                        ; 0                    ; 0                               ; 0                           ; 1                     ;
; cmd_state.S_CMD_REFRESH            ; 0                   ; 0                          ; 0                                  ; 0                              ; 0                         ; 0                         ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 1                       ; 0                        ; 0                            ; 0                        ; 0                            ; 0                       ; 0                       ; 0                       ; 0                        ; 0                        ; 0                    ; 0                               ; 0                           ; 1                     ;
; cmd_state.S_CMD_REFRESH_NOP1       ; 0                   ; 0                          ; 0                                  ; 0                              ; 0                         ; 0                         ; 0                            ; 0                            ; 0                            ; 0                            ; 1                            ; 0                       ; 0                        ; 0                            ; 0                        ; 0                            ; 0                       ; 0                       ; 0                       ; 0                        ; 0                        ; 0                    ; 0                               ; 0                           ; 1                     ;
; cmd_state.S_CMD_REFRESH_NOP2       ; 0                   ; 0                          ; 0                                  ; 0                              ; 0                         ; 0                         ; 0                            ; 0                            ; 0                            ; 1                            ; 0                            ; 0                       ; 0                        ; 0                            ; 0                        ; 0                            ; 0                       ; 0                       ; 0                       ; 0                        ; 0                        ; 0                    ; 0                               ; 0                           ; 1                     ;
; cmd_state.S_CMD_REFRESH_NOP3       ; 0                   ; 0                          ; 0                                  ; 0                              ; 0                         ; 0                         ; 0                            ; 0                            ; 1                            ; 0                            ; 0                            ; 0                       ; 0                        ; 0                            ; 0                        ; 0                            ; 0                       ; 0                       ; 0                       ; 0                        ; 0                        ; 0                    ; 0                               ; 0                           ; 1                     ;
; cmd_state.S_CMD_REFRESH_NOP4       ; 0                   ; 0                          ; 0                                  ; 0                              ; 0                         ; 0                         ; 0                            ; 1                            ; 0                            ; 0                            ; 0                            ; 0                       ; 0                        ; 0                            ; 0                        ; 0                            ; 0                       ; 0                       ; 0                       ; 0                        ; 0                        ; 0                    ; 0                               ; 0                           ; 1                     ;
; cmd_state.S_CMD_REFRESH_NOP5       ; 0                   ; 0                          ; 0                                  ; 0                              ; 0                         ; 0                         ; 1                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                       ; 0                        ; 0                            ; 0                        ; 0                            ; 0                       ; 0                       ; 0                       ; 0                        ; 0                        ; 0                    ; 0                               ; 0                           ; 1                     ;
; cmd_state.S_CMD_INIT_DATA          ; 0                   ; 0                          ; 0                                  ; 0                              ; 0                         ; 1                         ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                       ; 0                        ; 0                            ; 0                        ; 0                            ; 0                       ; 0                       ; 0                       ; 0                        ; 0                        ; 0                    ; 0                               ; 0                           ; 1                     ;
; cmd_state.S_CMD_INIT_READ          ; 0                   ; 0                          ; 0                                  ; 0                              ; 1                         ; 0                         ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                       ; 0                        ; 0                            ; 0                        ; 0                            ; 0                       ; 0                       ; 0                       ; 0                        ; 0                        ; 0                    ; 0                               ; 0                           ; 1                     ;
; cmd_state.S_CMD_WRITE_ACTIVATE     ; 0                   ; 0                          ; 0                                  ; 1                              ; 0                         ; 0                         ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                       ; 0                        ; 0                            ; 0                        ; 0                            ; 0                       ; 0                       ; 0                       ; 0                        ; 0                        ; 0                    ; 0                               ; 0                           ; 1                     ;
; cmd_state.S_CMD_WRITE_ACTIVATE_NOP ; 0                   ; 0                          ; 1                                  ; 0                              ; 0                         ; 0                         ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                       ; 0                        ; 0                            ; 0                        ; 0                            ; 0                       ; 0                       ; 0                       ; 0                        ; 0                        ; 0                    ; 0                               ; 0                           ; 1                     ;
; cmd_state.S_CMD_INIT_WRITE         ; 0                   ; 1                          ; 0                                  ; 0                              ; 0                         ; 0                         ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                       ; 0                        ; 0                            ; 0                        ; 0                            ; 0                       ; 0                       ; 0                       ; 0                        ; 0                        ; 0                    ; 0                               ; 0                           ; 1                     ;
; cmd_state.S_CMD_INC                ; 1                   ; 0                          ; 0                                  ; 0                              ; 0                         ; 0                         ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                       ; 0                        ; 0                            ; 0                        ; 0                            ; 0                       ; 0                       ; 0                       ; 0                        ; 0                        ; 0                    ; 0                               ; 0                           ; 1                     ;
+------------------------------------+---------------------+----------------------------+------------------------------------+--------------------------------+---------------------------+---------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+-------------------------+--------------------------+------------------------------+--------------------------+------------------------------+-------------------------+-------------------------+-------------------------+--------------------------+--------------------------+----------------------+---------------------------------+-----------------------------+-----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |NeonFox_PVP|SDRAM_TP16_I:SDRAM_controller|io_state                                                                                                                    ;
+---------------------------+-------------------------+-------------------------+---------------------------+---------------------------+---------------------------+--------------------+
; Name                      ; io_state.S_IO_P3_TO_MEM ; io_state.S_IO_P2_TO_MEM ; io_state.S_IO_P3_FROM_MEM ; io_state.S_IO_P2_FROM_MEM ; io_state.S_IO_P1_FROM_MEM ; io_state.S_IO_IDLE ;
+---------------------------+-------------------------+-------------------------+---------------------------+---------------------------+---------------------------+--------------------+
; io_state.S_IO_IDLE        ; 0                       ; 0                       ; 0                         ; 0                         ; 0                         ; 0                  ;
; io_state.S_IO_P1_FROM_MEM ; 0                       ; 0                       ; 0                         ; 0                         ; 1                         ; 1                  ;
; io_state.S_IO_P2_FROM_MEM ; 0                       ; 0                       ; 0                         ; 1                         ; 0                         ; 1                  ;
; io_state.S_IO_P3_FROM_MEM ; 0                       ; 0                       ; 1                         ; 0                         ; 0                         ; 1                  ;
; io_state.S_IO_P2_TO_MEM   ; 0                       ; 1                       ; 0                         ; 0                         ; 0                         ; 1                  ;
; io_state.S_IO_P3_TO_MEM   ; 1                       ; 0                       ; 0                         ; 0                         ; 0                         ; 1                  ;
+---------------------------+-------------------------+-------------------------+---------------------------+---------------------------+---------------------------+--------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |NeonFox_PVP|cache_8K_2S_16:d_cache_inst|state                                                                                                                                                                             ;
+----------------------------+------------------------+--------------------+-------------------+----------------------------+------------------------+-----------------------+-------------+---------------+------------------+--------------+
; Name                       ; state.S_FETCH_TRANSFER ; state.S_FETCH_WAIT ; state.S_FETCH_REQ ; state.S_WRITEBACK_TRANSFER ; state.S_WRITEBACK_WAIT ; state.S_WRITEBACK_REQ ; state.S_HIT ; state.S_FLUSH ; state.S_PREFETCH ; state.S_INIT ;
+----------------------------+------------------------+--------------------+-------------------+----------------------------+------------------------+-----------------------+-------------+---------------+------------------+--------------+
; state.S_INIT               ; 0                      ; 0                  ; 0                 ; 0                          ; 0                      ; 0                     ; 0           ; 0             ; 0                ; 0            ;
; state.S_PREFETCH           ; 0                      ; 0                  ; 0                 ; 0                          ; 0                      ; 0                     ; 0           ; 0             ; 1                ; 1            ;
; state.S_FLUSH              ; 0                      ; 0                  ; 0                 ; 0                          ; 0                      ; 0                     ; 0           ; 1             ; 0                ; 1            ;
; state.S_HIT                ; 0                      ; 0                  ; 0                 ; 0                          ; 0                      ; 0                     ; 1           ; 0             ; 0                ; 1            ;
; state.S_WRITEBACK_REQ      ; 0                      ; 0                  ; 0                 ; 0                          ; 0                      ; 1                     ; 0           ; 0             ; 0                ; 1            ;
; state.S_WRITEBACK_WAIT     ; 0                      ; 0                  ; 0                 ; 0                          ; 1                      ; 0                     ; 0           ; 0             ; 0                ; 1            ;
; state.S_WRITEBACK_TRANSFER ; 0                      ; 0                  ; 0                 ; 1                          ; 0                      ; 0                     ; 0           ; 0             ; 0                ; 1            ;
; state.S_FETCH_REQ          ; 0                      ; 0                  ; 1                 ; 0                          ; 0                      ; 0                     ; 0           ; 0             ; 0                ; 1            ;
; state.S_FETCH_WAIT         ; 0                      ; 1                  ; 0                 ; 0                          ; 0                      ; 0                     ; 0           ; 0             ; 0                ; 1            ;
; state.S_FETCH_TRANSFER     ; 1                      ; 0                  ; 0                 ; 0                          ; 0                      ; 0                     ; 0           ; 0             ; 0                ; 1            ;
+----------------------------+------------------------+--------------------+-------------------+----------------------------+------------------------+-----------------------+-------------+---------------+------------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |NeonFox_PVP|cache_8K_2S_16:p_cache_inst|state                                                                                                                                                                             ;
+----------------------------+------------------------+--------------------+-------------------+----------------------------+------------------------+-----------------------+-------------+---------------+------------------+--------------+
; Name                       ; state.S_FETCH_TRANSFER ; state.S_FETCH_WAIT ; state.S_FETCH_REQ ; state.S_WRITEBACK_TRANSFER ; state.S_WRITEBACK_WAIT ; state.S_WRITEBACK_REQ ; state.S_HIT ; state.S_FLUSH ; state.S_PREFETCH ; state.S_INIT ;
+----------------------------+------------------------+--------------------+-------------------+----------------------------+------------------------+-----------------------+-------------+---------------+------------------+--------------+
; state.S_INIT               ; 0                      ; 0                  ; 0                 ; 0                          ; 0                      ; 0                     ; 0           ; 0             ; 0                ; 0            ;
; state.S_PREFETCH           ; 0                      ; 0                  ; 0                 ; 0                          ; 0                      ; 0                     ; 0           ; 0             ; 1                ; 1            ;
; state.S_FLUSH              ; 0                      ; 0                  ; 0                 ; 0                          ; 0                      ; 0                     ; 0           ; 1             ; 0                ; 1            ;
; state.S_HIT                ; 0                      ; 0                  ; 0                 ; 0                          ; 0                      ; 0                     ; 1           ; 0             ; 0                ; 1            ;
; state.S_WRITEBACK_REQ      ; 0                      ; 0                  ; 0                 ; 0                          ; 0                      ; 1                     ; 0           ; 0             ; 0                ; 1            ;
; state.S_WRITEBACK_WAIT     ; 0                      ; 0                  ; 0                 ; 0                          ; 1                      ; 0                     ; 0           ; 0             ; 0                ; 1            ;
; state.S_WRITEBACK_TRANSFER ; 0                      ; 0                  ; 0                 ; 1                          ; 0                      ; 0                     ; 0           ; 0             ; 0                ; 1            ;
; state.S_FETCH_REQ          ; 0                      ; 0                  ; 1                 ; 0                          ; 0                      ; 0                     ; 0           ; 0             ; 0                ; 1            ;
; state.S_FETCH_WAIT         ; 0                      ; 1                  ; 0                 ; 0                          ; 0                      ; 0                     ; 0           ; 0             ; 0                ; 1            ;
; state.S_FETCH_TRANSFER     ; 1                      ; 0                  ; 0                 ; 0                          ; 0                      ; 0                     ; 0           ; 0             ; 0                ; 1            ;
+----------------------------+------------------------+--------------------+-------------------+----------------------------+------------------------+-----------------------+-------------+---------------+------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                     ;
+----------------------------------------------------------------+-----------------------------------------------------------------------+
; Register name                                                  ; Reason for Removal                                                    ;
+----------------------------------------------------------------+-----------------------------------------------------------------------+
; interrupt_controller:intcon_inst|prev_in[7]                    ; Lost fanout                                                           ;
; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|to_cpu[15]         ; Stuck at GND due to stuck port data_in                                ;
; cache_8K_2S_16:p_cache_inst|data_hold[0..15]                   ; Stuck at GND due to stuck port data_in                                ;
; XenonGecko_gen2:XG_inst|next_row_base[1..4]                    ; Merged with XenonGecko_gen2:XG_inst|next_row_base[0]                  ;
; keyboard:keyboard_inst|queue_8_8:tx_queue|prev_pop             ; Merged with keyboard:keyboard_inst|ps2_host:ps2_host_inst|prev_tx_req ;
; serial:serial_inst|queue_8_8:tx_queue|prev_pop                 ; Merged with serial:serial_inst|UART:UART_inst|prev_tx_req             ;
; NeonFox:CPU_inst|reg_file:reg_file_inst|prev_a_address[0]      ; Merged with NeonFox:CPU_inst|I_field1[5]                              ;
; NeonFox:CPU_inst|reg_file:reg_file_inst|prev_a_address[1]      ; Merged with NeonFox:CPU_inst|I_field1[6]                              ;
; NeonFox:CPU_inst|reg_file:reg_file_inst|prev_a_address[2]      ; Merged with NeonFox:CPU_inst|I_field1[7]                              ;
; NeonFox:CPU_inst|decode_unit:decoder_inst|src_raddr[4]         ; Merged with NeonFox:CPU_inst|decode_unit:decoder_inst|I_field[9]      ;
; NeonFox:CPU_inst|decode_unit:decoder_inst|src_raddr[3]         ; Merged with NeonFox:CPU_inst|decode_unit:decoder_inst|I_field[8]      ;
; NeonFox:CPU_inst|decode_unit:decoder_inst|src_raddr[2]         ; Merged with NeonFox:CPU_inst|decode_unit:decoder_inst|I_field[7]      ;
; NeonFox:CPU_inst|decode_unit:decoder_inst|src_raddr[1]         ; Merged with NeonFox:CPU_inst|decode_unit:decoder_inst|I_field[6]      ;
; NeonFox:CPU_inst|decode_unit:decoder_inst|src_raddr[0]         ; Merged with NeonFox:CPU_inst|decode_unit:decoder_inst|I_field[5]      ;
; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[1]                     ; Merged with SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0]                ;
; XenonGecko_gen2:XG_inst|next_row_base[0]                       ; Stuck at GND due to stuck port data_in                                ;
; interrupt_controller:intcon_inst|status[7]                     ; Stuck at GND due to stuck port data_in                                ;
; cache_8K_2S_16:p_cache_inst|wren_hold                          ; Stuck at GND due to stuck port data_in                                ;
; cache_8K_2S_16:p_cache_inst|prev_cache_wren                    ; Stuck at GND due to stuck port data_in                                ;
; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_shift_reg[10] ; Stuck at VCC due to stuck port data_in                                ;
; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|state~14           ; Lost fanout                                                           ;
; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|state~15           ; Lost fanout                                                           ;
; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|state~16           ; Lost fanout                                                           ;
; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|state~17           ; Lost fanout                                                           ;
; DE1_flash_controller:flash_inst|state~5                        ; Lost fanout                                                           ;
; DE1_flash_controller:flash_inst|state~6                        ; Lost fanout                                                           ;
; SDRAM_TP16_I:SDRAM_controller|cmd_state~22                     ; Lost fanout                                                           ;
; SDRAM_TP16_I:SDRAM_controller|cmd_state~23                     ; Lost fanout                                                           ;
; SDRAM_TP16_I:SDRAM_controller|cmd_state~24                     ; Lost fanout                                                           ;
; SDRAM_TP16_I:SDRAM_controller|cmd_state~25                     ; Lost fanout                                                           ;
; SDRAM_TP16_I:SDRAM_controller|cmd_state~26                     ; Lost fanout                                                           ;
; SDRAM_TP16_I:SDRAM_controller|cmd_state~27                     ; Lost fanout                                                           ;
; SDRAM_TP16_I:SDRAM_controller|io_state~3                       ; Lost fanout                                                           ;
; SDRAM_TP16_I:SDRAM_controller|io_state~4                       ; Lost fanout                                                           ;
; SDRAM_TP16_I:SDRAM_controller|io_state~5                       ; Lost fanout                                                           ;
; SDRAM_TP16_I:SDRAM_controller|io_state~6                       ; Lost fanout                                                           ;
; SDRAM_TP16_I:SDRAM_controller|io_state~7                       ; Lost fanout                                                           ;
; cache_8K_2S_16:d_cache_inst|state~12                           ; Lost fanout                                                           ;
; cache_8K_2S_16:d_cache_inst|state~13                           ; Lost fanout                                                           ;
; cache_8K_2S_16:d_cache_inst|state~14                           ; Lost fanout                                                           ;
; cache_8K_2S_16:d_cache_inst|state~15                           ; Lost fanout                                                           ;
; cache_8K_2S_16:p_cache_inst|state~12                           ; Lost fanout                                                           ;
; cache_8K_2S_16:p_cache_inst|state~13                           ; Lost fanout                                                           ;
; cache_8K_2S_16:p_cache_inst|state~14                           ; Lost fanout                                                           ;
; cache_8K_2S_16:p_cache_inst|state~15                           ; Lost fanout                                                           ;
; cache_8K_2S_16:p_cache_inst|state.S_FLUSH                      ; Stuck at GND due to stuck port data_in                                ;
; Total Number of Removed Registers = 64                         ;                                                                       ;
+----------------------------------------------------------------+-----------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3223  ;
; Number of registers using Synchronous Clear  ; 264   ;
; Number of registers using Synchronous Load   ; 186   ;
; Number of registers using Asynchronous Clear ; 354   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2659  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------+
; Inverted Register Statistics                                                   ;
+----------------------------------------------------------------------+---------+
; Inverted Register                                                    ; Fan out ;
+----------------------------------------------------------------------+---------+
; DE1_flash_controller:flash_inst|fsm_reset                            ; 8       ;
; serial:serial_inst|queue_8_8:tx_queue|empty                          ; 10      ;
; rst                                                                  ; 721     ;
; NeonFox:CPU_inst|alu_op1[1]                                          ; 12      ;
; NeonFox:CPU_inst|alu_op1[0]                                          ; 29      ;
; NeonFox:CPU_inst|alu_op1[2]                                          ; 15      ;
; rst_s                                                                ; 1       ;
; MSC:MSC_inst|p1_reset_req                                            ; 3       ;
; MSC:MSC_inst|prev_p1_ready                                           ; 2       ;
; MSC:MSC_inst|p2_reset_req                                            ; 4       ;
; MSC:MSC_inst|prev_p2_ready                                           ; 2       ;
; XenonGecko_gen2:XG_inst|next_row_base[7]                             ; 3       ;
; XenonGecko_gen2:XG_inst|next_row_base[5]                             ; 3       ;
; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_4:a_fifo|empty  ; 2       ;
; keyboard:keyboard_inst|queue_8_8:tx_queue|empty                      ; 6       ;
; keyboard:keyboard_inst|queue_8_8:rx_queue|empty                      ; 2       ;
; serial:serial_inst|queue_8_8:rx_queue|empty                          ; 2       ;
; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_16:p_fifo|empty ; 5       ;
; serial:serial_inst|UART:UART_inst|rx_frame[0]                        ; 3       ;
; serial:serial_inst|UART:UART_inst|rx_frame[1]                        ; 2       ;
; serial:serial_inst|UART:UART_inst|rx_s                               ; 2       ;
; serial:serial_inst|UART:UART_inst|rx_frame[2]                        ; 2       ;
; serial:serial_inst|UART:UART_inst|rx_frame[8]                        ; 2       ;
; serial:serial_inst|UART:UART_inst|rx_frame[7]                        ; 2       ;
; serial:serial_inst|UART:UART_inst|rx_frame[6]                        ; 2       ;
; serial:serial_inst|UART:UART_inst|rx_frame[5]                        ; 2       ;
; serial:serial_inst|UART:UART_inst|rx_frame[4]                        ; 2       ;
; serial:serial_inst|UART:UART_inst|rx_frame[3]                        ; 2       ;
; serial:serial_inst|UART:UART_inst|rx_frame[9]                        ; 1       ;
; keyboard:keyboard_inst|ps2_host:ps2_host_inst|rx_shift_reg[11]       ; 2       ;
; Total number of inverted registers = 30                              ;         ;
+----------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |NeonFox_PVP|SDRAM_TP16_I:SDRAM_controller|init_offset[0]                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |NeonFox_PVP|SDRAM_TP16_I:SDRAM_controller|init_base[1]                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NeonFox_PVP|keyboard:keyboard_inst|ps2_host:ps2_host_inst|rx_data[3]                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |NeonFox_PVP|cache_8K_2S_16:d_cache_inst|word_valid[1]                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |NeonFox_PVP|cache_8K_2S_16:p_cache_inst|word_valid[1]                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |NeonFox_PVP|timer:timer_inst|to_cpu[6]                                                   ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |NeonFox_PVP|timer:timer_inst|to_cpu[1]                                                   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |NeonFox_PVP|XenonGecko_gen2:XG_inst|vesa_col[9]                                          ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |NeonFox_PVP|SDRAM_TP16_I:SDRAM_controller|refresh_timer[0]                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |NeonFox_PVP|NeonFox:CPU_inst|decode_unit:decoder_inst|alu_op[0]                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |NeonFox_PVP|XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_16:p_fifo|read_addr[1]  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |NeonFox_PVP|XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_16:p_fifo|write_addr[1] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |NeonFox_PVP|XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_4:a_fifo|read_addr[1]   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |NeonFox_PVP|XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_4:a_fifo|write_addr[1]  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |NeonFox_PVP|serial:serial_inst|queue_8_8:tx_queue|write_addr[2]                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |NeonFox_PVP|XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|p_burst[0]                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |NeonFox_PVP|XenonGecko_gen2:XG_inst|next_row_base[8]                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |NeonFox_PVP|XenonGecko_gen2:XG_inst|bg_shift0[11]                                        ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |NeonFox_PVP|XenonGecko_gen2:XG_inst|bg_shift0[8]                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |NeonFox_PVP|NeonFox:CPU_inst|decode_unit:decoder_inst|I_alternate[12]                    ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |NeonFox_PVP|keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_shift_reg[1]                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NeonFox_PVP|interrupt_controller:intcon_inst|control[7]                                  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |NeonFox_PVP|interrupt_controller:intcon_inst|status[6]                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |NeonFox_PVP|keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[2]                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NeonFox_PVP|serial:serial_inst|UART:UART_inst|rx_data[0]                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |NeonFox_PVP|NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[16]                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |NeonFox_PVP|keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[0]                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |NeonFox_PVP|serial:serial_inst|queue_8_8:rx_queue|read_addr[2]                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |NeonFox_PVP|serial:serial_inst|queue_8_8:tx_queue|read_addr[0]                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |NeonFox_PVP|SDRAM_TP16_I:SDRAM_controller|from_mem[1]                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |NeonFox_PVP|NeonFox:CPU_inst|PC:PC_inst|A_pipe0[2]                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |NeonFox_PVP|NeonFox:CPU_inst|ALU:ALU_inst|p                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |NeonFox_PVP|keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[0]                       ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |NeonFox_PVP|keyboard:keyboard_inst|ps2_host:ps2_host_inst|timer[9]                       ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |NeonFox_PVP|serial:serial_inst|UART:UART_inst|tx_timer[4]                                ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |NeonFox_PVP|XenonGecko_gen2:XG_inst|vesa_line[5]                                         ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |NeonFox_PVP|XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|aar[3]                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |NeonFox_PVP|MSC:MSC_inst|p2_reset_reg                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |NeonFox_PVP|MSC:MSC_inst|p1_prefetch_reg                                                 ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |NeonFox_PVP|XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|par[0]                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |NeonFox_PVP|interrupt_controller:intcon_inst|timer[3]                                    ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |NeonFox_PVP|keyboard:keyboard_inst|ps2_host:ps2_host_inst|rx_shift_reg[5]                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |NeonFox_PVP|NeonFox:CPU_inst|PC:PC_inst|A_current_I[16]                                  ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |NeonFox_PVP|serial:serial_inst|UART:UART_inst|rx_timer[3]                                ;
; 4:1                ; 7 bits    ; 14 LEs        ; 0 LEs                ; 14 LEs                 ; Yes        ; |NeonFox_PVP|XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|prev_buff_attribute_count[0]     ;
; 16:1               ; 3 bits    ; 30 LEs        ; 3 LEs                ; 27 LEs                 ; Yes        ; |NeonFox_PVP|XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|to_cpu[14]                       ;
; 16:1               ; 7 bits    ; 70 LEs        ; 14 LEs               ; 56 LEs                 ; Yes        ; |NeonFox_PVP|XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|to_cpu[6]                        ;
; 16:1               ; 5 bits    ; 50 LEs        ; 10 LEs               ; 40 LEs                 ; Yes        ; |NeonFox_PVP|XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|to_cpu[3]                        ;
; 13:1               ; 3 bits    ; 24 LEs        ; 3 LEs                ; 21 LEs                 ; Yes        ; |NeonFox_PVP|NeonFox:CPU_inst|decode_unit:decoder_inst|dest_waddr[3]                      ;
; 13:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |NeonFox_PVP|NeonFox:CPU_inst|decode_unit:decoder_inst|dest_waddr[0]                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |NeonFox_PVP|NeonFox:CPU_inst|reg_file:reg_file_inst|rah[10]                              ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |NeonFox_PVP|NeonFox:CPU_inst|reg_file:reg_file_inst|rah[5]                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |NeonFox_PVP|NeonFox:CPU_inst|reg_file:reg_file_inst|ral[9]                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |NeonFox_PVP|NeonFox:CPU_inst|reg_file:reg_file_inst|ral[0]                               ;
; 5:1                ; 29 bits   ; 87 LEs        ; 87 LEs               ; 0 LEs                  ; Yes        ; |NeonFox_PVP|NeonFox:CPU_inst|PC:PC_inst|PC_reg[9]                                        ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |NeonFox_PVP|NeonFox:CPU_inst|PC:PC_inst|PC_reg[3]                                        ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |NeonFox_PVP|NeonFox:CPU_inst|decode_unit:decoder_inst|I_reg[0]                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |NeonFox_PVP|NeonFox:CPU_inst|decode_unit:decoder_inst|pc_jmp                             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |NeonFox_PVP|SDRAM_TP16_I:SDRAM_controller|init_refresh_count[1]                          ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |NeonFox_PVP|XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|buff_attribute_count[2]          ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |NeonFox_PVP|XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|attribute_count[4]               ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |NeonFox_PVP|serial:serial_inst|UART:UART_inst|tx_frame[3]                                ;
; 29:1               ; 12 bits   ; 228 LEs       ; 216 LEs              ; 12 LEs                 ; Yes        ; |NeonFox_PVP|NeonFox:CPU_inst|reg_file:reg_file_inst|a_reg[14]                            ;
; 29:1               ; 4 bits    ; 76 LEs        ; 76 LEs               ; 0 LEs                  ; Yes        ; |NeonFox_PVP|NeonFox:CPU_inst|reg_file:reg_file_inst|a_reg[0]                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |NeonFox_PVP|timer:timer_inst|counter[21]                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |NeonFox_PVP|timer:timer_inst|counter[11]                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |NeonFox_PVP|timer:timer_inst|counter[2]                                                  ;
; 6:1                ; 13 bits   ; 52 LEs        ; 39 LEs               ; 13 LEs                 ; Yes        ; |NeonFox_PVP|XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_addr[13]                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |NeonFox_PVP|SDRAM_TP16_I:SDRAM_controller|p3_offset[1]                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |NeonFox_PVP|SDRAM_TP16_I:SDRAM_controller|p2_offset[1]                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |NeonFox_PVP|SDRAM_TP16_I:SDRAM_controller|start_delay[1]                                 ;
; 18:1               ; 5 bits    ; 60 LEs        ; 5 LEs                ; 55 LEs                 ; Yes        ; |NeonFox_PVP|NeonFox:CPU_inst|decode_unit:decoder_inst|data_select                        ;
; 18:1               ; 3 bits    ; 36 LEs        ; 3 LEs                ; 33 LEs                 ; Yes        ; |NeonFox_PVP|NeonFox:CPU_inst|decode_unit:decoder_inst|status_ren                         ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |NeonFox_PVP|XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|attribute_offset[4]              ;
; 8:1                ; 2 bits    ; 10 LEs        ; 2 LEs                ; 8 LEs                  ; Yes        ; |NeonFox_PVP|cache_8K_2S_16:d_cache_inst|address_hold[0]                                  ;
; 8:1                ; 2 bits    ; 10 LEs        ; 2 LEs                ; 8 LEs                  ; Yes        ; |NeonFox_PVP|cache_8K_2S_16:p_cache_inst|address_hold[0]                                  ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |NeonFox_PVP|SDRAM_TP16_I:SDRAM_controller|sdram_ba[1]                                    ;
; 11:1               ; 2 bits    ; 14 LEs        ; 0 LEs                ; 14 LEs                 ; Yes        ; |NeonFox_PVP|SDRAM_TP16_I:SDRAM_controller|precharge_bank[0]                              ;
; 12:1               ; 30 bits   ; 240 LEs       ; 60 LEs               ; 180 LEs                ; Yes        ; |NeonFox_PVP|cache_8K_2S_16:d_cache_inst|address_hold[17]                                 ;
; 12:1               ; 30 bits   ; 240 LEs       ; 60 LEs               ; 180 LEs                ; Yes        ; |NeonFox_PVP|cache_8K_2S_16:p_cache_inst|address_hold[6]                                  ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |NeonFox_PVP|SDRAM_TP16_I:SDRAM_controller|precharge_timer[0]                             ;
; 16:1               ; 3 bits    ; 30 LEs        ; 21 LEs               ; 9 LEs                  ; Yes        ; |NeonFox_PVP|SDRAM_TP16_I:SDRAM_controller|sdram_a[11]                                    ;
; 23:1               ; 3 bits    ; 45 LEs        ; 33 LEs               ; 12 LEs                 ; Yes        ; |NeonFox_PVP|SDRAM_TP16_I:SDRAM_controller|sdram_a[6]                                     ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |NeonFox_PVP|SDRAM_TP16_I:SDRAM_controller|sdram_a[5]                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |NeonFox_PVP|XenonGecko_gen2:XG_inst|next_row_base[5]                                     ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |NeonFox_PVP|serial:serial_inst|UART:UART_inst|rx_frame[1]                                ;
; 8:1                ; 16 bits   ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; Yes        ; |NeonFox_PVP|SDRAM_TP16_I:SDRAM_controller|data_out[15]                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |NeonFox_PVP|DE1_flash_controller:flash_inst|state                                        ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |NeonFox_PVP|XenonGecko_gen2:XG_inst|Mux2                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |NeonFox_PVP|cache_8K_2S_16:d_cache_inst|Selector143                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |NeonFox_PVP|NeonFox:CPU_inst|reg_file:reg_file_inst|a_data[15]                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |NeonFox_PVP|NeonFox:CPU_inst|reg_file:reg_file_inst|a_data[1]                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |NeonFox_PVP|cache_8K_2S_16:d_cache_inst|Selector142                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |NeonFox_PVP|cache_8K_2S_16:p_cache_inst|Selector140                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |NeonFox_PVP|cache_8K_2S_16:d_cache_inst|Selector83                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |NeonFox_PVP|cache_8K_2S_16:d_cache_inst|Selector148                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |NeonFox_PVP|cache_8K_2S_16:p_cache_inst|Selector83                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |NeonFox_PVP|cache_8K_2S_16:p_cache_inst|Selector147                                      ;
; 10:1               ; 9 bits    ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |NeonFox_PVP|NeonFox:CPU_inst|ALU:ALU_inst|Mux8                                           ;
; 11:1               ; 7 bits    ; 49 LEs        ; 42 LEs               ; 7 LEs                  ; No         ; |NeonFox_PVP|NeonFox:CPU_inst|ALU:ALU_inst|Mux5                                           ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |NeonFox_PVP|cache_8K_2S_16:d_cache_inst|Selector146                                      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |NeonFox_PVP|cache_8K_2S_16:p_cache_inst|Selector146                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |NeonFox_PVP|XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|Selector64                       ;
; 13:1               ; 5 bits    ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; No         ; |NeonFox_PVP|SDRAM_TP16_I:SDRAM_controller|io_state                                       ;
; 12:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; No         ; |NeonFox_PVP|XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|state                            ;
; 12:1               ; 3 bits    ; 24 LEs        ; 9 LEs                ; 15 LEs                 ; No         ; |NeonFox_PVP|SDRAM_TP16_I:SDRAM_controller|cmd_state                                      ;
; 16:1               ; 2 bits    ; 20 LEs        ; 6 LEs                ; 14 LEs                 ; No         ; |NeonFox_PVP|cache_8K_2S_16:d_cache_inst|state                                            ;
; 15:1               ; 2 bits    ; 20 LEs        ; 6 LEs                ; 14 LEs                 ; No         ; |NeonFox_PVP|cache_8K_2S_16:d_cache_inst|state                                            ;
; 16:1               ; 2 bits    ; 20 LEs        ; 6 LEs                ; 14 LEs                 ; No         ; |NeonFox_PVP|cache_8K_2S_16:p_cache_inst|state                                            ;
; 15:1               ; 2 bits    ; 20 LEs        ; 6 LEs                ; 14 LEs                 ; No         ; |NeonFox_PVP|cache_8K_2S_16:p_cache_inst|state                                            ;
; 14:1               ; 2 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; No         ; |NeonFox_PVP|SDRAM_TP16_I:SDRAM_controller|cmd_state                                      ;
; 14:1               ; 2 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; No         ; |NeonFox_PVP|SDRAM_TP16_I:SDRAM_controller|cmd_state                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cache_8K_2S_16:p_cache_inst|C_2K_16:cache_1|altsyncram:altsyncram_component|altsyncram_t572:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cache_8K_2S_16:p_cache_inst|C_2K_16:cache_2|altsyncram:altsyncram_component|altsyncram_t572:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cache_8K_2S_16:p_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cache_8K_2S_16:d_cache_inst|C_2K_16:cache_1|altsyncram:altsyncram_component|altsyncram_t572:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cache_8K_2S_16:d_cache_inst|C_2K_16:cache_2|altsyncram:altsyncram_component|altsyncram_t572:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_0u81:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL0:PLL_inst|altpll:altpll_component ;
+-------------------------------+------------------------+---------------------------+
; Parameter Name                ; Value                  ; Type                      ;
+-------------------------------+------------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped                   ;
; PLL_TYPE                      ; AUTO                   ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL0 ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                   ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                   ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                  ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped                   ;
; LOCK_HIGH                     ; 1                      ; Untyped                   ;
; LOCK_LOW                      ; 1                      ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped                   ;
; SKIP_VCO                      ; OFF                    ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped                   ;
; BANDWIDTH                     ; 0                      ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                   ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped                   ;
; DOWN_SPREAD                   ; 0                      ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                    ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                      ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                      ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                      ; Signed Integer            ;
; CLK1_MULTIPLY_BY              ; 1                      ; Signed Integer            ;
; CLK0_MULTIPLY_BY              ; 1                      ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                      ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                      ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                      ; Signed Integer            ;
; CLK1_DIVIDE_BY                ; 1                      ; Signed Integer            ;
; CLK0_DIVIDE_BY                ; 2                      ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                     ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                     ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                     ; Signed Integer            ;
; CLK1_DUTY_CYCLE               ; 50                     ; Signed Integer            ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped                   ;
; DPA_DIVIDER                   ; 0                      ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped                   ;
; VCO_MIN                       ; 0                      ; Untyped                   ;
; VCO_MAX                       ; 0                      ; Untyped                   ;
; VCO_CENTER                    ; 0                      ; Untyped                   ;
; PFD_MIN                       ; 0                      ; Untyped                   ;
; PFD_MAX                       ; 0                      ; Untyped                   ;
; M_INITIAL                     ; 0                      ; Untyped                   ;
; M                             ; 0                      ; Untyped                   ;
; N                             ; 1                      ; Untyped                   ;
; M2                            ; 1                      ; Untyped                   ;
; N2                            ; 1                      ; Untyped                   ;
; SS                            ; 1                      ; Untyped                   ;
; C0_HIGH                       ; 0                      ; Untyped                   ;
; C1_HIGH                       ; 0                      ; Untyped                   ;
; C2_HIGH                       ; 0                      ; Untyped                   ;
; C3_HIGH                       ; 0                      ; Untyped                   ;
; C4_HIGH                       ; 0                      ; Untyped                   ;
; C5_HIGH                       ; 0                      ; Untyped                   ;
; C6_HIGH                       ; 0                      ; Untyped                   ;
; C7_HIGH                       ; 0                      ; Untyped                   ;
; C8_HIGH                       ; 0                      ; Untyped                   ;
; C9_HIGH                       ; 0                      ; Untyped                   ;
; C0_LOW                        ; 0                      ; Untyped                   ;
; C1_LOW                        ; 0                      ; Untyped                   ;
; C2_LOW                        ; 0                      ; Untyped                   ;
; C3_LOW                        ; 0                      ; Untyped                   ;
; C4_LOW                        ; 0                      ; Untyped                   ;
; C5_LOW                        ; 0                      ; Untyped                   ;
; C6_LOW                        ; 0                      ; Untyped                   ;
; C7_LOW                        ; 0                      ; Untyped                   ;
; C8_LOW                        ; 0                      ; Untyped                   ;
; C9_LOW                        ; 0                      ; Untyped                   ;
; C0_INITIAL                    ; 0                      ; Untyped                   ;
; C1_INITIAL                    ; 0                      ; Untyped                   ;
; C2_INITIAL                    ; 0                      ; Untyped                   ;
; C3_INITIAL                    ; 0                      ; Untyped                   ;
; C4_INITIAL                    ; 0                      ; Untyped                   ;
; C5_INITIAL                    ; 0                      ; Untyped                   ;
; C6_INITIAL                    ; 0                      ; Untyped                   ;
; C7_INITIAL                    ; 0                      ; Untyped                   ;
; C8_INITIAL                    ; 0                      ; Untyped                   ;
; C9_INITIAL                    ; 0                      ; Untyped                   ;
; C0_MODE                       ; BYPASS                 ; Untyped                   ;
; C1_MODE                       ; BYPASS                 ; Untyped                   ;
; C2_MODE                       ; BYPASS                 ; Untyped                   ;
; C3_MODE                       ; BYPASS                 ; Untyped                   ;
; C4_MODE                       ; BYPASS                 ; Untyped                   ;
; C5_MODE                       ; BYPASS                 ; Untyped                   ;
; C6_MODE                       ; BYPASS                 ; Untyped                   ;
; C7_MODE                       ; BYPASS                 ; Untyped                   ;
; C8_MODE                       ; BYPASS                 ; Untyped                   ;
; C9_MODE                       ; BYPASS                 ; Untyped                   ;
; C0_PH                         ; 0                      ; Untyped                   ;
; C1_PH                         ; 0                      ; Untyped                   ;
; C2_PH                         ; 0                      ; Untyped                   ;
; C3_PH                         ; 0                      ; Untyped                   ;
; C4_PH                         ; 0                      ; Untyped                   ;
; C5_PH                         ; 0                      ; Untyped                   ;
; C6_PH                         ; 0                      ; Untyped                   ;
; C7_PH                         ; 0                      ; Untyped                   ;
; C8_PH                         ; 0                      ; Untyped                   ;
; C9_PH                         ; 0                      ; Untyped                   ;
; L0_HIGH                       ; 1                      ; Untyped                   ;
; L1_HIGH                       ; 1                      ; Untyped                   ;
; G0_HIGH                       ; 1                      ; Untyped                   ;
; G1_HIGH                       ; 1                      ; Untyped                   ;
; G2_HIGH                       ; 1                      ; Untyped                   ;
; G3_HIGH                       ; 1                      ; Untyped                   ;
; E0_HIGH                       ; 1                      ; Untyped                   ;
; E1_HIGH                       ; 1                      ; Untyped                   ;
; E2_HIGH                       ; 1                      ; Untyped                   ;
; E3_HIGH                       ; 1                      ; Untyped                   ;
; L0_LOW                        ; 1                      ; Untyped                   ;
; L1_LOW                        ; 1                      ; Untyped                   ;
; G0_LOW                        ; 1                      ; Untyped                   ;
; G1_LOW                        ; 1                      ; Untyped                   ;
; G2_LOW                        ; 1                      ; Untyped                   ;
; G3_LOW                        ; 1                      ; Untyped                   ;
; E0_LOW                        ; 1                      ; Untyped                   ;
; E1_LOW                        ; 1                      ; Untyped                   ;
; E2_LOW                        ; 1                      ; Untyped                   ;
; E3_LOW                        ; 1                      ; Untyped                   ;
; L0_INITIAL                    ; 1                      ; Untyped                   ;
; L1_INITIAL                    ; 1                      ; Untyped                   ;
; G0_INITIAL                    ; 1                      ; Untyped                   ;
; G1_INITIAL                    ; 1                      ; Untyped                   ;
; G2_INITIAL                    ; 1                      ; Untyped                   ;
; G3_INITIAL                    ; 1                      ; Untyped                   ;
; E0_INITIAL                    ; 1                      ; Untyped                   ;
; E1_INITIAL                    ; 1                      ; Untyped                   ;
; E2_INITIAL                    ; 1                      ; Untyped                   ;
; E3_INITIAL                    ; 1                      ; Untyped                   ;
; L0_MODE                       ; BYPASS                 ; Untyped                   ;
; L1_MODE                       ; BYPASS                 ; Untyped                   ;
; G0_MODE                       ; BYPASS                 ; Untyped                   ;
; G1_MODE                       ; BYPASS                 ; Untyped                   ;
; G2_MODE                       ; BYPASS                 ; Untyped                   ;
; G3_MODE                       ; BYPASS                 ; Untyped                   ;
; E0_MODE                       ; BYPASS                 ; Untyped                   ;
; E1_MODE                       ; BYPASS                 ; Untyped                   ;
; E2_MODE                       ; BYPASS                 ; Untyped                   ;
; E3_MODE                       ; BYPASS                 ; Untyped                   ;
; L0_PH                         ; 0                      ; Untyped                   ;
; L1_PH                         ; 0                      ; Untyped                   ;
; G0_PH                         ; 0                      ; Untyped                   ;
; G1_PH                         ; 0                      ; Untyped                   ;
; G2_PH                         ; 0                      ; Untyped                   ;
; G3_PH                         ; 0                      ; Untyped                   ;
; E0_PH                         ; 0                      ; Untyped                   ;
; E1_PH                         ; 0                      ; Untyped                   ;
; E2_PH                         ; 0                      ; Untyped                   ;
; E3_PH                         ; 0                      ; Untyped                   ;
; M_PH                          ; 0                      ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped                   ;
; CLK0_COUNTER                  ; G0                     ; Untyped                   ;
; CLK1_COUNTER                  ; G0                     ; Untyped                   ;
; CLK2_COUNTER                  ; G0                     ; Untyped                   ;
; CLK3_COUNTER                  ; G0                     ; Untyped                   ;
; CLK4_COUNTER                  ; G0                     ; Untyped                   ;
; CLK5_COUNTER                  ; G0                     ; Untyped                   ;
; CLK6_COUNTER                  ; E0                     ; Untyped                   ;
; CLK7_COUNTER                  ; E1                     ; Untyped                   ;
; CLK8_COUNTER                  ; E2                     ; Untyped                   ;
; CLK9_COUNTER                  ; E3                     ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                      ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                      ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                      ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                      ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                      ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                      ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                      ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                      ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                      ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                      ; Untyped                   ;
; M_TIME_DELAY                  ; 0                      ; Untyped                   ;
; N_TIME_DELAY                  ; 0                      ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                     ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                     ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                      ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped                   ;
; VCO_POST_SCALE                ; 0                      ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II             ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED              ; Untyped                   ;
; PORT_CLK1                     ; PORT_USED              ; Untyped                   ;
; PORT_CLK2                     ; PORT_USED              ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped                   ;
; PORT_ARESET                   ; PORT_UNUSED            ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_LOCKED                   ; PORT_UNUSED            ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED            ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED            ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED            ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED            ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                      ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                      ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                      ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                      ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                      ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                      ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                      ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                      ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                      ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                      ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                      ; Untyped                   ;
; CBXI_PARAMETER                ; NOTHING                ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped                   ;
; WIDTH_CLOCK                   ; 6                      ; Untyped                   ;
; WIDTH_PHASECOUNTERSELECT      ; 4                      ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone II             ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE            ;
+-------------------------------+------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cache_8K_2S_16:p_cache_inst|C_2K_16:cache_1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                      ;
; WIDTH_A                            ; 16                   ; Signed Integer                                               ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                               ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 16                   ; Signed Integer                                               ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                               ;
; NUMWORDS_B                         ; 2048                 ; Signed Integer                                               ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_t572      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cache_8K_2S_16:p_cache_inst|C_2K_16:cache_2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                      ;
; WIDTH_A                            ; 16                   ; Signed Integer                                               ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                               ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 16                   ; Signed Integer                                               ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                               ;
; NUMWORDS_B                         ; 2048                 ; Signed Integer                                               ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_t572      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cache_8K_2S_16:p_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                        ;
; WIDTH_A                            ; 54                   ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 54                   ; Signed Integer                                                 ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                                 ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 6                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 9                    ; Signed Integer                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_85r1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cache_8K_2S_16:d_cache_inst|C_2K_16:cache_1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                      ;
; WIDTH_A                            ; 16                   ; Signed Integer                                               ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                               ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 16                   ; Signed Integer                                               ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                               ;
; NUMWORDS_B                         ; 2048                 ; Signed Integer                                               ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_t572      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cache_8K_2S_16:d_cache_inst|C_2K_16:cache_2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                      ;
; WIDTH_A                            ; 16                   ; Signed Integer                                               ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                               ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 16                   ; Signed Integer                                               ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                               ;
; NUMWORDS_B                         ; 2048                 ; Signed Integer                                               ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_t572      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                        ;
; WIDTH_A                            ; 54                   ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 54                   ; Signed Integer                                                 ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                                 ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 6                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 9                    ; Signed Integer                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_85r1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                            ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                         ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                         ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                  ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                  ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                                  ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                  ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                  ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_d572      ; Untyped                                                                         ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                       ;
+------------------------------------+-----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                                    ;
; OPERATION_MODE                     ; ROM                   ; Untyped                                                    ;
; WIDTH_A                            ; 24                    ; Signed Integer                                             ;
; WIDTHAD_A                          ; 8                     ; Signed Integer                                             ;
; NUMWORDS_A                         ; 256                   ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; WIDTH_B                            ; 1                     ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                     ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                     ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                     ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                     ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                    ;
; INIT_FILE                          ; Windows95_palette.mif ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone II            ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_0u81       ; Untyped                                                    ;
+------------------------------------+-----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                          ;
+-------------------------------+---------------------------------------+
; Name                          ; Value                                 ;
+-------------------------------+---------------------------------------+
; Number of entity instances    ; 1                                     ;
; Entity Instance               ; PLL0:PLL_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                ;
;     -- PLL_TYPE               ; AUTO                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                     ;
+-------------------------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                           ;
+-------------------------------------------+------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                          ;
+-------------------------------------------+------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 8                                                                                              ;
; Entity Instance                           ; cache_8K_2S_16:p_cache_inst|C_2K_16:cache_1|altsyncram:altsyncram_component                    ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                ;
;     -- WIDTH_A                            ; 16                                                                                             ;
;     -- NUMWORDS_A                         ; 2048                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 16                                                                                             ;
;     -- NUMWORDS_B                         ; 2048                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; cache_8K_2S_16:p_cache_inst|C_2K_16:cache_2|altsyncram:altsyncram_component                    ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                ;
;     -- WIDTH_A                            ; 16                                                                                             ;
;     -- NUMWORDS_A                         ; 2048                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 16                                                                                             ;
;     -- NUMWORDS_B                         ; 2048                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; cache_8K_2S_16:p_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                      ;
;     -- WIDTH_A                            ; 54                                                                                             ;
;     -- NUMWORDS_A                         ; 512                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 54                                                                                             ;
;     -- NUMWORDS_B                         ; 512                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; cache_8K_2S_16:d_cache_inst|C_2K_16:cache_1|altsyncram:altsyncram_component                    ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                ;
;     -- WIDTH_A                            ; 16                                                                                             ;
;     -- NUMWORDS_A                         ; 2048                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 16                                                                                             ;
;     -- NUMWORDS_B                         ; 2048                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; cache_8K_2S_16:d_cache_inst|C_2K_16:cache_2|altsyncram:altsyncram_component                    ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                ;
;     -- WIDTH_A                            ; 16                                                                                             ;
;     -- NUMWORDS_A                         ; 2048                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 16                                                                                             ;
;     -- NUMWORDS_B                         ; 2048                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                      ;
;     -- WIDTH_A                            ; 54                                                                                             ;
;     -- NUMWORDS_A                         ; 512                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 54                                                                                             ;
;     -- NUMWORDS_B                         ; 512                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                ;
;     -- WIDTH_A                            ; 16                                                                                             ;
;     -- NUMWORDS_A                         ; 1024                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 16                                                                                             ;
;     -- NUMWORDS_B                         ; 1024                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component                     ;
;     -- OPERATION_MODE                     ; ROM                                                                                            ;
;     -- WIDTH_A                            ; 24                                                                                             ;
;     -- NUMWORDS_A                         ; 256                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
+-------------------------------------------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0" ;
+------+-------+----------+--------------------------------------------------+
; Port ; Type  ; Severity ; Details                                          ;
+------+-------+----------+--------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                     ;
+------+-------+----------+--------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "NeonFox:CPU_inst"  ;
+-------------+-------+----------+--------------+
; Port        ; Type  ; Severity ; Details      ;
+-------------+-------+----------+--------------+
; halt        ; Input ; Info     ; Stuck at GND ;
; int_addr[3] ; Input ; Info     ; Stuck at GND ;
+-------------+-------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "XenonGecko_gen2:XG_inst|XG_palette:palette"                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; q[19..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q[11..8]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q[3..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst"                            ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; data_b      ; Input  ; Info     ; Stuck at GND                                                                        ;
; wren_b      ; Input  ; Info     ; Stuck at GND                                                                        ;
; q_a[15..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "MSC:MSC_inst"             ;
+---------+--------+----------+------------------------+
; Port    ; Type   ; Severity ; Details                ;
+---------+--------+----------+------------------------+
; p1_page ; Output ; Info     ; Explicitly unconnected ;
; p2_page ; Output ; Info     ; Explicitly unconnected ;
+---------+--------+----------+------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "interrupt_controller:intcon_inst" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; in7  ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "DE1_flash_controller:flash_inst" ;
+-------------------+-------+----------+----------------------+
; Port              ; Type  ; Severity ; Details              ;
+-------------------+-------+----------+----------------------+
; read_addr[20..12] ; Input ; Info     ; Stuck at GND         ;
+-------------------+-------+----------+----------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "SDRAM_TP16_I:SDRAM_controller" ;
+--------------------+-------+----------+-------------------+
; Port               ; Type  ; Severity ; Details           ;
+--------------------+-------+----------+-------------------+
; p3_address[21..18] ; Input ; Info     ; Stuck at GND      ;
; p3_address[17]     ; Input ; Info     ; Stuck at VCC      ;
+--------------------+-------+----------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cache_8K_2S_16:d_cache_inst"                                                                       ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; mem_address[31..22] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cache_8K_2S_16:p_cache_inst"                                                                       ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; flush               ; Input  ; Info     ; Stuck at GND                                                                        ;
; write_miss          ; Output ; Info     ; Explicitly unconnected                                                              ;
; CPU_wren            ; Input  ; Info     ; Stuck at GND                                                                        ;
; CPU_ren             ; Input  ; Info     ; Stuck at VCC                                                                        ;
; from_CPU            ; Input  ; Info     ; Stuck at GND                                                                        ;
; mem_address[31..22] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; to_mem              ; Output ; Info     ; Explicitly unconnected                                                              ;
; mem_wren            ; Output ; Info     ; Explicitly unconnected                                                              ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:18     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue May 17 09:11:41 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off NeonFox_DE1 -c NeonFox_DE1
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file xgri_gen2.sv
    Info (12023): Found entity 1: xgri_gen2
Info (12021): Found 1 design units, including 1 entities, in source file xgmm_gen2.sv
    Info (12023): Found entity 1: xgmm_gen2
Info (12021): Found 1 design units, including 1 entities, in source file xenongecko_gen2.sv
    Info (12023): Found entity 1: XenonGecko_gen2
Info (12021): Found 1 design units, including 1 entities, in source file uart.sv
    Info (12023): Found entity 1: UART
Info (12021): Found 1 design units, including 1 entities, in source file toplevel.sv
    Info (12023): Found entity 1: NeonFox_PVP
Info (12021): Found 1 design units, including 1 entities, in source file timer.sv
    Info (12023): Found entity 1: timer
Info (12021): Found 1 design units, including 1 entities, in source file testbench.sv
    Info (12023): Found entity 1: Testbench
Info (12021): Found 2 design units, including 2 entities, in source file serial.sv
    Info (12023): Found entity 1: serial
    Info (12023): Found entity 2: queue_8_8
Info (12021): Found 1 design units, including 1 entities, in source file sdram_tp16_i.sv
    Info (12023): Found entity 1: SDRAM_TP16_I
Info (12021): Found 1 design units, including 1 entities, in source file ps2_host.sv
    Info (12023): Found entity 1: ps2_host
Info (12021): Found 1 design units, including 1 entities, in source file msc.v
    Info (12023): Found entity 1: MSC
Info (12021): Found 1 design units, including 1 entities, in source file keyboard.sv
    Info (12023): Found entity 1: keyboard
Info (12021): Found 1 design units, including 1 entities, in source file interrupt_controller.sv
    Info (12023): Found entity 1: interrupt_controller
Info (12021): Found 2 design units, including 2 entities, in source file fifo.sv
    Info (12023): Found entity 1: queue_16_16
    Info (12023): Found entity 2: queue_16_4
Info (12021): Found 1 design units, including 1 entities, in source file cache_8k_2s.sv
    Info (12023): Found entity 1: cache_8K_2S_16
Info (12021): Found 1 design units, including 1 entities, in source file cpu/reg_file.sv
    Info (12023): Found entity 1: reg_file
Info (12021): Found 2 design units, including 2 entities, in source file cpu/pc.sv
    Info (12023): Found entity 1: PC
    Info (12023): Found entity 2: call_stack
Info (12021): Found 1 design units, including 1 entities, in source file cpu/neonfox.sv
    Info (12023): Found entity 1: NeonFox
Info (12021): Found 1 design units, including 1 entities, in source file cpu/hazard_unit.sv
    Info (12023): Found entity 1: hazard_unit
Info (12021): Found 1 design units, including 1 entities, in source file cpu/decode_unit.sv
    Info (12023): Found entity 1: decode_unit
Info (12021): Found 1 design units, including 1 entities, in source file cpu/alu.sv
    Info (12023): Found entity 1: ALU
Info (12021): Found 1 design units, including 1 entities, in source file pll0.v
    Info (12023): Found entity 1: PLL0
Info (12021): Found 1 design units, including 1 entities, in source file prg_rom.v
    Info (12023): Found entity 1: PRG_ROM
Info (12021): Found 1 design units, including 1 entities, in source file de1_vga_driver.sv
    Info (12023): Found entity 1: DE1_VGA_driver
Info (12021): Found 1 design units, including 1 entities, in source file xg_palette.v
    Info (12023): Found entity 1: XG_palette
Info (12021): Found 1 design units, including 1 entities, in source file c_2k_16.v
    Info (12023): Found entity 1: C_2K_16
Info (12021): Found 1 design units, including 1 entities, in source file t_512_54.v
    Info (12023): Found entity 1: T_512_54
Info (12021): Found 1 design units, including 1 entities, in source file xg_ram.v
    Info (12023): Found entity 1: XG_ram
Info (12021): Found 2 design units, including 2 entities, in source file de1_hex_driver.sv
    Info (12023): Found entity 1: DE1_hex_driver
    Info (12023): Found entity 2: hexdriver
Info (12021): Found 1 design units, including 1 entities, in source file de1_ps2_driver.sv
    Info (12023): Found entity 1: DE1_PS2_driver
Info (12021): Found 1 design units, including 1 entities, in source file de1_flash_controller.sv
    Info (12023): Found entity 1: DE1_flash_controller
Info (12127): Elaborating entity "NeonFox_PVP" for the top level hierarchy
Info (12128): Elaborating entity "PLL0" for hierarchy "PLL0:PLL_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "PLL0:PLL_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "PLL0:PLL_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "PLL0:PLL_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL0"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12128): Elaborating entity "DE1_hex_driver" for hierarchy "DE1_hex_driver:hex_inst"
Info (12128): Elaborating entity "hexdriver" for hierarchy "DE1_hex_driver:hex_inst|hexdriver:driver_inst0"
Info (12128): Elaborating entity "cache_8K_2S_16" for hierarchy "cache_8K_2S_16:p_cache_inst"
Info (12128): Elaborating entity "C_2K_16" for hierarchy "cache_8K_2S_16:p_cache_inst|C_2K_16:cache_1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "cache_8K_2S_16:p_cache_inst|C_2K_16:cache_1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "cache_8K_2S_16:p_cache_inst|C_2K_16:cache_1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "cache_8K_2S_16:p_cache_inst|C_2K_16:cache_1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t572.tdf
    Info (12023): Found entity 1: altsyncram_t572
Info (12128): Elaborating entity "altsyncram_t572" for hierarchy "cache_8K_2S_16:p_cache_inst|C_2K_16:cache_1|altsyncram:altsyncram_component|altsyncram_t572:auto_generated"
Info (12128): Elaborating entity "T_512_54" for hierarchy "cache_8K_2S_16:p_cache_inst|T_512_54:tag_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "cache_8K_2S_16:p_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "cache_8K_2S_16:p_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "cache_8K_2S_16:p_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "9"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "width_a" = "54"
    Info (12134): Parameter "width_b" = "54"
    Info (12134): Parameter "width_byteena_a" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_85r1.tdf
    Info (12023): Found entity 1: altsyncram_85r1
Info (12128): Elaborating entity "altsyncram_85r1" for hierarchy "cache_8K_2S_16:p_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_85r1:auto_generated"
Info (12128): Elaborating entity "SDRAM_TP16_I" for hierarchy "SDRAM_TP16_I:SDRAM_controller"
Info (10264): Verilog HDL Case Statement information at SDRAM_TP16_I.sv(251): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "DE1_flash_controller" for hierarchy "DE1_flash_controller:flash_inst"
Info (12128): Elaborating entity "serial" for hierarchy "serial:serial_inst"
Info (12128): Elaborating entity "queue_8_8" for hierarchy "serial:serial_inst|queue_8_8:tx_queue"
Info (12128): Elaborating entity "UART" for hierarchy "serial:serial_inst|UART:UART_inst"
Info (12128): Elaborating entity "keyboard" for hierarchy "keyboard:keyboard_inst"
Info (12128): Elaborating entity "ps2_host" for hierarchy "keyboard:keyboard_inst|ps2_host:ps2_host_inst"
Info (12128): Elaborating entity "DE1_PS2_driver" for hierarchy "DE1_PS2_driver:PS2_driver_inst"
Info (12128): Elaborating entity "timer" for hierarchy "timer:timer_inst"
Info (12128): Elaborating entity "interrupt_controller" for hierarchy "interrupt_controller:intcon_inst"
Info (12128): Elaborating entity "MSC" for hierarchy "MSC:MSC_inst"
Info (12128): Elaborating entity "XenonGecko_gen2" for hierarchy "XenonGecko_gen2:XG_inst"
Info (12128): Elaborating entity "xgri_gen2" for hierarchy "XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst"
Info (12128): Elaborating entity "queue_16_16" for hierarchy "XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_16:p_fifo"
Info (12128): Elaborating entity "queue_16_4" for hierarchy "XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_4:a_fifo"
Info (12128): Elaborating entity "xgmm_gen2" for hierarchy "XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst"
Info (12128): Elaborating entity "XG_ram" for hierarchy "XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d572.tdf
    Info (12023): Found entity 1: altsyncram_d572
Info (12128): Elaborating entity "altsyncram_d572" for hierarchy "XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_d572:auto_generated"
Info (12128): Elaborating entity "XG_palette" for hierarchy "XenonGecko_gen2:XG_inst|XG_palette:palette"
Info (12128): Elaborating entity "altsyncram" for hierarchy "XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "Windows95_palette.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0u81.tdf
    Info (12023): Found entity 1: altsyncram_0u81
Info (12128): Elaborating entity "altsyncram_0u81" for hierarchy "XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_0u81:auto_generated"
Info (12128): Elaborating entity "DE1_VGA_driver" for hierarchy "XenonGecko_gen2:XG_inst|DE1_VGA_driver:DE1_VGA_driver_inst"
Info (12128): Elaborating entity "NeonFox" for hierarchy "NeonFox:CPU_inst"
Info (12128): Elaborating entity "reg_file" for hierarchy "NeonFox:CPU_inst|reg_file:reg_file_inst"
Info (12128): Elaborating entity "ALU" for hierarchy "NeonFox:CPU_inst|ALU:ALU_inst"
Info (12128): Elaborating entity "PC" for hierarchy "NeonFox:CPU_inst|PC:PC_inst"
Info (12128): Elaborating entity "call_stack" for hierarchy "NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0"
Info (12128): Elaborating entity "decode_unit" for hierarchy "NeonFox:CPU_inst|decode_unit:decoder_inst"
Info (12128): Elaborating entity "hazard_unit" for hierarchy "NeonFox:CPU_inst|hazard_unit:hazard_inst"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_0u81:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_0u81:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_0u81:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_0u81:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_0u81:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_0u81:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_0u81:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_0u81:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_0u81:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_0u81:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_0u81:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_0u81:auto_generated|q_a[19]"
Info (276014): Found 8 instances of uninferred RAM logic
    Info (276004): RAM logic "serial:serial_inst|queue_8_8:tx_queue|queue_mem" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "SDRAM_TP16_I:SDRAM_controller|init_data_hold" is uninferred due to inappropriate RAM size
    Info (276006): RAM logic "NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0|stack_mem" is uninferred due to "logic" being set as ramstyle synthesis attribute
    Info (276004): RAM logic "XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_4:a_fifo|queue_mem" is uninferred due to inappropriate RAM size
    Info (276006): RAM logic "XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_16:p_fifo|queue_mem" is uninferred due to "logic" being set as ramstyle synthesis attribute
    Info (276004): RAM logic "keyboard:keyboard_inst|queue_8_8:rx_queue|queue_mem" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "serial:serial_inst|queue_8_8:rx_queue|queue_mem" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "keyboard:keyboard_inst|queue_8_8:tx_queue|queue_mem" is uninferred due to inappropriate RAM size
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sdram_cke" is stuck at VCC
    Warning (13410): Pin "sdram_cs_n" is stuck at GND
    Warning (13410): Pin "flash_a[13]" is stuck at GND
    Warning (13410): Pin "flash_a[14]" is stuck at GND
    Warning (13410): Pin "flash_a[15]" is stuck at GND
    Warning (13410): Pin "flash_a[16]" is stuck at GND
    Warning (13410): Pin "flash_a[17]" is stuck at GND
    Warning (13410): Pin "flash_a[18]" is stuck at GND
    Warning (13410): Pin "flash_a[19]" is stuck at GND
    Warning (13410): Pin "flash_a[20]" is stuck at GND
    Warning (13410): Pin "flash_a[21]" is stuck at GND
    Warning (13410): Pin "flash_we_n" is stuck at VCC
    Warning (13410): Pin "flash_ce_n" is stuck at GND
Info (17049): 26 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 6392 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 107 output pins
    Info (21060): Implemented 18 bidirectional pins
    Info (21061): Implemented 6054 logic cells
    Info (21064): Implemented 200 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 28 warnings
    Info: Peak virtual memory: 519 megabytes
    Info: Processing ended: Tue May 17 09:12:06 2022
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:00:25


