
STM32F4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000090b4  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001b8  08009258  08009258  00019258  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009410  08009410  00020100  2**0
                  CONTENTS
  4 .ARM          00000008  08009410  08009410  00019410  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009418  08009418  00020100  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009418  08009418  00019418  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800941c  0800941c  0001941c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000100  20000000  08009420  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000031c  20000100  08009520  00020100  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000041c  08009520  0002041c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020100  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020130  2**0
                  CONTENTS, READONLY
 13 .debug_info   00012001  00000000  00000000  00020173  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000028a4  00000000  00000000  00032174  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000fb0  00000000  00000000  00034a18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000c5d  00000000  00000000  000359c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000174d6  00000000  00000000  00036625  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00014b89  00000000  00000000  0004dafb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008fe92  00000000  00000000  00062684  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004be0  00000000  00000000  000f2518  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000095  00000000  00000000  000f70f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000100 	.word	0x20000100
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800923c 	.word	0x0800923c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000104 	.word	0x20000104
 80001dc:	0800923c 	.word	0x0800923c

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b970 	b.w	8000eb0 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9e08      	ldr	r6, [sp, #32]
 8000bee:	460d      	mov	r5, r1
 8000bf0:	4604      	mov	r4, r0
 8000bf2:	460f      	mov	r7, r1
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d14a      	bne.n	8000c8e <__udivmoddi4+0xa6>
 8000bf8:	428a      	cmp	r2, r1
 8000bfa:	4694      	mov	ip, r2
 8000bfc:	d965      	bls.n	8000cca <__udivmoddi4+0xe2>
 8000bfe:	fab2 f382 	clz	r3, r2
 8000c02:	b143      	cbz	r3, 8000c16 <__udivmoddi4+0x2e>
 8000c04:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c08:	f1c3 0220 	rsb	r2, r3, #32
 8000c0c:	409f      	lsls	r7, r3
 8000c0e:	fa20 f202 	lsr.w	r2, r0, r2
 8000c12:	4317      	orrs	r7, r2
 8000c14:	409c      	lsls	r4, r3
 8000c16:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c1a:	fa1f f58c 	uxth.w	r5, ip
 8000c1e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c22:	0c22      	lsrs	r2, r4, #16
 8000c24:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c28:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c2c:	fb01 f005 	mul.w	r0, r1, r5
 8000c30:	4290      	cmp	r0, r2
 8000c32:	d90a      	bls.n	8000c4a <__udivmoddi4+0x62>
 8000c34:	eb1c 0202 	adds.w	r2, ip, r2
 8000c38:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c3c:	f080 811c 	bcs.w	8000e78 <__udivmoddi4+0x290>
 8000c40:	4290      	cmp	r0, r2
 8000c42:	f240 8119 	bls.w	8000e78 <__udivmoddi4+0x290>
 8000c46:	3902      	subs	r1, #2
 8000c48:	4462      	add	r2, ip
 8000c4a:	1a12      	subs	r2, r2, r0
 8000c4c:	b2a4      	uxth	r4, r4
 8000c4e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c52:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c56:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c5a:	fb00 f505 	mul.w	r5, r0, r5
 8000c5e:	42a5      	cmp	r5, r4
 8000c60:	d90a      	bls.n	8000c78 <__udivmoddi4+0x90>
 8000c62:	eb1c 0404 	adds.w	r4, ip, r4
 8000c66:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c6a:	f080 8107 	bcs.w	8000e7c <__udivmoddi4+0x294>
 8000c6e:	42a5      	cmp	r5, r4
 8000c70:	f240 8104 	bls.w	8000e7c <__udivmoddi4+0x294>
 8000c74:	4464      	add	r4, ip
 8000c76:	3802      	subs	r0, #2
 8000c78:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c7c:	1b64      	subs	r4, r4, r5
 8000c7e:	2100      	movs	r1, #0
 8000c80:	b11e      	cbz	r6, 8000c8a <__udivmoddi4+0xa2>
 8000c82:	40dc      	lsrs	r4, r3
 8000c84:	2300      	movs	r3, #0
 8000c86:	e9c6 4300 	strd	r4, r3, [r6]
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	428b      	cmp	r3, r1
 8000c90:	d908      	bls.n	8000ca4 <__udivmoddi4+0xbc>
 8000c92:	2e00      	cmp	r6, #0
 8000c94:	f000 80ed 	beq.w	8000e72 <__udivmoddi4+0x28a>
 8000c98:	2100      	movs	r1, #0
 8000c9a:	e9c6 0500 	strd	r0, r5, [r6]
 8000c9e:	4608      	mov	r0, r1
 8000ca0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ca4:	fab3 f183 	clz	r1, r3
 8000ca8:	2900      	cmp	r1, #0
 8000caa:	d149      	bne.n	8000d40 <__udivmoddi4+0x158>
 8000cac:	42ab      	cmp	r3, r5
 8000cae:	d302      	bcc.n	8000cb6 <__udivmoddi4+0xce>
 8000cb0:	4282      	cmp	r2, r0
 8000cb2:	f200 80f8 	bhi.w	8000ea6 <__udivmoddi4+0x2be>
 8000cb6:	1a84      	subs	r4, r0, r2
 8000cb8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cbc:	2001      	movs	r0, #1
 8000cbe:	4617      	mov	r7, r2
 8000cc0:	2e00      	cmp	r6, #0
 8000cc2:	d0e2      	beq.n	8000c8a <__udivmoddi4+0xa2>
 8000cc4:	e9c6 4700 	strd	r4, r7, [r6]
 8000cc8:	e7df      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000cca:	b902      	cbnz	r2, 8000cce <__udivmoddi4+0xe6>
 8000ccc:	deff      	udf	#255	; 0xff
 8000cce:	fab2 f382 	clz	r3, r2
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	f040 8090 	bne.w	8000df8 <__udivmoddi4+0x210>
 8000cd8:	1a8a      	subs	r2, r1, r2
 8000cda:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cde:	fa1f fe8c 	uxth.w	lr, ip
 8000ce2:	2101      	movs	r1, #1
 8000ce4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000ce8:	fb07 2015 	mls	r0, r7, r5, r2
 8000cec:	0c22      	lsrs	r2, r4, #16
 8000cee:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000cf2:	fb0e f005 	mul.w	r0, lr, r5
 8000cf6:	4290      	cmp	r0, r2
 8000cf8:	d908      	bls.n	8000d0c <__udivmoddi4+0x124>
 8000cfa:	eb1c 0202 	adds.w	r2, ip, r2
 8000cfe:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d02:	d202      	bcs.n	8000d0a <__udivmoddi4+0x122>
 8000d04:	4290      	cmp	r0, r2
 8000d06:	f200 80cb 	bhi.w	8000ea0 <__udivmoddi4+0x2b8>
 8000d0a:	4645      	mov	r5, r8
 8000d0c:	1a12      	subs	r2, r2, r0
 8000d0e:	b2a4      	uxth	r4, r4
 8000d10:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d14:	fb07 2210 	mls	r2, r7, r0, r2
 8000d18:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d1c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d20:	45a6      	cmp	lr, r4
 8000d22:	d908      	bls.n	8000d36 <__udivmoddi4+0x14e>
 8000d24:	eb1c 0404 	adds.w	r4, ip, r4
 8000d28:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d2c:	d202      	bcs.n	8000d34 <__udivmoddi4+0x14c>
 8000d2e:	45a6      	cmp	lr, r4
 8000d30:	f200 80bb 	bhi.w	8000eaa <__udivmoddi4+0x2c2>
 8000d34:	4610      	mov	r0, r2
 8000d36:	eba4 040e 	sub.w	r4, r4, lr
 8000d3a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d3e:	e79f      	b.n	8000c80 <__udivmoddi4+0x98>
 8000d40:	f1c1 0720 	rsb	r7, r1, #32
 8000d44:	408b      	lsls	r3, r1
 8000d46:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d4a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d4e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d52:	fa20 f307 	lsr.w	r3, r0, r7
 8000d56:	40fd      	lsrs	r5, r7
 8000d58:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d5c:	4323      	orrs	r3, r4
 8000d5e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d62:	fa1f fe8c 	uxth.w	lr, ip
 8000d66:	fb09 5518 	mls	r5, r9, r8, r5
 8000d6a:	0c1c      	lsrs	r4, r3, #16
 8000d6c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d70:	fb08 f50e 	mul.w	r5, r8, lr
 8000d74:	42a5      	cmp	r5, r4
 8000d76:	fa02 f201 	lsl.w	r2, r2, r1
 8000d7a:	fa00 f001 	lsl.w	r0, r0, r1
 8000d7e:	d90b      	bls.n	8000d98 <__udivmoddi4+0x1b0>
 8000d80:	eb1c 0404 	adds.w	r4, ip, r4
 8000d84:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d88:	f080 8088 	bcs.w	8000e9c <__udivmoddi4+0x2b4>
 8000d8c:	42a5      	cmp	r5, r4
 8000d8e:	f240 8085 	bls.w	8000e9c <__udivmoddi4+0x2b4>
 8000d92:	f1a8 0802 	sub.w	r8, r8, #2
 8000d96:	4464      	add	r4, ip
 8000d98:	1b64      	subs	r4, r4, r5
 8000d9a:	b29d      	uxth	r5, r3
 8000d9c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000da0:	fb09 4413 	mls	r4, r9, r3, r4
 8000da4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000da8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	d908      	bls.n	8000dc2 <__udivmoddi4+0x1da>
 8000db0:	eb1c 0404 	adds.w	r4, ip, r4
 8000db4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000db8:	d26c      	bcs.n	8000e94 <__udivmoddi4+0x2ac>
 8000dba:	45a6      	cmp	lr, r4
 8000dbc:	d96a      	bls.n	8000e94 <__udivmoddi4+0x2ac>
 8000dbe:	3b02      	subs	r3, #2
 8000dc0:	4464      	add	r4, ip
 8000dc2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dc6:	fba3 9502 	umull	r9, r5, r3, r2
 8000dca:	eba4 040e 	sub.w	r4, r4, lr
 8000dce:	42ac      	cmp	r4, r5
 8000dd0:	46c8      	mov	r8, r9
 8000dd2:	46ae      	mov	lr, r5
 8000dd4:	d356      	bcc.n	8000e84 <__udivmoddi4+0x29c>
 8000dd6:	d053      	beq.n	8000e80 <__udivmoddi4+0x298>
 8000dd8:	b156      	cbz	r6, 8000df0 <__udivmoddi4+0x208>
 8000dda:	ebb0 0208 	subs.w	r2, r0, r8
 8000dde:	eb64 040e 	sbc.w	r4, r4, lr
 8000de2:	fa04 f707 	lsl.w	r7, r4, r7
 8000de6:	40ca      	lsrs	r2, r1
 8000de8:	40cc      	lsrs	r4, r1
 8000dea:	4317      	orrs	r7, r2
 8000dec:	e9c6 7400 	strd	r7, r4, [r6]
 8000df0:	4618      	mov	r0, r3
 8000df2:	2100      	movs	r1, #0
 8000df4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df8:	f1c3 0120 	rsb	r1, r3, #32
 8000dfc:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e00:	fa20 f201 	lsr.w	r2, r0, r1
 8000e04:	fa25 f101 	lsr.w	r1, r5, r1
 8000e08:	409d      	lsls	r5, r3
 8000e0a:	432a      	orrs	r2, r5
 8000e0c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e10:	fa1f fe8c 	uxth.w	lr, ip
 8000e14:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e18:	fb07 1510 	mls	r5, r7, r0, r1
 8000e1c:	0c11      	lsrs	r1, r2, #16
 8000e1e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e22:	fb00 f50e 	mul.w	r5, r0, lr
 8000e26:	428d      	cmp	r5, r1
 8000e28:	fa04 f403 	lsl.w	r4, r4, r3
 8000e2c:	d908      	bls.n	8000e40 <__udivmoddi4+0x258>
 8000e2e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e32:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e36:	d22f      	bcs.n	8000e98 <__udivmoddi4+0x2b0>
 8000e38:	428d      	cmp	r5, r1
 8000e3a:	d92d      	bls.n	8000e98 <__udivmoddi4+0x2b0>
 8000e3c:	3802      	subs	r0, #2
 8000e3e:	4461      	add	r1, ip
 8000e40:	1b49      	subs	r1, r1, r5
 8000e42:	b292      	uxth	r2, r2
 8000e44:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e48:	fb07 1115 	mls	r1, r7, r5, r1
 8000e4c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e50:	fb05 f10e 	mul.w	r1, r5, lr
 8000e54:	4291      	cmp	r1, r2
 8000e56:	d908      	bls.n	8000e6a <__udivmoddi4+0x282>
 8000e58:	eb1c 0202 	adds.w	r2, ip, r2
 8000e5c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e60:	d216      	bcs.n	8000e90 <__udivmoddi4+0x2a8>
 8000e62:	4291      	cmp	r1, r2
 8000e64:	d914      	bls.n	8000e90 <__udivmoddi4+0x2a8>
 8000e66:	3d02      	subs	r5, #2
 8000e68:	4462      	add	r2, ip
 8000e6a:	1a52      	subs	r2, r2, r1
 8000e6c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e70:	e738      	b.n	8000ce4 <__udivmoddi4+0xfc>
 8000e72:	4631      	mov	r1, r6
 8000e74:	4630      	mov	r0, r6
 8000e76:	e708      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000e78:	4639      	mov	r1, r7
 8000e7a:	e6e6      	b.n	8000c4a <__udivmoddi4+0x62>
 8000e7c:	4610      	mov	r0, r2
 8000e7e:	e6fb      	b.n	8000c78 <__udivmoddi4+0x90>
 8000e80:	4548      	cmp	r0, r9
 8000e82:	d2a9      	bcs.n	8000dd8 <__udivmoddi4+0x1f0>
 8000e84:	ebb9 0802 	subs.w	r8, r9, r2
 8000e88:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000e8c:	3b01      	subs	r3, #1
 8000e8e:	e7a3      	b.n	8000dd8 <__udivmoddi4+0x1f0>
 8000e90:	4645      	mov	r5, r8
 8000e92:	e7ea      	b.n	8000e6a <__udivmoddi4+0x282>
 8000e94:	462b      	mov	r3, r5
 8000e96:	e794      	b.n	8000dc2 <__udivmoddi4+0x1da>
 8000e98:	4640      	mov	r0, r8
 8000e9a:	e7d1      	b.n	8000e40 <__udivmoddi4+0x258>
 8000e9c:	46d0      	mov	r8, sl
 8000e9e:	e77b      	b.n	8000d98 <__udivmoddi4+0x1b0>
 8000ea0:	3d02      	subs	r5, #2
 8000ea2:	4462      	add	r2, ip
 8000ea4:	e732      	b.n	8000d0c <__udivmoddi4+0x124>
 8000ea6:	4608      	mov	r0, r1
 8000ea8:	e70a      	b.n	8000cc0 <__udivmoddi4+0xd8>
 8000eaa:	4464      	add	r4, ip
 8000eac:	3802      	subs	r0, #2
 8000eae:	e742      	b.n	8000d36 <__udivmoddi4+0x14e>

08000eb0 <__aeabi_idiv0>:
 8000eb0:	4770      	bx	lr
 8000eb2:	bf00      	nop

08000eb4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b08a      	sub	sp, #40	; 0x28
 8000eb8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eba:	f107 0314 	add.w	r3, r7, #20
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	601a      	str	r2, [r3, #0]
 8000ec2:	605a      	str	r2, [r3, #4]
 8000ec4:	609a      	str	r2, [r3, #8]
 8000ec6:	60da      	str	r2, [r3, #12]
 8000ec8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000eca:	2300      	movs	r3, #0
 8000ecc:	613b      	str	r3, [r7, #16]
 8000ece:	4b27      	ldr	r3, [pc, #156]	; (8000f6c <MX_GPIO_Init+0xb8>)
 8000ed0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ed2:	4a26      	ldr	r2, [pc, #152]	; (8000f6c <MX_GPIO_Init+0xb8>)
 8000ed4:	f043 0304 	orr.w	r3, r3, #4
 8000ed8:	6313      	str	r3, [r2, #48]	; 0x30
 8000eda:	4b24      	ldr	r3, [pc, #144]	; (8000f6c <MX_GPIO_Init+0xb8>)
 8000edc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ede:	f003 0304 	and.w	r3, r3, #4
 8000ee2:	613b      	str	r3, [r7, #16]
 8000ee4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	60fb      	str	r3, [r7, #12]
 8000eea:	4b20      	ldr	r3, [pc, #128]	; (8000f6c <MX_GPIO_Init+0xb8>)
 8000eec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eee:	4a1f      	ldr	r2, [pc, #124]	; (8000f6c <MX_GPIO_Init+0xb8>)
 8000ef0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000ef4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ef6:	4b1d      	ldr	r3, [pc, #116]	; (8000f6c <MX_GPIO_Init+0xb8>)
 8000ef8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000efa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000efe:	60fb      	str	r3, [r7, #12]
 8000f00:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f02:	2300      	movs	r3, #0
 8000f04:	60bb      	str	r3, [r7, #8]
 8000f06:	4b19      	ldr	r3, [pc, #100]	; (8000f6c <MX_GPIO_Init+0xb8>)
 8000f08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f0a:	4a18      	ldr	r2, [pc, #96]	; (8000f6c <MX_GPIO_Init+0xb8>)
 8000f0c:	f043 0302 	orr.w	r3, r3, #2
 8000f10:	6313      	str	r3, [r2, #48]	; 0x30
 8000f12:	4b16      	ldr	r3, [pc, #88]	; (8000f6c <MX_GPIO_Init+0xb8>)
 8000f14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f16:	f003 0302 	and.w	r3, r3, #2
 8000f1a:	60bb      	str	r3, [r7, #8]
 8000f1c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f1e:	2300      	movs	r3, #0
 8000f20:	607b      	str	r3, [r7, #4]
 8000f22:	4b12      	ldr	r3, [pc, #72]	; (8000f6c <MX_GPIO_Init+0xb8>)
 8000f24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f26:	4a11      	ldr	r2, [pc, #68]	; (8000f6c <MX_GPIO_Init+0xb8>)
 8000f28:	f043 0301 	orr.w	r3, r3, #1
 8000f2c:	6313      	str	r3, [r2, #48]	; 0x30
 8000f2e:	4b0f      	ldr	r3, [pc, #60]	; (8000f6c <MX_GPIO_Init+0xb8>)
 8000f30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f32:	f003 0301 	and.w	r3, r3, #1
 8000f36:	607b      	str	r3, [r7, #4]
 8000f38:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f40:	480b      	ldr	r0, [pc, #44]	; (8000f70 <MX_GPIO_Init+0xbc>)
 8000f42:	f002 f949 	bl	80031d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000f46:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000f4a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f4c:	2301      	movs	r3, #1
 8000f4e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f50:	2300      	movs	r3, #0
 8000f52:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f54:	2300      	movs	r3, #0
 8000f56:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000f58:	f107 0314 	add.w	r3, r7, #20
 8000f5c:	4619      	mov	r1, r3
 8000f5e:	4804      	ldr	r0, [pc, #16]	; (8000f70 <MX_GPIO_Init+0xbc>)
 8000f60:	f001 ffb6 	bl	8002ed0 <HAL_GPIO_Init>

}
 8000f64:	bf00      	nop
 8000f66:	3728      	adds	r7, #40	; 0x28
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bd80      	pop	{r7, pc}
 8000f6c:	40023800 	.word	0x40023800
 8000f70:	40020800 	.word	0x40020800

08000f74 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000f78:	4b12      	ldr	r3, [pc, #72]	; (8000fc4 <MX_I2C1_Init+0x50>)
 8000f7a:	4a13      	ldr	r2, [pc, #76]	; (8000fc8 <MX_I2C1_Init+0x54>)
 8000f7c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8000f7e:	4b11      	ldr	r3, [pc, #68]	; (8000fc4 <MX_I2C1_Init+0x50>)
 8000f80:	4a12      	ldr	r2, [pc, #72]	; (8000fcc <MX_I2C1_Init+0x58>)
 8000f82:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000f84:	4b0f      	ldr	r3, [pc, #60]	; (8000fc4 <MX_I2C1_Init+0x50>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000f8a:	4b0e      	ldr	r3, [pc, #56]	; (8000fc4 <MX_I2C1_Init+0x50>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000f90:	4b0c      	ldr	r3, [pc, #48]	; (8000fc4 <MX_I2C1_Init+0x50>)
 8000f92:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000f96:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000f98:	4b0a      	ldr	r3, [pc, #40]	; (8000fc4 <MX_I2C1_Init+0x50>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000f9e:	4b09      	ldr	r3, [pc, #36]	; (8000fc4 <MX_I2C1_Init+0x50>)
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000fa4:	4b07      	ldr	r3, [pc, #28]	; (8000fc4 <MX_I2C1_Init+0x50>)
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000faa:	4b06      	ldr	r3, [pc, #24]	; (8000fc4 <MX_I2C1_Init+0x50>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000fb0:	4804      	ldr	r0, [pc, #16]	; (8000fc4 <MX_I2C1_Init+0x50>)
 8000fb2:	f002 f945 	bl	8003240 <HAL_I2C_Init>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d001      	beq.n	8000fc0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000fbc:	f000 fe62 	bl	8001c84 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000fc0:	bf00      	nop
 8000fc2:	bd80      	pop	{r7, pc}
 8000fc4:	2000011c 	.word	0x2000011c
 8000fc8:	40005400 	.word	0x40005400
 8000fcc:	00061a80 	.word	0x00061a80

08000fd0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b08a      	sub	sp, #40	; 0x28
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fd8:	f107 0314 	add.w	r3, r7, #20
 8000fdc:	2200      	movs	r2, #0
 8000fde:	601a      	str	r2, [r3, #0]
 8000fe0:	605a      	str	r2, [r3, #4]
 8000fe2:	609a      	str	r2, [r3, #8]
 8000fe4:	60da      	str	r2, [r3, #12]
 8000fe6:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	4a1d      	ldr	r2, [pc, #116]	; (8001064 <HAL_I2C_MspInit+0x94>)
 8000fee:	4293      	cmp	r3, r2
 8000ff0:	d134      	bne.n	800105c <HAL_I2C_MspInit+0x8c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	613b      	str	r3, [r7, #16]
 8000ff6:	4b1c      	ldr	r3, [pc, #112]	; (8001068 <HAL_I2C_MspInit+0x98>)
 8000ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ffa:	4a1b      	ldr	r2, [pc, #108]	; (8001068 <HAL_I2C_MspInit+0x98>)
 8000ffc:	f043 0302 	orr.w	r3, r3, #2
 8001000:	6313      	str	r3, [r2, #48]	; 0x30
 8001002:	4b19      	ldr	r3, [pc, #100]	; (8001068 <HAL_I2C_MspInit+0x98>)
 8001004:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001006:	f003 0302 	and.w	r3, r3, #2
 800100a:	613b      	str	r3, [r7, #16]
 800100c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800100e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001012:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001014:	2312      	movs	r3, #18
 8001016:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001018:	2300      	movs	r3, #0
 800101a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800101c:	2303      	movs	r3, #3
 800101e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001020:	2304      	movs	r3, #4
 8001022:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001024:	f107 0314 	add.w	r3, r7, #20
 8001028:	4619      	mov	r1, r3
 800102a:	4810      	ldr	r0, [pc, #64]	; (800106c <HAL_I2C_MspInit+0x9c>)
 800102c:	f001 ff50 	bl	8002ed0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001030:	2300      	movs	r3, #0
 8001032:	60fb      	str	r3, [r7, #12]
 8001034:	4b0c      	ldr	r3, [pc, #48]	; (8001068 <HAL_I2C_MspInit+0x98>)
 8001036:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001038:	4a0b      	ldr	r2, [pc, #44]	; (8001068 <HAL_I2C_MspInit+0x98>)
 800103a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800103e:	6413      	str	r3, [r2, #64]	; 0x40
 8001040:	4b09      	ldr	r3, [pc, #36]	; (8001068 <HAL_I2C_MspInit+0x98>)
 8001042:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001044:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001048:	60fb      	str	r3, [r7, #12]
 800104a:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 800104c:	2200      	movs	r2, #0
 800104e:	2100      	movs	r1, #0
 8001050:	201f      	movs	r0, #31
 8001052:	f001 fe66 	bl	8002d22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001056:	201f      	movs	r0, #31
 8001058:	f001 fe7f 	bl	8002d5a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800105c:	bf00      	nop
 800105e:	3728      	adds	r7, #40	; 0x28
 8001060:	46bd      	mov	sp, r7
 8001062:	bd80      	pop	{r7, pc}
 8001064:	40005400 	.word	0x40005400
 8001068:	40023800 	.word	0x40023800
 800106c:	40020400 	.word	0x40020400

08001070 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001070:	b480      	push	{r7}
 8001072:	b083      	sub	sp, #12
 8001074:	af00      	add	r7, sp, #0
 8001076:	4603      	mov	r3, r0
 8001078:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800107a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800107e:	2b00      	cmp	r3, #0
 8001080:	db0b      	blt.n	800109a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001082:	79fb      	ldrb	r3, [r7, #7]
 8001084:	f003 021f 	and.w	r2, r3, #31
 8001088:	4907      	ldr	r1, [pc, #28]	; (80010a8 <__NVIC_EnableIRQ+0x38>)
 800108a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800108e:	095b      	lsrs	r3, r3, #5
 8001090:	2001      	movs	r0, #1
 8001092:	fa00 f202 	lsl.w	r2, r0, r2
 8001096:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800109a:	bf00      	nop
 800109c:	370c      	adds	r7, #12
 800109e:	46bd      	mov	sp, r7
 80010a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a4:	4770      	bx	lr
 80010a6:	bf00      	nop
 80010a8:	e000e100 	.word	0xe000e100

080010ac <HAL_UART_RxCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) //go inside each time caractere is send on serial
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b082      	sub	sp, #8
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
	static uint8_t length = 0;
	HAL_UART_Receive_IT(&huart1, UART1_rxBuffer, 1);
 80010b4:	2201      	movs	r2, #1
 80010b6:	491b      	ldr	r1, [pc, #108]	; (8001124 <HAL_UART_RxCpltCallback+0x78>)
 80010b8:	481b      	ldr	r0, [pc, #108]	; (8001128 <HAL_UART_RxCpltCallback+0x7c>)
 80010ba:	f005 ffde 	bl	800707a <HAL_UART_Receive_IT>
	if (!(((UART1_rxBuffer[0] == '\n') || (UART1_rxBuffer[0] == '\r'))
 80010be:	4b19      	ldr	r3, [pc, #100]	; (8001124 <HAL_UART_RxCpltCallback+0x78>)
 80010c0:	781b      	ldrb	r3, [r3, #0]
 80010c2:	2b0a      	cmp	r3, #10
 80010c4:	d003      	beq.n	80010ce <HAL_UART_RxCpltCallback+0x22>
 80010c6:	4b17      	ldr	r3, [pc, #92]	; (8001124 <HAL_UART_RxCpltCallback+0x78>)
 80010c8:	781b      	ldrb	r3, [r3, #0]
 80010ca:	2b0d      	cmp	r3, #13
 80010cc:	d103      	bne.n	80010d6 <HAL_UART_RxCpltCallback+0x2a>
			&& (length == 0))) //if recive real data ( not just "\r\n")
 80010ce:	4b17      	ldr	r3, [pc, #92]	; (800112c <HAL_UART_RxCpltCallback+0x80>)
 80010d0:	781b      	ldrb	r3, [r3, #0]
	if (!(((UART1_rxBuffer[0] == '\n') || (UART1_rxBuffer[0] == '\r'))
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d022      	beq.n	800111c <HAL_UART_RxCpltCallback+0x70>
	{
		rx_buffer[length] = UART1_rxBuffer[0]; //copy the recived caractere on buffer
 80010d6:	4b15      	ldr	r3, [pc, #84]	; (800112c <HAL_UART_RxCpltCallback+0x80>)
 80010d8:	781b      	ldrb	r3, [r3, #0]
 80010da:	461a      	mov	r2, r3
 80010dc:	4b11      	ldr	r3, [pc, #68]	; (8001124 <HAL_UART_RxCpltCallback+0x78>)
 80010de:	7819      	ldrb	r1, [r3, #0]
 80010e0:	4b13      	ldr	r3, [pc, #76]	; (8001130 <HAL_UART_RxCpltCallback+0x84>)
 80010e2:	5499      	strb	r1, [r3, r2]
		length++;
 80010e4:	4b11      	ldr	r3, [pc, #68]	; (800112c <HAL_UART_RxCpltCallback+0x80>)
 80010e6:	781b      	ldrb	r3, [r3, #0]
 80010e8:	3301      	adds	r3, #1
 80010ea:	b2da      	uxtb	r2, r3
 80010ec:	4b0f      	ldr	r3, [pc, #60]	; (800112c <HAL_UART_RxCpltCallback+0x80>)
 80010ee:	701a      	strb	r2, [r3, #0]
		if ((UART1_rxBuffer[0] == '\n') || (UART1_rxBuffer[0] == '\r')
 80010f0:	4b0c      	ldr	r3, [pc, #48]	; (8001124 <HAL_UART_RxCpltCallback+0x78>)
 80010f2:	781b      	ldrb	r3, [r3, #0]
 80010f4:	2b0a      	cmp	r3, #10
 80010f6:	d007      	beq.n	8001108 <HAL_UART_RxCpltCallback+0x5c>
 80010f8:	4b0a      	ldr	r3, [pc, #40]	; (8001124 <HAL_UART_RxCpltCallback+0x78>)
 80010fa:	781b      	ldrb	r3, [r3, #0]
 80010fc:	2b0d      	cmp	r3, #13
 80010fe:	d003      	beq.n	8001108 <HAL_UART_RxCpltCallback+0x5c>
				|| (length == 20)) //if end of sending data, quit
 8001100:	4b0a      	ldr	r3, [pc, #40]	; (800112c <HAL_UART_RxCpltCallback+0x80>)
 8001102:	781b      	ldrb	r3, [r3, #0]
 8001104:	2b14      	cmp	r3, #20
 8001106:	d109      	bne.n	800111c <HAL_UART_RxCpltCallback+0x70>
				{
			if (length > 1)
 8001108:	4b08      	ldr	r3, [pc, #32]	; (800112c <HAL_UART_RxCpltCallback+0x80>)
 800110a:	781b      	ldrb	r3, [r3, #0]
 800110c:	2b01      	cmp	r3, #1
 800110e:	d902      	bls.n	8001116 <HAL_UART_RxCpltCallback+0x6a>
				USART_recive = 1; //message is complete recived
 8001110:	4b08      	ldr	r3, [pc, #32]	; (8001134 <HAL_UART_RxCpltCallback+0x88>)
 8001112:	2201      	movs	r2, #1
 8001114:	701a      	strb	r2, [r3, #0]
			length = 0;
 8001116:	4b05      	ldr	r3, [pc, #20]	; (800112c <HAL_UART_RxCpltCallback+0x80>)
 8001118:	2200      	movs	r2, #0
 800111a:	701a      	strb	r2, [r3, #0]
		}
	}
}
 800111c:	bf00      	nop
 800111e:	3708      	adds	r7, #8
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}
 8001124:	20000188 	.word	0x20000188
 8001128:	2000028c 	.word	0x2000028c
 800112c:	200001f0 	.word	0x200001f0
 8001130:	20000170 	.word	0x20000170
 8001134:	20000184 	.word	0x20000184

08001138 <motor>:
void motor(int16_t MotL, int16_t MotR) //PWM mcontrole (1 ms -> backward / 1.5 ms -> no moove / 2 ms -> forward)
{
 8001138:	b480      	push	{r7}
 800113a:	b085      	sub	sp, #20
 800113c:	af00      	add	r7, sp, #0
 800113e:	4603      	mov	r3, r0
 8001140:	460a      	mov	r2, r1
 8001142:	80fb      	strh	r3, [r7, #6]
 8001144:	4613      	mov	r3, r2
 8001146:	80bb      	strh	r3, [r7, #4]
	uint32_t cntL, cntR;
	MotL = MotL + 100; //put an offset (0 to 200)
 8001148:	88fb      	ldrh	r3, [r7, #6]
 800114a:	3364      	adds	r3, #100	; 0x64
 800114c:	b29b      	uxth	r3, r3
 800114e:	80fb      	strh	r3, [r7, #6]
	MotR = MotR + 100; //put an offset (0 to 200)
 8001150:	88bb      	ldrh	r3, [r7, #4]
 8001152:	3364      	adds	r3, #100	; 0x64
 8001154:	b29b      	uxth	r3, r3
 8001156:	80bb      	strh	r3, [r7, #4]
	cntL = ((MotL * 2000) / 200) + 2000; //value of PWM start at 2000 and finish at 4000
 8001158:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800115c:	4613      	mov	r3, r2
 800115e:	009b      	lsls	r3, r3, #2
 8001160:	4413      	add	r3, r2
 8001162:	005b      	lsls	r3, r3, #1
 8001164:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8001168:	60fb      	str	r3, [r7, #12]
	cntR = ((MotR * 2000) / 200) + 2000; //value of PWM start at 2000 and finish at 4000
 800116a:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800116e:	4613      	mov	r3, r2
 8001170:	009b      	lsls	r3, r3, #2
 8001172:	4413      	add	r3, r2
 8001174:	005b      	lsls	r3, r3, #1
 8001176:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 800117a:	60bb      	str	r3, [r7, #8]
	TIM1->CCR1 = cntL; //put value on TIMERs registers
 800117c:	4a06      	ldr	r2, [pc, #24]	; (8001198 <motor+0x60>)
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	6353      	str	r3, [r2, #52]	; 0x34
	TIM2->CCR3 = cntR; //put value on TIMERs registers
 8001182:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001186:	68bb      	ldr	r3, [r7, #8]
 8001188:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 800118a:	bf00      	nop
 800118c:	3714      	adds	r7, #20
 800118e:	46bd      	mov	sp, r7
 8001190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001194:	4770      	bx	lr
 8001196:	bf00      	nop
 8001198:	40010000 	.word	0x40010000

0800119c <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 800119c:	b5b0      	push	{r4, r5, r7, lr}
 800119e:	b0c2      	sub	sp, #264	; 0x108
 80011a0:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80011a2:	f001 fc4d 	bl	8002a40 <HAL_Init>

	/* USER CODE BEGIN Init */
	uint8_t action = 0;
 80011a6:	2300      	movs	r3, #0
 80011a8:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107
	char ReciveOrder = ' ';
 80011ac:	2320      	movs	r3, #32
 80011ae:	f887 3106 	strb.w	r3, [r7, #262]	; 0x106
	double angle, distance, derived;
	int16_t Argument = 0;
 80011b2:	2300      	movs	r3, #0
 80011b4:	f8a7 30cc 	strh.w	r3, [r7, #204]	; 0xcc
	int16_t delay;
	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80011b8:	f000 fcfa 	bl	8001bb0 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80011bc:	f7ff fe7a 	bl	8000eb4 <MX_GPIO_Init>
	MX_I2C1_Init();
 80011c0:	f7ff fed8 	bl	8000f74 <MX_I2C1_Init>
	MX_TIM1_Init();
 80011c4:	f001 f9e6 	bl	8002594 <MX_TIM1_Init>
	MX_TIM2_Init();
 80011c8:	f001 fa86 	bl	80026d8 <MX_TIM2_Init>
	MX_USART1_UART_Init();
 80011cc:	f001 fb94 	bl	80028f8 <MX_USART1_UART_Init>
	/* USER CODE BEGIN 2 */

	HAL_Delay(100);
 80011d0:	2064      	movs	r0, #100	; 0x64
 80011d2:	f001 fca7 	bl	8002b24 <HAL_Delay>

	while (MPU6050_Init(&hi2c1) == 1)
 80011d6:	bf00      	nop
 80011d8:	48b4      	ldr	r0, [pc, #720]	; (80014ac <main+0x310>)
 80011da:	f000 fd58 	bl	8001c8e <MPU6050_Init>
 80011de:	4603      	mov	r3, r0
 80011e0:	2b01      	cmp	r3, #1
 80011e2:	d0f9      	beq.n	80011d8 <main+0x3c>
		; //Init Accelerometer

	//Gpio (IR)
	GPIOB->MODER |= (0x02 << GPIO_MODER_MODER0_Pos); //B0 in output
 80011e4:	4bb2      	ldr	r3, [pc, #712]	; (80014b0 <main+0x314>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	4ab1      	ldr	r2, [pc, #708]	; (80014b0 <main+0x314>)
 80011ea:	f043 0302 	orr.w	r3, r3, #2
 80011ee:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= (0x02 << GPIO_MODER_MODER1_Pos); //B1 in output
 80011f0:	4baf      	ldr	r3, [pc, #700]	; (80014b0 <main+0x314>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	4aae      	ldr	r2, [pc, #696]	; (80014b0 <main+0x314>)
 80011f6:	f043 0308 	orr.w	r3, r3, #8
 80011fa:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= (0x02 << GPIO_MODER_MODER3_Pos); //B3 in output
 80011fc:	4bac      	ldr	r3, [pc, #688]	; (80014b0 <main+0x314>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	4aab      	ldr	r2, [pc, #684]	; (80014b0 <main+0x314>)
 8001202:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001206:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= (0x02 << GPIO_MODER_MODER4_Pos); //B4 in output
 8001208:	4ba9      	ldr	r3, [pc, #676]	; (80014b0 <main+0x314>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	4aa8      	ldr	r2, [pc, #672]	; (80014b0 <main+0x314>)
 800120e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001212:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= (0x02 << GPIO_MODER_MODER5_Pos); //B5 in output
 8001214:	4ba6      	ldr	r3, [pc, #664]	; (80014b0 <main+0x314>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	4aa5      	ldr	r2, [pc, #660]	; (80014b0 <main+0x314>)
 800121a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800121e:	6013      	str	r3, [r2, #0]

	GPIOB->OSPEEDR |= (0x03 << GPIO_OSPEEDR_OSPEED0_Pos); //B0 in  Very high speed
 8001220:	4ba3      	ldr	r3, [pc, #652]	; (80014b0 <main+0x314>)
 8001222:	689b      	ldr	r3, [r3, #8]
 8001224:	4aa2      	ldr	r2, [pc, #648]	; (80014b0 <main+0x314>)
 8001226:	f043 0303 	orr.w	r3, r3, #3
 800122a:	6093      	str	r3, [r2, #8]
	GPIOB->OSPEEDR |= (0x03 << GPIO_OSPEEDR_OSPEED1_Pos); //B1 in  Very high speed
 800122c:	4ba0      	ldr	r3, [pc, #640]	; (80014b0 <main+0x314>)
 800122e:	689b      	ldr	r3, [r3, #8]
 8001230:	4a9f      	ldr	r2, [pc, #636]	; (80014b0 <main+0x314>)
 8001232:	f043 030c 	orr.w	r3, r3, #12
 8001236:	6093      	str	r3, [r2, #8]
	GPIOB->OSPEEDR |= (0x03 << GPIO_OSPEEDR_OSPEED3_Pos); //B3 in  Very high speed
 8001238:	4b9d      	ldr	r3, [pc, #628]	; (80014b0 <main+0x314>)
 800123a:	689b      	ldr	r3, [r3, #8]
 800123c:	4a9c      	ldr	r2, [pc, #624]	; (80014b0 <main+0x314>)
 800123e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8001242:	6093      	str	r3, [r2, #8]
	GPIOB->OSPEEDR |= (0x03 << GPIO_OSPEEDR_OSPEED4_Pos); //B4 in  Very high speed
 8001244:	4b9a      	ldr	r3, [pc, #616]	; (80014b0 <main+0x314>)
 8001246:	689b      	ldr	r3, [r3, #8]
 8001248:	4a99      	ldr	r2, [pc, #612]	; (80014b0 <main+0x314>)
 800124a:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800124e:	6093      	str	r3, [r2, #8]
	GPIOB->OSPEEDR |= (0x03 << GPIO_OSPEEDR_OSPEED5_Pos); //B5 in  Very high speed
 8001250:	4b97      	ldr	r3, [pc, #604]	; (80014b0 <main+0x314>)
 8001252:	689b      	ldr	r3, [r3, #8]
 8001254:	4a96      	ldr	r2, [pc, #600]	; (80014b0 <main+0x314>)
 8001256:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 800125a:	6093      	str	r3, [r2, #8]

	GPIOB->ODR &= ~(GPIO_ODR_OD0 | GPIO_ODR_OD1 | GPIO_ODR_OD3 | GPIO_ODR_OD4
 800125c:	4b94      	ldr	r3, [pc, #592]	; (80014b0 <main+0x314>)
 800125e:	695b      	ldr	r3, [r3, #20]
 8001260:	4a93      	ldr	r2, [pc, #588]	; (80014b0 <main+0x314>)
 8001262:	f023 033b 	bic.w	r3, r3, #59	; 0x3b
 8001266:	6153      	str	r3, [r2, #20]
			| GPIO_ODR_OD5); //Put the pins B0,1,3,4,5 to 0

	HAL_UART_Receive_IT(&huart1, UART1_rxBuffer, 1);
 8001268:	2201      	movs	r2, #1
 800126a:	4992      	ldr	r1, [pc, #584]	; (80014b4 <main+0x318>)
 800126c:	4892      	ldr	r0, [pc, #584]	; (80014b8 <main+0x31c>)
 800126e:	f005 ff04 	bl	800707a <HAL_UART_Receive_IT>

	//init timer 1 (PWM) Left servo
	HAL_TIM_PWM_Init(&htim1);
 8001272:	4892      	ldr	r0, [pc, #584]	; (80014bc <main+0x320>)
 8001274:	f005 f848 	bl	8006308 <HAL_TIM_PWM_Init>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001278:	2100      	movs	r1, #0
 800127a:	4890      	ldr	r0, [pc, #576]	; (80014bc <main+0x320>)
 800127c:	f005 f89e 	bl	80063bc <HAL_TIM_PWM_Start>
	TIM1->CCMR1 = 0x60; //Configure in PWM mode
 8001280:	4b8f      	ldr	r3, [pc, #572]	; (80014c0 <main+0x324>)
 8001282:	2260      	movs	r2, #96	; 0x60
 8001284:	619a      	str	r2, [r3, #24]
	TIM1->PSC = 41; //(41+1)divide 84MHz/42 = 2MHz
 8001286:	4b8e      	ldr	r3, [pc, #568]	; (80014c0 <main+0x324>)
 8001288:	2229      	movs	r2, #41	; 0x29
 800128a:	629a      	str	r2, [r3, #40]	; 0x28
	TIM1->ARR = 40000; //PWM duty cycle -> 2MHz/40 000 = 50Hz
 800128c:	4b8c      	ldr	r3, [pc, #560]	; (80014c0 <main+0x324>)
 800128e:	f649 4240 	movw	r2, #40000	; 0x9c40
 8001292:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM1->CCR1 = 3000; //put PWM at 1.5ms (1/2 000 000)*3000 = 1.5ms state do nothing
 8001294:	4b8a      	ldr	r3, [pc, #552]	; (80014c0 <main+0x324>)
 8001296:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800129a:	635a      	str	r2, [r3, #52]	; 0x34
	TIM1->CR1 = 0x01; // Turn on PWM
 800129c:	4b88      	ldr	r3, [pc, #544]	; (80014c0 <main+0x324>)
 800129e:	2201      	movs	r2, #1
 80012a0:	601a      	str	r2, [r3, #0]

	//init timer 2 (PWM) Right servo
	HAL_TIM_PWM_Init(&htim2);
 80012a2:	4888      	ldr	r0, [pc, #544]	; (80014c4 <main+0x328>)
 80012a4:	f005 f830 	bl	8006308 <HAL_TIM_PWM_Init>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 80012a8:	2108      	movs	r1, #8
 80012aa:	4886      	ldr	r0, [pc, #536]	; (80014c4 <main+0x328>)
 80012ac:	f005 f886 	bl	80063bc <HAL_TIM_PWM_Start>
	TIM2->CCMR2 = 0x60; //Configure in PWM mode
 80012b0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80012b4:	2260      	movs	r2, #96	; 0x60
 80012b6:	61da      	str	r2, [r3, #28]
	TIM2->PSC = 41; //(41+1)divide 84MHz/42 = 2MHz
 80012b8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80012bc:	2229      	movs	r2, #41	; 0x29
 80012be:	629a      	str	r2, [r3, #40]	; 0x28
	TIM2->ARR = 40000; //PWM duty cycle -> 2MHz/40 000 = 50Hz
 80012c0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80012c4:	f649 4240 	movw	r2, #40000	; 0x9c40
 80012c8:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM2->CCR3 = 3000; //put PWM at 1.5ms (1/2 000 000)*3000 = 1.5ms state do nothing
 80012ca:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80012ce:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80012d2:	63da      	str	r2, [r3, #60]	; 0x3c
	TIM2->CR1 = 0x01; // Turn on PWM
 80012d4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80012d8:	2201      	movs	r2, #1
 80012da:	601a      	str	r2, [r3, #0]

	//init timer 11 (10ms) sampling accelerometer
	RCC->APB2ENR |= RCC_APB2ENR_TIM11EN; //Enable timer 11 clock
 80012dc:	4b7a      	ldr	r3, [pc, #488]	; (80014c8 <main+0x32c>)
 80012de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012e0:	4a79      	ldr	r2, [pc, #484]	; (80014c8 <main+0x32c>)
 80012e2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80012e6:	6453      	str	r3, [r2, #68]	; 0x44
	TIM11->CR1 |= TIM_CR1_OPM; //set timer on counter mode
 80012e8:	4b78      	ldr	r3, [pc, #480]	; (80014cc <main+0x330>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	4a77      	ldr	r2, [pc, #476]	; (80014cc <main+0x330>)
 80012ee:	f043 0308 	orr.w	r3, r3, #8
 80012f2:	6013      	str	r3, [r2, #0]
	TIM11->DIER |= TIM_DIER_UIE; //Enable interrupt of timer 11
 80012f4:	4b75      	ldr	r3, [pc, #468]	; (80014cc <main+0x330>)
 80012f6:	68db      	ldr	r3, [r3, #12]
 80012f8:	4a74      	ldr	r2, [pc, #464]	; (80014cc <main+0x330>)
 80012fa:	f043 0301 	orr.w	r3, r3, #1
 80012fe:	60d3      	str	r3, [r2, #12]
	TIM11->PSC = 83; //div by 83+1
 8001300:	4b72      	ldr	r3, [pc, #456]	; (80014cc <main+0x330>)
 8001302:	2253      	movs	r2, #83	; 0x53
 8001304:	629a      	str	r2, [r3, #40]	; 0x28
	TIM11->ARR = 10000; //1000*10ms -> 10ms
 8001306:	4b71      	ldr	r3, [pc, #452]	; (80014cc <main+0x330>)
 8001308:	f242 7210 	movw	r2, #10000	; 0x2710
 800130c:	62da      	str	r2, [r3, #44]	; 0x2c

	NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn); //enable unterrupt
 800130e:	201a      	movs	r0, #26
 8001310:	f7ff feae 	bl	8001070 <__NVIC_EnableIRQ>

	//init timer 10 (10ms) sampling accelerometer             /////////////////To be completed
	RCC->APB2ENR |= RCC_APB2ENR_TIM10EN; //Enable timer 10 clock
 8001314:	4b6c      	ldr	r3, [pc, #432]	; (80014c8 <main+0x32c>)
 8001316:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001318:	4a6b      	ldr	r2, [pc, #428]	; (80014c8 <main+0x32c>)
 800131a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800131e:	6453      	str	r3, [r2, #68]	; 0x44
	TIM10->CR1 |= TIM_CR1_OPM; //set timer on counter mode
 8001320:	4b6b      	ldr	r3, [pc, #428]	; (80014d0 <main+0x334>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	4a6a      	ldr	r2, [pc, #424]	; (80014d0 <main+0x334>)
 8001326:	f043 0308 	orr.w	r3, r3, #8
 800132a:	6013      	str	r3, [r2, #0]
	TIM10->DIER |= TIM_DIER_UIE; //Enable interrupt of timer 10
 800132c:	4b68      	ldr	r3, [pc, #416]	; (80014d0 <main+0x334>)
 800132e:	68db      	ldr	r3, [r3, #12]
 8001330:	4a67      	ldr	r2, [pc, #412]	; (80014d0 <main+0x334>)
 8001332:	f043 0301 	orr.w	r3, r3, #1
 8001336:	60d3      	str	r3, [r2, #12]
	TIM10->PSC = 6; //div by 6+1
 8001338:	4b65      	ldr	r3, [pc, #404]	; (80014d0 <main+0x334>)
 800133a:	2206      	movs	r2, #6
 800133c:	629a      	str	r2, [r3, #40]	; 0x28
	TIM10->ARR = 150; // 12.5us -> 80 KHz
 800133e:	4b64      	ldr	r3, [pc, #400]	; (80014d0 <main+0x334>)
 8001340:	2296      	movs	r2, #150	; 0x96
 8001342:	62da      	str	r2, [r3, #44]	; 0x2c
	NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn); //enable unterrupt     ////////////////////
 8001344:	2019      	movs	r0, #25
 8001346:	f7ff fe93 	bl	8001070 <__NVIC_EnableIRQ>
	//TIM10->CR1 |= TIM_CR1_CEN;//Start sampling ADC

	//ADC Configurqtion
	//ADC1_0 pin A0
	GPIOA->MODER |= (0x03 << GPIO_MODER_MODE0_Pos);
 800134a:	4b62      	ldr	r3, [pc, #392]	; (80014d4 <main+0x338>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	4a61      	ldr	r2, [pc, #388]	; (80014d4 <main+0x338>)
 8001350:	f043 0303 	orr.w	r3, r3, #3
 8001354:	6013      	str	r3, [r2, #0]
	RCC->APB2ENR |= RCC_APB2ENR_ADC1EN;	//Enqble ADC clock source
 8001356:	4b5c      	ldr	r3, [pc, #368]	; (80014c8 <main+0x32c>)
 8001358:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800135a:	4a5b      	ldr	r2, [pc, #364]	; (80014c8 <main+0x32c>)
 800135c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001360:	6453      	str	r3, [r2, #68]	; 0x44
	ADC1->CR1 |= ADC_CR1_EOCIE;	//Enable End Of Convertion interrupt
 8001362:	4b5d      	ldr	r3, [pc, #372]	; (80014d8 <main+0x33c>)
 8001364:	685b      	ldr	r3, [r3, #4]
 8001366:	4a5c      	ldr	r2, [pc, #368]	; (80014d8 <main+0x33c>)
 8001368:	f043 0320 	orr.w	r3, r3, #32
 800136c:	6053      	str	r3, [r2, #4]
	ADC1->CR1 |= ADC_CR1_DISCEN;	//Enable discontinuous mode
 800136e:	4b5a      	ldr	r3, [pc, #360]	; (80014d8 <main+0x33c>)
 8001370:	685b      	ldr	r3, [r3, #4]
 8001372:	4a59      	ldr	r2, [pc, #356]	; (80014d8 <main+0x33c>)
 8001374:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001378:	6053      	str	r3, [r2, #4]
	ADC1->CR2 |= ADC_CR2_ADON;	//Enable ADC
 800137a:	4b57      	ldr	r3, [pc, #348]	; (80014d8 <main+0x33c>)
 800137c:	689b      	ldr	r3, [r3, #8]
 800137e:	4a56      	ldr	r2, [pc, #344]	; (80014d8 <main+0x33c>)
 8001380:	f043 0301 	orr.w	r3, r3, #1
 8001384:	6093      	str	r3, [r2, #8]
	ADC1->SMPR2 = 0x02;
 8001386:	4b54      	ldr	r3, [pc, #336]	; (80014d8 <main+0x33c>)
 8001388:	2202      	movs	r2, #2
 800138a:	611a      	str	r2, [r3, #16]
	//ADC1->CR2 |= ADC_CR2_SWSTART;//stqrt convertion
	//while((ADC1->SR & ADC_SR_EOC) == ADC_SR_EOC);//wait the end of convertion

	HAL_Delay(50);	//wait ESP8266 starting
 800138c:	2032      	movs	r0, #50	; 0x32
 800138e:	f001 fbc9 	bl	8002b24 <HAL_Delay>
	char data[200];
	int N = 50;
 8001392:	2332      	movs	r3, #50	; 0x32
 8001394:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
	double sm = 0.0;
 8001398:	f04f 0200 	mov.w	r2, #0
 800139c:	f04f 0300 	mov.w	r3, #0
 80013a0:	e9c7 2336 	strd	r2, r3, [r7, #216]	; 0xd8
	double mean = 0.0;
 80013a4:	f04f 0200 	mov.w	r2, #0
 80013a8:	f04f 0300 	mov.w	r3, #0
 80013ac:	e9c7 233a 	strd	r2, r3, [r7, #232]	; 0xe8
	double offset = 0.0;
 80013b0:	f04f 0200 	mov.w	r2, #0
 80013b4:	f04f 0300 	mov.w	r3, #0
 80013b8:	e9c7 2334 	strd	r2, r3, [r7, #208]	; 0xd0
	int8_t turnvalue = 0, calib, accel, decel;
 80013bc:	2300      	movs	r3, #0
 80013be:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		/////////////////////////// start
		if (USART_recive == 1)	//if complete message is recived
 80013c2:	4b46      	ldr	r3, [pc, #280]	; (80014dc <main+0x340>)
 80013c4:	781b      	ldrb	r3, [r3, #0]
 80013c6:	2b01      	cmp	r3, #1
 80013c8:	d115      	bne.n	80013f6 <main+0x25a>
				{
			Argument = 0;
 80013ca:	2300      	movs	r3, #0
 80013cc:	f8a7 30cc 	strh.w	r3, [r7, #204]	; 0xcc
			ReciveOrder = rx_buffer[0];	//take the first argument
 80013d0:	4b43      	ldr	r3, [pc, #268]	; (80014e0 <main+0x344>)
 80013d2:	781b      	ldrb	r3, [r3, #0]
 80013d4:	f887 3106 	strb.w	r3, [r7, #262]	; 0x106
			sscanf(&rx_buffer[1], "%d", &Argument);	//put the caractere chaine in number
 80013d8:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80013dc:	461a      	mov	r2, r3
 80013de:	4941      	ldr	r1, [pc, #260]	; (80014e4 <main+0x348>)
 80013e0:	4841      	ldr	r0, [pc, #260]	; (80014e8 <main+0x34c>)
 80013e2:	f006 fd75 	bl	8007ed0 <siscanf>
//		  Argument -= 10;
			USART_recive = 0;
 80013e6:	4b3d      	ldr	r3, [pc, #244]	; (80014dc <main+0x340>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);	//toggle debug pin
 80013ec:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013f0:	483e      	ldr	r0, [pc, #248]	; (80014ec <main+0x350>)
 80013f2:	f001 ff0a 	bl	800320a <HAL_GPIO_TogglePin>
		}
		switch (ReciveOrder) {
 80013f6:	f897 3106 	ldrb.w	r3, [r7, #262]	; 0x106
 80013fa:	3b30      	subs	r3, #48	; 0x30
 80013fc:	2b22      	cmp	r3, #34	; 0x22
 80013fe:	d87f      	bhi.n	8001500 <main+0x364>
 8001400:	a201      	add	r2, pc, #4	; (adr r2, 8001408 <main+0x26c>)
 8001402:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001406:	bf00      	nop
 8001408:	08001495 	.word	0x08001495
 800140c:	08001501 	.word	0x08001501
 8001410:	08001501 	.word	0x08001501
 8001414:	08001501 	.word	0x08001501
 8001418:	08001501 	.word	0x08001501
 800141c:	08001501 	.word	0x08001501
 8001420:	08001501 	.word	0x08001501
 8001424:	08001501 	.word	0x08001501
 8001428:	08001501 	.word	0x08001501
 800142c:	08001501 	.word	0x08001501
 8001430:	08001501 	.word	0x08001501
 8001434:	08001501 	.word	0x08001501
 8001438:	08001501 	.word	0x08001501
 800143c:	08001501 	.word	0x08001501
 8001440:	08001501 	.word	0x08001501
 8001444:	08001501 	.word	0x08001501
 8001448:	08001501 	.word	0x08001501
 800144c:	08001501 	.word	0x08001501
 8001450:	080014a5 	.word	0x080014a5
 8001454:	08001501 	.word	0x08001501
 8001458:	08001501 	.word	0x08001501
 800145c:	08001501 	.word	0x08001501
 8001460:	0800149d 	.word	0x0800149d
 8001464:	08001501 	.word	0x08001501
 8001468:	08001501 	.word	0x08001501
 800146c:	08001501 	.word	0x08001501
 8001470:	08001501 	.word	0x08001501
 8001474:	08001501 	.word	0x08001501
 8001478:	080014f9 	.word	0x080014f9
 800147c:	08001501 	.word	0x08001501
 8001480:	08001501 	.word	0x08001501
 8001484:	08001501 	.word	0x08001501
 8001488:	08001501 	.word	0x08001501
 800148c:	08001501 	.word	0x08001501
 8001490:	080014f1 	.word	0x080014f1
		case '0': {
			action = STOP;
 8001494:	2300      	movs	r3, #0
 8001496:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107
			break;
 800149a:	e031      	b.n	8001500 <main+0x364>
		}
		case 'F': {
			action = FORWARD;
 800149c:	2301      	movs	r3, #1
 800149e:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107
			break;
 80014a2:	e02d      	b.n	8001500 <main+0x364>
		}
		case 'B': {
			action = BACkWARD;
 80014a4:	2302      	movs	r3, #2
 80014a6:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107
			break;
 80014aa:	e029      	b.n	8001500 <main+0x364>
 80014ac:	2000011c 	.word	0x2000011c
 80014b0:	40020400 	.word	0x40020400
 80014b4:	20000188 	.word	0x20000188
 80014b8:	2000028c 	.word	0x2000028c
 80014bc:	200001fc 	.word	0x200001fc
 80014c0:	40010000 	.word	0x40010000
 80014c4:	20000244 	.word	0x20000244
 80014c8:	40023800 	.word	0x40023800
 80014cc:	40014800 	.word	0x40014800
 80014d0:	40014400 	.word	0x40014400
 80014d4:	40020000 	.word	0x40020000
 80014d8:	40012000 	.word	0x40012000
 80014dc:	20000184 	.word	0x20000184
 80014e0:	20000170 	.word	0x20000170
 80014e4:	08009258 	.word	0x08009258
 80014e8:	20000171 	.word	0x20000171
 80014ec:	40020800 	.word	0x40020800
		}
		case 'R': {
			action = TURN_RIGHT;
 80014f0:	2303      	movs	r3, #3
 80014f2:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107
			break;
 80014f6:	e003      	b.n	8001500 <main+0x364>
		}
		case 'L': {
			action = TURN_LEFT;
 80014f8:	2304      	movs	r3, #4
 80014fa:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107
			break;
 80014fe:	bf00      	nop
		}
		}
		switch (action) {
 8001500:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 8001504:	2b04      	cmp	r3, #4
 8001506:	f63f af5c 	bhi.w	80013c2 <main+0x226>
 800150a:	a201      	add	r2, pc, #4	; (adr r2, 8001510 <main+0x374>)
 800150c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001510:	08001525 	.word	0x08001525
 8001514:	0800152f 	.word	0x0800152f
 8001518:	08001769 	.word	0x08001769
 800151c:	080019c1 	.word	0x080019c1
 8001520:	08001a93 	.word	0x08001a93
		case STOP: {
			motor(0, 0);	//motor do nothing
 8001524:	2100      	movs	r1, #0
 8001526:	2000      	movs	r0, #0
 8001528:	f7ff fe06 	bl	8001138 <motor>
			break;
 800152c:	e332      	b.n	8001b94 <main+0x9f8>
		}
		case FORWARD: {
			angle = 0;
 800152e:	f04f 0200 	mov.w	r2, #0
 8001532:	f04f 0300 	mov.w	r3, #0
 8001536:	e9c7 233e 	strd	r2, r3, [r7, #248]	; 0xf8
			TIM11->CR1 |= TIM_CR1_CEN;	//Enable sampling 10 ms timer
 800153a:	4bb5      	ldr	r3, [pc, #724]	; (8001810 <main+0x674>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	4ab4      	ldr	r2, [pc, #720]	; (8001810 <main+0x674>)
 8001540:	f043 0301 	orr.w	r3, r3, #1
 8001544:	6013      	str	r3, [r2, #0]
			calib = 0;
 8001546:	2300      	movs	r3, #0
 8001548:	f887 30e7 	strb.w	r3, [r7, #231]	; 0xe7
			mean = 0;
 800154c:	f04f 0200 	mov.w	r2, #0
 8001550:	f04f 0300 	mov.w	r3, #0
 8001554:	e9c7 233a 	strd	r2, r3, [r7, #232]	; 0xe8
			while (calib < CALIB_NUNBER)//calibration for remove constant error of the accelerometer
 8001558:	e023      	b.n	80015a2 <main+0x406>
			{
				if (interrupt10ms == 1)	//if flag of 10 ms is set
 800155a:	4bae      	ldr	r3, [pc, #696]	; (8001814 <main+0x678>)
 800155c:	781b      	ldrb	r3, [r3, #0]
 800155e:	2b01      	cmp	r3, #1
 8001560:	d11f      	bne.n	80015a2 <main+0x406>
						{
					interrupt10ms = 0;
 8001562:	4bac      	ldr	r3, [pc, #688]	; (8001814 <main+0x678>)
 8001564:	2200      	movs	r2, #0
 8001566:	701a      	strb	r2, [r3, #0]
					MPU6050_Read_All(&hi2c1, &MPU6050);	//read accelerometer
 8001568:	49ab      	ldr	r1, [pc, #684]	; (8001818 <main+0x67c>)
 800156a:	48ac      	ldr	r0, [pc, #688]	; (800181c <main+0x680>)
 800156c:	f000 fbe8 	bl	8001d40 <MPU6050_Read_All>
					mean += (MPU6050.Gz / 100);	//recived speed (/sec)
 8001570:	4ba9      	ldr	r3, [pc, #676]	; (8001818 <main+0x67c>)
 8001572:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8001576:	f04f 0200 	mov.w	r2, #0
 800157a:	4ba9      	ldr	r3, [pc, #676]	; (8001820 <main+0x684>)
 800157c:	f7ff f96e 	bl	800085c <__aeabi_ddiv>
 8001580:	4602      	mov	r2, r0
 8001582:	460b      	mov	r3, r1
 8001584:	e9d7 013a 	ldrd	r0, r1, [r7, #232]	; 0xe8
 8001588:	f7fe fe88 	bl	800029c <__adddf3>
 800158c:	4602      	mov	r2, r0
 800158e:	460b      	mov	r3, r1
 8001590:	e9c7 233a 	strd	r2, r3, [r7, #232]	; 0xe8
					calib++;
 8001594:	f997 30e7 	ldrsb.w	r3, [r7, #231]	; 0xe7
 8001598:	b2db      	uxtb	r3, r3
 800159a:	3301      	adds	r3, #1
 800159c:	b2db      	uxtb	r3, r3
 800159e:	f887 30e7 	strb.w	r3, [r7, #231]	; 0xe7
			while (calib < CALIB_NUNBER)//calibration for remove constant error of the accelerometer
 80015a2:	f997 30e7 	ldrsb.w	r3, [r7, #231]	; 0xe7
 80015a6:	2b63      	cmp	r3, #99	; 0x63
 80015a8:	ddd7      	ble.n	800155a <main+0x3be>
				}
			}
			mean = mean / CALIB_NUNBER;	//averrage
 80015aa:	f04f 0200 	mov.w	r2, #0
 80015ae:	4b9c      	ldr	r3, [pc, #624]	; (8001820 <main+0x684>)
 80015b0:	e9d7 013a 	ldrd	r0, r1, [r7, #232]	; 0xe8
 80015b4:	f7ff f952 	bl	800085c <__aeabi_ddiv>
 80015b8:	4602      	mov	r2, r0
 80015ba:	460b      	mov	r3, r1
 80015bc:	e9c7 233a 	strd	r2, r3, [r7, #232]	; 0xe8
			delay = 0;
 80015c0:	2300      	movs	r3, #0
 80015c2:	f8a7 30f6 	strh.w	r3, [r7, #246]	; 0xf6
			accel = 0;
 80015c6:	2300      	movs	r3, #0
 80015c8:	f887 30e6 	strb.w	r3, [r7, #230]	; 0xe6
			decel = 0;
 80015cc:	2300      	movs	r3, #0
 80015ce:	f887 30e5 	strb.w	r3, [r7, #229]	; 0xe5
			while (delay * 10 < Argument)	//time increment evry 10 ms
 80015d2:	e0ae      	b.n	8001732 <main+0x596>
			{
				if (interrupt10ms == 1) {
 80015d4:	4b8f      	ldr	r3, [pc, #572]	; (8001814 <main+0x678>)
 80015d6:	781b      	ldrb	r3, [r3, #0]
 80015d8:	2b01      	cmp	r3, #1
 80015da:	f040 8095 	bne.w	8001708 <main+0x56c>
					if (decel == 0) {
 80015de:	f997 30e5 	ldrsb.w	r3, [r7, #229]	; 0xe5
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d111      	bne.n	800160a <main+0x46e>
						if (accel < 100)
 80015e6:	f997 30e6 	ldrsb.w	r3, [r7, #230]	; 0xe6
 80015ea:	2b63      	cmp	r3, #99	; 0x63
 80015ec:	dc05      	bgt.n	80015fa <main+0x45e>
							accel += ACCELERATION;
 80015ee:	f897 30e6 	ldrb.w	r3, [r7, #230]	; 0xe6
 80015f2:	3301      	adds	r3, #1
 80015f4:	b2db      	uxtb	r3, r3
 80015f6:	f887 30e6 	strb.w	r3, [r7, #230]	; 0xe6
						if (accel > 100)
 80015fa:	f997 30e6 	ldrsb.w	r3, [r7, #230]	; 0xe6
 80015fe:	2b64      	cmp	r3, #100	; 0x64
 8001600:	dd12      	ble.n	8001628 <main+0x48c>
							accel = 100;
 8001602:	2364      	movs	r3, #100	; 0x64
 8001604:	f887 30e6 	strb.w	r3, [r7, #230]	; 0xe6
 8001608:	e00e      	b.n	8001628 <main+0x48c>
					} else {
						if (accel <= 100)
 800160a:	f997 30e6 	ldrsb.w	r3, [r7, #230]	; 0xe6
 800160e:	2b64      	cmp	r3, #100	; 0x64
 8001610:	f340 809c 	ble.w	800174c <main+0x5b0>
							break;
						if (accel > 100)
 8001614:	f997 30e6 	ldrsb.w	r3, [r7, #230]	; 0xe6
 8001618:	2b64      	cmp	r3, #100	; 0x64
 800161a:	dd05      	ble.n	8001628 <main+0x48c>
							accel -= 10;
 800161c:	f897 30e6 	ldrb.w	r3, [r7, #230]	; 0xe6
 8001620:	3b0a      	subs	r3, #10
 8001622:	b2db      	uxtb	r3, r3
 8001624:	f887 30e6 	strb.w	r3, [r7, #230]	; 0xe6
					}
					interrupt10ms = 0;
 8001628:	4b7a      	ldr	r3, [pc, #488]	; (8001814 <main+0x678>)
 800162a:	2200      	movs	r2, #0
 800162c:	701a      	strb	r2, [r3, #0]
					MPU6050_Read_All(&hi2c1, &MPU6050);	//Read accelerometer
 800162e:	497a      	ldr	r1, [pc, #488]	; (8001818 <main+0x67c>)
 8001630:	487a      	ldr	r0, [pc, #488]	; (800181c <main+0x680>)
 8001632:	f000 fb85 	bl	8001d40 <MPU6050_Read_All>
					angle += ((MPU6050.Gz / 100) - mean) * COEFF_CORRE;	//value of angle with removing errror.
 8001636:	4b78      	ldr	r3, [pc, #480]	; (8001818 <main+0x67c>)
 8001638:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 800163c:	f04f 0200 	mov.w	r2, #0
 8001640:	4b77      	ldr	r3, [pc, #476]	; (8001820 <main+0x684>)
 8001642:	f7ff f90b 	bl	800085c <__aeabi_ddiv>
 8001646:	4602      	mov	r2, r0
 8001648:	460b      	mov	r3, r1
 800164a:	4610      	mov	r0, r2
 800164c:	4619      	mov	r1, r3
 800164e:	e9d7 233a 	ldrd	r2, r3, [r7, #232]	; 0xe8
 8001652:	f7fe fe21 	bl	8000298 <__aeabi_dsub>
 8001656:	4602      	mov	r2, r0
 8001658:	460b      	mov	r3, r1
 800165a:	4610      	mov	r0, r2
 800165c:	4619      	mov	r1, r3
 800165e:	f04f 0200 	mov.w	r2, #0
 8001662:	4b70      	ldr	r3, [pc, #448]	; (8001824 <main+0x688>)
 8001664:	f7fe ffd0 	bl	8000608 <__aeabi_dmul>
 8001668:	4602      	mov	r2, r0
 800166a:	460b      	mov	r3, r1
 800166c:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	; 0xf8
 8001670:	f7fe fe14 	bl	800029c <__adddf3>
 8001674:	4602      	mov	r2, r0
 8001676:	460b      	mov	r3, r1
 8001678:	e9c7 233e 	strd	r2, r3, [r7, #248]	; 0xf8
					if (angle < 0)	//robot turn right must turn left
 800167c:	f04f 0200 	mov.w	r2, #0
 8001680:	f04f 0300 	mov.w	r3, #0
 8001684:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	; 0xf8
 8001688:	f7ff fa30 	bl	8000aec <__aeabi_dcmplt>
 800168c:	4603      	mov	r3, r0
 800168e:	2b00      	cmp	r3, #0
 8001690:	d015      	beq.n	80016be <main+0x522>
							{
						motor(accel + (int8_t) angle, -accel);//The 2 motors need to turn in oposit dirrection
 8001692:	f997 30e6 	ldrsb.w	r3, [r7, #230]	; 0xe6
 8001696:	b21c      	sxth	r4, r3
 8001698:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	; 0xf8
 800169c:	f7ff fa64 	bl	8000b68 <__aeabi_d2iz>
 80016a0:	4603      	mov	r3, r0
 80016a2:	b25b      	sxtb	r3, r3
 80016a4:	b21b      	sxth	r3, r3
 80016a6:	4423      	add	r3, r4
 80016a8:	b21b      	sxth	r3, r3
 80016aa:	f997 20e6 	ldrsb.w	r2, [r7, #230]	; 0xe6
 80016ae:	b292      	uxth	r2, r2
 80016b0:	4252      	negs	r2, r2
 80016b2:	b292      	uxth	r2, r2
 80016b4:	b212      	sxth	r2, r2
 80016b6:	4611      	mov	r1, r2
 80016b8:	4618      	mov	r0, r3
 80016ba:	f7ff fd3d 	bl	8001138 <motor>
						//turnvalue = accel+(int8_t)angle;
					}
					if (angle > 0)							//turn left
 80016be:	f04f 0200 	mov.w	r2, #0
 80016c2:	f04f 0300 	mov.w	r3, #0
 80016c6:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	; 0xf8
 80016ca:	f7ff fa2d 	bl	8000b28 <__aeabi_dcmpgt>
 80016ce:	4603      	mov	r3, r0
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d012      	beq.n	80016fa <main+0x55e>
							{
						motor(accel, -accel + (int8_t) angle);//The 2 motors need to turn in oposit dirrection
 80016d4:	f997 30e6 	ldrsb.w	r3, [r7, #230]	; 0xe6
 80016d8:	b21c      	sxth	r4, r3
 80016da:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	; 0xf8
 80016de:	f7ff fa43 	bl	8000b68 <__aeabi_d2iz>
 80016e2:	4603      	mov	r3, r0
 80016e4:	b25b      	sxtb	r3, r3
 80016e6:	b21a      	sxth	r2, r3
 80016e8:	f997 30e6 	ldrsb.w	r3, [r7, #230]	; 0xe6
 80016ec:	b21b      	sxth	r3, r3
 80016ee:	1ad3      	subs	r3, r2, r3
 80016f0:	b21b      	sxth	r3, r3
 80016f2:	4619      	mov	r1, r3
 80016f4:	4620      	mov	r0, r4
 80016f6:	f7ff fd1f 	bl	8001138 <motor>
						//turnvalue = -100+(int8_t)angle;
					}
					delay++;
 80016fa:	f9b7 30f6 	ldrsh.w	r3, [r7, #246]	; 0xf6
 80016fe:	b29b      	uxth	r3, r3
 8001700:	3301      	adds	r3, #1
 8001702:	b29b      	uxth	r3, r3
 8001704:	f8a7 30f6 	strh.w	r3, [r7, #246]	; 0xf6
				}

				if (USART_recive == 1)//if we recived a message during mooving, we leave the function
 8001708:	4b47      	ldr	r3, [pc, #284]	; (8001828 <main+0x68c>)
 800170a:	781b      	ldrb	r3, [r3, #0]
 800170c:	2b01      	cmp	r3, #1
 800170e:	d102      	bne.n	8001716 <main+0x57a>
					decel = 1;
 8001710:	2301      	movs	r3, #1
 8001712:	f887 30e5 	strb.w	r3, [r7, #229]	; 0xe5
				if (delay * 10 >= Argument)
 8001716:	f9b7 20f6 	ldrsh.w	r2, [r7, #246]	; 0xf6
 800171a:	4613      	mov	r3, r2
 800171c:	009b      	lsls	r3, r3, #2
 800171e:	4413      	add	r3, r2
 8001720:	005b      	lsls	r3, r3, #1
 8001722:	461a      	mov	r2, r3
 8001724:	f9b7 30cc 	ldrsh.w	r3, [r7, #204]	; 0xcc
 8001728:	429a      	cmp	r2, r3
 800172a:	db02      	blt.n	8001732 <main+0x596>
					decel = 1;
 800172c:	2301      	movs	r3, #1
 800172e:	f887 30e5 	strb.w	r3, [r7, #229]	; 0xe5
			while (delay * 10 < Argument)	//time increment evry 10 ms
 8001732:	f9b7 20f6 	ldrsh.w	r2, [r7, #246]	; 0xf6
 8001736:	4613      	mov	r3, r2
 8001738:	009b      	lsls	r3, r3, #2
 800173a:	4413      	add	r3, r2
 800173c:	005b      	lsls	r3, r3, #1
 800173e:	461a      	mov	r2, r3
 8001740:	f9b7 30cc 	ldrsh.w	r3, [r7, #204]	; 0xcc
 8001744:	429a      	cmp	r2, r3
 8001746:	f6ff af45 	blt.w	80015d4 <main+0x438>
 800174a:	e000      	b.n	800174e <main+0x5b2>
							break;
 800174c:	bf00      	nop
			}
			TIM11->CR1 &= ~TIM_CR1_CEN;							//Stop counter
 800174e:	4b30      	ldr	r3, [pc, #192]	; (8001810 <main+0x674>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	4a2f      	ldr	r2, [pc, #188]	; (8001810 <main+0x674>)
 8001754:	f023 0301 	bic.w	r3, r3, #1
 8001758:	6013      	str	r3, [r2, #0]
			TIM11->CNT = 0;							//reset Counter
 800175a:	4b2d      	ldr	r3, [pc, #180]	; (8001810 <main+0x674>)
 800175c:	2200      	movs	r2, #0
 800175e:	625a      	str	r2, [r3, #36]	; 0x24
			ReciveOrder = '0';
 8001760:	2330      	movs	r3, #48	; 0x30
 8001762:	f887 3106 	strb.w	r3, [r7, #262]	; 0x106
			break;
 8001766:	e215      	b.n	8001b94 <main+0x9f8>
		}
		case BACkWARD: {
			angle = 0;
 8001768:	f04f 0200 	mov.w	r2, #0
 800176c:	f04f 0300 	mov.w	r3, #0
 8001770:	e9c7 233e 	strd	r2, r3, [r7, #248]	; 0xf8
			TIM11->CR1 |= TIM_CR1_CEN;
 8001774:	4b26      	ldr	r3, [pc, #152]	; (8001810 <main+0x674>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	4a25      	ldr	r2, [pc, #148]	; (8001810 <main+0x674>)
 800177a:	f043 0301 	orr.w	r3, r3, #1
 800177e:	6013      	str	r3, [r2, #0]
			calib = 0;
 8001780:	2300      	movs	r3, #0
 8001782:	f887 30e7 	strb.w	r3, [r7, #231]	; 0xe7
			mean = 0;
 8001786:	f04f 0200 	mov.w	r2, #0
 800178a:	f04f 0300 	mov.w	r3, #0
 800178e:	e9c7 233a 	strd	r2, r3, [r7, #232]	; 0xe8
			while (calib < CALIB_NUNBER) {
 8001792:	e023      	b.n	80017dc <main+0x640>
				if (interrupt10ms == 1) {
 8001794:	4b1f      	ldr	r3, [pc, #124]	; (8001814 <main+0x678>)
 8001796:	781b      	ldrb	r3, [r3, #0]
 8001798:	2b01      	cmp	r3, #1
 800179a:	d11f      	bne.n	80017dc <main+0x640>
					interrupt10ms = 0;
 800179c:	4b1d      	ldr	r3, [pc, #116]	; (8001814 <main+0x678>)
 800179e:	2200      	movs	r2, #0
 80017a0:	701a      	strb	r2, [r3, #0]
					MPU6050_Read_All(&hi2c1, &MPU6050);
 80017a2:	491d      	ldr	r1, [pc, #116]	; (8001818 <main+0x67c>)
 80017a4:	481d      	ldr	r0, [pc, #116]	; (800181c <main+0x680>)
 80017a6:	f000 facb 	bl	8001d40 <MPU6050_Read_All>
					mean += (MPU6050.Gz / 100);
 80017aa:	4b1b      	ldr	r3, [pc, #108]	; (8001818 <main+0x67c>)
 80017ac:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 80017b0:	f04f 0200 	mov.w	r2, #0
 80017b4:	4b1a      	ldr	r3, [pc, #104]	; (8001820 <main+0x684>)
 80017b6:	f7ff f851 	bl	800085c <__aeabi_ddiv>
 80017ba:	4602      	mov	r2, r0
 80017bc:	460b      	mov	r3, r1
 80017be:	e9d7 013a 	ldrd	r0, r1, [r7, #232]	; 0xe8
 80017c2:	f7fe fd6b 	bl	800029c <__adddf3>
 80017c6:	4602      	mov	r2, r0
 80017c8:	460b      	mov	r3, r1
 80017ca:	e9c7 233a 	strd	r2, r3, [r7, #232]	; 0xe8
					calib++;
 80017ce:	f997 30e7 	ldrsb.w	r3, [r7, #231]	; 0xe7
 80017d2:	b2db      	uxtb	r3, r3
 80017d4:	3301      	adds	r3, #1
 80017d6:	b2db      	uxtb	r3, r3
 80017d8:	f887 30e7 	strb.w	r3, [r7, #231]	; 0xe7
			while (calib < CALIB_NUNBER) {
 80017dc:	f997 30e7 	ldrsb.w	r3, [r7, #231]	; 0xe7
 80017e0:	2b63      	cmp	r3, #99	; 0x63
 80017e2:	ddd7      	ble.n	8001794 <main+0x5f8>
				}
			}
			mean = mean / CALIB_NUNBER;
 80017e4:	f04f 0200 	mov.w	r2, #0
 80017e8:	4b0d      	ldr	r3, [pc, #52]	; (8001820 <main+0x684>)
 80017ea:	e9d7 013a 	ldrd	r0, r1, [r7, #232]	; 0xe8
 80017ee:	f7ff f835 	bl	800085c <__aeabi_ddiv>
 80017f2:	4602      	mov	r2, r0
 80017f4:	460b      	mov	r3, r1
 80017f6:	e9c7 233a 	strd	r2, r3, [r7, #232]	; 0xe8
			accel = 0;
 80017fa:	2300      	movs	r3, #0
 80017fc:	f887 30e6 	strb.w	r3, [r7, #230]	; 0xe6
			decel = 0;
 8001800:	2300      	movs	r3, #0
 8001802:	f887 30e5 	strb.w	r3, [r7, #229]	; 0xe5
			delay = 0;
 8001806:	2300      	movs	r3, #0
 8001808:	f8a7 30f6 	strh.w	r3, [r7, #246]	; 0xf6
			while (delay * 10 < Argument) {
 800180c:	e0bd      	b.n	800198a <main+0x7ee>
 800180e:	bf00      	nop
 8001810:	40014800 	.word	0x40014800
 8001814:	2000018a 	.word	0x2000018a
 8001818:	20000190 	.word	0x20000190
 800181c:	2000011c 	.word	0x2000011c
 8001820:	40590000 	.word	0x40590000
 8001824:	40240000 	.word	0x40240000
 8001828:	20000184 	.word	0x20000184
				if (interrupt10ms == 1) {
 800182c:	4ba0      	ldr	r3, [pc, #640]	; (8001ab0 <main+0x914>)
 800182e:	781b      	ldrb	r3, [r3, #0]
 8001830:	2b01      	cmp	r3, #1
 8001832:	f040 8095 	bne.w	8001960 <main+0x7c4>
					if (decel == 0) {
 8001836:	f997 30e5 	ldrsb.w	r3, [r7, #229]	; 0xe5
 800183a:	2b00      	cmp	r3, #0
 800183c:	d111      	bne.n	8001862 <main+0x6c6>
						if (accel < 100)
 800183e:	f997 30e6 	ldrsb.w	r3, [r7, #230]	; 0xe6
 8001842:	2b63      	cmp	r3, #99	; 0x63
 8001844:	dc05      	bgt.n	8001852 <main+0x6b6>
							accel += ACCELERATION;
 8001846:	f897 30e6 	ldrb.w	r3, [r7, #230]	; 0xe6
 800184a:	3301      	adds	r3, #1
 800184c:	b2db      	uxtb	r3, r3
 800184e:	f887 30e6 	strb.w	r3, [r7, #230]	; 0xe6
						if (accel > 100)
 8001852:	f997 30e6 	ldrsb.w	r3, [r7, #230]	; 0xe6
 8001856:	2b64      	cmp	r3, #100	; 0x64
 8001858:	dd12      	ble.n	8001880 <main+0x6e4>
							accel = 100;
 800185a:	2364      	movs	r3, #100	; 0x64
 800185c:	f887 30e6 	strb.w	r3, [r7, #230]	; 0xe6
 8001860:	e00e      	b.n	8001880 <main+0x6e4>
					} else {
						if (accel <= 100)
 8001862:	f997 30e6 	ldrsb.w	r3, [r7, #230]	; 0xe6
 8001866:	2b64      	cmp	r3, #100	; 0x64
 8001868:	f340 809c 	ble.w	80019a4 <main+0x808>
							break;
						if (accel > 100)
 800186c:	f997 30e6 	ldrsb.w	r3, [r7, #230]	; 0xe6
 8001870:	2b64      	cmp	r3, #100	; 0x64
 8001872:	dd05      	ble.n	8001880 <main+0x6e4>
							accel -= 10;
 8001874:	f897 30e6 	ldrb.w	r3, [r7, #230]	; 0xe6
 8001878:	3b0a      	subs	r3, #10
 800187a:	b2db      	uxtb	r3, r3
 800187c:	f887 30e6 	strb.w	r3, [r7, #230]	; 0xe6
					}
					interrupt10ms = 0;
 8001880:	4b8b      	ldr	r3, [pc, #556]	; (8001ab0 <main+0x914>)
 8001882:	2200      	movs	r2, #0
 8001884:	701a      	strb	r2, [r3, #0]
					MPU6050_Read_All(&hi2c1, &MPU6050);		//Read Accelerometer
 8001886:	498b      	ldr	r1, [pc, #556]	; (8001ab4 <main+0x918>)
 8001888:	488b      	ldr	r0, [pc, #556]	; (8001ab8 <main+0x91c>)
 800188a:	f000 fa59 	bl	8001d40 <MPU6050_Read_All>
					angle += ((MPU6050.Gz / 100) - mean) * COEFF_CORRE;
 800188e:	4b89      	ldr	r3, [pc, #548]	; (8001ab4 <main+0x918>)
 8001890:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8001894:	f04f 0200 	mov.w	r2, #0
 8001898:	4b88      	ldr	r3, [pc, #544]	; (8001abc <main+0x920>)
 800189a:	f7fe ffdf 	bl	800085c <__aeabi_ddiv>
 800189e:	4602      	mov	r2, r0
 80018a0:	460b      	mov	r3, r1
 80018a2:	4610      	mov	r0, r2
 80018a4:	4619      	mov	r1, r3
 80018a6:	e9d7 233a 	ldrd	r2, r3, [r7, #232]	; 0xe8
 80018aa:	f7fe fcf5 	bl	8000298 <__aeabi_dsub>
 80018ae:	4602      	mov	r2, r0
 80018b0:	460b      	mov	r3, r1
 80018b2:	4610      	mov	r0, r2
 80018b4:	4619      	mov	r1, r3
 80018b6:	f04f 0200 	mov.w	r2, #0
 80018ba:	4b81      	ldr	r3, [pc, #516]	; (8001ac0 <main+0x924>)
 80018bc:	f7fe fea4 	bl	8000608 <__aeabi_dmul>
 80018c0:	4602      	mov	r2, r0
 80018c2:	460b      	mov	r3, r1
 80018c4:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	; 0xf8
 80018c8:	f7fe fce8 	bl	800029c <__adddf3>
 80018cc:	4602      	mov	r2, r0
 80018ce:	460b      	mov	r3, r1
 80018d0:	e9c7 233e 	strd	r2, r3, [r7, #248]	; 0xf8
					if (angle < 0)			//robot turn right must turn left
 80018d4:	f04f 0200 	mov.w	r2, #0
 80018d8:	f04f 0300 	mov.w	r3, #0
 80018dc:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	; 0xf8
 80018e0:	f7ff f904 	bl	8000aec <__aeabi_dcmplt>
 80018e4:	4603      	mov	r3, r0
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d015      	beq.n	8001916 <main+0x77a>
							{
						motor(-accel, accel + (int8_t) angle);
 80018ea:	f997 30e6 	ldrsb.w	r3, [r7, #230]	; 0xe6
 80018ee:	b29b      	uxth	r3, r3
 80018f0:	425b      	negs	r3, r3
 80018f2:	b29b      	uxth	r3, r3
 80018f4:	b21d      	sxth	r5, r3
 80018f6:	f997 30e6 	ldrsb.w	r3, [r7, #230]	; 0xe6
 80018fa:	b21c      	sxth	r4, r3
 80018fc:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	; 0xf8
 8001900:	f7ff f932 	bl	8000b68 <__aeabi_d2iz>
 8001904:	4603      	mov	r3, r0
 8001906:	b25b      	sxtb	r3, r3
 8001908:	b21b      	sxth	r3, r3
 800190a:	4423      	add	r3, r4
 800190c:	b21b      	sxth	r3, r3
 800190e:	4619      	mov	r1, r3
 8001910:	4628      	mov	r0, r5
 8001912:	f7ff fc11 	bl	8001138 <motor>
					}
					if (angle > 0)							//turn left
 8001916:	f04f 0200 	mov.w	r2, #0
 800191a:	f04f 0300 	mov.w	r3, #0
 800191e:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	; 0xf8
 8001922:	f7ff f901 	bl	8000b28 <__aeabi_dcmpgt>
 8001926:	4603      	mov	r3, r0
 8001928:	2b00      	cmp	r3, #0
 800192a:	d012      	beq.n	8001952 <main+0x7b6>
							{
						motor(-accel + (int8_t) angle, accel);
 800192c:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	; 0xf8
 8001930:	f7ff f91a 	bl	8000b68 <__aeabi_d2iz>
 8001934:	4603      	mov	r3, r0
 8001936:	b25b      	sxtb	r3, r3
 8001938:	b21a      	sxth	r2, r3
 800193a:	f997 30e6 	ldrsb.w	r3, [r7, #230]	; 0xe6
 800193e:	b21b      	sxth	r3, r3
 8001940:	1ad3      	subs	r3, r2, r3
 8001942:	b21b      	sxth	r3, r3
 8001944:	f997 20e6 	ldrsb.w	r2, [r7, #230]	; 0xe6
 8001948:	b212      	sxth	r2, r2
 800194a:	4611      	mov	r1, r2
 800194c:	4618      	mov	r0, r3
 800194e:	f7ff fbf3 	bl	8001138 <motor>
					}
					delay++;
 8001952:	f9b7 30f6 	ldrsh.w	r3, [r7, #246]	; 0xf6
 8001956:	b29b      	uxth	r3, r3
 8001958:	3301      	adds	r3, #1
 800195a:	b29b      	uxth	r3, r3
 800195c:	f8a7 30f6 	strh.w	r3, [r7, #246]	; 0xf6
				}

				//				  HAL_Delay(8);
				if (USART_recive == 1)
 8001960:	4b58      	ldr	r3, [pc, #352]	; (8001ac4 <main+0x928>)
 8001962:	781b      	ldrb	r3, [r3, #0]
 8001964:	2b01      	cmp	r3, #1
 8001966:	d102      	bne.n	800196e <main+0x7d2>
					decel = 1;
 8001968:	2301      	movs	r3, #1
 800196a:	f887 30e5 	strb.w	r3, [r7, #229]	; 0xe5
				if (delay * 10 >= Argument)
 800196e:	f9b7 20f6 	ldrsh.w	r2, [r7, #246]	; 0xf6
 8001972:	4613      	mov	r3, r2
 8001974:	009b      	lsls	r3, r3, #2
 8001976:	4413      	add	r3, r2
 8001978:	005b      	lsls	r3, r3, #1
 800197a:	461a      	mov	r2, r3
 800197c:	f9b7 30cc 	ldrsh.w	r3, [r7, #204]	; 0xcc
 8001980:	429a      	cmp	r2, r3
 8001982:	db02      	blt.n	800198a <main+0x7ee>
					decel = 1;
 8001984:	2301      	movs	r3, #1
 8001986:	f887 30e5 	strb.w	r3, [r7, #229]	; 0xe5
			while (delay * 10 < Argument) {
 800198a:	f9b7 20f6 	ldrsh.w	r2, [r7, #246]	; 0xf6
 800198e:	4613      	mov	r3, r2
 8001990:	009b      	lsls	r3, r3, #2
 8001992:	4413      	add	r3, r2
 8001994:	005b      	lsls	r3, r3, #1
 8001996:	461a      	mov	r2, r3
 8001998:	f9b7 30cc 	ldrsh.w	r3, [r7, #204]	; 0xcc
 800199c:	429a      	cmp	r2, r3
 800199e:	f6ff af45 	blt.w	800182c <main+0x690>
 80019a2:	e000      	b.n	80019a6 <main+0x80a>
							break;
 80019a4:	bf00      	nop
			}
			TIM11->CR1 &= ~TIM_CR1_CEN;						//Disable Counter
 80019a6:	4b48      	ldr	r3, [pc, #288]	; (8001ac8 <main+0x92c>)
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	4a47      	ldr	r2, [pc, #284]	; (8001ac8 <main+0x92c>)
 80019ac:	f023 0301 	bic.w	r3, r3, #1
 80019b0:	6013      	str	r3, [r2, #0]
			TIM11->CNT = 0;							//reset Counter
 80019b2:	4b45      	ldr	r3, [pc, #276]	; (8001ac8 <main+0x92c>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	625a      	str	r2, [r3, #36]	; 0x24
			ReciveOrder = '0';
 80019b8:	2330      	movs	r3, #48	; 0x30
 80019ba:	f887 3106 	strb.w	r3, [r7, #262]	; 0x106
			break;
 80019be:	e0e9      	b.n	8001b94 <main+0x9f8>
		}
		case TURN_RIGHT: {
			angle = -5;
 80019c0:	f04f 0200 	mov.w	r2, #0
 80019c4:	4b41      	ldr	r3, [pc, #260]	; (8001acc <main+0x930>)
 80019c6:	e9c7 233e 	strd	r2, r3, [r7, #248]	; 0xf8
			accel = 0;
 80019ca:	2300      	movs	r3, #0
 80019cc:	f887 30e6 	strb.w	r3, [r7, #230]	; 0xe6
			TIM11->CR1 |= TIM_CR1_CEN;					//Sampling counter on
 80019d0:	4b3d      	ldr	r3, [pc, #244]	; (8001ac8 <main+0x92c>)
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	4a3c      	ldr	r2, [pc, #240]	; (8001ac8 <main+0x92c>)
 80019d6:	f043 0301 	orr.w	r3, r3, #1
 80019da:	6013      	str	r3, [r2, #0]
			while (angle >= -Argument) {
 80019dc:	e03b      	b.n	8001a56 <main+0x8ba>
				if (interrupt10ms == 1) {
 80019de:	4b34      	ldr	r3, [pc, #208]	; (8001ab0 <main+0x914>)
 80019e0:	781b      	ldrb	r3, [r3, #0]
 80019e2:	2b01      	cmp	r3, #1
 80019e4:	d133      	bne.n	8001a4e <main+0x8b2>
					if (accel < 100)
 80019e6:	f997 30e6 	ldrsb.w	r3, [r7, #230]	; 0xe6
 80019ea:	2b63      	cmp	r3, #99	; 0x63
 80019ec:	dc05      	bgt.n	80019fa <main+0x85e>
						accel += ACCELERATION;
 80019ee:	f897 30e6 	ldrb.w	r3, [r7, #230]	; 0xe6
 80019f2:	3301      	adds	r3, #1
 80019f4:	b2db      	uxtb	r3, r3
 80019f6:	f887 30e6 	strb.w	r3, [r7, #230]	; 0xe6
					if (accel > 100)
 80019fa:	f997 30e6 	ldrsb.w	r3, [r7, #230]	; 0xe6
 80019fe:	2b64      	cmp	r3, #100	; 0x64
 8001a00:	dd02      	ble.n	8001a08 <main+0x86c>
						accel = 100;
 8001a02:	2364      	movs	r3, #100	; 0x64
 8001a04:	f887 30e6 	strb.w	r3, [r7, #230]	; 0xe6
					interrupt10ms = 0;
 8001a08:	4b29      	ldr	r3, [pc, #164]	; (8001ab0 <main+0x914>)
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	701a      	strb	r2, [r3, #0]
					MPU6050_Read_All(&hi2c1, &MPU6050);		//Read Accelerometer
 8001a0e:	4929      	ldr	r1, [pc, #164]	; (8001ab4 <main+0x918>)
 8001a10:	4829      	ldr	r0, [pc, #164]	; (8001ab8 <main+0x91c>)
 8001a12:	f000 f995 	bl	8001d40 <MPU6050_Read_All>
					angle += (MPU6050.Gz / 100);
 8001a16:	4b27      	ldr	r3, [pc, #156]	; (8001ab4 <main+0x918>)
 8001a18:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8001a1c:	f04f 0200 	mov.w	r2, #0
 8001a20:	4b26      	ldr	r3, [pc, #152]	; (8001abc <main+0x920>)
 8001a22:	f7fe ff1b 	bl	800085c <__aeabi_ddiv>
 8001a26:	4602      	mov	r2, r0
 8001a28:	460b      	mov	r3, r1
 8001a2a:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	; 0xf8
 8001a2e:	f7fe fc35 	bl	800029c <__adddf3>
 8001a32:	4602      	mov	r2, r0
 8001a34:	460b      	mov	r3, r1
 8001a36:	e9c7 233e 	strd	r2, r3, [r7, #248]	; 0xf8
					motor(accel, accel);
 8001a3a:	f997 30e6 	ldrsb.w	r3, [r7, #230]	; 0xe6
 8001a3e:	b21b      	sxth	r3, r3
 8001a40:	f997 20e6 	ldrsb.w	r2, [r7, #230]	; 0xe6
 8001a44:	b212      	sxth	r2, r2
 8001a46:	4611      	mov	r1, r2
 8001a48:	4618      	mov	r0, r3
 8001a4a:	f7ff fb75 	bl	8001138 <motor>
				}

				//				  HAL_Delay(8);
				if (USART_recive == 1)
 8001a4e:	4b1d      	ldr	r3, [pc, #116]	; (8001ac4 <main+0x928>)
 8001a50:	781b      	ldrb	r3, [r3, #0]
 8001a52:	2b01      	cmp	r3, #1
 8001a54:	d00f      	beq.n	8001a76 <main+0x8da>
			while (angle >= -Argument) {
 8001a56:	f9b7 30cc 	ldrsh.w	r3, [r7, #204]	; 0xcc
 8001a5a:	425b      	negs	r3, r3
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	f7fe fd69 	bl	8000534 <__aeabi_i2d>
 8001a62:	4602      	mov	r2, r0
 8001a64:	460b      	mov	r3, r1
 8001a66:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	; 0xf8
 8001a6a:	f7ff f853 	bl	8000b14 <__aeabi_dcmpge>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d1b4      	bne.n	80019de <main+0x842>
 8001a74:	e000      	b.n	8001a78 <main+0x8dc>
					break;
 8001a76:	bf00      	nop
			}
			TIM11->CR1 &= ~TIM_CR1_CEN;						//Disable Counter
 8001a78:	4b13      	ldr	r3, [pc, #76]	; (8001ac8 <main+0x92c>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	4a12      	ldr	r2, [pc, #72]	; (8001ac8 <main+0x92c>)
 8001a7e:	f023 0301 	bic.w	r3, r3, #1
 8001a82:	6013      	str	r3, [r2, #0]
			TIM11->CNT = 0;							//reset Counter
 8001a84:	4b10      	ldr	r3, [pc, #64]	; (8001ac8 <main+0x92c>)
 8001a86:	2200      	movs	r2, #0
 8001a88:	625a      	str	r2, [r3, #36]	; 0x24
			ReciveOrder = '0';
 8001a8a:	2330      	movs	r3, #48	; 0x30
 8001a8c:	f887 3106 	strb.w	r3, [r7, #262]	; 0x106
			break;
 8001a90:	e080      	b.n	8001b94 <main+0x9f8>
		}
		case TURN_LEFT: {
			angle = 5;
 8001a92:	f04f 0200 	mov.w	r2, #0
 8001a96:	4b0e      	ldr	r3, [pc, #56]	; (8001ad0 <main+0x934>)
 8001a98:	e9c7 233e 	strd	r2, r3, [r7, #248]	; 0xf8
			accel = 0;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	f887 30e6 	strb.w	r3, [r7, #230]	; 0xe6
			TIM11->CR1 |= TIM_CR1_CEN;
 8001aa2:	4b09      	ldr	r3, [pc, #36]	; (8001ac8 <main+0x92c>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	4a08      	ldr	r2, [pc, #32]	; (8001ac8 <main+0x92c>)
 8001aa8:	f043 0301 	orr.w	r3, r3, #1
 8001aac:	6013      	str	r3, [r2, #0]
			while (angle <= Argument) {
 8001aae:	e053      	b.n	8001b58 <main+0x9bc>
 8001ab0:	2000018a 	.word	0x2000018a
 8001ab4:	20000190 	.word	0x20000190
 8001ab8:	2000011c 	.word	0x2000011c
 8001abc:	40590000 	.word	0x40590000
 8001ac0:	40240000 	.word	0x40240000
 8001ac4:	20000184 	.word	0x20000184
 8001ac8:	40014800 	.word	0x40014800
 8001acc:	c0140000 	.word	0xc0140000
 8001ad0:	40140000 	.word	0x40140000
				if (interrupt10ms == 1) {
 8001ad4:	4b30      	ldr	r3, [pc, #192]	; (8001b98 <main+0x9fc>)
 8001ad6:	781b      	ldrb	r3, [r3, #0]
 8001ad8:	2b01      	cmp	r3, #1
 8001ada:	d139      	bne.n	8001b50 <main+0x9b4>
					if (accel < 100)
 8001adc:	f997 30e6 	ldrsb.w	r3, [r7, #230]	; 0xe6
 8001ae0:	2b63      	cmp	r3, #99	; 0x63
 8001ae2:	dc05      	bgt.n	8001af0 <main+0x954>
						accel += ACCELERATION;
 8001ae4:	f897 30e6 	ldrb.w	r3, [r7, #230]	; 0xe6
 8001ae8:	3301      	adds	r3, #1
 8001aea:	b2db      	uxtb	r3, r3
 8001aec:	f887 30e6 	strb.w	r3, [r7, #230]	; 0xe6
					if (accel > 100)
 8001af0:	f997 30e6 	ldrsb.w	r3, [r7, #230]	; 0xe6
 8001af4:	2b64      	cmp	r3, #100	; 0x64
 8001af6:	dd02      	ble.n	8001afe <main+0x962>
						accel = 100;
 8001af8:	2364      	movs	r3, #100	; 0x64
 8001afa:	f887 30e6 	strb.w	r3, [r7, #230]	; 0xe6
					interrupt10ms = 0;
 8001afe:	4b26      	ldr	r3, [pc, #152]	; (8001b98 <main+0x9fc>)
 8001b00:	2200      	movs	r2, #0
 8001b02:	701a      	strb	r2, [r3, #0]
					MPU6050_Read_All(&hi2c1, &MPU6050);		//Read Accelerometer
 8001b04:	4925      	ldr	r1, [pc, #148]	; (8001b9c <main+0xa00>)
 8001b06:	4826      	ldr	r0, [pc, #152]	; (8001ba0 <main+0xa04>)
 8001b08:	f000 f91a 	bl	8001d40 <MPU6050_Read_All>
					angle += (MPU6050.Gz / 100);
 8001b0c:	4b23      	ldr	r3, [pc, #140]	; (8001b9c <main+0xa00>)
 8001b0e:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8001b12:	f04f 0200 	mov.w	r2, #0
 8001b16:	4b23      	ldr	r3, [pc, #140]	; (8001ba4 <main+0xa08>)
 8001b18:	f7fe fea0 	bl	800085c <__aeabi_ddiv>
 8001b1c:	4602      	mov	r2, r0
 8001b1e:	460b      	mov	r3, r1
 8001b20:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	; 0xf8
 8001b24:	f7fe fbba 	bl	800029c <__adddf3>
 8001b28:	4602      	mov	r2, r0
 8001b2a:	460b      	mov	r3, r1
 8001b2c:	e9c7 233e 	strd	r2, r3, [r7, #248]	; 0xf8
					motor(-accel, -accel);
 8001b30:	f997 30e6 	ldrsb.w	r3, [r7, #230]	; 0xe6
 8001b34:	b29b      	uxth	r3, r3
 8001b36:	425b      	negs	r3, r3
 8001b38:	b29b      	uxth	r3, r3
 8001b3a:	b21b      	sxth	r3, r3
 8001b3c:	f997 20e6 	ldrsb.w	r2, [r7, #230]	; 0xe6
 8001b40:	b292      	uxth	r2, r2
 8001b42:	4252      	negs	r2, r2
 8001b44:	b292      	uxth	r2, r2
 8001b46:	b212      	sxth	r2, r2
 8001b48:	4611      	mov	r1, r2
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	f7ff faf4 	bl	8001138 <motor>
				}

				//				  HAL_Delay(8);
				if (USART_recive == 1)
 8001b50:	4b15      	ldr	r3, [pc, #84]	; (8001ba8 <main+0xa0c>)
 8001b52:	781b      	ldrb	r3, [r3, #0]
 8001b54:	2b01      	cmp	r3, #1
 8001b56:	d00e      	beq.n	8001b76 <main+0x9da>
			while (angle <= Argument) {
 8001b58:	f9b7 30cc 	ldrsh.w	r3, [r7, #204]	; 0xcc
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	f7fe fce9 	bl	8000534 <__aeabi_i2d>
 8001b62:	4602      	mov	r2, r0
 8001b64:	460b      	mov	r3, r1
 8001b66:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	; 0xf8
 8001b6a:	f7fe ffc9 	bl	8000b00 <__aeabi_dcmple>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d1af      	bne.n	8001ad4 <main+0x938>
 8001b74:	e000      	b.n	8001b78 <main+0x9dc>
					break;
 8001b76:	bf00      	nop
			}
			TIM11->CR1 &= ~TIM_CR1_CEN;						//Disable Counter
 8001b78:	4b0c      	ldr	r3, [pc, #48]	; (8001bac <main+0xa10>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	4a0b      	ldr	r2, [pc, #44]	; (8001bac <main+0xa10>)
 8001b7e:	f023 0301 	bic.w	r3, r3, #1
 8001b82:	6013      	str	r3, [r2, #0]
			TIM11->CNT = 0;							//reset Counter
 8001b84:	4b09      	ldr	r3, [pc, #36]	; (8001bac <main+0xa10>)
 8001b86:	2200      	movs	r2, #0
 8001b88:	625a      	str	r2, [r3, #36]	; 0x24
			ReciveOrder = '0';
 8001b8a:	2330      	movs	r3, #48	; 0x30
 8001b8c:	f887 3106 	strb.w	r3, [r7, #262]	; 0x106
			break;
 8001b90:	bf00      	nop
 8001b92:	e416      	b.n	80013c2 <main+0x226>
		if (USART_recive == 1)	//if complete message is recived
 8001b94:	e415      	b.n	80013c2 <main+0x226>
 8001b96:	bf00      	nop
 8001b98:	2000018a 	.word	0x2000018a
 8001b9c:	20000190 	.word	0x20000190
 8001ba0:	2000011c 	.word	0x2000011c
 8001ba4:	40590000 	.word	0x40590000
 8001ba8:	20000184 	.word	0x20000184
 8001bac:	40014800 	.word	0x40014800

08001bb0 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b094      	sub	sp, #80	; 0x50
 8001bb4:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8001bb6:	f107 0320 	add.w	r3, r7, #32
 8001bba:	2230      	movs	r2, #48	; 0x30
 8001bbc:	2100      	movs	r1, #0
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	f006 f9b4 	bl	8007f2c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001bc4:	f107 030c 	add.w	r3, r7, #12
 8001bc8:	2200      	movs	r2, #0
 8001bca:	601a      	str	r2, [r3, #0]
 8001bcc:	605a      	str	r2, [r3, #4]
 8001bce:	609a      	str	r2, [r3, #8]
 8001bd0:	60da      	str	r2, [r3, #12]
 8001bd2:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	60bb      	str	r3, [r7, #8]
 8001bd8:	4b28      	ldr	r3, [pc, #160]	; (8001c7c <SystemClock_Config+0xcc>)
 8001bda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bdc:	4a27      	ldr	r2, [pc, #156]	; (8001c7c <SystemClock_Config+0xcc>)
 8001bde:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001be2:	6413      	str	r3, [r2, #64]	; 0x40
 8001be4:	4b25      	ldr	r3, [pc, #148]	; (8001c7c <SystemClock_Config+0xcc>)
 8001be6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001be8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bec:	60bb      	str	r3, [r7, #8]
 8001bee:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	607b      	str	r3, [r7, #4]
 8001bf4:	4b22      	ldr	r3, [pc, #136]	; (8001c80 <SystemClock_Config+0xd0>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001bfc:	4a20      	ldr	r2, [pc, #128]	; (8001c80 <SystemClock_Config+0xd0>)
 8001bfe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001c02:	6013      	str	r3, [r2, #0]
 8001c04:	4b1e      	ldr	r3, [pc, #120]	; (8001c80 <SystemClock_Config+0xd0>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001c0c:	607b      	str	r3, [r7, #4]
 8001c0e:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001c10:	2301      	movs	r3, #1
 8001c12:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001c14:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001c18:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c1a:	2302      	movs	r3, #2
 8001c1c:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001c1e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001c22:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 25;
 8001c24:	2319      	movs	r3, #25
 8001c26:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 168;
 8001c28:	23a8      	movs	r3, #168	; 0xa8
 8001c2a:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001c2c:	2302      	movs	r3, #2
 8001c2e:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8001c30:	2304      	movs	r3, #4
 8001c32:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001c34:	f107 0320 	add.w	r3, r7, #32
 8001c38:	4618      	mov	r0, r3
 8001c3a:	f003 fe65 	bl	8005908 <HAL_RCC_OscConfig>
 8001c3e:	4603      	mov	r3, r0
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d001      	beq.n	8001c48 <SystemClock_Config+0x98>
		Error_Handler();
 8001c44:	f000 f81e 	bl	8001c84 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001c48:	230f      	movs	r3, #15
 8001c4a:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c4c:	2302      	movs	r3, #2
 8001c4e:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c50:	2300      	movs	r3, #0
 8001c52:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001c54:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c58:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8001c5e:	f107 030c 	add.w	r3, r7, #12
 8001c62:	2102      	movs	r1, #2
 8001c64:	4618      	mov	r0, r3
 8001c66:	f004 f8c7 	bl	8005df8 <HAL_RCC_ClockConfig>
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d001      	beq.n	8001c74 <SystemClock_Config+0xc4>
		Error_Handler();
 8001c70:	f000 f808 	bl	8001c84 <Error_Handler>
	}
}
 8001c74:	bf00      	nop
 8001c76:	3750      	adds	r7, #80	; 0x50
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bd80      	pop	{r7, pc}
 8001c7c:	40023800 	.word	0x40023800
 8001c80:	40007000 	.word	0x40007000

08001c84 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001c84:	b480      	push	{r7}
 8001c86:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c88:	b672      	cpsid	i
}
 8001c8a:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();							//disable all interrupts
	while (1) {
 8001c8c:	e7fe      	b.n	8001c8c <Error_Handler+0x8>

08001c8e <MPU6050_Init>:
    .Q_bias = 0.003f,
    .R_measure = 0.03f,
};

uint8_t MPU6050_Init(I2C_HandleTypeDef *I2Cx)
{
 8001c8e:	b580      	push	{r7, lr}
 8001c90:	b088      	sub	sp, #32
 8001c92:	af04      	add	r7, sp, #16
 8001c94:	6078      	str	r0, [r7, #4]
    uint8_t check;
    uint8_t Data;

    // check device ID WHO_AM_I

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1, i2c_timeout);
 8001c96:	2364      	movs	r3, #100	; 0x64
 8001c98:	9302      	str	r3, [sp, #8]
 8001c9a:	2301      	movs	r3, #1
 8001c9c:	9301      	str	r3, [sp, #4]
 8001c9e:	f107 030f 	add.w	r3, r7, #15
 8001ca2:	9300      	str	r3, [sp, #0]
 8001ca4:	2301      	movs	r3, #1
 8001ca6:	2275      	movs	r2, #117	; 0x75
 8001ca8:	21d0      	movs	r1, #208	; 0xd0
 8001caa:	6878      	ldr	r0, [r7, #4]
 8001cac:	f001 fd06 	bl	80036bc <HAL_I2C_Mem_Read>

    if (check == 104) // 0x68 will be returned by the sensor if everything goes well
 8001cb0:	7bfb      	ldrb	r3, [r7, #15]
 8001cb2:	2b68      	cmp	r3, #104	; 0x68
 8001cb4:	d13d      	bne.n	8001d32 <MPU6050_Init+0xa4>
    {
        // power management register 0X6B we should write all 0's to wake the sensor up
        Data = 0;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, PWR_MGMT_1_REG, 1, &Data, 1, i2c_timeout);
 8001cba:	2364      	movs	r3, #100	; 0x64
 8001cbc:	9302      	str	r3, [sp, #8]
 8001cbe:	2301      	movs	r3, #1
 8001cc0:	9301      	str	r3, [sp, #4]
 8001cc2:	f107 030e 	add.w	r3, r7, #14
 8001cc6:	9300      	str	r3, [sp, #0]
 8001cc8:	2301      	movs	r3, #1
 8001cca:	226b      	movs	r2, #107	; 0x6b
 8001ccc:	21d0      	movs	r1, #208	; 0xd0
 8001cce:	6878      	ldr	r0, [r7, #4]
 8001cd0:	f001 fbfa 	bl	80034c8 <HAL_I2C_Mem_Write>

        // Set DATA RATE of 1KHz by writing SMPLRT_DIV register
        Data = 0x07;
 8001cd4:	2307      	movs	r3, #7
 8001cd6:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, i2c_timeout);
 8001cd8:	2364      	movs	r3, #100	; 0x64
 8001cda:	9302      	str	r3, [sp, #8]
 8001cdc:	2301      	movs	r3, #1
 8001cde:	9301      	str	r3, [sp, #4]
 8001ce0:	f107 030e 	add.w	r3, r7, #14
 8001ce4:	9300      	str	r3, [sp, #0]
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	2219      	movs	r2, #25
 8001cea:	21d0      	movs	r1, #208	; 0xd0
 8001cec:	6878      	ldr	r0, [r7, #4]
 8001cee:	f001 fbeb 	bl	80034c8 <HAL_I2C_Mem_Write>

        // Set accelerometer configuration in ACCEL_CONFIG Register
        // XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  2g
        Data = 0x00;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 8001cf6:	2364      	movs	r3, #100	; 0x64
 8001cf8:	9302      	str	r3, [sp, #8]
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	9301      	str	r3, [sp, #4]
 8001cfe:	f107 030e 	add.w	r3, r7, #14
 8001d02:	9300      	str	r3, [sp, #0]
 8001d04:	2301      	movs	r3, #1
 8001d06:	221c      	movs	r2, #28
 8001d08:	21d0      	movs	r1, #208	; 0xd0
 8001d0a:	6878      	ldr	r0, [r7, #4]
 8001d0c:	f001 fbdc 	bl	80034c8 <HAL_I2C_Mem_Write>

        // Set Gyroscopic configuration in GYRO_CONFIG Register
        // XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 ->  250 /s
        Data = 0x00;
 8001d10:	2300      	movs	r3, #0
 8001d12:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 8001d14:	2364      	movs	r3, #100	; 0x64
 8001d16:	9302      	str	r3, [sp, #8]
 8001d18:	2301      	movs	r3, #1
 8001d1a:	9301      	str	r3, [sp, #4]
 8001d1c:	f107 030e 	add.w	r3, r7, #14
 8001d20:	9300      	str	r3, [sp, #0]
 8001d22:	2301      	movs	r3, #1
 8001d24:	221b      	movs	r2, #27
 8001d26:	21d0      	movs	r1, #208	; 0xd0
 8001d28:	6878      	ldr	r0, [r7, #4]
 8001d2a:	f001 fbcd 	bl	80034c8 <HAL_I2C_Mem_Write>
        return 0;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	e000      	b.n	8001d34 <MPU6050_Init+0xa6>
    }
    return 1;
 8001d32:	2301      	movs	r3, #1
}
 8001d34:	4618      	mov	r0, r3
 8001d36:	3710      	adds	r7, #16
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bd80      	pop	{r7, pc}
 8001d3c:	0000      	movs	r0, r0
	...

08001d40 <MPU6050_Read_All>:
    temp = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
    DataStruct->Temperature = (float)((int16_t)temp / (float)340.0 + (float)36.53);
}

void MPU6050_Read_All(I2C_HandleTypeDef *I2Cx, MPU6050_t *DataStruct)
{
 8001d40:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001d44:	b094      	sub	sp, #80	; 0x50
 8001d46:	af04      	add	r7, sp, #16
 8001d48:	6078      	str	r0, [r7, #4]
 8001d4a:	6039      	str	r1, [r7, #0]
    uint8_t Rec_Data[14];
    int16_t temp;

    // Read 14 BYTES of data starting from ACCEL_XOUT_H register

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 14, i2c_timeout);
 8001d4c:	2364      	movs	r3, #100	; 0x64
 8001d4e:	9302      	str	r3, [sp, #8]
 8001d50:	230e      	movs	r3, #14
 8001d52:	9301      	str	r3, [sp, #4]
 8001d54:	f107 0308 	add.w	r3, r7, #8
 8001d58:	9300      	str	r3, [sp, #0]
 8001d5a:	2301      	movs	r3, #1
 8001d5c:	223b      	movs	r2, #59	; 0x3b
 8001d5e:	21d0      	movs	r1, #208	; 0xd0
 8001d60:	6878      	ldr	r0, [r7, #4]
 8001d62:	f001 fcab 	bl	80036bc <HAL_I2C_Mem_Read>

    DataStruct->Accel_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
 8001d66:	7a3b      	ldrb	r3, [r7, #8]
 8001d68:	021b      	lsls	r3, r3, #8
 8001d6a:	b21a      	sxth	r2, r3
 8001d6c:	7a7b      	ldrb	r3, [r7, #9]
 8001d6e:	b21b      	sxth	r3, r3
 8001d70:	4313      	orrs	r3, r2
 8001d72:	b21a      	sxth	r2, r3
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	801a      	strh	r2, [r3, #0]
    DataStruct->Accel_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data[3]);
 8001d78:	7abb      	ldrb	r3, [r7, #10]
 8001d7a:	021b      	lsls	r3, r3, #8
 8001d7c:	b21a      	sxth	r2, r3
 8001d7e:	7afb      	ldrb	r3, [r7, #11]
 8001d80:	b21b      	sxth	r3, r3
 8001d82:	4313      	orrs	r3, r2
 8001d84:	b21a      	sxth	r2, r3
 8001d86:	683b      	ldr	r3, [r7, #0]
 8001d88:	805a      	strh	r2, [r3, #2]
    DataStruct->Accel_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data[5]);
 8001d8a:	7b3b      	ldrb	r3, [r7, #12]
 8001d8c:	021b      	lsls	r3, r3, #8
 8001d8e:	b21a      	sxth	r2, r3
 8001d90:	7b7b      	ldrb	r3, [r7, #13]
 8001d92:	b21b      	sxth	r3, r3
 8001d94:	4313      	orrs	r3, r2
 8001d96:	b21a      	sxth	r2, r3
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	809a      	strh	r2, [r3, #4]
    temp = (int16_t)(Rec_Data[6] << 8 | Rec_Data[7]);
 8001d9c:	7bbb      	ldrb	r3, [r7, #14]
 8001d9e:	021b      	lsls	r3, r3, #8
 8001da0:	b21a      	sxth	r2, r3
 8001da2:	7bfb      	ldrb	r3, [r7, #15]
 8001da4:	b21b      	sxth	r3, r3
 8001da6:	4313      	orrs	r3, r2
 8001da8:	86fb      	strh	r3, [r7, #54]	; 0x36
    DataStruct->Gyro_X_RAW = (int16_t)(Rec_Data[8] << 8 | Rec_Data[9]);
 8001daa:	7c3b      	ldrb	r3, [r7, #16]
 8001dac:	021b      	lsls	r3, r3, #8
 8001dae:	b21a      	sxth	r2, r3
 8001db0:	7c7b      	ldrb	r3, [r7, #17]
 8001db2:	b21b      	sxth	r3, r3
 8001db4:	4313      	orrs	r3, r2
 8001db6:	b21a      	sxth	r2, r3
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	841a      	strh	r2, [r3, #32]
    DataStruct->Gyro_Y_RAW = (int16_t)(Rec_Data[10] << 8 | Rec_Data[11]);
 8001dbc:	7cbb      	ldrb	r3, [r7, #18]
 8001dbe:	021b      	lsls	r3, r3, #8
 8001dc0:	b21a      	sxth	r2, r3
 8001dc2:	7cfb      	ldrb	r3, [r7, #19]
 8001dc4:	b21b      	sxth	r3, r3
 8001dc6:	4313      	orrs	r3, r2
 8001dc8:	b21a      	sxth	r2, r3
 8001dca:	683b      	ldr	r3, [r7, #0]
 8001dcc:	845a      	strh	r2, [r3, #34]	; 0x22
    DataStruct->Gyro_Z_RAW = (int16_t)(Rec_Data[12] << 8 | Rec_Data[13]);
 8001dce:	7d3b      	ldrb	r3, [r7, #20]
 8001dd0:	021b      	lsls	r3, r3, #8
 8001dd2:	b21a      	sxth	r2, r3
 8001dd4:	7d7b      	ldrb	r3, [r7, #21]
 8001dd6:	b21b      	sxth	r3, r3
 8001dd8:	4313      	orrs	r3, r2
 8001dda:	b21a      	sxth	r2, r3
 8001ddc:	683b      	ldr	r3, [r7, #0]
 8001dde:	849a      	strh	r2, [r3, #36]	; 0x24

    DataStruct->Ax = DataStruct->Accel_X_RAW / 16384.0;
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001de6:	4618      	mov	r0, r3
 8001de8:	f7fe fba4 	bl	8000534 <__aeabi_i2d>
 8001dec:	f04f 0200 	mov.w	r2, #0
 8001df0:	4bbd      	ldr	r3, [pc, #756]	; (80020e8 <MPU6050_Read_All+0x3a8>)
 8001df2:	f7fe fd33 	bl	800085c <__aeabi_ddiv>
 8001df6:	4602      	mov	r2, r0
 8001df8:	460b      	mov	r3, r1
 8001dfa:	6839      	ldr	r1, [r7, #0]
 8001dfc:	e9c1 2302 	strd	r2, r3, [r1, #8]
    DataStruct->Ay = DataStruct->Accel_Y_RAW / 16384.0;
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001e06:	4618      	mov	r0, r3
 8001e08:	f7fe fb94 	bl	8000534 <__aeabi_i2d>
 8001e0c:	f04f 0200 	mov.w	r2, #0
 8001e10:	4bb5      	ldr	r3, [pc, #724]	; (80020e8 <MPU6050_Read_All+0x3a8>)
 8001e12:	f7fe fd23 	bl	800085c <__aeabi_ddiv>
 8001e16:	4602      	mov	r2, r0
 8001e18:	460b      	mov	r3, r1
 8001e1a:	6839      	ldr	r1, [r7, #0]
 8001e1c:	e9c1 2304 	strd	r2, r3, [r1, #16]
    DataStruct->Az = DataStruct->Accel_Z_RAW / Accel_Z_corrector;
 8001e20:	683b      	ldr	r3, [r7, #0]
 8001e22:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001e26:	4618      	mov	r0, r3
 8001e28:	f7fe fb84 	bl	8000534 <__aeabi_i2d>
 8001e2c:	a3a8      	add	r3, pc, #672	; (adr r3, 80020d0 <MPU6050_Read_All+0x390>)
 8001e2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e32:	f7fe fd13 	bl	800085c <__aeabi_ddiv>
 8001e36:	4602      	mov	r2, r0
 8001e38:	460b      	mov	r3, r1
 8001e3a:	6839      	ldr	r1, [r7, #0]
 8001e3c:	e9c1 2306 	strd	r2, r3, [r1, #24]
    DataStruct->Temperature = (float)((int16_t)temp / (float)340.0 + (float)36.53);
 8001e40:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8001e44:	ee07 3a90 	vmov	s15, r3
 8001e48:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e4c:	eddf 6aa7 	vldr	s13, [pc, #668]	; 80020ec <MPU6050_Read_All+0x3ac>
 8001e50:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e54:	ed9f 7aa6 	vldr	s14, [pc, #664]	; 80020f0 <MPU6050_Read_All+0x3b0>
 8001e58:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001e5c:	683b      	ldr	r3, [r7, #0]
 8001e5e:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
    DataStruct->Gx = DataStruct->Gyro_X_RAW / 131.0;
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8001e68:	4618      	mov	r0, r3
 8001e6a:	f7fe fb63 	bl	8000534 <__aeabi_i2d>
 8001e6e:	a39a      	add	r3, pc, #616	; (adr r3, 80020d8 <MPU6050_Read_All+0x398>)
 8001e70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e74:	f7fe fcf2 	bl	800085c <__aeabi_ddiv>
 8001e78:	4602      	mov	r2, r0
 8001e7a:	460b      	mov	r3, r1
 8001e7c:	6839      	ldr	r1, [r7, #0]
 8001e7e:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    DataStruct->Gy = DataStruct->Gyro_Y_RAW / 131.0;
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
 8001e88:	4618      	mov	r0, r3
 8001e8a:	f7fe fb53 	bl	8000534 <__aeabi_i2d>
 8001e8e:	a392      	add	r3, pc, #584	; (adr r3, 80020d8 <MPU6050_Read_All+0x398>)
 8001e90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e94:	f7fe fce2 	bl	800085c <__aeabi_ddiv>
 8001e98:	4602      	mov	r2, r0
 8001e9a:	460b      	mov	r3, r1
 8001e9c:	6839      	ldr	r1, [r7, #0]
 8001e9e:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
    DataStruct->Gz = DataStruct->Gyro_Z_RAW / 131.0;
 8001ea2:	683b      	ldr	r3, [r7, #0]
 8001ea4:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	f7fe fb43 	bl	8000534 <__aeabi_i2d>
 8001eae:	a38a      	add	r3, pc, #552	; (adr r3, 80020d8 <MPU6050_Read_All+0x398>)
 8001eb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eb4:	f7fe fcd2 	bl	800085c <__aeabi_ddiv>
 8001eb8:	4602      	mov	r2, r0
 8001eba:	460b      	mov	r3, r1
 8001ebc:	6839      	ldr	r1, [r7, #0]
 8001ebe:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38

    // Kalman angle solve
    double dt = (double)(HAL_GetTick() - timer) / 1000;
 8001ec2:	f000 fe23 	bl	8002b0c <HAL_GetTick>
 8001ec6:	4602      	mov	r2, r0
 8001ec8:	4b8a      	ldr	r3, [pc, #552]	; (80020f4 <MPU6050_Read_All+0x3b4>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	1ad3      	subs	r3, r2, r3
 8001ece:	4618      	mov	r0, r3
 8001ed0:	f7fe fb20 	bl	8000514 <__aeabi_ui2d>
 8001ed4:	f04f 0200 	mov.w	r2, #0
 8001ed8:	4b87      	ldr	r3, [pc, #540]	; (80020f8 <MPU6050_Read_All+0x3b8>)
 8001eda:	f7fe fcbf 	bl	800085c <__aeabi_ddiv>
 8001ede:	4602      	mov	r2, r0
 8001ee0:	460b      	mov	r3, r1
 8001ee2:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    timer = HAL_GetTick();
 8001ee6:	f000 fe11 	bl	8002b0c <HAL_GetTick>
 8001eea:	4603      	mov	r3, r0
 8001eec:	4a81      	ldr	r2, [pc, #516]	; (80020f4 <MPU6050_Read_All+0x3b4>)
 8001eee:	6013      	str	r3, [r2, #0]
    double roll;
    double roll_sqrt = sqrt(
        DataStruct->Accel_X_RAW * DataStruct->Accel_X_RAW + DataStruct->Accel_Z_RAW * DataStruct->Accel_Z_RAW);
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ef6:	461a      	mov	r2, r3
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001efe:	fb03 f202 	mul.w	r2, r3, r2
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001f08:	4619      	mov	r1, r3
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001f10:	fb01 f303 	mul.w	r3, r1, r3
 8001f14:	4413      	add	r3, r2
    double roll_sqrt = sqrt(
 8001f16:	4618      	mov	r0, r3
 8001f18:	f7fe fb0c 	bl	8000534 <__aeabi_i2d>
 8001f1c:	4602      	mov	r2, r0
 8001f1e:	460b      	mov	r3, r1
 8001f20:	ec43 2b10 	vmov	d0, r2, r3
 8001f24:	f006 fe12 	bl	8008b4c <sqrt>
 8001f28:	ed87 0b08 	vstr	d0, [r7, #32]
    if (roll_sqrt != 0.0)
 8001f2c:	f04f 0200 	mov.w	r2, #0
 8001f30:	f04f 0300 	mov.w	r3, #0
 8001f34:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001f38:	f7fe fdce 	bl	8000ad8 <__aeabi_dcmpeq>
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d11f      	bne.n	8001f82 <MPU6050_Read_All+0x242>
    {
        roll = atan(DataStruct->Accel_Y_RAW / roll_sqrt) * RAD_TO_DEG;
 8001f42:	683b      	ldr	r3, [r7, #0]
 8001f44:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001f48:	4618      	mov	r0, r3
 8001f4a:	f7fe faf3 	bl	8000534 <__aeabi_i2d>
 8001f4e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001f52:	f7fe fc83 	bl	800085c <__aeabi_ddiv>
 8001f56:	4602      	mov	r2, r0
 8001f58:	460b      	mov	r3, r1
 8001f5a:	ec43 2b17 	vmov	d7, r2, r3
 8001f5e:	eeb0 0a47 	vmov.f32	s0, s14
 8001f62:	eef0 0a67 	vmov.f32	s1, s15
 8001f66:	f006 fe1f 	bl	8008ba8 <atan>
 8001f6a:	ec51 0b10 	vmov	r0, r1, d0
 8001f6e:	a35c      	add	r3, pc, #368	; (adr r3, 80020e0 <MPU6050_Read_All+0x3a0>)
 8001f70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f74:	f7fe fb48 	bl	8000608 <__aeabi_dmul>
 8001f78:	4602      	mov	r2, r0
 8001f7a:	460b      	mov	r3, r1
 8001f7c:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
 8001f80:	e005      	b.n	8001f8e <MPU6050_Read_All+0x24e>
    }
    else
    {
        roll = 0.0;
 8001f82:	f04f 0200 	mov.w	r2, #0
 8001f86:	f04f 0300 	mov.w	r3, #0
 8001f8a:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    }
    double pitch = atan2(-DataStruct->Accel_X_RAW, DataStruct->Accel_Z_RAW) * RAD_TO_DEG;
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f94:	425b      	negs	r3, r3
 8001f96:	4618      	mov	r0, r3
 8001f98:	f7fe facc 	bl	8000534 <__aeabi_i2d>
 8001f9c:	4682      	mov	sl, r0
 8001f9e:	468b      	mov	fp, r1
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	f7fe fac4 	bl	8000534 <__aeabi_i2d>
 8001fac:	4602      	mov	r2, r0
 8001fae:	460b      	mov	r3, r1
 8001fb0:	ec43 2b11 	vmov	d1, r2, r3
 8001fb4:	ec4b ab10 	vmov	d0, sl, fp
 8001fb8:	f006 fdc6 	bl	8008b48 <atan2>
 8001fbc:	ec51 0b10 	vmov	r0, r1, d0
 8001fc0:	a347      	add	r3, pc, #284	; (adr r3, 80020e0 <MPU6050_Read_All+0x3a0>)
 8001fc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fc6:	f7fe fb1f 	bl	8000608 <__aeabi_dmul>
 8001fca:	4602      	mov	r2, r0
 8001fcc:	460b      	mov	r3, r1
 8001fce:	e9c7 2306 	strd	r2, r3, [r7, #24]
    if ((pitch < -90 && DataStruct->KalmanAngleY > 90) || (pitch > 90 && DataStruct->KalmanAngleY < -90))
 8001fd2:	f04f 0200 	mov.w	r2, #0
 8001fd6:	4b49      	ldr	r3, [pc, #292]	; (80020fc <MPU6050_Read_All+0x3bc>)
 8001fd8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001fdc:	f7fe fd86 	bl	8000aec <__aeabi_dcmplt>
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d00a      	beq.n	8001ffc <MPU6050_Read_All+0x2bc>
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8001fec:	f04f 0200 	mov.w	r2, #0
 8001ff0:	4b43      	ldr	r3, [pc, #268]	; (8002100 <MPU6050_Read_All+0x3c0>)
 8001ff2:	f7fe fd99 	bl	8000b28 <__aeabi_dcmpgt>
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d114      	bne.n	8002026 <MPU6050_Read_All+0x2e6>
 8001ffc:	f04f 0200 	mov.w	r2, #0
 8002000:	4b3f      	ldr	r3, [pc, #252]	; (8002100 <MPU6050_Read_All+0x3c0>)
 8002002:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002006:	f7fe fd8f 	bl	8000b28 <__aeabi_dcmpgt>
 800200a:	4603      	mov	r3, r0
 800200c:	2b00      	cmp	r3, #0
 800200e:	d015      	beq.n	800203c <MPU6050_Read_All+0x2fc>
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8002016:	f04f 0200 	mov.w	r2, #0
 800201a:	4b38      	ldr	r3, [pc, #224]	; (80020fc <MPU6050_Read_All+0x3bc>)
 800201c:	f7fe fd66 	bl	8000aec <__aeabi_dcmplt>
 8002020:	4603      	mov	r3, r0
 8002022:	2b00      	cmp	r3, #0
 8002024:	d00a      	beq.n	800203c <MPU6050_Read_All+0x2fc>
    {
        KalmanY.angle = pitch;
 8002026:	4937      	ldr	r1, [pc, #220]	; (8002104 <MPU6050_Read_All+0x3c4>)
 8002028:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800202c:	e9c1 2306 	strd	r2, r3, [r1, #24]
        DataStruct->KalmanAngleY = pitch;
 8002030:	6839      	ldr	r1, [r7, #0]
 8002032:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002036:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
 800203a:	e014      	b.n	8002066 <MPU6050_Read_All+0x326>
    }
    else
    {
        DataStruct->KalmanAngleY = Kalman_getAngle(&KalmanY, pitch, DataStruct->Gy, dt);
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	ed93 7b0c 	vldr	d7, [r3, #48]	; 0x30
 8002042:	ed97 2b0a 	vldr	d2, [r7, #40]	; 0x28
 8002046:	eeb0 1a47 	vmov.f32	s2, s14
 800204a:	eef0 1a67 	vmov.f32	s3, s15
 800204e:	ed97 0b06 	vldr	d0, [r7, #24]
 8002052:	482c      	ldr	r0, [pc, #176]	; (8002104 <MPU6050_Read_All+0x3c4>)
 8002054:	f000 f85a 	bl	800210c <Kalman_getAngle>
 8002058:	eeb0 7a40 	vmov.f32	s14, s0
 800205c:	eef0 7a60 	vmov.f32	s15, s1
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	ed83 7b14 	vstr	d7, [r3, #80]	; 0x50
    }
    if (fabs(DataStruct->KalmanAngleY) > 90)
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	; 0x50
 800206c:	4690      	mov	r8, r2
 800206e:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 8002072:	f04f 0200 	mov.w	r2, #0
 8002076:	4b22      	ldr	r3, [pc, #136]	; (8002100 <MPU6050_Read_All+0x3c0>)
 8002078:	4640      	mov	r0, r8
 800207a:	4649      	mov	r1, r9
 800207c:	f7fe fd54 	bl	8000b28 <__aeabi_dcmpgt>
 8002080:	4603      	mov	r3, r0
 8002082:	2b00      	cmp	r3, #0
 8002084:	d008      	beq.n	8002098 <MPU6050_Read_All+0x358>
        DataStruct->Gx = -DataStruct->Gx;
 8002086:	683b      	ldr	r3, [r7, #0]
 8002088:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 800208c:	4614      	mov	r4, r2
 800208e:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	e9c3 450a 	strd	r4, r5, [r3, #40]	; 0x28
    DataStruct->KalmanAngleX = Kalman_getAngle(&KalmanX, roll, DataStruct->Gx, dt);
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	ed93 7b0a 	vldr	d7, [r3, #40]	; 0x28
 800209e:	ed97 2b0a 	vldr	d2, [r7, #40]	; 0x28
 80020a2:	eeb0 1a47 	vmov.f32	s2, s14
 80020a6:	eef0 1a67 	vmov.f32	s3, s15
 80020aa:	ed97 0b0e 	vldr	d0, [r7, #56]	; 0x38
 80020ae:	4816      	ldr	r0, [pc, #88]	; (8002108 <MPU6050_Read_All+0x3c8>)
 80020b0:	f000 f82c 	bl	800210c <Kalman_getAngle>
 80020b4:	eeb0 7a40 	vmov.f32	s14, s0
 80020b8:	eef0 7a60 	vmov.f32	s15, s1
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	ed83 7b12 	vstr	d7, [r3, #72]	; 0x48
}
 80020c2:	bf00      	nop
 80020c4:	3740      	adds	r7, #64	; 0x40
 80020c6:	46bd      	mov	sp, r7
 80020c8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80020cc:	f3af 8000 	nop.w
 80020d0:	00000000 	.word	0x00000000
 80020d4:	40cc2900 	.word	0x40cc2900
 80020d8:	00000000 	.word	0x00000000
 80020dc:	40606000 	.word	0x40606000
 80020e0:	1a63c1f8 	.word	0x1a63c1f8
 80020e4:	404ca5dc 	.word	0x404ca5dc
 80020e8:	40d00000 	.word	0x40d00000
 80020ec:	43aa0000 	.word	0x43aa0000
 80020f0:	42121eb8 	.word	0x42121eb8
 80020f4:	200001f4 	.word	0x200001f4
 80020f8:	408f4000 	.word	0x408f4000
 80020fc:	c0568000 	.word	0xc0568000
 8002100:	40568000 	.word	0x40568000
 8002104:	20000048 	.word	0x20000048
 8002108:	20000000 	.word	0x20000000

0800210c <Kalman_getAngle>:

double Kalman_getAngle(Kalman_t *Kalman, double newAngle, double newRate, double dt)
{
 800210c:	b5b0      	push	{r4, r5, r7, lr}
 800210e:	b096      	sub	sp, #88	; 0x58
 8002110:	af00      	add	r7, sp, #0
 8002112:	61f8      	str	r0, [r7, #28]
 8002114:	ed87 0b04 	vstr	d0, [r7, #16]
 8002118:	ed87 1b02 	vstr	d1, [r7, #8]
 800211c:	ed87 2b00 	vstr	d2, [r7]
    double rate = newRate - Kalman->bias;
 8002120:	69fb      	ldr	r3, [r7, #28]
 8002122:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8002126:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800212a:	f7fe f8b5 	bl	8000298 <__aeabi_dsub>
 800212e:	4602      	mov	r2, r0
 8002130:	460b      	mov	r3, r1
 8002132:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
    Kalman->angle += dt * rate;
 8002136:	69fb      	ldr	r3, [r7, #28]
 8002138:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 800213c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002140:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002144:	f7fe fa60 	bl	8000608 <__aeabi_dmul>
 8002148:	4602      	mov	r2, r0
 800214a:	460b      	mov	r3, r1
 800214c:	4620      	mov	r0, r4
 800214e:	4629      	mov	r1, r5
 8002150:	f7fe f8a4 	bl	800029c <__adddf3>
 8002154:	4602      	mov	r2, r0
 8002156:	460b      	mov	r3, r1
 8002158:	69f9      	ldr	r1, [r7, #28]
 800215a:	e9c1 2306 	strd	r2, r3, [r1, #24]

    Kalman->P[0][0] += dt * (dt * Kalman->P[1][1] - Kalman->P[0][1] - Kalman->P[1][0] + Kalman->Q_angle);
 800215e:	69fb      	ldr	r3, [r7, #28]
 8002160:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 8002164:	69fb      	ldr	r3, [r7, #28]
 8002166:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 800216a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800216e:	f7fe fa4b 	bl	8000608 <__aeabi_dmul>
 8002172:	4602      	mov	r2, r0
 8002174:	460b      	mov	r3, r1
 8002176:	4610      	mov	r0, r2
 8002178:	4619      	mov	r1, r3
 800217a:	69fb      	ldr	r3, [r7, #28]
 800217c:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8002180:	f7fe f88a 	bl	8000298 <__aeabi_dsub>
 8002184:	4602      	mov	r2, r0
 8002186:	460b      	mov	r3, r1
 8002188:	4610      	mov	r0, r2
 800218a:	4619      	mov	r1, r3
 800218c:	69fb      	ldr	r3, [r7, #28]
 800218e:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8002192:	f7fe f881 	bl	8000298 <__aeabi_dsub>
 8002196:	4602      	mov	r2, r0
 8002198:	460b      	mov	r3, r1
 800219a:	4610      	mov	r0, r2
 800219c:	4619      	mov	r1, r3
 800219e:	69fb      	ldr	r3, [r7, #28]
 80021a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021a4:	f7fe f87a 	bl	800029c <__adddf3>
 80021a8:	4602      	mov	r2, r0
 80021aa:	460b      	mov	r3, r1
 80021ac:	4610      	mov	r0, r2
 80021ae:	4619      	mov	r1, r3
 80021b0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80021b4:	f7fe fa28 	bl	8000608 <__aeabi_dmul>
 80021b8:	4602      	mov	r2, r0
 80021ba:	460b      	mov	r3, r1
 80021bc:	4620      	mov	r0, r4
 80021be:	4629      	mov	r1, r5
 80021c0:	f7fe f86c 	bl	800029c <__adddf3>
 80021c4:	4602      	mov	r2, r0
 80021c6:	460b      	mov	r3, r1
 80021c8:	69f9      	ldr	r1, [r7, #28]
 80021ca:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    Kalman->P[0][1] -= dt * Kalman->P[1][1];
 80021ce:	69fb      	ldr	r3, [r7, #28]
 80021d0:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	; 0x30
 80021d4:	69fb      	ldr	r3, [r7, #28]
 80021d6:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 80021da:	e9d7 2300 	ldrd	r2, r3, [r7]
 80021de:	f7fe fa13 	bl	8000608 <__aeabi_dmul>
 80021e2:	4602      	mov	r2, r0
 80021e4:	460b      	mov	r3, r1
 80021e6:	4620      	mov	r0, r4
 80021e8:	4629      	mov	r1, r5
 80021ea:	f7fe f855 	bl	8000298 <__aeabi_dsub>
 80021ee:	4602      	mov	r2, r0
 80021f0:	460b      	mov	r3, r1
 80021f2:	69f9      	ldr	r1, [r7, #28]
 80021f4:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
    Kalman->P[1][0] -= dt * Kalman->P[1][1];
 80021f8:	69fb      	ldr	r3, [r7, #28]
 80021fa:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	; 0x38
 80021fe:	69fb      	ldr	r3, [r7, #28]
 8002200:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 8002204:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002208:	f7fe f9fe 	bl	8000608 <__aeabi_dmul>
 800220c:	4602      	mov	r2, r0
 800220e:	460b      	mov	r3, r1
 8002210:	4620      	mov	r0, r4
 8002212:	4629      	mov	r1, r5
 8002214:	f7fe f840 	bl	8000298 <__aeabi_dsub>
 8002218:	4602      	mov	r2, r0
 800221a:	460b      	mov	r3, r1
 800221c:	69f9      	ldr	r1, [r7, #28]
 800221e:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
    Kalman->P[1][1] += Kalman->Q_bias * dt;
 8002222:	69fb      	ldr	r3, [r7, #28]
 8002224:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	; 0x40
 8002228:	69fb      	ldr	r3, [r7, #28]
 800222a:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 800222e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002232:	f7fe f9e9 	bl	8000608 <__aeabi_dmul>
 8002236:	4602      	mov	r2, r0
 8002238:	460b      	mov	r3, r1
 800223a:	4620      	mov	r0, r4
 800223c:	4629      	mov	r1, r5
 800223e:	f7fe f82d 	bl	800029c <__adddf3>
 8002242:	4602      	mov	r2, r0
 8002244:	460b      	mov	r3, r1
 8002246:	69f9      	ldr	r1, [r7, #28]
 8002248:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40

    double S = Kalman->P[0][0] + Kalman->R_measure;
 800224c:	69fb      	ldr	r3, [r7, #28]
 800224e:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8002252:	69fb      	ldr	r3, [r7, #28]
 8002254:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8002258:	f7fe f820 	bl	800029c <__adddf3>
 800225c:	4602      	mov	r2, r0
 800225e:	460b      	mov	r3, r1
 8002260:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
    double K[2];
    K[0] = Kalman->P[0][0] / S;
 8002264:	69fb      	ldr	r3, [r7, #28]
 8002266:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 800226a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800226e:	f7fe faf5 	bl	800085c <__aeabi_ddiv>
 8002272:	4602      	mov	r2, r0
 8002274:	460b      	mov	r3, r1
 8002276:	e9c7 2308 	strd	r2, r3, [r7, #32]
    K[1] = Kalman->P[1][0] / S;
 800227a:	69fb      	ldr	r3, [r7, #28]
 800227c:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8002280:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002284:	f7fe faea 	bl	800085c <__aeabi_ddiv>
 8002288:	4602      	mov	r2, r0
 800228a:	460b      	mov	r3, r1
 800228c:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28

    double y = newAngle - Kalman->angle;
 8002290:	69fb      	ldr	r3, [r7, #28]
 8002292:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8002296:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800229a:	f7fd fffd 	bl	8000298 <__aeabi_dsub>
 800229e:	4602      	mov	r2, r0
 80022a0:	460b      	mov	r3, r1
 80022a2:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
    Kalman->angle += K[0] * y;
 80022a6:	69fb      	ldr	r3, [r7, #28]
 80022a8:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 80022ac:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80022b0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80022b4:	f7fe f9a8 	bl	8000608 <__aeabi_dmul>
 80022b8:	4602      	mov	r2, r0
 80022ba:	460b      	mov	r3, r1
 80022bc:	4620      	mov	r0, r4
 80022be:	4629      	mov	r1, r5
 80022c0:	f7fd ffec 	bl	800029c <__adddf3>
 80022c4:	4602      	mov	r2, r0
 80022c6:	460b      	mov	r3, r1
 80022c8:	69f9      	ldr	r1, [r7, #28]
 80022ca:	e9c1 2306 	strd	r2, r3, [r1, #24]
    Kalman->bias += K[1] * y;
 80022ce:	69fb      	ldr	r3, [r7, #28]
 80022d0:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 80022d4:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80022d8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80022dc:	f7fe f994 	bl	8000608 <__aeabi_dmul>
 80022e0:	4602      	mov	r2, r0
 80022e2:	460b      	mov	r3, r1
 80022e4:	4620      	mov	r0, r4
 80022e6:	4629      	mov	r1, r5
 80022e8:	f7fd ffd8 	bl	800029c <__adddf3>
 80022ec:	4602      	mov	r2, r0
 80022ee:	460b      	mov	r3, r1
 80022f0:	69f9      	ldr	r1, [r7, #28]
 80022f2:	e9c1 2308 	strd	r2, r3, [r1, #32]

    double P00_temp = Kalman->P[0][0];
 80022f6:	69fb      	ldr	r3, [r7, #28]
 80022f8:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 80022fc:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    double P01_temp = Kalman->P[0][1];
 8002300:	69fb      	ldr	r3, [r7, #28]
 8002302:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8002306:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

    Kalman->P[0][0] -= K[0] * P00_temp;
 800230a:	69fb      	ldr	r3, [r7, #28]
 800230c:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 8002310:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002314:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002318:	f7fe f976 	bl	8000608 <__aeabi_dmul>
 800231c:	4602      	mov	r2, r0
 800231e:	460b      	mov	r3, r1
 8002320:	4620      	mov	r0, r4
 8002322:	4629      	mov	r1, r5
 8002324:	f7fd ffb8 	bl	8000298 <__aeabi_dsub>
 8002328:	4602      	mov	r2, r0
 800232a:	460b      	mov	r3, r1
 800232c:	69f9      	ldr	r1, [r7, #28]
 800232e:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    Kalman->P[0][1] -= K[0] * P01_temp;
 8002332:	69fb      	ldr	r3, [r7, #28]
 8002334:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	; 0x30
 8002338:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800233c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002340:	f7fe f962 	bl	8000608 <__aeabi_dmul>
 8002344:	4602      	mov	r2, r0
 8002346:	460b      	mov	r3, r1
 8002348:	4620      	mov	r0, r4
 800234a:	4629      	mov	r1, r5
 800234c:	f7fd ffa4 	bl	8000298 <__aeabi_dsub>
 8002350:	4602      	mov	r2, r0
 8002352:	460b      	mov	r3, r1
 8002354:	69f9      	ldr	r1, [r7, #28]
 8002356:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
    Kalman->P[1][0] -= K[1] * P00_temp;
 800235a:	69fb      	ldr	r3, [r7, #28]
 800235c:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	; 0x38
 8002360:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002364:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002368:	f7fe f94e 	bl	8000608 <__aeabi_dmul>
 800236c:	4602      	mov	r2, r0
 800236e:	460b      	mov	r3, r1
 8002370:	4620      	mov	r0, r4
 8002372:	4629      	mov	r1, r5
 8002374:	f7fd ff90 	bl	8000298 <__aeabi_dsub>
 8002378:	4602      	mov	r2, r0
 800237a:	460b      	mov	r3, r1
 800237c:	69f9      	ldr	r1, [r7, #28]
 800237e:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
    Kalman->P[1][1] -= K[1] * P01_temp;
 8002382:	69fb      	ldr	r3, [r7, #28]
 8002384:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	; 0x40
 8002388:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800238c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002390:	f7fe f93a 	bl	8000608 <__aeabi_dmul>
 8002394:	4602      	mov	r2, r0
 8002396:	460b      	mov	r3, r1
 8002398:	4620      	mov	r0, r4
 800239a:	4629      	mov	r1, r5
 800239c:	f7fd ff7c 	bl	8000298 <__aeabi_dsub>
 80023a0:	4602      	mov	r2, r0
 80023a2:	460b      	mov	r3, r1
 80023a4:	69f9      	ldr	r1, [r7, #28]
 80023a6:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40

    return Kalman->angle;
 80023aa:	69fb      	ldr	r3, [r7, #28]
 80023ac:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80023b0:	ec43 2b17 	vmov	d7, r2, r3
};
 80023b4:	eeb0 0a47 	vmov.f32	s0, s14
 80023b8:	eef0 0a67 	vmov.f32	s1, s15
 80023bc:	3758      	adds	r7, #88	; 0x58
 80023be:	46bd      	mov	sp, r7
 80023c0:	bdb0      	pop	{r4, r5, r7, pc}
	...

080023c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80023c4:	b480      	push	{r7}
 80023c6:	b083      	sub	sp, #12
 80023c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023ca:	2300      	movs	r3, #0
 80023cc:	607b      	str	r3, [r7, #4]
 80023ce:	4b10      	ldr	r3, [pc, #64]	; (8002410 <HAL_MspInit+0x4c>)
 80023d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023d2:	4a0f      	ldr	r2, [pc, #60]	; (8002410 <HAL_MspInit+0x4c>)
 80023d4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80023d8:	6453      	str	r3, [r2, #68]	; 0x44
 80023da:	4b0d      	ldr	r3, [pc, #52]	; (8002410 <HAL_MspInit+0x4c>)
 80023dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80023e2:	607b      	str	r3, [r7, #4]
 80023e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80023e6:	2300      	movs	r3, #0
 80023e8:	603b      	str	r3, [r7, #0]
 80023ea:	4b09      	ldr	r3, [pc, #36]	; (8002410 <HAL_MspInit+0x4c>)
 80023ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ee:	4a08      	ldr	r2, [pc, #32]	; (8002410 <HAL_MspInit+0x4c>)
 80023f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80023f4:	6413      	str	r3, [r2, #64]	; 0x40
 80023f6:	4b06      	ldr	r3, [pc, #24]	; (8002410 <HAL_MspInit+0x4c>)
 80023f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023fe:	603b      	str	r3, [r7, #0]
 8002400:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002402:	bf00      	nop
 8002404:	370c      	adds	r7, #12
 8002406:	46bd      	mov	sp, r7
 8002408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240c:	4770      	bx	lr
 800240e:	bf00      	nop
 8002410:	40023800 	.word	0x40023800

08002414 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002414:	b480      	push	{r7}
 8002416:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002418:	e7fe      	b.n	8002418 <NMI_Handler+0x4>

0800241a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800241a:	b480      	push	{r7}
 800241c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800241e:	e7fe      	b.n	800241e <HardFault_Handler+0x4>

08002420 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002420:	b480      	push	{r7}
 8002422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002424:	e7fe      	b.n	8002424 <MemManage_Handler+0x4>

08002426 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002426:	b480      	push	{r7}
 8002428:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800242a:	e7fe      	b.n	800242a <BusFault_Handler+0x4>

0800242c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800242c:	b480      	push	{r7}
 800242e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002430:	e7fe      	b.n	8002430 <UsageFault_Handler+0x4>

08002432 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002432:	b480      	push	{r7}
 8002434:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002436:	bf00      	nop
 8002438:	46bd      	mov	sp, r7
 800243a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243e:	4770      	bx	lr

08002440 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002440:	b480      	push	{r7}
 8002442:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002444:	bf00      	nop
 8002446:	46bd      	mov	sp, r7
 8002448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244c:	4770      	bx	lr

0800244e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800244e:	b480      	push	{r7}
 8002450:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002452:	bf00      	nop
 8002454:	46bd      	mov	sp, r7
 8002456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245a:	4770      	bx	lr

0800245c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002460:	f000 fb40 	bl	8002ae4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002464:	bf00      	nop
 8002466:	bd80      	pop	{r7, pc}

08002468 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 800246c:	4802      	ldr	r0, [pc, #8]	; (8002478 <I2C1_EV_IRQHandler+0x10>)
 800246e:	f001 fb4b 	bl	8003b08 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8002472:	bf00      	nop
 8002474:	bd80      	pop	{r7, pc}
 8002476:	bf00      	nop
 8002478:	2000011c 	.word	0x2000011c

0800247c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002480:	4802      	ldr	r0, [pc, #8]	; (800248c <USART1_IRQHandler+0x10>)
 8002482:	f004 fe2b 	bl	80070dc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */


//
  /* USER CODE END USART1_IRQn 1 */
}
 8002486:	bf00      	nop
 8002488:	bd80      	pop	{r7, pc}
 800248a:	bf00      	nop
 800248c:	2000028c 	.word	0x2000028c

08002490 <TIM1_UP_TIM10_IRQHandler>:

/* USER CODE BEGIN 1 */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	af00      	add	r7, sp, #0
	if((TIM10->SR & TIM_SR_UIF) == TIM_SR_UIF)
 8002494:	4b0a      	ldr	r3, [pc, #40]	; (80024c0 <TIM1_UP_TIM10_IRQHandler+0x30>)
 8002496:	691b      	ldr	r3, [r3, #16]
 8002498:	f003 0301 	and.w	r3, r3, #1
 800249c:	2b01      	cmp	r3, #1
 800249e:	d10d      	bne.n	80024bc <TIM1_UP_TIM10_IRQHandler+0x2c>
	{
		TIM10->SR = 0;
 80024a0:	4b07      	ldr	r3, [pc, #28]	; (80024c0 <TIM1_UP_TIM10_IRQHandler+0x30>)
 80024a2:	2200      	movs	r2, #0
 80024a4:	611a      	str	r2, [r3, #16]
	//interrupt10ms = 1;
	//if((ADC1->SR & ADC_SR_EOC) == ADC_SR_EOC)
	//	ADC1->CR2 |= ADC_CR2_SWSTART;
		TIM10->CR1 |= TIM_CR1_CEN;
 80024a6:	4b06      	ldr	r3, [pc, #24]	; (80024c0 <TIM1_UP_TIM10_IRQHandler+0x30>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	4a05      	ldr	r2, [pc, #20]	; (80024c0 <TIM1_UP_TIM10_IRQHandler+0x30>)
 80024ac:	f043 0301 	orr.w	r3, r3, #1
 80024b0:	6013      	str	r3, [r2, #0]
		HAL_GPIO_TogglePin(GPIOC,GPIO_PIN_13);
 80024b2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80024b6:	4803      	ldr	r0, [pc, #12]	; (80024c4 <TIM1_UP_TIM10_IRQHandler+0x34>)
 80024b8:	f000 fea7 	bl	800320a <HAL_GPIO_TogglePin>

	}



}
 80024bc:	bf00      	nop
 80024be:	bd80      	pop	{r7, pc}
 80024c0:	40014400 	.word	0x40014400
 80024c4:	40020800 	.word	0x40020800

080024c8 <TIM1_TRG_COM_TIM11_IRQHandler>:

void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 80024c8:	b480      	push	{r7}
 80024ca:	af00      	add	r7, sp, #0
	if((TIM11->SR) & TIM_SR_UIF == TIM_SR_UIF)
 80024cc:	4b0b      	ldr	r3, [pc, #44]	; (80024fc <TIM1_TRG_COM_TIM11_IRQHandler+0x34>)
 80024ce:	691b      	ldr	r3, [r3, #16]
 80024d0:	f003 0301 	and.w	r3, r3, #1
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d002      	beq.n	80024de <TIM1_TRG_COM_TIM11_IRQHandler+0x16>
		TIM11->SR = 0;
 80024d8:	4b08      	ldr	r3, [pc, #32]	; (80024fc <TIM1_TRG_COM_TIM11_IRQHandler+0x34>)
 80024da:	2200      	movs	r2, #0
 80024dc:	611a      	str	r2, [r3, #16]
	interrupt10ms = 1;
 80024de:	4b08      	ldr	r3, [pc, #32]	; (8002500 <TIM1_TRG_COM_TIM11_IRQHandler+0x38>)
 80024e0:	2201      	movs	r2, #1
 80024e2:	701a      	strb	r2, [r3, #0]
//	HAL_GPIO_TogglePin(GPIOC,GPIO_PIN_13);
	TIM11->CR1 |= TIM_CR1_CEN;
 80024e4:	4b05      	ldr	r3, [pc, #20]	; (80024fc <TIM1_TRG_COM_TIM11_IRQHandler+0x34>)
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	4a04      	ldr	r2, [pc, #16]	; (80024fc <TIM1_TRG_COM_TIM11_IRQHandler+0x34>)
 80024ea:	f043 0301 	orr.w	r3, r3, #1
 80024ee:	6013      	str	r3, [r2, #0]


}
 80024f0:	bf00      	nop
 80024f2:	46bd      	mov	sp, r7
 80024f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f8:	4770      	bx	lr
 80024fa:	bf00      	nop
 80024fc:	40014800 	.word	0x40014800
 8002500:	2000018a 	.word	0x2000018a

08002504 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b086      	sub	sp, #24
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800250c:	4a14      	ldr	r2, [pc, #80]	; (8002560 <_sbrk+0x5c>)
 800250e:	4b15      	ldr	r3, [pc, #84]	; (8002564 <_sbrk+0x60>)
 8002510:	1ad3      	subs	r3, r2, r3
 8002512:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002514:	697b      	ldr	r3, [r7, #20]
 8002516:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002518:	4b13      	ldr	r3, [pc, #76]	; (8002568 <_sbrk+0x64>)
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	2b00      	cmp	r3, #0
 800251e:	d102      	bne.n	8002526 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002520:	4b11      	ldr	r3, [pc, #68]	; (8002568 <_sbrk+0x64>)
 8002522:	4a12      	ldr	r2, [pc, #72]	; (800256c <_sbrk+0x68>)
 8002524:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002526:	4b10      	ldr	r3, [pc, #64]	; (8002568 <_sbrk+0x64>)
 8002528:	681a      	ldr	r2, [r3, #0]
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	4413      	add	r3, r2
 800252e:	693a      	ldr	r2, [r7, #16]
 8002530:	429a      	cmp	r2, r3
 8002532:	d207      	bcs.n	8002544 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002534:	f005 fd02 	bl	8007f3c <__errno>
 8002538:	4603      	mov	r3, r0
 800253a:	220c      	movs	r2, #12
 800253c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800253e:	f04f 33ff 	mov.w	r3, #4294967295
 8002542:	e009      	b.n	8002558 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002544:	4b08      	ldr	r3, [pc, #32]	; (8002568 <_sbrk+0x64>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800254a:	4b07      	ldr	r3, [pc, #28]	; (8002568 <_sbrk+0x64>)
 800254c:	681a      	ldr	r2, [r3, #0]
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	4413      	add	r3, r2
 8002552:	4a05      	ldr	r2, [pc, #20]	; (8002568 <_sbrk+0x64>)
 8002554:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002556:	68fb      	ldr	r3, [r7, #12]
}
 8002558:	4618      	mov	r0, r3
 800255a:	3718      	adds	r7, #24
 800255c:	46bd      	mov	sp, r7
 800255e:	bd80      	pop	{r7, pc}
 8002560:	20010000 	.word	0x20010000
 8002564:	00000400 	.word	0x00000400
 8002568:	200001f8 	.word	0x200001f8
 800256c:	20000420 	.word	0x20000420

08002570 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002570:	b480      	push	{r7}
 8002572:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002574:	4b06      	ldr	r3, [pc, #24]	; (8002590 <SystemInit+0x20>)
 8002576:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800257a:	4a05      	ldr	r2, [pc, #20]	; (8002590 <SystemInit+0x20>)
 800257c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002580:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002584:	bf00      	nop
 8002586:	46bd      	mov	sp, r7
 8002588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258c:	4770      	bx	lr
 800258e:	bf00      	nop
 8002590:	e000ed00 	.word	0xe000ed00

08002594 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b096      	sub	sp, #88	; 0x58
 8002598:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800259a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800259e:	2200      	movs	r2, #0
 80025a0:	601a      	str	r2, [r3, #0]
 80025a2:	605a      	str	r2, [r3, #4]
 80025a4:	609a      	str	r2, [r3, #8]
 80025a6:	60da      	str	r2, [r3, #12]
 80025a8:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025aa:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80025ae:	2200      	movs	r2, #0
 80025b0:	601a      	str	r2, [r3, #0]
 80025b2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80025b4:	f107 0320 	add.w	r3, r7, #32
 80025b8:	2200      	movs	r2, #0
 80025ba:	601a      	str	r2, [r3, #0]
 80025bc:	605a      	str	r2, [r3, #4]
 80025be:	609a      	str	r2, [r3, #8]
 80025c0:	60da      	str	r2, [r3, #12]
 80025c2:	611a      	str	r2, [r3, #16]
 80025c4:	615a      	str	r2, [r3, #20]
 80025c6:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80025c8:	463b      	mov	r3, r7
 80025ca:	2220      	movs	r2, #32
 80025cc:	2100      	movs	r1, #0
 80025ce:	4618      	mov	r0, r3
 80025d0:	f005 fcac 	bl	8007f2c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80025d4:	4b3e      	ldr	r3, [pc, #248]	; (80026d0 <MX_TIM1_Init+0x13c>)
 80025d6:	4a3f      	ldr	r2, [pc, #252]	; (80026d4 <MX_TIM1_Init+0x140>)
 80025d8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80025da:	4b3d      	ldr	r3, [pc, #244]	; (80026d0 <MX_TIM1_Init+0x13c>)
 80025dc:	2200      	movs	r2, #0
 80025de:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025e0:	4b3b      	ldr	r3, [pc, #236]	; (80026d0 <MX_TIM1_Init+0x13c>)
 80025e2:	2200      	movs	r2, #0
 80025e4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80025e6:	4b3a      	ldr	r3, [pc, #232]	; (80026d0 <MX_TIM1_Init+0x13c>)
 80025e8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80025ec:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025ee:	4b38      	ldr	r3, [pc, #224]	; (80026d0 <MX_TIM1_Init+0x13c>)
 80025f0:	2200      	movs	r2, #0
 80025f2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80025f4:	4b36      	ldr	r3, [pc, #216]	; (80026d0 <MX_TIM1_Init+0x13c>)
 80025f6:	2200      	movs	r2, #0
 80025f8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025fa:	4b35      	ldr	r3, [pc, #212]	; (80026d0 <MX_TIM1_Init+0x13c>)
 80025fc:	2200      	movs	r2, #0
 80025fe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002600:	4833      	ldr	r0, [pc, #204]	; (80026d0 <MX_TIM1_Init+0x13c>)
 8002602:	f003 fdd9 	bl	80061b8 <HAL_TIM_Base_Init>
 8002606:	4603      	mov	r3, r0
 8002608:	2b00      	cmp	r3, #0
 800260a:	d001      	beq.n	8002610 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 800260c:	f7ff fb3a 	bl	8001c84 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 8002610:	482f      	ldr	r0, [pc, #188]	; (80026d0 <MX_TIM1_Init+0x13c>)
 8002612:	f003 fe20 	bl	8006256 <HAL_TIM_OC_Init>
 8002616:	4603      	mov	r3, r0
 8002618:	2b00      	cmp	r3, #0
 800261a:	d001      	beq.n	8002620 <MX_TIM1_Init+0x8c>
  {
    Error_Handler();
 800261c:	f7ff fb32 	bl	8001c84 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 8002620:	2306      	movs	r3, #6
 8002622:	647b      	str	r3, [r7, #68]	; 0x44
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8002624:	2300      	movs	r3, #0
 8002626:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 8002628:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800262c:	4619      	mov	r1, r3
 800262e:	4828      	ldr	r0, [pc, #160]	; (80026d0 <MX_TIM1_Init+0x13c>)
 8002630:	f004 f892 	bl	8006758 <HAL_TIM_SlaveConfigSynchro>
 8002634:	4603      	mov	r3, r0
 8002636:	2b00      	cmp	r3, #0
 8002638:	d001      	beq.n	800263e <MX_TIM1_Init+0xaa>
  {
    Error_Handler();
 800263a:	f7ff fb23 	bl	8001c84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800263e:	2300      	movs	r3, #0
 8002640:	63fb      	str	r3, [r7, #60]	; 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002642:	2300      	movs	r3, #0
 8002644:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002646:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800264a:	4619      	mov	r1, r3
 800264c:	4820      	ldr	r0, [pc, #128]	; (80026d0 <MX_TIM1_Init+0x13c>)
 800264e:	f004 fc07 	bl	8006e60 <HAL_TIMEx_MasterConfigSynchronization>
 8002652:	4603      	mov	r3, r0
 8002654:	2b00      	cmp	r3, #0
 8002656:	d001      	beq.n	800265c <MX_TIM1_Init+0xc8>
  {
    Error_Handler();
 8002658:	f7ff fb14 	bl	8001c84 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 800265c:	2300      	movs	r3, #0
 800265e:	623b      	str	r3, [r7, #32]
  sConfigOC.Pulse = 0;
 8002660:	2300      	movs	r3, #0
 8002662:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002664:	2300      	movs	r3, #0
 8002666:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002668:	2300      	movs	r3, #0
 800266a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800266c:	2300      	movs	r3, #0
 800266e:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002670:	2300      	movs	r3, #0
 8002672:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002674:	2300      	movs	r3, #0
 8002676:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002678:	f107 0320 	add.w	r3, r7, #32
 800267c:	2200      	movs	r2, #0
 800267e:	4619      	mov	r1, r3
 8002680:	4813      	ldr	r0, [pc, #76]	; (80026d0 <MX_TIM1_Init+0x13c>)
 8002682:	f003 ff4b 	bl	800651c <HAL_TIM_OC_ConfigChannel>
 8002686:	4603      	mov	r3, r0
 8002688:	2b00      	cmp	r3, #0
 800268a:	d001      	beq.n	8002690 <MX_TIM1_Init+0xfc>
  {
    Error_Handler();
 800268c:	f7ff fafa 	bl	8001c84 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002690:	2300      	movs	r3, #0
 8002692:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002694:	2300      	movs	r3, #0
 8002696:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002698:	2300      	movs	r3, #0
 800269a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 800269c:	2300      	movs	r3, #0
 800269e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80026a0:	2300      	movs	r3, #0
 80026a2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80026a4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80026a8:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80026aa:	2300      	movs	r3, #0
 80026ac:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80026ae:	463b      	mov	r3, r7
 80026b0:	4619      	mov	r1, r3
 80026b2:	4807      	ldr	r0, [pc, #28]	; (80026d0 <MX_TIM1_Init+0x13c>)
 80026b4:	f004 fc42 	bl	8006f3c <HAL_TIMEx_ConfigBreakDeadTime>
 80026b8:	4603      	mov	r3, r0
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d001      	beq.n	80026c2 <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 80026be:	f7ff fae1 	bl	8001c84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80026c2:	4803      	ldr	r0, [pc, #12]	; (80026d0 <MX_TIM1_Init+0x13c>)
 80026c4:	f000 f8b6 	bl	8002834 <HAL_TIM_MspPostInit>

}
 80026c8:	bf00      	nop
 80026ca:	3758      	adds	r7, #88	; 0x58
 80026cc:	46bd      	mov	sp, r7
 80026ce:	bd80      	pop	{r7, pc}
 80026d0:	200001fc 	.word	0x200001fc
 80026d4:	40010000 	.word	0x40010000

080026d8 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b08e      	sub	sp, #56	; 0x38
 80026dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80026de:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80026e2:	2200      	movs	r2, #0
 80026e4:	601a      	str	r2, [r3, #0]
 80026e6:	605a      	str	r2, [r3, #4]
 80026e8:	609a      	str	r2, [r3, #8]
 80026ea:	60da      	str	r2, [r3, #12]
 80026ec:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026ee:	f107 031c 	add.w	r3, r7, #28
 80026f2:	2200      	movs	r2, #0
 80026f4:	601a      	str	r2, [r3, #0]
 80026f6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80026f8:	463b      	mov	r3, r7
 80026fa:	2200      	movs	r2, #0
 80026fc:	601a      	str	r2, [r3, #0]
 80026fe:	605a      	str	r2, [r3, #4]
 8002700:	609a      	str	r2, [r3, #8]
 8002702:	60da      	str	r2, [r3, #12]
 8002704:	611a      	str	r2, [r3, #16]
 8002706:	615a      	str	r2, [r3, #20]
 8002708:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800270a:	4b2e      	ldr	r3, [pc, #184]	; (80027c4 <MX_TIM2_Init+0xec>)
 800270c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002710:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002712:	4b2c      	ldr	r3, [pc, #176]	; (80027c4 <MX_TIM2_Init+0xec>)
 8002714:	2200      	movs	r2, #0
 8002716:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002718:	4b2a      	ldr	r3, [pc, #168]	; (80027c4 <MX_TIM2_Init+0xec>)
 800271a:	2200      	movs	r2, #0
 800271c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800271e:	4b29      	ldr	r3, [pc, #164]	; (80027c4 <MX_TIM2_Init+0xec>)
 8002720:	f04f 32ff 	mov.w	r2, #4294967295
 8002724:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002726:	4b27      	ldr	r3, [pc, #156]	; (80027c4 <MX_TIM2_Init+0xec>)
 8002728:	2200      	movs	r2, #0
 800272a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800272c:	4b25      	ldr	r3, [pc, #148]	; (80027c4 <MX_TIM2_Init+0xec>)
 800272e:	2200      	movs	r2, #0
 8002730:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002732:	4824      	ldr	r0, [pc, #144]	; (80027c4 <MX_TIM2_Init+0xec>)
 8002734:	f003 fd40 	bl	80061b8 <HAL_TIM_Base_Init>
 8002738:	4603      	mov	r3, r0
 800273a:	2b00      	cmp	r3, #0
 800273c:	d001      	beq.n	8002742 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 800273e:	f7ff faa1 	bl	8001c84 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002742:	4820      	ldr	r0, [pc, #128]	; (80027c4 <MX_TIM2_Init+0xec>)
 8002744:	f003 fde0 	bl	8006308 <HAL_TIM_PWM_Init>
 8002748:	4603      	mov	r3, r0
 800274a:	2b00      	cmp	r3, #0
 800274c:	d001      	beq.n	8002752 <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 800274e:	f7ff fa99 	bl	8001c84 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 8002752:	2306      	movs	r3, #6
 8002754:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8002756:	2300      	movs	r3, #0
 8002758:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 800275a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800275e:	4619      	mov	r1, r3
 8002760:	4818      	ldr	r0, [pc, #96]	; (80027c4 <MX_TIM2_Init+0xec>)
 8002762:	f003 fff9 	bl	8006758 <HAL_TIM_SlaveConfigSynchro>
 8002766:	4603      	mov	r3, r0
 8002768:	2b00      	cmp	r3, #0
 800276a:	d001      	beq.n	8002770 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 800276c:	f7ff fa8a 	bl	8001c84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002770:	2300      	movs	r3, #0
 8002772:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002774:	2300      	movs	r3, #0
 8002776:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002778:	f107 031c 	add.w	r3, r7, #28
 800277c:	4619      	mov	r1, r3
 800277e:	4811      	ldr	r0, [pc, #68]	; (80027c4 <MX_TIM2_Init+0xec>)
 8002780:	f004 fb6e 	bl	8006e60 <HAL_TIMEx_MasterConfigSynchronization>
 8002784:	4603      	mov	r3, r0
 8002786:	2b00      	cmp	r3, #0
 8002788:	d001      	beq.n	800278e <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 800278a:	f7ff fa7b 	bl	8001c84 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800278e:	2360      	movs	r3, #96	; 0x60
 8002790:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002792:	2300      	movs	r3, #0
 8002794:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002796:	2300      	movs	r3, #0
 8002798:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800279a:	2300      	movs	r3, #0
 800279c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800279e:	463b      	mov	r3, r7
 80027a0:	2208      	movs	r2, #8
 80027a2:	4619      	mov	r1, r3
 80027a4:	4807      	ldr	r0, [pc, #28]	; (80027c4 <MX_TIM2_Init+0xec>)
 80027a6:	f003 ff15 	bl	80065d4 <HAL_TIM_PWM_ConfigChannel>
 80027aa:	4603      	mov	r3, r0
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d001      	beq.n	80027b4 <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 80027b0:	f7ff fa68 	bl	8001c84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80027b4:	4803      	ldr	r0, [pc, #12]	; (80027c4 <MX_TIM2_Init+0xec>)
 80027b6:	f000 f83d 	bl	8002834 <HAL_TIM_MspPostInit>

}
 80027ba:	bf00      	nop
 80027bc:	3738      	adds	r7, #56	; 0x38
 80027be:	46bd      	mov	sp, r7
 80027c0:	bd80      	pop	{r7, pc}
 80027c2:	bf00      	nop
 80027c4:	20000244 	.word	0x20000244

080027c8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80027c8:	b480      	push	{r7}
 80027ca:	b085      	sub	sp, #20
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	4a15      	ldr	r2, [pc, #84]	; (800282c <HAL_TIM_Base_MspInit+0x64>)
 80027d6:	4293      	cmp	r3, r2
 80027d8:	d10e      	bne.n	80027f8 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80027da:	2300      	movs	r3, #0
 80027dc:	60fb      	str	r3, [r7, #12]
 80027de:	4b14      	ldr	r3, [pc, #80]	; (8002830 <HAL_TIM_Base_MspInit+0x68>)
 80027e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027e2:	4a13      	ldr	r2, [pc, #76]	; (8002830 <HAL_TIM_Base_MspInit+0x68>)
 80027e4:	f043 0301 	orr.w	r3, r3, #1
 80027e8:	6453      	str	r3, [r2, #68]	; 0x44
 80027ea:	4b11      	ldr	r3, [pc, #68]	; (8002830 <HAL_TIM_Base_MspInit+0x68>)
 80027ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027ee:	f003 0301 	and.w	r3, r3, #1
 80027f2:	60fb      	str	r3, [r7, #12]
 80027f4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM2_CLK_ENABLE();
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80027f6:	e012      	b.n	800281e <HAL_TIM_Base_MspInit+0x56>
  else if(tim_baseHandle->Instance==TIM2)
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002800:	d10d      	bne.n	800281e <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002802:	2300      	movs	r3, #0
 8002804:	60bb      	str	r3, [r7, #8]
 8002806:	4b0a      	ldr	r3, [pc, #40]	; (8002830 <HAL_TIM_Base_MspInit+0x68>)
 8002808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800280a:	4a09      	ldr	r2, [pc, #36]	; (8002830 <HAL_TIM_Base_MspInit+0x68>)
 800280c:	f043 0301 	orr.w	r3, r3, #1
 8002810:	6413      	str	r3, [r2, #64]	; 0x40
 8002812:	4b07      	ldr	r3, [pc, #28]	; (8002830 <HAL_TIM_Base_MspInit+0x68>)
 8002814:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002816:	f003 0301 	and.w	r3, r3, #1
 800281a:	60bb      	str	r3, [r7, #8]
 800281c:	68bb      	ldr	r3, [r7, #8]
}
 800281e:	bf00      	nop
 8002820:	3714      	adds	r7, #20
 8002822:	46bd      	mov	sp, r7
 8002824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002828:	4770      	bx	lr
 800282a:	bf00      	nop
 800282c:	40010000 	.word	0x40010000
 8002830:	40023800 	.word	0x40023800

08002834 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	b08a      	sub	sp, #40	; 0x28
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800283c:	f107 0314 	add.w	r3, r7, #20
 8002840:	2200      	movs	r2, #0
 8002842:	601a      	str	r2, [r3, #0]
 8002844:	605a      	str	r2, [r3, #4]
 8002846:	609a      	str	r2, [r3, #8]
 8002848:	60da      	str	r2, [r3, #12]
 800284a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	4a25      	ldr	r2, [pc, #148]	; (80028e8 <HAL_TIM_MspPostInit+0xb4>)
 8002852:	4293      	cmp	r3, r2
 8002854:	d11f      	bne.n	8002896 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002856:	2300      	movs	r3, #0
 8002858:	613b      	str	r3, [r7, #16]
 800285a:	4b24      	ldr	r3, [pc, #144]	; (80028ec <HAL_TIM_MspPostInit+0xb8>)
 800285c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800285e:	4a23      	ldr	r2, [pc, #140]	; (80028ec <HAL_TIM_MspPostInit+0xb8>)
 8002860:	f043 0301 	orr.w	r3, r3, #1
 8002864:	6313      	str	r3, [r2, #48]	; 0x30
 8002866:	4b21      	ldr	r3, [pc, #132]	; (80028ec <HAL_TIM_MspPostInit+0xb8>)
 8002868:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800286a:	f003 0301 	and.w	r3, r3, #1
 800286e:	613b      	str	r3, [r7, #16]
 8002870:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002872:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002876:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002878:	2302      	movs	r3, #2
 800287a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800287c:	2300      	movs	r3, #0
 800287e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002880:	2300      	movs	r3, #0
 8002882:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002884:	2301      	movs	r3, #1
 8002886:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002888:	f107 0314 	add.w	r3, r7, #20
 800288c:	4619      	mov	r1, r3
 800288e:	4818      	ldr	r0, [pc, #96]	; (80028f0 <HAL_TIM_MspPostInit+0xbc>)
 8002890:	f000 fb1e 	bl	8002ed0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002894:	e023      	b.n	80028de <HAL_TIM_MspPostInit+0xaa>
  else if(timHandle->Instance==TIM2)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800289e:	d11e      	bne.n	80028de <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80028a0:	2300      	movs	r3, #0
 80028a2:	60fb      	str	r3, [r7, #12]
 80028a4:	4b11      	ldr	r3, [pc, #68]	; (80028ec <HAL_TIM_MspPostInit+0xb8>)
 80028a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028a8:	4a10      	ldr	r2, [pc, #64]	; (80028ec <HAL_TIM_MspPostInit+0xb8>)
 80028aa:	f043 0302 	orr.w	r3, r3, #2
 80028ae:	6313      	str	r3, [r2, #48]	; 0x30
 80028b0:	4b0e      	ldr	r3, [pc, #56]	; (80028ec <HAL_TIM_MspPostInit+0xb8>)
 80028b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028b4:	f003 0302 	and.w	r3, r3, #2
 80028b8:	60fb      	str	r3, [r7, #12]
 80028ba:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80028bc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80028c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028c2:	2302      	movs	r3, #2
 80028c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028c6:	2300      	movs	r3, #0
 80028c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028ca:	2300      	movs	r3, #0
 80028cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80028ce:	2301      	movs	r3, #1
 80028d0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028d2:	f107 0314 	add.w	r3, r7, #20
 80028d6:	4619      	mov	r1, r3
 80028d8:	4806      	ldr	r0, [pc, #24]	; (80028f4 <HAL_TIM_MspPostInit+0xc0>)
 80028da:	f000 faf9 	bl	8002ed0 <HAL_GPIO_Init>
}
 80028de:	bf00      	nop
 80028e0:	3728      	adds	r7, #40	; 0x28
 80028e2:	46bd      	mov	sp, r7
 80028e4:	bd80      	pop	{r7, pc}
 80028e6:	bf00      	nop
 80028e8:	40010000 	.word	0x40010000
 80028ec:	40023800 	.word	0x40023800
 80028f0:	40020000 	.word	0x40020000
 80028f4:	40020400 	.word	0x40020400

080028f8 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80028fc:	4b11      	ldr	r3, [pc, #68]	; (8002944 <MX_USART1_UART_Init+0x4c>)
 80028fe:	4a12      	ldr	r2, [pc, #72]	; (8002948 <MX_USART1_UART_Init+0x50>)
 8002900:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002902:	4b10      	ldr	r3, [pc, #64]	; (8002944 <MX_USART1_UART_Init+0x4c>)
 8002904:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002908:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800290a:	4b0e      	ldr	r3, [pc, #56]	; (8002944 <MX_USART1_UART_Init+0x4c>)
 800290c:	2200      	movs	r2, #0
 800290e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002910:	4b0c      	ldr	r3, [pc, #48]	; (8002944 <MX_USART1_UART_Init+0x4c>)
 8002912:	2200      	movs	r2, #0
 8002914:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002916:	4b0b      	ldr	r3, [pc, #44]	; (8002944 <MX_USART1_UART_Init+0x4c>)
 8002918:	2200      	movs	r2, #0
 800291a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800291c:	4b09      	ldr	r3, [pc, #36]	; (8002944 <MX_USART1_UART_Init+0x4c>)
 800291e:	220c      	movs	r2, #12
 8002920:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002922:	4b08      	ldr	r3, [pc, #32]	; (8002944 <MX_USART1_UART_Init+0x4c>)
 8002924:	2200      	movs	r2, #0
 8002926:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002928:	4b06      	ldr	r3, [pc, #24]	; (8002944 <MX_USART1_UART_Init+0x4c>)
 800292a:	2200      	movs	r2, #0
 800292c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800292e:	4805      	ldr	r0, [pc, #20]	; (8002944 <MX_USART1_UART_Init+0x4c>)
 8002930:	f004 fb56 	bl	8006fe0 <HAL_UART_Init>
 8002934:	4603      	mov	r3, r0
 8002936:	2b00      	cmp	r3, #0
 8002938:	d001      	beq.n	800293e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800293a:	f7ff f9a3 	bl	8001c84 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800293e:	bf00      	nop
 8002940:	bd80      	pop	{r7, pc}
 8002942:	bf00      	nop
 8002944:	2000028c 	.word	0x2000028c
 8002948:	40011000 	.word	0x40011000

0800294c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b08a      	sub	sp, #40	; 0x28
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002954:	f107 0314 	add.w	r3, r7, #20
 8002958:	2200      	movs	r2, #0
 800295a:	601a      	str	r2, [r3, #0]
 800295c:	605a      	str	r2, [r3, #4]
 800295e:	609a      	str	r2, [r3, #8]
 8002960:	60da      	str	r2, [r3, #12]
 8002962:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	4a1d      	ldr	r2, [pc, #116]	; (80029e0 <HAL_UART_MspInit+0x94>)
 800296a:	4293      	cmp	r3, r2
 800296c:	d134      	bne.n	80029d8 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800296e:	2300      	movs	r3, #0
 8002970:	613b      	str	r3, [r7, #16]
 8002972:	4b1c      	ldr	r3, [pc, #112]	; (80029e4 <HAL_UART_MspInit+0x98>)
 8002974:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002976:	4a1b      	ldr	r2, [pc, #108]	; (80029e4 <HAL_UART_MspInit+0x98>)
 8002978:	f043 0310 	orr.w	r3, r3, #16
 800297c:	6453      	str	r3, [r2, #68]	; 0x44
 800297e:	4b19      	ldr	r3, [pc, #100]	; (80029e4 <HAL_UART_MspInit+0x98>)
 8002980:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002982:	f003 0310 	and.w	r3, r3, #16
 8002986:	613b      	str	r3, [r7, #16]
 8002988:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800298a:	2300      	movs	r3, #0
 800298c:	60fb      	str	r3, [r7, #12]
 800298e:	4b15      	ldr	r3, [pc, #84]	; (80029e4 <HAL_UART_MspInit+0x98>)
 8002990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002992:	4a14      	ldr	r2, [pc, #80]	; (80029e4 <HAL_UART_MspInit+0x98>)
 8002994:	f043 0301 	orr.w	r3, r3, #1
 8002998:	6313      	str	r3, [r2, #48]	; 0x30
 800299a:	4b12      	ldr	r3, [pc, #72]	; (80029e4 <HAL_UART_MspInit+0x98>)
 800299c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800299e:	f003 0301 	and.w	r3, r3, #1
 80029a2:	60fb      	str	r3, [r7, #12]
 80029a4:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80029a6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80029aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029ac:	2302      	movs	r3, #2
 80029ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029b0:	2300      	movs	r3, #0
 80029b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029b4:	2303      	movs	r3, #3
 80029b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80029b8:	2307      	movs	r3, #7
 80029ba:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029bc:	f107 0314 	add.w	r3, r7, #20
 80029c0:	4619      	mov	r1, r3
 80029c2:	4809      	ldr	r0, [pc, #36]	; (80029e8 <HAL_UART_MspInit+0x9c>)
 80029c4:	f000 fa84 	bl	8002ed0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80029c8:	2200      	movs	r2, #0
 80029ca:	2100      	movs	r1, #0
 80029cc:	2025      	movs	r0, #37	; 0x25
 80029ce:	f000 f9a8 	bl	8002d22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80029d2:	2025      	movs	r0, #37	; 0x25
 80029d4:	f000 f9c1 	bl	8002d5a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80029d8:	bf00      	nop
 80029da:	3728      	adds	r7, #40	; 0x28
 80029dc:	46bd      	mov	sp, r7
 80029de:	bd80      	pop	{r7, pc}
 80029e0:	40011000 	.word	0x40011000
 80029e4:	40023800 	.word	0x40023800
 80029e8:	40020000 	.word	0x40020000

080029ec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80029ec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002a24 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80029f0:	480d      	ldr	r0, [pc, #52]	; (8002a28 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80029f2:	490e      	ldr	r1, [pc, #56]	; (8002a2c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80029f4:	4a0e      	ldr	r2, [pc, #56]	; (8002a30 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80029f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80029f8:	e002      	b.n	8002a00 <LoopCopyDataInit>

080029fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80029fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80029fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80029fe:	3304      	adds	r3, #4

08002a00 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002a00:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002a02:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002a04:	d3f9      	bcc.n	80029fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002a06:	4a0b      	ldr	r2, [pc, #44]	; (8002a34 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002a08:	4c0b      	ldr	r4, [pc, #44]	; (8002a38 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002a0a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002a0c:	e001      	b.n	8002a12 <LoopFillZerobss>

08002a0e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002a0e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002a10:	3204      	adds	r2, #4

08002a12 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002a12:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002a14:	d3fb      	bcc.n	8002a0e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002a16:	f7ff fdab 	bl	8002570 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002a1a:	f005 fa95 	bl	8007f48 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002a1e:	f7fe fbbd 	bl	800119c <main>
  bx  lr    
 8002a22:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002a24:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8002a28:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002a2c:	20000100 	.word	0x20000100
  ldr r2, =_sidata
 8002a30:	08009420 	.word	0x08009420
  ldr r2, =_sbss
 8002a34:	20000100 	.word	0x20000100
  ldr r4, =_ebss
 8002a38:	2000041c 	.word	0x2000041c

08002a3c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002a3c:	e7fe      	b.n	8002a3c <ADC_IRQHandler>
	...

08002a40 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002a44:	4b0e      	ldr	r3, [pc, #56]	; (8002a80 <HAL_Init+0x40>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	4a0d      	ldr	r2, [pc, #52]	; (8002a80 <HAL_Init+0x40>)
 8002a4a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002a4e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002a50:	4b0b      	ldr	r3, [pc, #44]	; (8002a80 <HAL_Init+0x40>)
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	4a0a      	ldr	r2, [pc, #40]	; (8002a80 <HAL_Init+0x40>)
 8002a56:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002a5a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002a5c:	4b08      	ldr	r3, [pc, #32]	; (8002a80 <HAL_Init+0x40>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	4a07      	ldr	r2, [pc, #28]	; (8002a80 <HAL_Init+0x40>)
 8002a62:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a66:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002a68:	2003      	movs	r0, #3
 8002a6a:	f000 f94f 	bl	8002d0c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002a6e:	200f      	movs	r0, #15
 8002a70:	f000 f808 	bl	8002a84 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002a74:	f7ff fca6 	bl	80023c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002a78:	2300      	movs	r3, #0
}
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	bd80      	pop	{r7, pc}
 8002a7e:	bf00      	nop
 8002a80:	40023c00 	.word	0x40023c00

08002a84 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b082      	sub	sp, #8
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002a8c:	4b12      	ldr	r3, [pc, #72]	; (8002ad8 <HAL_InitTick+0x54>)
 8002a8e:	681a      	ldr	r2, [r3, #0]
 8002a90:	4b12      	ldr	r3, [pc, #72]	; (8002adc <HAL_InitTick+0x58>)
 8002a92:	781b      	ldrb	r3, [r3, #0]
 8002a94:	4619      	mov	r1, r3
 8002a96:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002a9a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002a9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	f000 f967 	bl	8002d76 <HAL_SYSTICK_Config>
 8002aa8:	4603      	mov	r3, r0
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d001      	beq.n	8002ab2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002aae:	2301      	movs	r3, #1
 8002ab0:	e00e      	b.n	8002ad0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	2b0f      	cmp	r3, #15
 8002ab6:	d80a      	bhi.n	8002ace <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ab8:	2200      	movs	r2, #0
 8002aba:	6879      	ldr	r1, [r7, #4]
 8002abc:	f04f 30ff 	mov.w	r0, #4294967295
 8002ac0:	f000 f92f 	bl	8002d22 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002ac4:	4a06      	ldr	r2, [pc, #24]	; (8002ae0 <HAL_InitTick+0x5c>)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002aca:	2300      	movs	r3, #0
 8002acc:	e000      	b.n	8002ad0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002ace:	2301      	movs	r3, #1
}
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	3708      	adds	r7, #8
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	bd80      	pop	{r7, pc}
 8002ad8:	20000090 	.word	0x20000090
 8002adc:	20000098 	.word	0x20000098
 8002ae0:	20000094 	.word	0x20000094

08002ae4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002ae8:	4b06      	ldr	r3, [pc, #24]	; (8002b04 <HAL_IncTick+0x20>)
 8002aea:	781b      	ldrb	r3, [r3, #0]
 8002aec:	461a      	mov	r2, r3
 8002aee:	4b06      	ldr	r3, [pc, #24]	; (8002b08 <HAL_IncTick+0x24>)
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	4413      	add	r3, r2
 8002af4:	4a04      	ldr	r2, [pc, #16]	; (8002b08 <HAL_IncTick+0x24>)
 8002af6:	6013      	str	r3, [r2, #0]
}
 8002af8:	bf00      	nop
 8002afa:	46bd      	mov	sp, r7
 8002afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b00:	4770      	bx	lr
 8002b02:	bf00      	nop
 8002b04:	20000098 	.word	0x20000098
 8002b08:	200002d0 	.word	0x200002d0

08002b0c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	af00      	add	r7, sp, #0
  return uwTick;
 8002b10:	4b03      	ldr	r3, [pc, #12]	; (8002b20 <HAL_GetTick+0x14>)
 8002b12:	681b      	ldr	r3, [r3, #0]
}
 8002b14:	4618      	mov	r0, r3
 8002b16:	46bd      	mov	sp, r7
 8002b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1c:	4770      	bx	lr
 8002b1e:	bf00      	nop
 8002b20:	200002d0 	.word	0x200002d0

08002b24 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b084      	sub	sp, #16
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002b2c:	f7ff ffee 	bl	8002b0c <HAL_GetTick>
 8002b30:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b3c:	d005      	beq.n	8002b4a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002b3e:	4b0a      	ldr	r3, [pc, #40]	; (8002b68 <HAL_Delay+0x44>)
 8002b40:	781b      	ldrb	r3, [r3, #0]
 8002b42:	461a      	mov	r2, r3
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	4413      	add	r3, r2
 8002b48:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002b4a:	bf00      	nop
 8002b4c:	f7ff ffde 	bl	8002b0c <HAL_GetTick>
 8002b50:	4602      	mov	r2, r0
 8002b52:	68bb      	ldr	r3, [r7, #8]
 8002b54:	1ad3      	subs	r3, r2, r3
 8002b56:	68fa      	ldr	r2, [r7, #12]
 8002b58:	429a      	cmp	r2, r3
 8002b5a:	d8f7      	bhi.n	8002b4c <HAL_Delay+0x28>
  {
  }
}
 8002b5c:	bf00      	nop
 8002b5e:	bf00      	nop
 8002b60:	3710      	adds	r7, #16
 8002b62:	46bd      	mov	sp, r7
 8002b64:	bd80      	pop	{r7, pc}
 8002b66:	bf00      	nop
 8002b68:	20000098 	.word	0x20000098

08002b6c <__NVIC_SetPriorityGrouping>:
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	b085      	sub	sp, #20
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	f003 0307 	and.w	r3, r3, #7
 8002b7a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b7c:	4b0c      	ldr	r3, [pc, #48]	; (8002bb0 <__NVIC_SetPriorityGrouping+0x44>)
 8002b7e:	68db      	ldr	r3, [r3, #12]
 8002b80:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b82:	68ba      	ldr	r2, [r7, #8]
 8002b84:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002b88:	4013      	ands	r3, r2
 8002b8a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b90:	68bb      	ldr	r3, [r7, #8]
 8002b92:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002b94:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002b98:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002b9c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002b9e:	4a04      	ldr	r2, [pc, #16]	; (8002bb0 <__NVIC_SetPriorityGrouping+0x44>)
 8002ba0:	68bb      	ldr	r3, [r7, #8]
 8002ba2:	60d3      	str	r3, [r2, #12]
}
 8002ba4:	bf00      	nop
 8002ba6:	3714      	adds	r7, #20
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bae:	4770      	bx	lr
 8002bb0:	e000ed00 	.word	0xe000ed00

08002bb4 <__NVIC_GetPriorityGrouping>:
{
 8002bb4:	b480      	push	{r7}
 8002bb6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002bb8:	4b04      	ldr	r3, [pc, #16]	; (8002bcc <__NVIC_GetPriorityGrouping+0x18>)
 8002bba:	68db      	ldr	r3, [r3, #12]
 8002bbc:	0a1b      	lsrs	r3, r3, #8
 8002bbe:	f003 0307 	and.w	r3, r3, #7
}
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bca:	4770      	bx	lr
 8002bcc:	e000ed00 	.word	0xe000ed00

08002bd0 <__NVIC_EnableIRQ>:
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	b083      	sub	sp, #12
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	4603      	mov	r3, r0
 8002bd8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002bda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	db0b      	blt.n	8002bfa <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002be2:	79fb      	ldrb	r3, [r7, #7]
 8002be4:	f003 021f 	and.w	r2, r3, #31
 8002be8:	4907      	ldr	r1, [pc, #28]	; (8002c08 <__NVIC_EnableIRQ+0x38>)
 8002bea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bee:	095b      	lsrs	r3, r3, #5
 8002bf0:	2001      	movs	r0, #1
 8002bf2:	fa00 f202 	lsl.w	r2, r0, r2
 8002bf6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002bfa:	bf00      	nop
 8002bfc:	370c      	adds	r7, #12
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c04:	4770      	bx	lr
 8002c06:	bf00      	nop
 8002c08:	e000e100 	.word	0xe000e100

08002c0c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c0c:	b480      	push	{r7}
 8002c0e:	b083      	sub	sp, #12
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	4603      	mov	r3, r0
 8002c14:	6039      	str	r1, [r7, #0]
 8002c16:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	db0a      	blt.n	8002c36 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	b2da      	uxtb	r2, r3
 8002c24:	490c      	ldr	r1, [pc, #48]	; (8002c58 <__NVIC_SetPriority+0x4c>)
 8002c26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c2a:	0112      	lsls	r2, r2, #4
 8002c2c:	b2d2      	uxtb	r2, r2
 8002c2e:	440b      	add	r3, r1
 8002c30:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c34:	e00a      	b.n	8002c4c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c36:	683b      	ldr	r3, [r7, #0]
 8002c38:	b2da      	uxtb	r2, r3
 8002c3a:	4908      	ldr	r1, [pc, #32]	; (8002c5c <__NVIC_SetPriority+0x50>)
 8002c3c:	79fb      	ldrb	r3, [r7, #7]
 8002c3e:	f003 030f 	and.w	r3, r3, #15
 8002c42:	3b04      	subs	r3, #4
 8002c44:	0112      	lsls	r2, r2, #4
 8002c46:	b2d2      	uxtb	r2, r2
 8002c48:	440b      	add	r3, r1
 8002c4a:	761a      	strb	r2, [r3, #24]
}
 8002c4c:	bf00      	nop
 8002c4e:	370c      	adds	r7, #12
 8002c50:	46bd      	mov	sp, r7
 8002c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c56:	4770      	bx	lr
 8002c58:	e000e100 	.word	0xe000e100
 8002c5c:	e000ed00 	.word	0xe000ed00

08002c60 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c60:	b480      	push	{r7}
 8002c62:	b089      	sub	sp, #36	; 0x24
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	60f8      	str	r0, [r7, #12]
 8002c68:	60b9      	str	r1, [r7, #8]
 8002c6a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	f003 0307 	and.w	r3, r3, #7
 8002c72:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c74:	69fb      	ldr	r3, [r7, #28]
 8002c76:	f1c3 0307 	rsb	r3, r3, #7
 8002c7a:	2b04      	cmp	r3, #4
 8002c7c:	bf28      	it	cs
 8002c7e:	2304      	movcs	r3, #4
 8002c80:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c82:	69fb      	ldr	r3, [r7, #28]
 8002c84:	3304      	adds	r3, #4
 8002c86:	2b06      	cmp	r3, #6
 8002c88:	d902      	bls.n	8002c90 <NVIC_EncodePriority+0x30>
 8002c8a:	69fb      	ldr	r3, [r7, #28]
 8002c8c:	3b03      	subs	r3, #3
 8002c8e:	e000      	b.n	8002c92 <NVIC_EncodePriority+0x32>
 8002c90:	2300      	movs	r3, #0
 8002c92:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c94:	f04f 32ff 	mov.w	r2, #4294967295
 8002c98:	69bb      	ldr	r3, [r7, #24]
 8002c9a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c9e:	43da      	mvns	r2, r3
 8002ca0:	68bb      	ldr	r3, [r7, #8]
 8002ca2:	401a      	ands	r2, r3
 8002ca4:	697b      	ldr	r3, [r7, #20]
 8002ca6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ca8:	f04f 31ff 	mov.w	r1, #4294967295
 8002cac:	697b      	ldr	r3, [r7, #20]
 8002cae:	fa01 f303 	lsl.w	r3, r1, r3
 8002cb2:	43d9      	mvns	r1, r3
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002cb8:	4313      	orrs	r3, r2
         );
}
 8002cba:	4618      	mov	r0, r3
 8002cbc:	3724      	adds	r7, #36	; 0x24
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc4:	4770      	bx	lr
	...

08002cc8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b082      	sub	sp, #8
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	3b01      	subs	r3, #1
 8002cd4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002cd8:	d301      	bcc.n	8002cde <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002cda:	2301      	movs	r3, #1
 8002cdc:	e00f      	b.n	8002cfe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002cde:	4a0a      	ldr	r2, [pc, #40]	; (8002d08 <SysTick_Config+0x40>)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	3b01      	subs	r3, #1
 8002ce4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002ce6:	210f      	movs	r1, #15
 8002ce8:	f04f 30ff 	mov.w	r0, #4294967295
 8002cec:	f7ff ff8e 	bl	8002c0c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002cf0:	4b05      	ldr	r3, [pc, #20]	; (8002d08 <SysTick_Config+0x40>)
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002cf6:	4b04      	ldr	r3, [pc, #16]	; (8002d08 <SysTick_Config+0x40>)
 8002cf8:	2207      	movs	r2, #7
 8002cfa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002cfc:	2300      	movs	r3, #0
}
 8002cfe:	4618      	mov	r0, r3
 8002d00:	3708      	adds	r7, #8
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bd80      	pop	{r7, pc}
 8002d06:	bf00      	nop
 8002d08:	e000e010 	.word	0xe000e010

08002d0c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b082      	sub	sp, #8
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d14:	6878      	ldr	r0, [r7, #4]
 8002d16:	f7ff ff29 	bl	8002b6c <__NVIC_SetPriorityGrouping>
}
 8002d1a:	bf00      	nop
 8002d1c:	3708      	adds	r7, #8
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	bd80      	pop	{r7, pc}

08002d22 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002d22:	b580      	push	{r7, lr}
 8002d24:	b086      	sub	sp, #24
 8002d26:	af00      	add	r7, sp, #0
 8002d28:	4603      	mov	r3, r0
 8002d2a:	60b9      	str	r1, [r7, #8]
 8002d2c:	607a      	str	r2, [r7, #4]
 8002d2e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002d30:	2300      	movs	r3, #0
 8002d32:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002d34:	f7ff ff3e 	bl	8002bb4 <__NVIC_GetPriorityGrouping>
 8002d38:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d3a:	687a      	ldr	r2, [r7, #4]
 8002d3c:	68b9      	ldr	r1, [r7, #8]
 8002d3e:	6978      	ldr	r0, [r7, #20]
 8002d40:	f7ff ff8e 	bl	8002c60 <NVIC_EncodePriority>
 8002d44:	4602      	mov	r2, r0
 8002d46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d4a:	4611      	mov	r1, r2
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	f7ff ff5d 	bl	8002c0c <__NVIC_SetPriority>
}
 8002d52:	bf00      	nop
 8002d54:	3718      	adds	r7, #24
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bd80      	pop	{r7, pc}

08002d5a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d5a:	b580      	push	{r7, lr}
 8002d5c:	b082      	sub	sp, #8
 8002d5e:	af00      	add	r7, sp, #0
 8002d60:	4603      	mov	r3, r0
 8002d62:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d68:	4618      	mov	r0, r3
 8002d6a:	f7ff ff31 	bl	8002bd0 <__NVIC_EnableIRQ>
}
 8002d6e:	bf00      	nop
 8002d70:	3708      	adds	r7, #8
 8002d72:	46bd      	mov	sp, r7
 8002d74:	bd80      	pop	{r7, pc}

08002d76 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002d76:	b580      	push	{r7, lr}
 8002d78:	b082      	sub	sp, #8
 8002d7a:	af00      	add	r7, sp, #0
 8002d7c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002d7e:	6878      	ldr	r0, [r7, #4]
 8002d80:	f7ff ffa2 	bl	8002cc8 <SysTick_Config>
 8002d84:	4603      	mov	r3, r0
}
 8002d86:	4618      	mov	r0, r3
 8002d88:	3708      	adds	r7, #8
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	bd80      	pop	{r7, pc}

08002d8e <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002d8e:	b580      	push	{r7, lr}
 8002d90:	b084      	sub	sp, #16
 8002d92:	af00      	add	r7, sp, #0
 8002d94:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d9a:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002d9c:	f7ff feb6 	bl	8002b0c <HAL_GetTick>
 8002da0:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002da8:	b2db      	uxtb	r3, r3
 8002daa:	2b02      	cmp	r3, #2
 8002dac:	d008      	beq.n	8002dc0 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	2280      	movs	r2, #128	; 0x80
 8002db2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2200      	movs	r2, #0
 8002db8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	e052      	b.n	8002e66 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	681a      	ldr	r2, [r3, #0]
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f022 0216 	bic.w	r2, r2, #22
 8002dce:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	695a      	ldr	r2, [r3, #20]
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002dde:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d103      	bne.n	8002df0 <HAL_DMA_Abort+0x62>
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d007      	beq.n	8002e00 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	681a      	ldr	r2, [r3, #0]
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f022 0208 	bic.w	r2, r2, #8
 8002dfe:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	681a      	ldr	r2, [r3, #0]
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f022 0201 	bic.w	r2, r2, #1
 8002e0e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e10:	e013      	b.n	8002e3a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002e12:	f7ff fe7b 	bl	8002b0c <HAL_GetTick>
 8002e16:	4602      	mov	r2, r0
 8002e18:	68bb      	ldr	r3, [r7, #8]
 8002e1a:	1ad3      	subs	r3, r2, r3
 8002e1c:	2b05      	cmp	r3, #5
 8002e1e:	d90c      	bls.n	8002e3a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	2220      	movs	r2, #32
 8002e24:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	2203      	movs	r2, #3
 8002e2a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	2200      	movs	r2, #0
 8002e32:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002e36:	2303      	movs	r3, #3
 8002e38:	e015      	b.n	8002e66 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f003 0301 	and.w	r3, r3, #1
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d1e4      	bne.n	8002e12 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e4c:	223f      	movs	r2, #63	; 0x3f
 8002e4e:	409a      	lsls	r2, r3
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	2201      	movs	r2, #1
 8002e58:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	2200      	movs	r2, #0
 8002e60:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002e64:	2300      	movs	r3, #0
}
 8002e66:	4618      	mov	r0, r3
 8002e68:	3710      	adds	r7, #16
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	bd80      	pop	{r7, pc}

08002e6e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002e6e:	b480      	push	{r7}
 8002e70:	b083      	sub	sp, #12
 8002e72:	af00      	add	r7, sp, #0
 8002e74:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002e7c:	b2db      	uxtb	r3, r3
 8002e7e:	2b02      	cmp	r3, #2
 8002e80:	d004      	beq.n	8002e8c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	2280      	movs	r2, #128	; 0x80
 8002e86:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002e88:	2301      	movs	r3, #1
 8002e8a:	e00c      	b.n	8002ea6 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	2205      	movs	r2, #5
 8002e90:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	681a      	ldr	r2, [r3, #0]
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f022 0201 	bic.w	r2, r2, #1
 8002ea2:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002ea4:	2300      	movs	r3, #0
}
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	370c      	adds	r7, #12
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb0:	4770      	bx	lr

08002eb2 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002eb2:	b480      	push	{r7}
 8002eb4:	b083      	sub	sp, #12
 8002eb6:	af00      	add	r7, sp, #0
 8002eb8:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002ec0:	b2db      	uxtb	r3, r3
}
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	370c      	adds	r7, #12
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ecc:	4770      	bx	lr
	...

08002ed0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	b089      	sub	sp, #36	; 0x24
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
 8002ed8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002eda:	2300      	movs	r3, #0
 8002edc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002ede:	2300      	movs	r3, #0
 8002ee0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	61fb      	str	r3, [r7, #28]
 8002eea:	e159      	b.n	80031a0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002eec:	2201      	movs	r2, #1
 8002eee:	69fb      	ldr	r3, [r7, #28]
 8002ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	697a      	ldr	r2, [r7, #20]
 8002efc:	4013      	ands	r3, r2
 8002efe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002f00:	693a      	ldr	r2, [r7, #16]
 8002f02:	697b      	ldr	r3, [r7, #20]
 8002f04:	429a      	cmp	r2, r3
 8002f06:	f040 8148 	bne.w	800319a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	685b      	ldr	r3, [r3, #4]
 8002f0e:	f003 0303 	and.w	r3, r3, #3
 8002f12:	2b01      	cmp	r3, #1
 8002f14:	d005      	beq.n	8002f22 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f16:	683b      	ldr	r3, [r7, #0]
 8002f18:	685b      	ldr	r3, [r3, #4]
 8002f1a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002f1e:	2b02      	cmp	r3, #2
 8002f20:	d130      	bne.n	8002f84 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	689b      	ldr	r3, [r3, #8]
 8002f26:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002f28:	69fb      	ldr	r3, [r7, #28]
 8002f2a:	005b      	lsls	r3, r3, #1
 8002f2c:	2203      	movs	r2, #3
 8002f2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f32:	43db      	mvns	r3, r3
 8002f34:	69ba      	ldr	r2, [r7, #24]
 8002f36:	4013      	ands	r3, r2
 8002f38:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002f3a:	683b      	ldr	r3, [r7, #0]
 8002f3c:	68da      	ldr	r2, [r3, #12]
 8002f3e:	69fb      	ldr	r3, [r7, #28]
 8002f40:	005b      	lsls	r3, r3, #1
 8002f42:	fa02 f303 	lsl.w	r3, r2, r3
 8002f46:	69ba      	ldr	r2, [r7, #24]
 8002f48:	4313      	orrs	r3, r2
 8002f4a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	69ba      	ldr	r2, [r7, #24]
 8002f50:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	685b      	ldr	r3, [r3, #4]
 8002f56:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002f58:	2201      	movs	r2, #1
 8002f5a:	69fb      	ldr	r3, [r7, #28]
 8002f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f60:	43db      	mvns	r3, r3
 8002f62:	69ba      	ldr	r2, [r7, #24]
 8002f64:	4013      	ands	r3, r2
 8002f66:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	685b      	ldr	r3, [r3, #4]
 8002f6c:	091b      	lsrs	r3, r3, #4
 8002f6e:	f003 0201 	and.w	r2, r3, #1
 8002f72:	69fb      	ldr	r3, [r7, #28]
 8002f74:	fa02 f303 	lsl.w	r3, r2, r3
 8002f78:	69ba      	ldr	r2, [r7, #24]
 8002f7a:	4313      	orrs	r3, r2
 8002f7c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	69ba      	ldr	r2, [r7, #24]
 8002f82:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	685b      	ldr	r3, [r3, #4]
 8002f88:	f003 0303 	and.w	r3, r3, #3
 8002f8c:	2b03      	cmp	r3, #3
 8002f8e:	d017      	beq.n	8002fc0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	68db      	ldr	r3, [r3, #12]
 8002f94:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002f96:	69fb      	ldr	r3, [r7, #28]
 8002f98:	005b      	lsls	r3, r3, #1
 8002f9a:	2203      	movs	r2, #3
 8002f9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002fa0:	43db      	mvns	r3, r3
 8002fa2:	69ba      	ldr	r2, [r7, #24]
 8002fa4:	4013      	ands	r3, r2
 8002fa6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002fa8:	683b      	ldr	r3, [r7, #0]
 8002faa:	689a      	ldr	r2, [r3, #8]
 8002fac:	69fb      	ldr	r3, [r7, #28]
 8002fae:	005b      	lsls	r3, r3, #1
 8002fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb4:	69ba      	ldr	r2, [r7, #24]
 8002fb6:	4313      	orrs	r3, r2
 8002fb8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	69ba      	ldr	r2, [r7, #24]
 8002fbe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	685b      	ldr	r3, [r3, #4]
 8002fc4:	f003 0303 	and.w	r3, r3, #3
 8002fc8:	2b02      	cmp	r3, #2
 8002fca:	d123      	bne.n	8003014 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002fcc:	69fb      	ldr	r3, [r7, #28]
 8002fce:	08da      	lsrs	r2, r3, #3
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	3208      	adds	r2, #8
 8002fd4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002fd8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002fda:	69fb      	ldr	r3, [r7, #28]
 8002fdc:	f003 0307 	and.w	r3, r3, #7
 8002fe0:	009b      	lsls	r3, r3, #2
 8002fe2:	220f      	movs	r2, #15
 8002fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe8:	43db      	mvns	r3, r3
 8002fea:	69ba      	ldr	r2, [r7, #24]
 8002fec:	4013      	ands	r3, r2
 8002fee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	691a      	ldr	r2, [r3, #16]
 8002ff4:	69fb      	ldr	r3, [r7, #28]
 8002ff6:	f003 0307 	and.w	r3, r3, #7
 8002ffa:	009b      	lsls	r3, r3, #2
 8002ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8003000:	69ba      	ldr	r2, [r7, #24]
 8003002:	4313      	orrs	r3, r2
 8003004:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003006:	69fb      	ldr	r3, [r7, #28]
 8003008:	08da      	lsrs	r2, r3, #3
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	3208      	adds	r2, #8
 800300e:	69b9      	ldr	r1, [r7, #24]
 8003010:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800301a:	69fb      	ldr	r3, [r7, #28]
 800301c:	005b      	lsls	r3, r3, #1
 800301e:	2203      	movs	r2, #3
 8003020:	fa02 f303 	lsl.w	r3, r2, r3
 8003024:	43db      	mvns	r3, r3
 8003026:	69ba      	ldr	r2, [r7, #24]
 8003028:	4013      	ands	r3, r2
 800302a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800302c:	683b      	ldr	r3, [r7, #0]
 800302e:	685b      	ldr	r3, [r3, #4]
 8003030:	f003 0203 	and.w	r2, r3, #3
 8003034:	69fb      	ldr	r3, [r7, #28]
 8003036:	005b      	lsls	r3, r3, #1
 8003038:	fa02 f303 	lsl.w	r3, r2, r3
 800303c:	69ba      	ldr	r2, [r7, #24]
 800303e:	4313      	orrs	r3, r2
 8003040:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	69ba      	ldr	r2, [r7, #24]
 8003046:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003048:	683b      	ldr	r3, [r7, #0]
 800304a:	685b      	ldr	r3, [r3, #4]
 800304c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003050:	2b00      	cmp	r3, #0
 8003052:	f000 80a2 	beq.w	800319a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003056:	2300      	movs	r3, #0
 8003058:	60fb      	str	r3, [r7, #12]
 800305a:	4b57      	ldr	r3, [pc, #348]	; (80031b8 <HAL_GPIO_Init+0x2e8>)
 800305c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800305e:	4a56      	ldr	r2, [pc, #344]	; (80031b8 <HAL_GPIO_Init+0x2e8>)
 8003060:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003064:	6453      	str	r3, [r2, #68]	; 0x44
 8003066:	4b54      	ldr	r3, [pc, #336]	; (80031b8 <HAL_GPIO_Init+0x2e8>)
 8003068:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800306a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800306e:	60fb      	str	r3, [r7, #12]
 8003070:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003072:	4a52      	ldr	r2, [pc, #328]	; (80031bc <HAL_GPIO_Init+0x2ec>)
 8003074:	69fb      	ldr	r3, [r7, #28]
 8003076:	089b      	lsrs	r3, r3, #2
 8003078:	3302      	adds	r3, #2
 800307a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800307e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003080:	69fb      	ldr	r3, [r7, #28]
 8003082:	f003 0303 	and.w	r3, r3, #3
 8003086:	009b      	lsls	r3, r3, #2
 8003088:	220f      	movs	r2, #15
 800308a:	fa02 f303 	lsl.w	r3, r2, r3
 800308e:	43db      	mvns	r3, r3
 8003090:	69ba      	ldr	r2, [r7, #24]
 8003092:	4013      	ands	r3, r2
 8003094:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	4a49      	ldr	r2, [pc, #292]	; (80031c0 <HAL_GPIO_Init+0x2f0>)
 800309a:	4293      	cmp	r3, r2
 800309c:	d019      	beq.n	80030d2 <HAL_GPIO_Init+0x202>
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	4a48      	ldr	r2, [pc, #288]	; (80031c4 <HAL_GPIO_Init+0x2f4>)
 80030a2:	4293      	cmp	r3, r2
 80030a4:	d013      	beq.n	80030ce <HAL_GPIO_Init+0x1fe>
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	4a47      	ldr	r2, [pc, #284]	; (80031c8 <HAL_GPIO_Init+0x2f8>)
 80030aa:	4293      	cmp	r3, r2
 80030ac:	d00d      	beq.n	80030ca <HAL_GPIO_Init+0x1fa>
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	4a46      	ldr	r2, [pc, #280]	; (80031cc <HAL_GPIO_Init+0x2fc>)
 80030b2:	4293      	cmp	r3, r2
 80030b4:	d007      	beq.n	80030c6 <HAL_GPIO_Init+0x1f6>
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	4a45      	ldr	r2, [pc, #276]	; (80031d0 <HAL_GPIO_Init+0x300>)
 80030ba:	4293      	cmp	r3, r2
 80030bc:	d101      	bne.n	80030c2 <HAL_GPIO_Init+0x1f2>
 80030be:	2304      	movs	r3, #4
 80030c0:	e008      	b.n	80030d4 <HAL_GPIO_Init+0x204>
 80030c2:	2307      	movs	r3, #7
 80030c4:	e006      	b.n	80030d4 <HAL_GPIO_Init+0x204>
 80030c6:	2303      	movs	r3, #3
 80030c8:	e004      	b.n	80030d4 <HAL_GPIO_Init+0x204>
 80030ca:	2302      	movs	r3, #2
 80030cc:	e002      	b.n	80030d4 <HAL_GPIO_Init+0x204>
 80030ce:	2301      	movs	r3, #1
 80030d0:	e000      	b.n	80030d4 <HAL_GPIO_Init+0x204>
 80030d2:	2300      	movs	r3, #0
 80030d4:	69fa      	ldr	r2, [r7, #28]
 80030d6:	f002 0203 	and.w	r2, r2, #3
 80030da:	0092      	lsls	r2, r2, #2
 80030dc:	4093      	lsls	r3, r2
 80030de:	69ba      	ldr	r2, [r7, #24]
 80030e0:	4313      	orrs	r3, r2
 80030e2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80030e4:	4935      	ldr	r1, [pc, #212]	; (80031bc <HAL_GPIO_Init+0x2ec>)
 80030e6:	69fb      	ldr	r3, [r7, #28]
 80030e8:	089b      	lsrs	r3, r3, #2
 80030ea:	3302      	adds	r3, #2
 80030ec:	69ba      	ldr	r2, [r7, #24]
 80030ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80030f2:	4b38      	ldr	r3, [pc, #224]	; (80031d4 <HAL_GPIO_Init+0x304>)
 80030f4:	689b      	ldr	r3, [r3, #8]
 80030f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030f8:	693b      	ldr	r3, [r7, #16]
 80030fa:	43db      	mvns	r3, r3
 80030fc:	69ba      	ldr	r2, [r7, #24]
 80030fe:	4013      	ands	r3, r2
 8003100:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	685b      	ldr	r3, [r3, #4]
 8003106:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800310a:	2b00      	cmp	r3, #0
 800310c:	d003      	beq.n	8003116 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800310e:	69ba      	ldr	r2, [r7, #24]
 8003110:	693b      	ldr	r3, [r7, #16]
 8003112:	4313      	orrs	r3, r2
 8003114:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003116:	4a2f      	ldr	r2, [pc, #188]	; (80031d4 <HAL_GPIO_Init+0x304>)
 8003118:	69bb      	ldr	r3, [r7, #24]
 800311a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800311c:	4b2d      	ldr	r3, [pc, #180]	; (80031d4 <HAL_GPIO_Init+0x304>)
 800311e:	68db      	ldr	r3, [r3, #12]
 8003120:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003122:	693b      	ldr	r3, [r7, #16]
 8003124:	43db      	mvns	r3, r3
 8003126:	69ba      	ldr	r2, [r7, #24]
 8003128:	4013      	ands	r3, r2
 800312a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800312c:	683b      	ldr	r3, [r7, #0]
 800312e:	685b      	ldr	r3, [r3, #4]
 8003130:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003134:	2b00      	cmp	r3, #0
 8003136:	d003      	beq.n	8003140 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003138:	69ba      	ldr	r2, [r7, #24]
 800313a:	693b      	ldr	r3, [r7, #16]
 800313c:	4313      	orrs	r3, r2
 800313e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003140:	4a24      	ldr	r2, [pc, #144]	; (80031d4 <HAL_GPIO_Init+0x304>)
 8003142:	69bb      	ldr	r3, [r7, #24]
 8003144:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003146:	4b23      	ldr	r3, [pc, #140]	; (80031d4 <HAL_GPIO_Init+0x304>)
 8003148:	685b      	ldr	r3, [r3, #4]
 800314a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800314c:	693b      	ldr	r3, [r7, #16]
 800314e:	43db      	mvns	r3, r3
 8003150:	69ba      	ldr	r2, [r7, #24]
 8003152:	4013      	ands	r3, r2
 8003154:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003156:	683b      	ldr	r3, [r7, #0]
 8003158:	685b      	ldr	r3, [r3, #4]
 800315a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800315e:	2b00      	cmp	r3, #0
 8003160:	d003      	beq.n	800316a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003162:	69ba      	ldr	r2, [r7, #24]
 8003164:	693b      	ldr	r3, [r7, #16]
 8003166:	4313      	orrs	r3, r2
 8003168:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800316a:	4a1a      	ldr	r2, [pc, #104]	; (80031d4 <HAL_GPIO_Init+0x304>)
 800316c:	69bb      	ldr	r3, [r7, #24]
 800316e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003170:	4b18      	ldr	r3, [pc, #96]	; (80031d4 <HAL_GPIO_Init+0x304>)
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003176:	693b      	ldr	r3, [r7, #16]
 8003178:	43db      	mvns	r3, r3
 800317a:	69ba      	ldr	r2, [r7, #24]
 800317c:	4013      	ands	r3, r2
 800317e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003180:	683b      	ldr	r3, [r7, #0]
 8003182:	685b      	ldr	r3, [r3, #4]
 8003184:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003188:	2b00      	cmp	r3, #0
 800318a:	d003      	beq.n	8003194 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800318c:	69ba      	ldr	r2, [r7, #24]
 800318e:	693b      	ldr	r3, [r7, #16]
 8003190:	4313      	orrs	r3, r2
 8003192:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003194:	4a0f      	ldr	r2, [pc, #60]	; (80031d4 <HAL_GPIO_Init+0x304>)
 8003196:	69bb      	ldr	r3, [r7, #24]
 8003198:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800319a:	69fb      	ldr	r3, [r7, #28]
 800319c:	3301      	adds	r3, #1
 800319e:	61fb      	str	r3, [r7, #28]
 80031a0:	69fb      	ldr	r3, [r7, #28]
 80031a2:	2b0f      	cmp	r3, #15
 80031a4:	f67f aea2 	bls.w	8002eec <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80031a8:	bf00      	nop
 80031aa:	bf00      	nop
 80031ac:	3724      	adds	r7, #36	; 0x24
 80031ae:	46bd      	mov	sp, r7
 80031b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b4:	4770      	bx	lr
 80031b6:	bf00      	nop
 80031b8:	40023800 	.word	0x40023800
 80031bc:	40013800 	.word	0x40013800
 80031c0:	40020000 	.word	0x40020000
 80031c4:	40020400 	.word	0x40020400
 80031c8:	40020800 	.word	0x40020800
 80031cc:	40020c00 	.word	0x40020c00
 80031d0:	40021000 	.word	0x40021000
 80031d4:	40013c00 	.word	0x40013c00

080031d8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80031d8:	b480      	push	{r7}
 80031da:	b083      	sub	sp, #12
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
 80031e0:	460b      	mov	r3, r1
 80031e2:	807b      	strh	r3, [r7, #2]
 80031e4:	4613      	mov	r3, r2
 80031e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80031e8:	787b      	ldrb	r3, [r7, #1]
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d003      	beq.n	80031f6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80031ee:	887a      	ldrh	r2, [r7, #2]
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80031f4:	e003      	b.n	80031fe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80031f6:	887b      	ldrh	r3, [r7, #2]
 80031f8:	041a      	lsls	r2, r3, #16
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	619a      	str	r2, [r3, #24]
}
 80031fe:	bf00      	nop
 8003200:	370c      	adds	r7, #12
 8003202:	46bd      	mov	sp, r7
 8003204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003208:	4770      	bx	lr

0800320a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800320a:	b480      	push	{r7}
 800320c:	b085      	sub	sp, #20
 800320e:	af00      	add	r7, sp, #0
 8003210:	6078      	str	r0, [r7, #4]
 8003212:	460b      	mov	r3, r1
 8003214:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	695b      	ldr	r3, [r3, #20]
 800321a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800321c:	887a      	ldrh	r2, [r7, #2]
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	4013      	ands	r3, r2
 8003222:	041a      	lsls	r2, r3, #16
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	43d9      	mvns	r1, r3
 8003228:	887b      	ldrh	r3, [r7, #2]
 800322a:	400b      	ands	r3, r1
 800322c:	431a      	orrs	r2, r3
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	619a      	str	r2, [r3, #24]
}
 8003232:	bf00      	nop
 8003234:	3714      	adds	r7, #20
 8003236:	46bd      	mov	sp, r7
 8003238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323c:	4770      	bx	lr
	...

08003240 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b084      	sub	sp, #16
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2b00      	cmp	r3, #0
 800324c:	d101      	bne.n	8003252 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800324e:	2301      	movs	r3, #1
 8003250:	e12b      	b.n	80034aa <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003258:	b2db      	uxtb	r3, r3
 800325a:	2b00      	cmp	r3, #0
 800325c:	d106      	bne.n	800326c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	2200      	movs	r2, #0
 8003262:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003266:	6878      	ldr	r0, [r7, #4]
 8003268:	f7fd feb2 	bl	8000fd0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2224      	movs	r2, #36	; 0x24
 8003270:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	681a      	ldr	r2, [r3, #0]
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f022 0201 	bic.w	r2, r2, #1
 8003282:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	681a      	ldr	r2, [r3, #0]
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003292:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	681a      	ldr	r2, [r3, #0]
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80032a2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80032a4:	f002 ff60 	bl	8006168 <HAL_RCC_GetPCLK1Freq>
 80032a8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	685b      	ldr	r3, [r3, #4]
 80032ae:	4a81      	ldr	r2, [pc, #516]	; (80034b4 <HAL_I2C_Init+0x274>)
 80032b0:	4293      	cmp	r3, r2
 80032b2:	d807      	bhi.n	80032c4 <HAL_I2C_Init+0x84>
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	4a80      	ldr	r2, [pc, #512]	; (80034b8 <HAL_I2C_Init+0x278>)
 80032b8:	4293      	cmp	r3, r2
 80032ba:	bf94      	ite	ls
 80032bc:	2301      	movls	r3, #1
 80032be:	2300      	movhi	r3, #0
 80032c0:	b2db      	uxtb	r3, r3
 80032c2:	e006      	b.n	80032d2 <HAL_I2C_Init+0x92>
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	4a7d      	ldr	r2, [pc, #500]	; (80034bc <HAL_I2C_Init+0x27c>)
 80032c8:	4293      	cmp	r3, r2
 80032ca:	bf94      	ite	ls
 80032cc:	2301      	movls	r3, #1
 80032ce:	2300      	movhi	r3, #0
 80032d0:	b2db      	uxtb	r3, r3
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d001      	beq.n	80032da <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80032d6:	2301      	movs	r3, #1
 80032d8:	e0e7      	b.n	80034aa <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	4a78      	ldr	r2, [pc, #480]	; (80034c0 <HAL_I2C_Init+0x280>)
 80032de:	fba2 2303 	umull	r2, r3, r2, r3
 80032e2:	0c9b      	lsrs	r3, r3, #18
 80032e4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	685b      	ldr	r3, [r3, #4]
 80032ec:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	68ba      	ldr	r2, [r7, #8]
 80032f6:	430a      	orrs	r2, r1
 80032f8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	6a1b      	ldr	r3, [r3, #32]
 8003300:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	685b      	ldr	r3, [r3, #4]
 8003308:	4a6a      	ldr	r2, [pc, #424]	; (80034b4 <HAL_I2C_Init+0x274>)
 800330a:	4293      	cmp	r3, r2
 800330c:	d802      	bhi.n	8003314 <HAL_I2C_Init+0xd4>
 800330e:	68bb      	ldr	r3, [r7, #8]
 8003310:	3301      	adds	r3, #1
 8003312:	e009      	b.n	8003328 <HAL_I2C_Init+0xe8>
 8003314:	68bb      	ldr	r3, [r7, #8]
 8003316:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800331a:	fb02 f303 	mul.w	r3, r2, r3
 800331e:	4a69      	ldr	r2, [pc, #420]	; (80034c4 <HAL_I2C_Init+0x284>)
 8003320:	fba2 2303 	umull	r2, r3, r2, r3
 8003324:	099b      	lsrs	r3, r3, #6
 8003326:	3301      	adds	r3, #1
 8003328:	687a      	ldr	r2, [r7, #4]
 800332a:	6812      	ldr	r2, [r2, #0]
 800332c:	430b      	orrs	r3, r1
 800332e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	69db      	ldr	r3, [r3, #28]
 8003336:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800333a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	685b      	ldr	r3, [r3, #4]
 8003342:	495c      	ldr	r1, [pc, #368]	; (80034b4 <HAL_I2C_Init+0x274>)
 8003344:	428b      	cmp	r3, r1
 8003346:	d819      	bhi.n	800337c <HAL_I2C_Init+0x13c>
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	1e59      	subs	r1, r3, #1
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	685b      	ldr	r3, [r3, #4]
 8003350:	005b      	lsls	r3, r3, #1
 8003352:	fbb1 f3f3 	udiv	r3, r1, r3
 8003356:	1c59      	adds	r1, r3, #1
 8003358:	f640 73fc 	movw	r3, #4092	; 0xffc
 800335c:	400b      	ands	r3, r1
 800335e:	2b00      	cmp	r3, #0
 8003360:	d00a      	beq.n	8003378 <HAL_I2C_Init+0x138>
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	1e59      	subs	r1, r3, #1
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	685b      	ldr	r3, [r3, #4]
 800336a:	005b      	lsls	r3, r3, #1
 800336c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003370:	3301      	adds	r3, #1
 8003372:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003376:	e051      	b.n	800341c <HAL_I2C_Init+0x1dc>
 8003378:	2304      	movs	r3, #4
 800337a:	e04f      	b.n	800341c <HAL_I2C_Init+0x1dc>
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	689b      	ldr	r3, [r3, #8]
 8003380:	2b00      	cmp	r3, #0
 8003382:	d111      	bne.n	80033a8 <HAL_I2C_Init+0x168>
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	1e58      	subs	r0, r3, #1
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6859      	ldr	r1, [r3, #4]
 800338c:	460b      	mov	r3, r1
 800338e:	005b      	lsls	r3, r3, #1
 8003390:	440b      	add	r3, r1
 8003392:	fbb0 f3f3 	udiv	r3, r0, r3
 8003396:	3301      	adds	r3, #1
 8003398:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800339c:	2b00      	cmp	r3, #0
 800339e:	bf0c      	ite	eq
 80033a0:	2301      	moveq	r3, #1
 80033a2:	2300      	movne	r3, #0
 80033a4:	b2db      	uxtb	r3, r3
 80033a6:	e012      	b.n	80033ce <HAL_I2C_Init+0x18e>
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	1e58      	subs	r0, r3, #1
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6859      	ldr	r1, [r3, #4]
 80033b0:	460b      	mov	r3, r1
 80033b2:	009b      	lsls	r3, r3, #2
 80033b4:	440b      	add	r3, r1
 80033b6:	0099      	lsls	r1, r3, #2
 80033b8:	440b      	add	r3, r1
 80033ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80033be:	3301      	adds	r3, #1
 80033c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	bf0c      	ite	eq
 80033c8:	2301      	moveq	r3, #1
 80033ca:	2300      	movne	r3, #0
 80033cc:	b2db      	uxtb	r3, r3
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d001      	beq.n	80033d6 <HAL_I2C_Init+0x196>
 80033d2:	2301      	movs	r3, #1
 80033d4:	e022      	b.n	800341c <HAL_I2C_Init+0x1dc>
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	689b      	ldr	r3, [r3, #8]
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d10e      	bne.n	80033fc <HAL_I2C_Init+0x1bc>
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	1e58      	subs	r0, r3, #1
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6859      	ldr	r1, [r3, #4]
 80033e6:	460b      	mov	r3, r1
 80033e8:	005b      	lsls	r3, r3, #1
 80033ea:	440b      	add	r3, r1
 80033ec:	fbb0 f3f3 	udiv	r3, r0, r3
 80033f0:	3301      	adds	r3, #1
 80033f2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033f6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80033fa:	e00f      	b.n	800341c <HAL_I2C_Init+0x1dc>
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	1e58      	subs	r0, r3, #1
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6859      	ldr	r1, [r3, #4]
 8003404:	460b      	mov	r3, r1
 8003406:	009b      	lsls	r3, r3, #2
 8003408:	440b      	add	r3, r1
 800340a:	0099      	lsls	r1, r3, #2
 800340c:	440b      	add	r3, r1
 800340e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003412:	3301      	adds	r3, #1
 8003414:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003418:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800341c:	6879      	ldr	r1, [r7, #4]
 800341e:	6809      	ldr	r1, [r1, #0]
 8003420:	4313      	orrs	r3, r2
 8003422:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	69da      	ldr	r2, [r3, #28]
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6a1b      	ldr	r3, [r3, #32]
 8003436:	431a      	orrs	r2, r3
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	430a      	orrs	r2, r1
 800343e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	689b      	ldr	r3, [r3, #8]
 8003446:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800344a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800344e:	687a      	ldr	r2, [r7, #4]
 8003450:	6911      	ldr	r1, [r2, #16]
 8003452:	687a      	ldr	r2, [r7, #4]
 8003454:	68d2      	ldr	r2, [r2, #12]
 8003456:	4311      	orrs	r1, r2
 8003458:	687a      	ldr	r2, [r7, #4]
 800345a:	6812      	ldr	r2, [r2, #0]
 800345c:	430b      	orrs	r3, r1
 800345e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	68db      	ldr	r3, [r3, #12]
 8003466:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	695a      	ldr	r2, [r3, #20]
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	699b      	ldr	r3, [r3, #24]
 8003472:	431a      	orrs	r2, r3
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	430a      	orrs	r2, r1
 800347a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	681a      	ldr	r2, [r3, #0]
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f042 0201 	orr.w	r2, r2, #1
 800348a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	2200      	movs	r2, #0
 8003490:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	2220      	movs	r2, #32
 8003496:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	2200      	movs	r2, #0
 800349e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2200      	movs	r2, #0
 80034a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80034a8:	2300      	movs	r3, #0
}
 80034aa:	4618      	mov	r0, r3
 80034ac:	3710      	adds	r7, #16
 80034ae:	46bd      	mov	sp, r7
 80034b0:	bd80      	pop	{r7, pc}
 80034b2:	bf00      	nop
 80034b4:	000186a0 	.word	0x000186a0
 80034b8:	001e847f 	.word	0x001e847f
 80034bc:	003d08ff 	.word	0x003d08ff
 80034c0:	431bde83 	.word	0x431bde83
 80034c4:	10624dd3 	.word	0x10624dd3

080034c8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80034c8:	b580      	push	{r7, lr}
 80034ca:	b088      	sub	sp, #32
 80034cc:	af02      	add	r7, sp, #8
 80034ce:	60f8      	str	r0, [r7, #12]
 80034d0:	4608      	mov	r0, r1
 80034d2:	4611      	mov	r1, r2
 80034d4:	461a      	mov	r2, r3
 80034d6:	4603      	mov	r3, r0
 80034d8:	817b      	strh	r3, [r7, #10]
 80034da:	460b      	mov	r3, r1
 80034dc:	813b      	strh	r3, [r7, #8]
 80034de:	4613      	mov	r3, r2
 80034e0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80034e2:	f7ff fb13 	bl	8002b0c <HAL_GetTick>
 80034e6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80034ee:	b2db      	uxtb	r3, r3
 80034f0:	2b20      	cmp	r3, #32
 80034f2:	f040 80d9 	bne.w	80036a8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80034f6:	697b      	ldr	r3, [r7, #20]
 80034f8:	9300      	str	r3, [sp, #0]
 80034fa:	2319      	movs	r3, #25
 80034fc:	2201      	movs	r2, #1
 80034fe:	496d      	ldr	r1, [pc, #436]	; (80036b4 <HAL_I2C_Mem_Write+0x1ec>)
 8003500:	68f8      	ldr	r0, [r7, #12]
 8003502:	f001 ffd7 	bl	80054b4 <I2C_WaitOnFlagUntilTimeout>
 8003506:	4603      	mov	r3, r0
 8003508:	2b00      	cmp	r3, #0
 800350a:	d001      	beq.n	8003510 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800350c:	2302      	movs	r3, #2
 800350e:	e0cc      	b.n	80036aa <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003516:	2b01      	cmp	r3, #1
 8003518:	d101      	bne.n	800351e <HAL_I2C_Mem_Write+0x56>
 800351a:	2302      	movs	r3, #2
 800351c:	e0c5      	b.n	80036aa <HAL_I2C_Mem_Write+0x1e2>
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	2201      	movs	r2, #1
 8003522:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f003 0301 	and.w	r3, r3, #1
 8003530:	2b01      	cmp	r3, #1
 8003532:	d007      	beq.n	8003544 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	681a      	ldr	r2, [r3, #0]
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f042 0201 	orr.w	r2, r2, #1
 8003542:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	681a      	ldr	r2, [r3, #0]
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003552:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	2221      	movs	r2, #33	; 0x21
 8003558:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	2240      	movs	r2, #64	; 0x40
 8003560:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	2200      	movs	r2, #0
 8003568:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	6a3a      	ldr	r2, [r7, #32]
 800356e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003574:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800357a:	b29a      	uxth	r2, r3
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	4a4d      	ldr	r2, [pc, #308]	; (80036b8 <HAL_I2C_Mem_Write+0x1f0>)
 8003584:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003586:	88f8      	ldrh	r0, [r7, #6]
 8003588:	893a      	ldrh	r2, [r7, #8]
 800358a:	8979      	ldrh	r1, [r7, #10]
 800358c:	697b      	ldr	r3, [r7, #20]
 800358e:	9301      	str	r3, [sp, #4]
 8003590:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003592:	9300      	str	r3, [sp, #0]
 8003594:	4603      	mov	r3, r0
 8003596:	68f8      	ldr	r0, [r7, #12]
 8003598:	f001 fd66 	bl	8005068 <I2C_RequestMemoryWrite>
 800359c:	4603      	mov	r3, r0
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d052      	beq.n	8003648 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80035a2:	2301      	movs	r3, #1
 80035a4:	e081      	b.n	80036aa <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035a6:	697a      	ldr	r2, [r7, #20]
 80035a8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80035aa:	68f8      	ldr	r0, [r7, #12]
 80035ac:	f002 f858 	bl	8005660 <I2C_WaitOnTXEFlagUntilTimeout>
 80035b0:	4603      	mov	r3, r0
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d00d      	beq.n	80035d2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ba:	2b04      	cmp	r3, #4
 80035bc:	d107      	bne.n	80035ce <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	681a      	ldr	r2, [r3, #0]
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80035cc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80035ce:	2301      	movs	r3, #1
 80035d0:	e06b      	b.n	80036aa <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035d6:	781a      	ldrb	r2, [r3, #0]
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035e2:	1c5a      	adds	r2, r3, #1
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035ec:	3b01      	subs	r3, #1
 80035ee:	b29a      	uxth	r2, r3
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035f8:	b29b      	uxth	r3, r3
 80035fa:	3b01      	subs	r3, #1
 80035fc:	b29a      	uxth	r2, r3
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	695b      	ldr	r3, [r3, #20]
 8003608:	f003 0304 	and.w	r3, r3, #4
 800360c:	2b04      	cmp	r3, #4
 800360e:	d11b      	bne.n	8003648 <HAL_I2C_Mem_Write+0x180>
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003614:	2b00      	cmp	r3, #0
 8003616:	d017      	beq.n	8003648 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800361c:	781a      	ldrb	r2, [r3, #0]
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003628:	1c5a      	adds	r2, r3, #1
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003632:	3b01      	subs	r3, #1
 8003634:	b29a      	uxth	r2, r3
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800363e:	b29b      	uxth	r3, r3
 8003640:	3b01      	subs	r3, #1
 8003642:	b29a      	uxth	r2, r3
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800364c:	2b00      	cmp	r3, #0
 800364e:	d1aa      	bne.n	80035a6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003650:	697a      	ldr	r2, [r7, #20]
 8003652:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003654:	68f8      	ldr	r0, [r7, #12]
 8003656:	f002 f844 	bl	80056e2 <I2C_WaitOnBTFFlagUntilTimeout>
 800365a:	4603      	mov	r3, r0
 800365c:	2b00      	cmp	r3, #0
 800365e:	d00d      	beq.n	800367c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003664:	2b04      	cmp	r3, #4
 8003666:	d107      	bne.n	8003678 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	681a      	ldr	r2, [r3, #0]
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003676:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003678:	2301      	movs	r3, #1
 800367a:	e016      	b.n	80036aa <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	681a      	ldr	r2, [r3, #0]
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800368a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	2220      	movs	r2, #32
 8003690:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	2200      	movs	r2, #0
 8003698:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	2200      	movs	r2, #0
 80036a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80036a4:	2300      	movs	r3, #0
 80036a6:	e000      	b.n	80036aa <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80036a8:	2302      	movs	r3, #2
  }
}
 80036aa:	4618      	mov	r0, r3
 80036ac:	3718      	adds	r7, #24
 80036ae:	46bd      	mov	sp, r7
 80036b0:	bd80      	pop	{r7, pc}
 80036b2:	bf00      	nop
 80036b4:	00100002 	.word	0x00100002
 80036b8:	ffff0000 	.word	0xffff0000

080036bc <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	b08c      	sub	sp, #48	; 0x30
 80036c0:	af02      	add	r7, sp, #8
 80036c2:	60f8      	str	r0, [r7, #12]
 80036c4:	4608      	mov	r0, r1
 80036c6:	4611      	mov	r1, r2
 80036c8:	461a      	mov	r2, r3
 80036ca:	4603      	mov	r3, r0
 80036cc:	817b      	strh	r3, [r7, #10]
 80036ce:	460b      	mov	r3, r1
 80036d0:	813b      	strh	r3, [r7, #8]
 80036d2:	4613      	mov	r3, r2
 80036d4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80036d6:	f7ff fa19 	bl	8002b0c <HAL_GetTick>
 80036da:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036e2:	b2db      	uxtb	r3, r3
 80036e4:	2b20      	cmp	r3, #32
 80036e6:	f040 8208 	bne.w	8003afa <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80036ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036ec:	9300      	str	r3, [sp, #0]
 80036ee:	2319      	movs	r3, #25
 80036f0:	2201      	movs	r2, #1
 80036f2:	497b      	ldr	r1, [pc, #492]	; (80038e0 <HAL_I2C_Mem_Read+0x224>)
 80036f4:	68f8      	ldr	r0, [r7, #12]
 80036f6:	f001 fedd 	bl	80054b4 <I2C_WaitOnFlagUntilTimeout>
 80036fa:	4603      	mov	r3, r0
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d001      	beq.n	8003704 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003700:	2302      	movs	r3, #2
 8003702:	e1fb      	b.n	8003afc <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800370a:	2b01      	cmp	r3, #1
 800370c:	d101      	bne.n	8003712 <HAL_I2C_Mem_Read+0x56>
 800370e:	2302      	movs	r3, #2
 8003710:	e1f4      	b.n	8003afc <HAL_I2C_Mem_Read+0x440>
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	2201      	movs	r2, #1
 8003716:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f003 0301 	and.w	r3, r3, #1
 8003724:	2b01      	cmp	r3, #1
 8003726:	d007      	beq.n	8003738 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	681a      	ldr	r2, [r3, #0]
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f042 0201 	orr.w	r2, r2, #1
 8003736:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	681a      	ldr	r2, [r3, #0]
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003746:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	2222      	movs	r2, #34	; 0x22
 800374c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	2240      	movs	r2, #64	; 0x40
 8003754:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	2200      	movs	r2, #0
 800375c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003762:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8003768:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800376e:	b29a      	uxth	r2, r3
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	4a5b      	ldr	r2, [pc, #364]	; (80038e4 <HAL_I2C_Mem_Read+0x228>)
 8003778:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800377a:	88f8      	ldrh	r0, [r7, #6]
 800377c:	893a      	ldrh	r2, [r7, #8]
 800377e:	8979      	ldrh	r1, [r7, #10]
 8003780:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003782:	9301      	str	r3, [sp, #4]
 8003784:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003786:	9300      	str	r3, [sp, #0]
 8003788:	4603      	mov	r3, r0
 800378a:	68f8      	ldr	r0, [r7, #12]
 800378c:	f001 fd02 	bl	8005194 <I2C_RequestMemoryRead>
 8003790:	4603      	mov	r3, r0
 8003792:	2b00      	cmp	r3, #0
 8003794:	d001      	beq.n	800379a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003796:	2301      	movs	r3, #1
 8003798:	e1b0      	b.n	8003afc <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d113      	bne.n	80037ca <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80037a2:	2300      	movs	r3, #0
 80037a4:	623b      	str	r3, [r7, #32]
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	695b      	ldr	r3, [r3, #20]
 80037ac:	623b      	str	r3, [r7, #32]
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	699b      	ldr	r3, [r3, #24]
 80037b4:	623b      	str	r3, [r7, #32]
 80037b6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	681a      	ldr	r2, [r3, #0]
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80037c6:	601a      	str	r2, [r3, #0]
 80037c8:	e184      	b.n	8003ad4 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037ce:	2b01      	cmp	r3, #1
 80037d0:	d11b      	bne.n	800380a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	681a      	ldr	r2, [r3, #0]
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80037e0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80037e2:	2300      	movs	r3, #0
 80037e4:	61fb      	str	r3, [r7, #28]
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	695b      	ldr	r3, [r3, #20]
 80037ec:	61fb      	str	r3, [r7, #28]
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	699b      	ldr	r3, [r3, #24]
 80037f4:	61fb      	str	r3, [r7, #28]
 80037f6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	681a      	ldr	r2, [r3, #0]
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003806:	601a      	str	r2, [r3, #0]
 8003808:	e164      	b.n	8003ad4 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800380e:	2b02      	cmp	r3, #2
 8003810:	d11b      	bne.n	800384a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	681a      	ldr	r2, [r3, #0]
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003820:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	681a      	ldr	r2, [r3, #0]
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003830:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003832:	2300      	movs	r3, #0
 8003834:	61bb      	str	r3, [r7, #24]
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	695b      	ldr	r3, [r3, #20]
 800383c:	61bb      	str	r3, [r7, #24]
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	699b      	ldr	r3, [r3, #24]
 8003844:	61bb      	str	r3, [r7, #24]
 8003846:	69bb      	ldr	r3, [r7, #24]
 8003848:	e144      	b.n	8003ad4 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800384a:	2300      	movs	r3, #0
 800384c:	617b      	str	r3, [r7, #20]
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	695b      	ldr	r3, [r3, #20]
 8003854:	617b      	str	r3, [r7, #20]
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	699b      	ldr	r3, [r3, #24]
 800385c:	617b      	str	r3, [r7, #20]
 800385e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003860:	e138      	b.n	8003ad4 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003866:	2b03      	cmp	r3, #3
 8003868:	f200 80f1 	bhi.w	8003a4e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003870:	2b01      	cmp	r3, #1
 8003872:	d123      	bne.n	80038bc <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003874:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003876:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003878:	68f8      	ldr	r0, [r7, #12]
 800387a:	f001 ffa5 	bl	80057c8 <I2C_WaitOnRXNEFlagUntilTimeout>
 800387e:	4603      	mov	r3, r0
 8003880:	2b00      	cmp	r3, #0
 8003882:	d001      	beq.n	8003888 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003884:	2301      	movs	r3, #1
 8003886:	e139      	b.n	8003afc <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	691a      	ldr	r2, [r3, #16]
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003892:	b2d2      	uxtb	r2, r2
 8003894:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800389a:	1c5a      	adds	r2, r3, #1
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038a4:	3b01      	subs	r3, #1
 80038a6:	b29a      	uxth	r2, r3
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038b0:	b29b      	uxth	r3, r3
 80038b2:	3b01      	subs	r3, #1
 80038b4:	b29a      	uxth	r2, r3
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	855a      	strh	r2, [r3, #42]	; 0x2a
 80038ba:	e10b      	b.n	8003ad4 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038c0:	2b02      	cmp	r3, #2
 80038c2:	d14e      	bne.n	8003962 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80038c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038c6:	9300      	str	r3, [sp, #0]
 80038c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038ca:	2200      	movs	r2, #0
 80038cc:	4906      	ldr	r1, [pc, #24]	; (80038e8 <HAL_I2C_Mem_Read+0x22c>)
 80038ce:	68f8      	ldr	r0, [r7, #12]
 80038d0:	f001 fdf0 	bl	80054b4 <I2C_WaitOnFlagUntilTimeout>
 80038d4:	4603      	mov	r3, r0
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d008      	beq.n	80038ec <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80038da:	2301      	movs	r3, #1
 80038dc:	e10e      	b.n	8003afc <HAL_I2C_Mem_Read+0x440>
 80038de:	bf00      	nop
 80038e0:	00100002 	.word	0x00100002
 80038e4:	ffff0000 	.word	0xffff0000
 80038e8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	681a      	ldr	r2, [r3, #0]
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80038fa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	691a      	ldr	r2, [r3, #16]
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003906:	b2d2      	uxtb	r2, r2
 8003908:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800390e:	1c5a      	adds	r2, r3, #1
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003918:	3b01      	subs	r3, #1
 800391a:	b29a      	uxth	r2, r3
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003924:	b29b      	uxth	r3, r3
 8003926:	3b01      	subs	r3, #1
 8003928:	b29a      	uxth	r2, r3
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	691a      	ldr	r2, [r3, #16]
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003938:	b2d2      	uxtb	r2, r2
 800393a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003940:	1c5a      	adds	r2, r3, #1
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800394a:	3b01      	subs	r3, #1
 800394c:	b29a      	uxth	r2, r3
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003956:	b29b      	uxth	r3, r3
 8003958:	3b01      	subs	r3, #1
 800395a:	b29a      	uxth	r2, r3
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003960:	e0b8      	b.n	8003ad4 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003962:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003964:	9300      	str	r3, [sp, #0]
 8003966:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003968:	2200      	movs	r2, #0
 800396a:	4966      	ldr	r1, [pc, #408]	; (8003b04 <HAL_I2C_Mem_Read+0x448>)
 800396c:	68f8      	ldr	r0, [r7, #12]
 800396e:	f001 fda1 	bl	80054b4 <I2C_WaitOnFlagUntilTimeout>
 8003972:	4603      	mov	r3, r0
 8003974:	2b00      	cmp	r3, #0
 8003976:	d001      	beq.n	800397c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003978:	2301      	movs	r3, #1
 800397a:	e0bf      	b.n	8003afc <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	681a      	ldr	r2, [r3, #0]
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800398a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	691a      	ldr	r2, [r3, #16]
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003996:	b2d2      	uxtb	r2, r2
 8003998:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800399e:	1c5a      	adds	r2, r3, #1
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039a8:	3b01      	subs	r3, #1
 80039aa:	b29a      	uxth	r2, r3
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039b4:	b29b      	uxth	r3, r3
 80039b6:	3b01      	subs	r3, #1
 80039b8:	b29a      	uxth	r2, r3
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80039be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039c0:	9300      	str	r3, [sp, #0]
 80039c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039c4:	2200      	movs	r2, #0
 80039c6:	494f      	ldr	r1, [pc, #316]	; (8003b04 <HAL_I2C_Mem_Read+0x448>)
 80039c8:	68f8      	ldr	r0, [r7, #12]
 80039ca:	f001 fd73 	bl	80054b4 <I2C_WaitOnFlagUntilTimeout>
 80039ce:	4603      	mov	r3, r0
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d001      	beq.n	80039d8 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80039d4:	2301      	movs	r3, #1
 80039d6:	e091      	b.n	8003afc <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	681a      	ldr	r2, [r3, #0]
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80039e6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	691a      	ldr	r2, [r3, #16]
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039f2:	b2d2      	uxtb	r2, r2
 80039f4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039fa:	1c5a      	adds	r2, r3, #1
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a04:	3b01      	subs	r3, #1
 8003a06:	b29a      	uxth	r2, r3
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a10:	b29b      	uxth	r3, r3
 8003a12:	3b01      	subs	r3, #1
 8003a14:	b29a      	uxth	r2, r3
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	691a      	ldr	r2, [r3, #16]
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a24:	b2d2      	uxtb	r2, r2
 8003a26:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a2c:	1c5a      	adds	r2, r3, #1
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a36:	3b01      	subs	r3, #1
 8003a38:	b29a      	uxth	r2, r3
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a42:	b29b      	uxth	r3, r3
 8003a44:	3b01      	subs	r3, #1
 8003a46:	b29a      	uxth	r2, r3
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003a4c:	e042      	b.n	8003ad4 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a4e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a50:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003a52:	68f8      	ldr	r0, [r7, #12]
 8003a54:	f001 feb8 	bl	80057c8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003a58:	4603      	mov	r3, r0
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d001      	beq.n	8003a62 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003a5e:	2301      	movs	r3, #1
 8003a60:	e04c      	b.n	8003afc <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	691a      	ldr	r2, [r3, #16]
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a6c:	b2d2      	uxtb	r2, r2
 8003a6e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a74:	1c5a      	adds	r2, r3, #1
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a7e:	3b01      	subs	r3, #1
 8003a80:	b29a      	uxth	r2, r3
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a8a:	b29b      	uxth	r3, r3
 8003a8c:	3b01      	subs	r3, #1
 8003a8e:	b29a      	uxth	r2, r3
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	695b      	ldr	r3, [r3, #20]
 8003a9a:	f003 0304 	and.w	r3, r3, #4
 8003a9e:	2b04      	cmp	r3, #4
 8003aa0:	d118      	bne.n	8003ad4 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	691a      	ldr	r2, [r3, #16]
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aac:	b2d2      	uxtb	r2, r2
 8003aae:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ab4:	1c5a      	adds	r2, r3, #1
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003abe:	3b01      	subs	r3, #1
 8003ac0:	b29a      	uxth	r2, r3
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003aca:	b29b      	uxth	r3, r3
 8003acc:	3b01      	subs	r3, #1
 8003ace:	b29a      	uxth	r2, r3
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	f47f aec2 	bne.w	8003862 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	2220      	movs	r2, #32
 8003ae2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	2200      	movs	r2, #0
 8003aea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	2200      	movs	r2, #0
 8003af2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003af6:	2300      	movs	r3, #0
 8003af8:	e000      	b.n	8003afc <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8003afa:	2302      	movs	r3, #2
  }
}
 8003afc:	4618      	mov	r0, r3
 8003afe:	3728      	adds	r7, #40	; 0x28
 8003b00:	46bd      	mov	sp, r7
 8003b02:	bd80      	pop	{r7, pc}
 8003b04:	00010004 	.word	0x00010004

08003b08 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	b088      	sub	sp, #32
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8003b10:	2300      	movs	r3, #0
 8003b12:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	685b      	ldr	r3, [r3, #4]
 8003b1a:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b20:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003b28:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b30:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003b32:	7bfb      	ldrb	r3, [r7, #15]
 8003b34:	2b10      	cmp	r3, #16
 8003b36:	d003      	beq.n	8003b40 <HAL_I2C_EV_IRQHandler+0x38>
 8003b38:	7bfb      	ldrb	r3, [r7, #15]
 8003b3a:	2b40      	cmp	r3, #64	; 0x40
 8003b3c:	f040 80b1 	bne.w	8003ca2 <HAL_I2C_EV_IRQHandler+0x19a>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	699b      	ldr	r3, [r3, #24]
 8003b46:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	695b      	ldr	r3, [r3, #20]
 8003b4e:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8003b50:	69fb      	ldr	r3, [r7, #28]
 8003b52:	f003 0301 	and.w	r3, r3, #1
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d10d      	bne.n	8003b76 <HAL_I2C_EV_IRQHandler+0x6e>
 8003b5a:	693b      	ldr	r3, [r7, #16]
 8003b5c:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8003b60:	d003      	beq.n	8003b6a <HAL_I2C_EV_IRQHandler+0x62>
 8003b62:	693b      	ldr	r3, [r7, #16]
 8003b64:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8003b68:	d101      	bne.n	8003b6e <HAL_I2C_EV_IRQHandler+0x66>
 8003b6a:	2301      	movs	r3, #1
 8003b6c:	e000      	b.n	8003b70 <HAL_I2C_EV_IRQHandler+0x68>
 8003b6e:	2300      	movs	r3, #0
 8003b70:	2b01      	cmp	r3, #1
 8003b72:	f000 8114 	beq.w	8003d9e <HAL_I2C_EV_IRQHandler+0x296>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003b76:	69fb      	ldr	r3, [r7, #28]
 8003b78:	f003 0301 	and.w	r3, r3, #1
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d00b      	beq.n	8003b98 <HAL_I2C_EV_IRQHandler+0x90>
 8003b80:	697b      	ldr	r3, [r7, #20]
 8003b82:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d006      	beq.n	8003b98 <HAL_I2C_EV_IRQHandler+0x90>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8003b8a:	6878      	ldr	r0, [r7, #4]
 8003b8c:	f001 fea1 	bl	80058d2 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8003b90:	6878      	ldr	r0, [r7, #4]
 8003b92:	f000 fcbf 	bl	8004514 <I2C_Master_SB>
 8003b96:	e083      	b.n	8003ca0 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003b98:	69fb      	ldr	r3, [r7, #28]
 8003b9a:	f003 0308 	and.w	r3, r3, #8
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d008      	beq.n	8003bb4 <HAL_I2C_EV_IRQHandler+0xac>
 8003ba2:	697b      	ldr	r3, [r7, #20]
 8003ba4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d003      	beq.n	8003bb4 <HAL_I2C_EV_IRQHandler+0xac>
    {
      I2C_Master_ADD10(hi2c);
 8003bac:	6878      	ldr	r0, [r7, #4]
 8003bae:	f000 fd37 	bl	8004620 <I2C_Master_ADD10>
 8003bb2:	e075      	b.n	8003ca0 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003bb4:	69fb      	ldr	r3, [r7, #28]
 8003bb6:	f003 0302 	and.w	r3, r3, #2
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d008      	beq.n	8003bd0 <HAL_I2C_EV_IRQHandler+0xc8>
 8003bbe:	697b      	ldr	r3, [r7, #20]
 8003bc0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d003      	beq.n	8003bd0 <HAL_I2C_EV_IRQHandler+0xc8>
    {
      I2C_Master_ADDR(hi2c);
 8003bc8:	6878      	ldr	r0, [r7, #4]
 8003bca:	f000 fd53 	bl	8004674 <I2C_Master_ADDR>
 8003bce:	e067      	b.n	8003ca0 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8003bd0:	69bb      	ldr	r3, [r7, #24]
 8003bd2:	f003 0304 	and.w	r3, r3, #4
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d036      	beq.n	8003c48 <HAL_I2C_EV_IRQHandler+0x140>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	685b      	ldr	r3, [r3, #4]
 8003be0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003be4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003be8:	f000 80db 	beq.w	8003da2 <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003bec:	69fb      	ldr	r3, [r7, #28]
 8003bee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d00d      	beq.n	8003c12 <HAL_I2C_EV_IRQHandler+0x10a>
 8003bf6:	697b      	ldr	r3, [r7, #20]
 8003bf8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d008      	beq.n	8003c12 <HAL_I2C_EV_IRQHandler+0x10a>
 8003c00:	69fb      	ldr	r3, [r7, #28]
 8003c02:	f003 0304 	and.w	r3, r3, #4
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d103      	bne.n	8003c12 <HAL_I2C_EV_IRQHandler+0x10a>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8003c0a:	6878      	ldr	r0, [r7, #4]
 8003c0c:	f000 f937 	bl	8003e7e <I2C_MasterTransmit_TXE>
 8003c10:	e046      	b.n	8003ca0 <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003c12:	69fb      	ldr	r3, [r7, #28]
 8003c14:	f003 0304 	and.w	r3, r3, #4
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	f000 80c2 	beq.w	8003da2 <HAL_I2C_EV_IRQHandler+0x29a>
 8003c1e:	697b      	ldr	r3, [r7, #20]
 8003c20:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	f000 80bc 	beq.w	8003da2 <HAL_I2C_EV_IRQHandler+0x29a>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8003c2a:	7bbb      	ldrb	r3, [r7, #14]
 8003c2c:	2b21      	cmp	r3, #33	; 0x21
 8003c2e:	d103      	bne.n	8003c38 <HAL_I2C_EV_IRQHandler+0x130>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8003c30:	6878      	ldr	r0, [r7, #4]
 8003c32:	f000 f9c0 	bl	8003fb6 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003c36:	e0b4      	b.n	8003da2 <HAL_I2C_EV_IRQHandler+0x29a>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8003c38:	7bfb      	ldrb	r3, [r7, #15]
 8003c3a:	2b40      	cmp	r3, #64	; 0x40
 8003c3c:	f040 80b1 	bne.w	8003da2 <HAL_I2C_EV_IRQHandler+0x29a>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003c40:	6878      	ldr	r0, [r7, #4]
 8003c42:	f000 fa2e 	bl	80040a2 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003c46:	e0ac      	b.n	8003da2 <HAL_I2C_EV_IRQHandler+0x29a>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	685b      	ldr	r3, [r3, #4]
 8003c4e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003c52:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003c56:	f000 80a4 	beq.w	8003da2 <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003c5a:	69fb      	ldr	r3, [r7, #28]
 8003c5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d00d      	beq.n	8003c80 <HAL_I2C_EV_IRQHandler+0x178>
 8003c64:	697b      	ldr	r3, [r7, #20]
 8003c66:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d008      	beq.n	8003c80 <HAL_I2C_EV_IRQHandler+0x178>
 8003c6e:	69fb      	ldr	r3, [r7, #28]
 8003c70:	f003 0304 	and.w	r3, r3, #4
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d103      	bne.n	8003c80 <HAL_I2C_EV_IRQHandler+0x178>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8003c78:	6878      	ldr	r0, [r7, #4]
 8003c7a:	f000 faa6 	bl	80041ca <I2C_MasterReceive_RXNE>
 8003c7e:	e00f      	b.n	8003ca0 <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003c80:	69fb      	ldr	r3, [r7, #28]
 8003c82:	f003 0304 	and.w	r3, r3, #4
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	f000 808b 	beq.w	8003da2 <HAL_I2C_EV_IRQHandler+0x29a>
 8003c8c:	697b      	ldr	r3, [r7, #20]
 8003c8e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	f000 8085 	beq.w	8003da2 <HAL_I2C_EV_IRQHandler+0x29a>
        {
          I2C_MasterReceive_BTF(hi2c);
 8003c98:	6878      	ldr	r0, [r7, #4]
 8003c9a:	f000 fb51 	bl	8004340 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003c9e:	e080      	b.n	8003da2 <HAL_I2C_EV_IRQHandler+0x29a>
 8003ca0:	e07f      	b.n	8003da2 <HAL_I2C_EV_IRQHandler+0x29a>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d004      	beq.n	8003cb4 <HAL_I2C_EV_IRQHandler+0x1ac>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	695b      	ldr	r3, [r3, #20]
 8003cb0:	61fb      	str	r3, [r7, #28]
 8003cb2:	e007      	b.n	8003cc4 <HAL_I2C_EV_IRQHandler+0x1bc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	699b      	ldr	r3, [r3, #24]
 8003cba:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	695b      	ldr	r3, [r3, #20]
 8003cc2:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003cc4:	69fb      	ldr	r3, [r7, #28]
 8003cc6:	f003 0302 	and.w	r3, r3, #2
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d011      	beq.n	8003cf2 <HAL_I2C_EV_IRQHandler+0x1ea>
 8003cce:	697b      	ldr	r3, [r7, #20]
 8003cd0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d00c      	beq.n	8003cf2 <HAL_I2C_EV_IRQHandler+0x1ea>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d003      	beq.n	8003ce8 <HAL_I2C_EV_IRQHandler+0x1e0>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	699b      	ldr	r3, [r3, #24]
 8003ce6:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8003ce8:	69b9      	ldr	r1, [r7, #24]
 8003cea:	6878      	ldr	r0, [r7, #4]
 8003cec:	f000 ff11 	bl	8004b12 <I2C_Slave_ADDR>
 8003cf0:	e05a      	b.n	8003da8 <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003cf2:	69fb      	ldr	r3, [r7, #28]
 8003cf4:	f003 0310 	and.w	r3, r3, #16
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d008      	beq.n	8003d0e <HAL_I2C_EV_IRQHandler+0x206>
 8003cfc:	697b      	ldr	r3, [r7, #20]
 8003cfe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d003      	beq.n	8003d0e <HAL_I2C_EV_IRQHandler+0x206>
    {
      I2C_Slave_STOPF(hi2c);
 8003d06:	6878      	ldr	r0, [r7, #4]
 8003d08:	f000 ff4c 	bl	8004ba4 <I2C_Slave_STOPF>
 8003d0c:	e04c      	b.n	8003da8 <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003d0e:	7bbb      	ldrb	r3, [r7, #14]
 8003d10:	2b21      	cmp	r3, #33	; 0x21
 8003d12:	d002      	beq.n	8003d1a <HAL_I2C_EV_IRQHandler+0x212>
 8003d14:	7bbb      	ldrb	r3, [r7, #14]
 8003d16:	2b29      	cmp	r3, #41	; 0x29
 8003d18:	d120      	bne.n	8003d5c <HAL_I2C_EV_IRQHandler+0x254>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003d1a:	69fb      	ldr	r3, [r7, #28]
 8003d1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d00d      	beq.n	8003d40 <HAL_I2C_EV_IRQHandler+0x238>
 8003d24:	697b      	ldr	r3, [r7, #20]
 8003d26:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d008      	beq.n	8003d40 <HAL_I2C_EV_IRQHandler+0x238>
 8003d2e:	69fb      	ldr	r3, [r7, #28]
 8003d30:	f003 0304 	and.w	r3, r3, #4
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d103      	bne.n	8003d40 <HAL_I2C_EV_IRQHandler+0x238>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8003d38:	6878      	ldr	r0, [r7, #4]
 8003d3a:	f000 fe2c 	bl	8004996 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003d3e:	e032      	b.n	8003da6 <HAL_I2C_EV_IRQHandler+0x29e>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003d40:	69fb      	ldr	r3, [r7, #28]
 8003d42:	f003 0304 	and.w	r3, r3, #4
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d02d      	beq.n	8003da6 <HAL_I2C_EV_IRQHandler+0x29e>
 8003d4a:	697b      	ldr	r3, [r7, #20]
 8003d4c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d028      	beq.n	8003da6 <HAL_I2C_EV_IRQHandler+0x29e>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8003d54:	6878      	ldr	r0, [r7, #4]
 8003d56:	f000 fe5b 	bl	8004a10 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003d5a:	e024      	b.n	8003da6 <HAL_I2C_EV_IRQHandler+0x29e>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003d5c:	69fb      	ldr	r3, [r7, #28]
 8003d5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d00d      	beq.n	8003d82 <HAL_I2C_EV_IRQHandler+0x27a>
 8003d66:	697b      	ldr	r3, [r7, #20]
 8003d68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d008      	beq.n	8003d82 <HAL_I2C_EV_IRQHandler+0x27a>
 8003d70:	69fb      	ldr	r3, [r7, #28]
 8003d72:	f003 0304 	and.w	r3, r3, #4
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d103      	bne.n	8003d82 <HAL_I2C_EV_IRQHandler+0x27a>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8003d7a:	6878      	ldr	r0, [r7, #4]
 8003d7c:	f000 fe69 	bl	8004a52 <I2C_SlaveReceive_RXNE>
 8003d80:	e012      	b.n	8003da8 <HAL_I2C_EV_IRQHandler+0x2a0>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003d82:	69fb      	ldr	r3, [r7, #28]
 8003d84:	f003 0304 	and.w	r3, r3, #4
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d00d      	beq.n	8003da8 <HAL_I2C_EV_IRQHandler+0x2a0>
 8003d8c:	697b      	ldr	r3, [r7, #20]
 8003d8e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d008      	beq.n	8003da8 <HAL_I2C_EV_IRQHandler+0x2a0>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8003d96:	6878      	ldr	r0, [r7, #4]
 8003d98:	f000 fe99 	bl	8004ace <I2C_SlaveReceive_BTF>
 8003d9c:	e004      	b.n	8003da8 <HAL_I2C_EV_IRQHandler+0x2a0>
      return;
 8003d9e:	bf00      	nop
 8003da0:	e002      	b.n	8003da8 <HAL_I2C_EV_IRQHandler+0x2a0>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003da2:	bf00      	nop
 8003da4:	e000      	b.n	8003da8 <HAL_I2C_EV_IRQHandler+0x2a0>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003da6:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8003da8:	3720      	adds	r7, #32
 8003daa:	46bd      	mov	sp, r7
 8003dac:	bd80      	pop	{r7, pc}

08003dae <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003dae:	b480      	push	{r7}
 8003db0:	b083      	sub	sp, #12
 8003db2:	af00      	add	r7, sp, #0
 8003db4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8003db6:	bf00      	nop
 8003db8:	370c      	adds	r7, #12
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc0:	4770      	bx	lr

08003dc2 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003dc2:	b480      	push	{r7}
 8003dc4:	b083      	sub	sp, #12
 8003dc6:	af00      	add	r7, sp, #0
 8003dc8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8003dca:	bf00      	nop
 8003dcc:	370c      	adds	r7, #12
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd4:	4770      	bx	lr

08003dd6 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003dd6:	b480      	push	{r7}
 8003dd8:	b083      	sub	sp, #12
 8003dda:	af00      	add	r7, sp, #0
 8003ddc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003dde:	bf00      	nop
 8003de0:	370c      	adds	r7, #12
 8003de2:	46bd      	mov	sp, r7
 8003de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de8:	4770      	bx	lr

08003dea <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003dea:	b480      	push	{r7}
 8003dec:	b083      	sub	sp, #12
 8003dee:	af00      	add	r7, sp, #0
 8003df0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003df2:	bf00      	nop
 8003df4:	370c      	adds	r7, #12
 8003df6:	46bd      	mov	sp, r7
 8003df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfc:	4770      	bx	lr

08003dfe <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003dfe:	b480      	push	{r7}
 8003e00:	b083      	sub	sp, #12
 8003e02:	af00      	add	r7, sp, #0
 8003e04:	6078      	str	r0, [r7, #4]
 8003e06:	460b      	mov	r3, r1
 8003e08:	70fb      	strb	r3, [r7, #3]
 8003e0a:	4613      	mov	r3, r2
 8003e0c:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003e0e:	bf00      	nop
 8003e10:	370c      	adds	r7, #12
 8003e12:	46bd      	mov	sp, r7
 8003e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e18:	4770      	bx	lr

08003e1a <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003e1a:	b480      	push	{r7}
 8003e1c:	b083      	sub	sp, #12
 8003e1e:	af00      	add	r7, sp, #0
 8003e20:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8003e22:	bf00      	nop
 8003e24:	370c      	adds	r7, #12
 8003e26:	46bd      	mov	sp, r7
 8003e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2c:	4770      	bx	lr

08003e2e <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003e2e:	b480      	push	{r7}
 8003e30:	b083      	sub	sp, #12
 8003e32:	af00      	add	r7, sp, #0
 8003e34:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8003e36:	bf00      	nop
 8003e38:	370c      	adds	r7, #12
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e40:	4770      	bx	lr

08003e42 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003e42:	b480      	push	{r7}
 8003e44:	b083      	sub	sp, #12
 8003e46:	af00      	add	r7, sp, #0
 8003e48:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8003e4a:	bf00      	nop
 8003e4c:	370c      	adds	r7, #12
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e54:	4770      	bx	lr

08003e56 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003e56:	b480      	push	{r7}
 8003e58:	b083      	sub	sp, #12
 8003e5a:	af00      	add	r7, sp, #0
 8003e5c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8003e5e:	bf00      	nop
 8003e60:	370c      	adds	r7, #12
 8003e62:	46bd      	mov	sp, r7
 8003e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e68:	4770      	bx	lr

08003e6a <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003e6a:	b480      	push	{r7}
 8003e6c:	b083      	sub	sp, #12
 8003e6e:	af00      	add	r7, sp, #0
 8003e70:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003e72:	bf00      	nop
 8003e74:	370c      	adds	r7, #12
 8003e76:	46bd      	mov	sp, r7
 8003e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e7c:	4770      	bx	lr

08003e7e <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003e7e:	b580      	push	{r7, lr}
 8003e80:	b084      	sub	sp, #16
 8003e82:	af00      	add	r7, sp, #0
 8003e84:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e8c:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003e94:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e9a:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d150      	bne.n	8003f46 <I2C_MasterTransmit_TXE+0xc8>
 8003ea4:	7bfb      	ldrb	r3, [r7, #15]
 8003ea6:	2b21      	cmp	r3, #33	; 0x21
 8003ea8:	d14d      	bne.n	8003f46 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003eaa:	68bb      	ldr	r3, [r7, #8]
 8003eac:	2b08      	cmp	r3, #8
 8003eae:	d01d      	beq.n	8003eec <I2C_MasterTransmit_TXE+0x6e>
 8003eb0:	68bb      	ldr	r3, [r7, #8]
 8003eb2:	2b20      	cmp	r3, #32
 8003eb4:	d01a      	beq.n	8003eec <I2C_MasterTransmit_TXE+0x6e>
 8003eb6:	68bb      	ldr	r3, [r7, #8]
 8003eb8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003ebc:	d016      	beq.n	8003eec <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	685a      	ldr	r2, [r3, #4]
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003ecc:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	2211      	movs	r2, #17
 8003ed2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2220      	movs	r2, #32
 8003ee0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8003ee4:	6878      	ldr	r0, [r7, #4]
 8003ee6:	f7ff ff62 	bl	8003dae <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003eea:	e060      	b.n	8003fae <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	685a      	ldr	r2, [r3, #4]
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003efa:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	681a      	ldr	r2, [r3, #0]
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003f0a:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	2200      	movs	r2, #0
 8003f10:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	2220      	movs	r2, #32
 8003f16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003f20:	b2db      	uxtb	r3, r3
 8003f22:	2b40      	cmp	r3, #64	; 0x40
 8003f24:	d107      	bne.n	8003f36 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	2200      	movs	r2, #0
 8003f2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8003f2e:	6878      	ldr	r0, [r7, #4]
 8003f30:	f7ff ff7d 	bl	8003e2e <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003f34:	e03b      	b.n	8003fae <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	2200      	movs	r2, #0
 8003f3a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003f3e:	6878      	ldr	r0, [r7, #4]
 8003f40:	f7ff ff35 	bl	8003dae <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003f44:	e033      	b.n	8003fae <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8003f46:	7bfb      	ldrb	r3, [r7, #15]
 8003f48:	2b21      	cmp	r3, #33	; 0x21
 8003f4a:	d005      	beq.n	8003f58 <I2C_MasterTransmit_TXE+0xda>
 8003f4c:	7bbb      	ldrb	r3, [r7, #14]
 8003f4e:	2b40      	cmp	r3, #64	; 0x40
 8003f50:	d12d      	bne.n	8003fae <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8003f52:	7bfb      	ldrb	r3, [r7, #15]
 8003f54:	2b22      	cmp	r3, #34	; 0x22
 8003f56:	d12a      	bne.n	8003fae <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f5c:	b29b      	uxth	r3, r3
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d108      	bne.n	8003f74 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	685a      	ldr	r2, [r3, #4]
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003f70:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8003f72:	e01c      	b.n	8003fae <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003f7a:	b2db      	uxtb	r3, r3
 8003f7c:	2b40      	cmp	r3, #64	; 0x40
 8003f7e:	d103      	bne.n	8003f88 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003f80:	6878      	ldr	r0, [r7, #4]
 8003f82:	f000 f88e 	bl	80040a2 <I2C_MemoryTransmit_TXE_BTF>
}
 8003f86:	e012      	b.n	8003fae <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f8c:	781a      	ldrb	r2, [r3, #0]
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f98:	1c5a      	adds	r2, r3, #1
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fa2:	b29b      	uxth	r3, r3
 8003fa4:	3b01      	subs	r3, #1
 8003fa6:	b29a      	uxth	r2, r3
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8003fac:	e7ff      	b.n	8003fae <I2C_MasterTransmit_TXE+0x130>
 8003fae:	bf00      	nop
 8003fb0:	3710      	adds	r7, #16
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	bd80      	pop	{r7, pc}

08003fb6 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003fb6:	b580      	push	{r7, lr}
 8003fb8:	b084      	sub	sp, #16
 8003fba:	af00      	add	r7, sp, #0
 8003fbc:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fc2:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003fca:	b2db      	uxtb	r3, r3
 8003fcc:	2b21      	cmp	r3, #33	; 0x21
 8003fce:	d164      	bne.n	800409a <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fd4:	b29b      	uxth	r3, r3
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d012      	beq.n	8004000 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fde:	781a      	ldrb	r2, [r3, #0]
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fea:	1c5a      	adds	r2, r3, #1
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ff4:	b29b      	uxth	r3, r3
 8003ff6:	3b01      	subs	r3, #1
 8003ff8:	b29a      	uxth	r2, r3
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8003ffe:	e04c      	b.n	800409a <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	2b08      	cmp	r3, #8
 8004004:	d01d      	beq.n	8004042 <I2C_MasterTransmit_BTF+0x8c>
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	2b20      	cmp	r3, #32
 800400a:	d01a      	beq.n	8004042 <I2C_MasterTransmit_BTF+0x8c>
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004012:	d016      	beq.n	8004042 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	685a      	ldr	r2, [r3, #4]
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004022:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2211      	movs	r2, #17
 8004028:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	2200      	movs	r2, #0
 800402e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	2220      	movs	r2, #32
 8004036:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800403a:	6878      	ldr	r0, [r7, #4]
 800403c:	f7ff feb7 	bl	8003dae <HAL_I2C_MasterTxCpltCallback>
}
 8004040:	e02b      	b.n	800409a <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	685a      	ldr	r2, [r3, #4]
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004050:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	681a      	ldr	r2, [r3, #0]
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004060:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	2200      	movs	r2, #0
 8004066:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2220      	movs	r2, #32
 800406c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004076:	b2db      	uxtb	r3, r3
 8004078:	2b40      	cmp	r3, #64	; 0x40
 800407a:	d107      	bne.n	800408c <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2200      	movs	r2, #0
 8004080:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8004084:	6878      	ldr	r0, [r7, #4]
 8004086:	f7ff fed2 	bl	8003e2e <HAL_I2C_MemTxCpltCallback>
}
 800408a:	e006      	b.n	800409a <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2200      	movs	r2, #0
 8004090:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8004094:	6878      	ldr	r0, [r7, #4]
 8004096:	f7ff fe8a 	bl	8003dae <HAL_I2C_MasterTxCpltCallback>
}
 800409a:	bf00      	nop
 800409c:	3710      	adds	r7, #16
 800409e:	46bd      	mov	sp, r7
 80040a0:	bd80      	pop	{r7, pc}

080040a2 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80040a2:	b580      	push	{r7, lr}
 80040a4:	b084      	sub	sp, #16
 80040a6:	af00      	add	r7, sp, #0
 80040a8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80040b0:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d11d      	bne.n	80040f6 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80040be:	2b01      	cmp	r3, #1
 80040c0:	d10b      	bne.n	80040da <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80040c6:	b2da      	uxtb	r2, r3
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80040d2:	1c9a      	adds	r2, r3, #2
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 80040d8:	e073      	b.n	80041c2 <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80040de:	b29b      	uxth	r3, r3
 80040e0:	121b      	asrs	r3, r3, #8
 80040e2:	b2da      	uxtb	r2, r3
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80040ee:	1c5a      	adds	r2, r3, #1
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	651a      	str	r2, [r3, #80]	; 0x50
}
 80040f4:	e065      	b.n	80041c2 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80040fa:	2b01      	cmp	r3, #1
 80040fc:	d10b      	bne.n	8004116 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004102:	b2da      	uxtb	r2, r3
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800410e:	1c5a      	adds	r2, r3, #1
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004114:	e055      	b.n	80041c2 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800411a:	2b02      	cmp	r3, #2
 800411c:	d151      	bne.n	80041c2 <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 800411e:	7bfb      	ldrb	r3, [r7, #15]
 8004120:	2b22      	cmp	r3, #34	; 0x22
 8004122:	d10d      	bne.n	8004140 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	681a      	ldr	r2, [r3, #0]
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004132:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004138:	1c5a      	adds	r2, r3, #1
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	651a      	str	r2, [r3, #80]	; 0x50
}
 800413e:	e040      	b.n	80041c2 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004144:	b29b      	uxth	r3, r3
 8004146:	2b00      	cmp	r3, #0
 8004148:	d015      	beq.n	8004176 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 800414a:	7bfb      	ldrb	r3, [r7, #15]
 800414c:	2b21      	cmp	r3, #33	; 0x21
 800414e:	d112      	bne.n	8004176 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004154:	781a      	ldrb	r2, [r3, #0]
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004160:	1c5a      	adds	r2, r3, #1
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800416a:	b29b      	uxth	r3, r3
 800416c:	3b01      	subs	r3, #1
 800416e:	b29a      	uxth	r2, r3
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8004174:	e025      	b.n	80041c2 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800417a:	b29b      	uxth	r3, r3
 800417c:	2b00      	cmp	r3, #0
 800417e:	d120      	bne.n	80041c2 <I2C_MemoryTransmit_TXE_BTF+0x120>
 8004180:	7bfb      	ldrb	r3, [r7, #15]
 8004182:	2b21      	cmp	r3, #33	; 0x21
 8004184:	d11d      	bne.n	80041c2 <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	685a      	ldr	r2, [r3, #4]
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004194:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	681a      	ldr	r2, [r3, #0]
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80041a4:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	2200      	movs	r2, #0
 80041aa:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2220      	movs	r2, #32
 80041b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2200      	movs	r2, #0
 80041b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 80041bc:	6878      	ldr	r0, [r7, #4]
 80041be:	f7ff fe36 	bl	8003e2e <HAL_I2C_MemTxCpltCallback>
}
 80041c2:	bf00      	nop
 80041c4:	3710      	adds	r7, #16
 80041c6:	46bd      	mov	sp, r7
 80041c8:	bd80      	pop	{r7, pc}

080041ca <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80041ca:	b580      	push	{r7, lr}
 80041cc:	b084      	sub	sp, #16
 80041ce:	af00      	add	r7, sp, #0
 80041d0:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041d8:	b2db      	uxtb	r3, r3
 80041da:	2b22      	cmp	r3, #34	; 0x22
 80041dc:	f040 80ac 	bne.w	8004338 <I2C_MasterReceive_RXNE+0x16e>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041e4:	b29b      	uxth	r3, r3
 80041e6:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	2b03      	cmp	r3, #3
 80041ec:	d921      	bls.n	8004232 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	691a      	ldr	r2, [r3, #16]
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041f8:	b2d2      	uxtb	r2, r2
 80041fa:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004200:	1c5a      	adds	r2, r3, #1
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800420a:	b29b      	uxth	r3, r3
 800420c:	3b01      	subs	r3, #1
 800420e:	b29a      	uxth	r2, r3
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004218:	b29b      	uxth	r3, r3
 800421a:	2b03      	cmp	r3, #3
 800421c:	f040 808c 	bne.w	8004338 <I2C_MasterReceive_RXNE+0x16e>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	685a      	ldr	r2, [r3, #4]
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800422e:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8004230:	e082      	b.n	8004338 <I2C_MasterReceive_RXNE+0x16e>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004236:	2b02      	cmp	r3, #2
 8004238:	d075      	beq.n	8004326 <I2C_MasterReceive_RXNE+0x15c>
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	2b01      	cmp	r3, #1
 800423e:	d002      	beq.n	8004246 <I2C_MasterReceive_RXNE+0x7c>
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	2b00      	cmp	r3, #0
 8004244:	d16f      	bne.n	8004326 <I2C_MasterReceive_RXNE+0x15c>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004246:	6878      	ldr	r0, [r7, #4]
 8004248:	f001 fa8c 	bl	8005764 <I2C_WaitOnSTOPRequestThroughIT>
 800424c:	4603      	mov	r3, r0
 800424e:	2b00      	cmp	r3, #0
 8004250:	d142      	bne.n	80042d8 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	681a      	ldr	r2, [r3, #0]
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004260:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	685a      	ldr	r2, [r3, #4]
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004270:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	691a      	ldr	r2, [r3, #16]
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800427c:	b2d2      	uxtb	r2, r2
 800427e:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004284:	1c5a      	adds	r2, r3, #1
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800428e:	b29b      	uxth	r3, r3
 8004290:	3b01      	subs	r3, #1
 8004292:	b29a      	uxth	r2, r3
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2220      	movs	r2, #32
 800429c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80042a6:	b2db      	uxtb	r3, r3
 80042a8:	2b40      	cmp	r3, #64	; 0x40
 80042aa:	d10a      	bne.n	80042c2 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	2200      	movs	r2, #0
 80042b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2200      	movs	r2, #0
 80042b8:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 80042ba:	6878      	ldr	r0, [r7, #4]
 80042bc:	f7ff fdc1 	bl	8003e42 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80042c0:	e03a      	b.n	8004338 <I2C_MasterReceive_RXNE+0x16e>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	2200      	movs	r2, #0
 80042c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2212      	movs	r2, #18
 80042ce:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 80042d0:	6878      	ldr	r0, [r7, #4]
 80042d2:	f7ff fd76 	bl	8003dc2 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80042d6:	e02f      	b.n	8004338 <I2C_MasterReceive_RXNE+0x16e>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	685a      	ldr	r2, [r3, #4]
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80042e6:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	691a      	ldr	r2, [r3, #16]
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042f2:	b2d2      	uxtb	r2, r2
 80042f4:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042fa:	1c5a      	adds	r2, r3, #1
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004304:	b29b      	uxth	r3, r3
 8004306:	3b01      	subs	r3, #1
 8004308:	b29a      	uxth	r2, r3
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	2220      	movs	r2, #32
 8004312:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	2200      	movs	r2, #0
 800431a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 800431e:	6878      	ldr	r0, [r7, #4]
 8004320:	f7ff fd99 	bl	8003e56 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004324:	e008      	b.n	8004338 <I2C_MasterReceive_RXNE+0x16e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	685a      	ldr	r2, [r3, #4]
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004334:	605a      	str	r2, [r3, #4]
}
 8004336:	e7ff      	b.n	8004338 <I2C_MasterReceive_RXNE+0x16e>
 8004338:	bf00      	nop
 800433a:	3710      	adds	r7, #16
 800433c:	46bd      	mov	sp, r7
 800433e:	bd80      	pop	{r7, pc}

08004340 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	b084      	sub	sp, #16
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800434c:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004352:	b29b      	uxth	r3, r3
 8004354:	2b04      	cmp	r3, #4
 8004356:	d11b      	bne.n	8004390 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	685a      	ldr	r2, [r3, #4]
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004366:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	691a      	ldr	r2, [r3, #16]
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004372:	b2d2      	uxtb	r2, r2
 8004374:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800437a:	1c5a      	adds	r2, r3, #1
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004384:	b29b      	uxth	r3, r3
 8004386:	3b01      	subs	r3, #1
 8004388:	b29a      	uxth	r2, r3
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 800438e:	e0bd      	b.n	800450c <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004394:	b29b      	uxth	r3, r3
 8004396:	2b03      	cmp	r3, #3
 8004398:	d129      	bne.n	80043ee <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	685a      	ldr	r2, [r3, #4]
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80043a8:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	2b04      	cmp	r3, #4
 80043ae:	d00a      	beq.n	80043c6 <I2C_MasterReceive_BTF+0x86>
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	2b02      	cmp	r3, #2
 80043b4:	d007      	beq.n	80043c6 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	681a      	ldr	r2, [r3, #0]
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80043c4:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	691a      	ldr	r2, [r3, #16]
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043d0:	b2d2      	uxtb	r2, r2
 80043d2:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043d8:	1c5a      	adds	r2, r3, #1
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043e2:	b29b      	uxth	r3, r3
 80043e4:	3b01      	subs	r3, #1
 80043e6:	b29a      	uxth	r2, r3
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80043ec:	e08e      	b.n	800450c <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043f2:	b29b      	uxth	r3, r3
 80043f4:	2b02      	cmp	r3, #2
 80043f6:	d176      	bne.n	80044e6 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	2b01      	cmp	r3, #1
 80043fc:	d002      	beq.n	8004404 <I2C_MasterReceive_BTF+0xc4>
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	2b10      	cmp	r3, #16
 8004402:	d108      	bne.n	8004416 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	681a      	ldr	r2, [r3, #0]
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004412:	601a      	str	r2, [r3, #0]
 8004414:	e019      	b.n	800444a <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	2b04      	cmp	r3, #4
 800441a:	d002      	beq.n	8004422 <I2C_MasterReceive_BTF+0xe2>
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	2b02      	cmp	r3, #2
 8004420:	d108      	bne.n	8004434 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	681a      	ldr	r2, [r3, #0]
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004430:	601a      	str	r2, [r3, #0]
 8004432:	e00a      	b.n	800444a <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	2b10      	cmp	r3, #16
 8004438:	d007      	beq.n	800444a <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	681a      	ldr	r2, [r3, #0]
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004448:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	691a      	ldr	r2, [r3, #16]
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004454:	b2d2      	uxtb	r2, r2
 8004456:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800445c:	1c5a      	adds	r2, r3, #1
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004466:	b29b      	uxth	r3, r3
 8004468:	3b01      	subs	r3, #1
 800446a:	b29a      	uxth	r2, r3
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	691a      	ldr	r2, [r3, #16]
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800447a:	b2d2      	uxtb	r2, r2
 800447c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004482:	1c5a      	adds	r2, r3, #1
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800448c:	b29b      	uxth	r3, r3
 800448e:	3b01      	subs	r3, #1
 8004490:	b29a      	uxth	r2, r3
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	685a      	ldr	r2, [r3, #4]
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80044a4:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	2220      	movs	r2, #32
 80044aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80044b4:	b2db      	uxtb	r3, r3
 80044b6:	2b40      	cmp	r3, #64	; 0x40
 80044b8:	d10a      	bne.n	80044d0 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	2200      	movs	r2, #0
 80044be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2200      	movs	r2, #0
 80044c6:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80044c8:	6878      	ldr	r0, [r7, #4]
 80044ca:	f7ff fcba 	bl	8003e42 <HAL_I2C_MemRxCpltCallback>
}
 80044ce:	e01d      	b.n	800450c <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2200      	movs	r2, #0
 80044d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2212      	movs	r2, #18
 80044dc:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80044de:	6878      	ldr	r0, [r7, #4]
 80044e0:	f7ff fc6f 	bl	8003dc2 <HAL_I2C_MasterRxCpltCallback>
}
 80044e4:	e012      	b.n	800450c <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	691a      	ldr	r2, [r3, #16]
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044f0:	b2d2      	uxtb	r2, r2
 80044f2:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044f8:	1c5a      	adds	r2, r3, #1
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004502:	b29b      	uxth	r3, r3
 8004504:	3b01      	subs	r3, #1
 8004506:	b29a      	uxth	r2, r3
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800450c:	bf00      	nop
 800450e:	3710      	adds	r7, #16
 8004510:	46bd      	mov	sp, r7
 8004512:	bd80      	pop	{r7, pc}

08004514 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8004514:	b480      	push	{r7}
 8004516:	b083      	sub	sp, #12
 8004518:	af00      	add	r7, sp, #0
 800451a:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004522:	b2db      	uxtb	r3, r3
 8004524:	2b40      	cmp	r3, #64	; 0x40
 8004526:	d117      	bne.n	8004558 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800452c:	2b00      	cmp	r3, #0
 800452e:	d109      	bne.n	8004544 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004534:	b2db      	uxtb	r3, r3
 8004536:	461a      	mov	r2, r3
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004540:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8004542:	e067      	b.n	8004614 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004548:	b2db      	uxtb	r3, r3
 800454a:	f043 0301 	orr.w	r3, r3, #1
 800454e:	b2da      	uxtb	r2, r3
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	611a      	str	r2, [r3, #16]
}
 8004556:	e05d      	b.n	8004614 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	691b      	ldr	r3, [r3, #16]
 800455c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004560:	d133      	bne.n	80045ca <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004568:	b2db      	uxtb	r3, r3
 800456a:	2b21      	cmp	r3, #33	; 0x21
 800456c:	d109      	bne.n	8004582 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004572:	b2db      	uxtb	r3, r3
 8004574:	461a      	mov	r2, r3
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800457e:	611a      	str	r2, [r3, #16]
 8004580:	e008      	b.n	8004594 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004586:	b2db      	uxtb	r3, r3
 8004588:	f043 0301 	orr.w	r3, r3, #1
 800458c:	b2da      	uxtb	r2, r3
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004598:	2b00      	cmp	r3, #0
 800459a:	d004      	beq.n	80045a6 <I2C_Master_SB+0x92>
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d108      	bne.n	80045b8 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d032      	beq.n	8004614 <I2C_Master_SB+0x100>
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d02d      	beq.n	8004614 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	685a      	ldr	r2, [r3, #4]
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80045c6:	605a      	str	r2, [r3, #4]
}
 80045c8:	e024      	b.n	8004614 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d10e      	bne.n	80045f0 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045d6:	b29b      	uxth	r3, r3
 80045d8:	11db      	asrs	r3, r3, #7
 80045da:	b2db      	uxtb	r3, r3
 80045dc:	f003 0306 	and.w	r3, r3, #6
 80045e0:	b2db      	uxtb	r3, r3
 80045e2:	f063 030f 	orn	r3, r3, #15
 80045e6:	b2da      	uxtb	r2, r3
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	611a      	str	r2, [r3, #16]
}
 80045ee:	e011      	b.n	8004614 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80045f4:	2b01      	cmp	r3, #1
 80045f6:	d10d      	bne.n	8004614 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045fc:	b29b      	uxth	r3, r3
 80045fe:	11db      	asrs	r3, r3, #7
 8004600:	b2db      	uxtb	r3, r3
 8004602:	f003 0306 	and.w	r3, r3, #6
 8004606:	b2db      	uxtb	r3, r3
 8004608:	f063 030e 	orn	r3, r3, #14
 800460c:	b2da      	uxtb	r2, r3
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	611a      	str	r2, [r3, #16]
}
 8004614:	bf00      	nop
 8004616:	370c      	adds	r7, #12
 8004618:	46bd      	mov	sp, r7
 800461a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461e:	4770      	bx	lr

08004620 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8004620:	b480      	push	{r7}
 8004622:	b083      	sub	sp, #12
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800462c:	b2da      	uxtb	r2, r3
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004638:	2b00      	cmp	r3, #0
 800463a:	d004      	beq.n	8004646 <I2C_Master_ADD10+0x26>
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004640:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004642:	2b00      	cmp	r3, #0
 8004644:	d108      	bne.n	8004658 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800464a:	2b00      	cmp	r3, #0
 800464c:	d00c      	beq.n	8004668 <I2C_Master_ADD10+0x48>
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004652:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004654:	2b00      	cmp	r3, #0
 8004656:	d007      	beq.n	8004668 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	685a      	ldr	r2, [r3, #4]
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004666:	605a      	str	r2, [r3, #4]
  }
}
 8004668:	bf00      	nop
 800466a:	370c      	adds	r7, #12
 800466c:	46bd      	mov	sp, r7
 800466e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004672:	4770      	bx	lr

08004674 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8004674:	b480      	push	{r7}
 8004676:	b091      	sub	sp, #68	; 0x44
 8004678:	af00      	add	r7, sp, #0
 800467a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004682:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800468a:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004690:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004698:	b2db      	uxtb	r3, r3
 800469a:	2b22      	cmp	r3, #34	; 0x22
 800469c:	f040 8169 	bne.w	8004972 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d10f      	bne.n	80046c8 <I2C_Master_ADDR+0x54>
 80046a8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80046ac:	2b40      	cmp	r3, #64	; 0x40
 80046ae:	d10b      	bne.n	80046c8 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80046b0:	2300      	movs	r3, #0
 80046b2:	633b      	str	r3, [r7, #48]	; 0x30
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	695b      	ldr	r3, [r3, #20]
 80046ba:	633b      	str	r3, [r7, #48]	; 0x30
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	699b      	ldr	r3, [r3, #24]
 80046c2:	633b      	str	r3, [r7, #48]	; 0x30
 80046c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046c6:	e160      	b.n	800498a <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d11d      	bne.n	800470c <I2C_Master_ADDR+0x98>
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	691b      	ldr	r3, [r3, #16]
 80046d4:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80046d8:	d118      	bne.n	800470c <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80046da:	2300      	movs	r3, #0
 80046dc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	695b      	ldr	r3, [r3, #20]
 80046e4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	699b      	ldr	r3, [r3, #24]
 80046ec:	62fb      	str	r3, [r7, #44]	; 0x2c
 80046ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	681a      	ldr	r2, [r3, #0]
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80046fe:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004704:	1c5a      	adds	r2, r3, #1
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	651a      	str	r2, [r3, #80]	; 0x50
 800470a:	e13e      	b.n	800498a <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004710:	b29b      	uxth	r3, r3
 8004712:	2b00      	cmp	r3, #0
 8004714:	d113      	bne.n	800473e <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004716:	2300      	movs	r3, #0
 8004718:	62bb      	str	r3, [r7, #40]	; 0x28
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	695b      	ldr	r3, [r3, #20]
 8004720:	62bb      	str	r3, [r7, #40]	; 0x28
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	699b      	ldr	r3, [r3, #24]
 8004728:	62bb      	str	r3, [r7, #40]	; 0x28
 800472a:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	681a      	ldr	r2, [r3, #0]
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800473a:	601a      	str	r2, [r3, #0]
 800473c:	e115      	b.n	800496a <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004742:	b29b      	uxth	r3, r3
 8004744:	2b01      	cmp	r3, #1
 8004746:	f040 808a 	bne.w	800485e <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 800474a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800474c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004750:	d137      	bne.n	80047c2 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	681a      	ldr	r2, [r3, #0]
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004760:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	685b      	ldr	r3, [r3, #4]
 8004768:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800476c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004770:	d113      	bne.n	800479a <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	681a      	ldr	r2, [r3, #0]
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004780:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004782:	2300      	movs	r3, #0
 8004784:	627b      	str	r3, [r7, #36]	; 0x24
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	695b      	ldr	r3, [r3, #20]
 800478c:	627b      	str	r3, [r7, #36]	; 0x24
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	699b      	ldr	r3, [r3, #24]
 8004794:	627b      	str	r3, [r7, #36]	; 0x24
 8004796:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004798:	e0e7      	b.n	800496a <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800479a:	2300      	movs	r3, #0
 800479c:	623b      	str	r3, [r7, #32]
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	695b      	ldr	r3, [r3, #20]
 80047a4:	623b      	str	r3, [r7, #32]
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	699b      	ldr	r3, [r3, #24]
 80047ac:	623b      	str	r3, [r7, #32]
 80047ae:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	681a      	ldr	r2, [r3, #0]
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80047be:	601a      	str	r2, [r3, #0]
 80047c0:	e0d3      	b.n	800496a <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80047c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047c4:	2b08      	cmp	r3, #8
 80047c6:	d02e      	beq.n	8004826 <I2C_Master_ADDR+0x1b2>
 80047c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047ca:	2b20      	cmp	r3, #32
 80047cc:	d02b      	beq.n	8004826 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80047ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80047d0:	2b12      	cmp	r3, #18
 80047d2:	d102      	bne.n	80047da <I2C_Master_ADDR+0x166>
 80047d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047d6:	2b01      	cmp	r3, #1
 80047d8:	d125      	bne.n	8004826 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80047da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047dc:	2b04      	cmp	r3, #4
 80047de:	d00e      	beq.n	80047fe <I2C_Master_ADDR+0x18a>
 80047e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047e2:	2b02      	cmp	r3, #2
 80047e4:	d00b      	beq.n	80047fe <I2C_Master_ADDR+0x18a>
 80047e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047e8:	2b10      	cmp	r3, #16
 80047ea:	d008      	beq.n	80047fe <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	681a      	ldr	r2, [r3, #0]
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80047fa:	601a      	str	r2, [r3, #0]
 80047fc:	e007      	b.n	800480e <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	681a      	ldr	r2, [r3, #0]
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800480c:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800480e:	2300      	movs	r3, #0
 8004810:	61fb      	str	r3, [r7, #28]
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	695b      	ldr	r3, [r3, #20]
 8004818:	61fb      	str	r3, [r7, #28]
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	699b      	ldr	r3, [r3, #24]
 8004820:	61fb      	str	r3, [r7, #28]
 8004822:	69fb      	ldr	r3, [r7, #28]
 8004824:	e0a1      	b.n	800496a <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	681a      	ldr	r2, [r3, #0]
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004834:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004836:	2300      	movs	r3, #0
 8004838:	61bb      	str	r3, [r7, #24]
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	695b      	ldr	r3, [r3, #20]
 8004840:	61bb      	str	r3, [r7, #24]
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	699b      	ldr	r3, [r3, #24]
 8004848:	61bb      	str	r3, [r7, #24]
 800484a:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	681a      	ldr	r2, [r3, #0]
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800485a:	601a      	str	r2, [r3, #0]
 800485c:	e085      	b.n	800496a <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004862:	b29b      	uxth	r3, r3
 8004864:	2b02      	cmp	r3, #2
 8004866:	d14d      	bne.n	8004904 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004868:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800486a:	2b04      	cmp	r3, #4
 800486c:	d016      	beq.n	800489c <I2C_Master_ADDR+0x228>
 800486e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004870:	2b02      	cmp	r3, #2
 8004872:	d013      	beq.n	800489c <I2C_Master_ADDR+0x228>
 8004874:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004876:	2b10      	cmp	r3, #16
 8004878:	d010      	beq.n	800489c <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	681a      	ldr	r2, [r3, #0]
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004888:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	681a      	ldr	r2, [r3, #0]
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004898:	601a      	str	r2, [r3, #0]
 800489a:	e007      	b.n	80048ac <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	681a      	ldr	r2, [r3, #0]
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80048aa:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	685b      	ldr	r3, [r3, #4]
 80048b2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80048b6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80048ba:	d117      	bne.n	80048ec <I2C_Master_ADDR+0x278>
 80048bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048be:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80048c2:	d00b      	beq.n	80048dc <I2C_Master_ADDR+0x268>
 80048c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048c6:	2b01      	cmp	r3, #1
 80048c8:	d008      	beq.n	80048dc <I2C_Master_ADDR+0x268>
 80048ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048cc:	2b08      	cmp	r3, #8
 80048ce:	d005      	beq.n	80048dc <I2C_Master_ADDR+0x268>
 80048d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048d2:	2b10      	cmp	r3, #16
 80048d4:	d002      	beq.n	80048dc <I2C_Master_ADDR+0x268>
 80048d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048d8:	2b20      	cmp	r3, #32
 80048da:	d107      	bne.n	80048ec <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	685a      	ldr	r2, [r3, #4]
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80048ea:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80048ec:	2300      	movs	r3, #0
 80048ee:	617b      	str	r3, [r7, #20]
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	695b      	ldr	r3, [r3, #20]
 80048f6:	617b      	str	r3, [r7, #20]
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	699b      	ldr	r3, [r3, #24]
 80048fe:	617b      	str	r3, [r7, #20]
 8004900:	697b      	ldr	r3, [r7, #20]
 8004902:	e032      	b.n	800496a <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	681a      	ldr	r2, [r3, #0]
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004912:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	685b      	ldr	r3, [r3, #4]
 800491a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800491e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004922:	d117      	bne.n	8004954 <I2C_Master_ADDR+0x2e0>
 8004924:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004926:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800492a:	d00b      	beq.n	8004944 <I2C_Master_ADDR+0x2d0>
 800492c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800492e:	2b01      	cmp	r3, #1
 8004930:	d008      	beq.n	8004944 <I2C_Master_ADDR+0x2d0>
 8004932:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004934:	2b08      	cmp	r3, #8
 8004936:	d005      	beq.n	8004944 <I2C_Master_ADDR+0x2d0>
 8004938:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800493a:	2b10      	cmp	r3, #16
 800493c:	d002      	beq.n	8004944 <I2C_Master_ADDR+0x2d0>
 800493e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004940:	2b20      	cmp	r3, #32
 8004942:	d107      	bne.n	8004954 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	685a      	ldr	r2, [r3, #4]
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004952:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004954:	2300      	movs	r3, #0
 8004956:	613b      	str	r3, [r7, #16]
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	695b      	ldr	r3, [r3, #20]
 800495e:	613b      	str	r3, [r7, #16]
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	699b      	ldr	r3, [r3, #24]
 8004966:	613b      	str	r3, [r7, #16]
 8004968:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	2200      	movs	r2, #0
 800496e:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8004970:	e00b      	b.n	800498a <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004972:	2300      	movs	r3, #0
 8004974:	60fb      	str	r3, [r7, #12]
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	695b      	ldr	r3, [r3, #20]
 800497c:	60fb      	str	r3, [r7, #12]
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	699b      	ldr	r3, [r3, #24]
 8004984:	60fb      	str	r3, [r7, #12]
 8004986:	68fb      	ldr	r3, [r7, #12]
}
 8004988:	e7ff      	b.n	800498a <I2C_Master_ADDR+0x316>
 800498a:	bf00      	nop
 800498c:	3744      	adds	r7, #68	; 0x44
 800498e:	46bd      	mov	sp, r7
 8004990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004994:	4770      	bx	lr

08004996 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004996:	b580      	push	{r7, lr}
 8004998:	b084      	sub	sp, #16
 800499a:	af00      	add	r7, sp, #0
 800499c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049a4:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049aa:	b29b      	uxth	r3, r3
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d02b      	beq.n	8004a08 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049b4:	781a      	ldrb	r2, [r3, #0]
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049c0:	1c5a      	adds	r2, r3, #1
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049ca:	b29b      	uxth	r3, r3
 80049cc:	3b01      	subs	r3, #1
 80049ce:	b29a      	uxth	r2, r3
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049d8:	b29b      	uxth	r3, r3
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d114      	bne.n	8004a08 <I2C_SlaveTransmit_TXE+0x72>
 80049de:	7bfb      	ldrb	r3, [r7, #15]
 80049e0:	2b29      	cmp	r3, #41	; 0x29
 80049e2:	d111      	bne.n	8004a08 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	685a      	ldr	r2, [r3, #4]
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80049f2:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2221      	movs	r2, #33	; 0x21
 80049f8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	2228      	movs	r2, #40	; 0x28
 80049fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004a02:	6878      	ldr	r0, [r7, #4]
 8004a04:	f7ff f9e7 	bl	8003dd6 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004a08:	bf00      	nop
 8004a0a:	3710      	adds	r7, #16
 8004a0c:	46bd      	mov	sp, r7
 8004a0e:	bd80      	pop	{r7, pc}

08004a10 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004a10:	b480      	push	{r7}
 8004a12:	b083      	sub	sp, #12
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a1c:	b29b      	uxth	r3, r3
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d011      	beq.n	8004a46 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a26:	781a      	ldrb	r2, [r3, #0]
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a32:	1c5a      	adds	r2, r3, #1
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a3c:	b29b      	uxth	r3, r3
 8004a3e:	3b01      	subs	r3, #1
 8004a40:	b29a      	uxth	r2, r3
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8004a46:	bf00      	nop
 8004a48:	370c      	adds	r7, #12
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a50:	4770      	bx	lr

08004a52 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004a52:	b580      	push	{r7, lr}
 8004a54:	b084      	sub	sp, #16
 8004a56:	af00      	add	r7, sp, #0
 8004a58:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a60:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a66:	b29b      	uxth	r3, r3
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d02c      	beq.n	8004ac6 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	691a      	ldr	r2, [r3, #16]
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a76:	b2d2      	uxtb	r2, r2
 8004a78:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a7e:	1c5a      	adds	r2, r3, #1
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a88:	b29b      	uxth	r3, r3
 8004a8a:	3b01      	subs	r3, #1
 8004a8c:	b29a      	uxth	r2, r3
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a96:	b29b      	uxth	r3, r3
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d114      	bne.n	8004ac6 <I2C_SlaveReceive_RXNE+0x74>
 8004a9c:	7bfb      	ldrb	r3, [r7, #15]
 8004a9e:	2b2a      	cmp	r3, #42	; 0x2a
 8004aa0:	d111      	bne.n	8004ac6 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	685a      	ldr	r2, [r3, #4]
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004ab0:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	2222      	movs	r2, #34	; 0x22
 8004ab6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2228      	movs	r2, #40	; 0x28
 8004abc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004ac0:	6878      	ldr	r0, [r7, #4]
 8004ac2:	f7ff f992 	bl	8003dea <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004ac6:	bf00      	nop
 8004ac8:	3710      	adds	r7, #16
 8004aca:	46bd      	mov	sp, r7
 8004acc:	bd80      	pop	{r7, pc}

08004ace <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004ace:	b480      	push	{r7}
 8004ad0:	b083      	sub	sp, #12
 8004ad2:	af00      	add	r7, sp, #0
 8004ad4:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ada:	b29b      	uxth	r3, r3
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d012      	beq.n	8004b06 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	691a      	ldr	r2, [r3, #16]
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aea:	b2d2      	uxtb	r2, r2
 8004aec:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004af2:	1c5a      	adds	r2, r3, #1
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004afc:	b29b      	uxth	r3, r3
 8004afe:	3b01      	subs	r3, #1
 8004b00:	b29a      	uxth	r2, r3
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8004b06:	bf00      	nop
 8004b08:	370c      	adds	r7, #12
 8004b0a:	46bd      	mov	sp, r7
 8004b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b10:	4770      	bx	lr

08004b12 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8004b12:	b580      	push	{r7, lr}
 8004b14:	b084      	sub	sp, #16
 8004b16:	af00      	add	r7, sp, #0
 8004b18:	6078      	str	r0, [r7, #4]
 8004b1a:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8004b1c:	2300      	movs	r3, #0
 8004b1e:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b26:	b2db      	uxtb	r3, r3
 8004b28:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004b2c:	2b28      	cmp	r3, #40	; 0x28
 8004b2e:	d125      	bne.n	8004b7c <I2C_Slave_ADDR+0x6a>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	685a      	ldr	r2, [r3, #4]
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004b3e:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8004b40:	683b      	ldr	r3, [r7, #0]
 8004b42:	f003 0304 	and.w	r3, r3, #4
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d101      	bne.n	8004b4e <I2C_Slave_ADDR+0x3c>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8004b4a:	2301      	movs	r3, #1
 8004b4c:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d103      	bne.n	8004b60 <I2C_Slave_ADDR+0x4e>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	68db      	ldr	r3, [r3, #12]
 8004b5c:	81bb      	strh	r3, [r7, #12]
 8004b5e:	e002      	b.n	8004b66 <I2C_Slave_ADDR+0x54>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	699b      	ldr	r3, [r3, #24]
 8004b64:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	2200      	movs	r2, #0
 8004b6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8004b6e:	89ba      	ldrh	r2, [r7, #12]
 8004b70:	7bfb      	ldrb	r3, [r7, #15]
 8004b72:	4619      	mov	r1, r3
 8004b74:	6878      	ldr	r0, [r7, #4]
 8004b76:	f7ff f942 	bl	8003dfe <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004b7a:	e00e      	b.n	8004b9a <I2C_Slave_ADDR+0x88>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b7c:	2300      	movs	r3, #0
 8004b7e:	60bb      	str	r3, [r7, #8]
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	695b      	ldr	r3, [r3, #20]
 8004b86:	60bb      	str	r3, [r7, #8]
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	699b      	ldr	r3, [r3, #24]
 8004b8e:	60bb      	str	r3, [r7, #8]
 8004b90:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	2200      	movs	r2, #0
 8004b96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8004b9a:	bf00      	nop
 8004b9c:	3710      	adds	r7, #16
 8004b9e:	46bd      	mov	sp, r7
 8004ba0:	bd80      	pop	{r7, pc}
	...

08004ba4 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8004ba4:	b580      	push	{r7, lr}
 8004ba6:	b084      	sub	sp, #16
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004bb2:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	685a      	ldr	r2, [r3, #4]
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004bc2:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8004bc4:	2300      	movs	r3, #0
 8004bc6:	60bb      	str	r3, [r7, #8]
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	695b      	ldr	r3, [r3, #20]
 8004bce:	60bb      	str	r3, [r7, #8]
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	681a      	ldr	r2, [r3, #0]
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f042 0201 	orr.w	r2, r2, #1
 8004bde:	601a      	str	r2, [r3, #0]
 8004be0:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	681a      	ldr	r2, [r3, #0]
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004bf0:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	685b      	ldr	r3, [r3, #4]
 8004bf8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004bfc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004c00:	d172      	bne.n	8004ce8 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004c02:	7bfb      	ldrb	r3, [r7, #15]
 8004c04:	2b22      	cmp	r3, #34	; 0x22
 8004c06:	d002      	beq.n	8004c0e <I2C_Slave_STOPF+0x6a>
 8004c08:	7bfb      	ldrb	r3, [r7, #15]
 8004c0a:	2b2a      	cmp	r3, #42	; 0x2a
 8004c0c:	d135      	bne.n	8004c7a <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	685b      	ldr	r3, [r3, #4]
 8004c16:	b29a      	uxth	r2, r3
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c20:	b29b      	uxth	r3, r3
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d005      	beq.n	8004c32 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c2a:	f043 0204 	orr.w	r2, r3, #4
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	685a      	ldr	r2, [r3, #4]
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004c40:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c46:	4618      	mov	r0, r3
 8004c48:	f7fe f933 	bl	8002eb2 <HAL_DMA_GetState>
 8004c4c:	4603      	mov	r3, r0
 8004c4e:	2b01      	cmp	r3, #1
 8004c50:	d049      	beq.n	8004ce6 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c56:	4a69      	ldr	r2, [pc, #420]	; (8004dfc <I2C_Slave_STOPF+0x258>)
 8004c58:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c5e:	4618      	mov	r0, r3
 8004c60:	f7fe f905 	bl	8002e6e <HAL_DMA_Abort_IT>
 8004c64:	4603      	mov	r3, r0
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d03d      	beq.n	8004ce6 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c6e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c70:	687a      	ldr	r2, [r7, #4]
 8004c72:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004c74:	4610      	mov	r0, r2
 8004c76:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004c78:	e035      	b.n	8004ce6 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	685b      	ldr	r3, [r3, #4]
 8004c82:	b29a      	uxth	r2, r3
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c8c:	b29b      	uxth	r3, r3
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d005      	beq.n	8004c9e <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c96:	f043 0204 	orr.w	r2, r3, #4
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	685a      	ldr	r2, [r3, #4]
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004cac:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cb2:	4618      	mov	r0, r3
 8004cb4:	f7fe f8fd 	bl	8002eb2 <HAL_DMA_GetState>
 8004cb8:	4603      	mov	r3, r0
 8004cba:	2b01      	cmp	r3, #1
 8004cbc:	d014      	beq.n	8004ce8 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cc2:	4a4e      	ldr	r2, [pc, #312]	; (8004dfc <I2C_Slave_STOPF+0x258>)
 8004cc4:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cca:	4618      	mov	r0, r3
 8004ccc:	f7fe f8cf 	bl	8002e6e <HAL_DMA_Abort_IT>
 8004cd0:	4603      	mov	r3, r0
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d008      	beq.n	8004ce8 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cda:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004cdc:	687a      	ldr	r2, [r7, #4]
 8004cde:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004ce0:	4610      	mov	r0, r2
 8004ce2:	4798      	blx	r3
 8004ce4:	e000      	b.n	8004ce8 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004ce6:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004cec:	b29b      	uxth	r3, r3
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d03e      	beq.n	8004d70 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	695b      	ldr	r3, [r3, #20]
 8004cf8:	f003 0304 	and.w	r3, r3, #4
 8004cfc:	2b04      	cmp	r3, #4
 8004cfe:	d112      	bne.n	8004d26 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	691a      	ldr	r2, [r3, #16]
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d0a:	b2d2      	uxtb	r2, r2
 8004d0c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d12:	1c5a      	adds	r2, r3, #1
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d1c:	b29b      	uxth	r3, r3
 8004d1e:	3b01      	subs	r3, #1
 8004d20:	b29a      	uxth	r2, r3
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	695b      	ldr	r3, [r3, #20]
 8004d2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d30:	2b40      	cmp	r3, #64	; 0x40
 8004d32:	d112      	bne.n	8004d5a <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	691a      	ldr	r2, [r3, #16]
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d3e:	b2d2      	uxtb	r2, r2
 8004d40:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d46:	1c5a      	adds	r2, r3, #1
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d50:	b29b      	uxth	r3, r3
 8004d52:	3b01      	subs	r3, #1
 8004d54:	b29a      	uxth	r2, r3
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d5e:	b29b      	uxth	r3, r3
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d005      	beq.n	8004d70 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d68:	f043 0204 	orr.w	r2, r3, #4
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d003      	beq.n	8004d80 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8004d78:	6878      	ldr	r0, [r7, #4]
 8004d7a:	f000 f843 	bl	8004e04 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8004d7e:	e039      	b.n	8004df4 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004d80:	7bfb      	ldrb	r3, [r7, #15]
 8004d82:	2b2a      	cmp	r3, #42	; 0x2a
 8004d84:	d109      	bne.n	8004d9a <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	2200      	movs	r2, #0
 8004d8a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2228      	movs	r2, #40	; 0x28
 8004d90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004d94:	6878      	ldr	r0, [r7, #4]
 8004d96:	f7ff f828 	bl	8003dea <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004da0:	b2db      	uxtb	r3, r3
 8004da2:	2b28      	cmp	r3, #40	; 0x28
 8004da4:	d111      	bne.n	8004dca <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	4a15      	ldr	r2, [pc, #84]	; (8004e00 <I2C_Slave_STOPF+0x25c>)
 8004daa:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2200      	movs	r2, #0
 8004db0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	2220      	movs	r2, #32
 8004db6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	2200      	movs	r2, #0
 8004dbe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8004dc2:	6878      	ldr	r0, [r7, #4]
 8004dc4:	f7ff f829 	bl	8003e1a <HAL_I2C_ListenCpltCallback>
}
 8004dc8:	e014      	b.n	8004df4 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dce:	2b22      	cmp	r3, #34	; 0x22
 8004dd0:	d002      	beq.n	8004dd8 <I2C_Slave_STOPF+0x234>
 8004dd2:	7bfb      	ldrb	r3, [r7, #15]
 8004dd4:	2b22      	cmp	r3, #34	; 0x22
 8004dd6:	d10d      	bne.n	8004df4 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	2200      	movs	r2, #0
 8004ddc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	2220      	movs	r2, #32
 8004de2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	2200      	movs	r2, #0
 8004dea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004dee:	6878      	ldr	r0, [r7, #4]
 8004df0:	f7fe fffb 	bl	8003dea <HAL_I2C_SlaveRxCpltCallback>
}
 8004df4:	bf00      	nop
 8004df6:	3710      	adds	r7, #16
 8004df8:	46bd      	mov	sp, r7
 8004dfa:	bd80      	pop	{r7, pc}
 8004dfc:	08005365 	.word	0x08005365
 8004e00:	ffff0000 	.word	0xffff0000

08004e04 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8004e04:	b580      	push	{r7, lr}
 8004e06:	b084      	sub	sp, #16
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e12:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004e1a:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004e1c:	7bbb      	ldrb	r3, [r7, #14]
 8004e1e:	2b10      	cmp	r3, #16
 8004e20:	d002      	beq.n	8004e28 <I2C_ITError+0x24>
 8004e22:	7bbb      	ldrb	r3, [r7, #14]
 8004e24:	2b40      	cmp	r3, #64	; 0x40
 8004e26:	d10a      	bne.n	8004e3e <I2C_ITError+0x3a>
 8004e28:	7bfb      	ldrb	r3, [r7, #15]
 8004e2a:	2b22      	cmp	r3, #34	; 0x22
 8004e2c:	d107      	bne.n	8004e3e <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	681a      	ldr	r2, [r3, #0]
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004e3c:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004e3e:	7bfb      	ldrb	r3, [r7, #15]
 8004e40:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004e44:	2b28      	cmp	r3, #40	; 0x28
 8004e46:	d107      	bne.n	8004e58 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	2200      	movs	r2, #0
 8004e4c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	2228      	movs	r2, #40	; 0x28
 8004e52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8004e56:	e015      	b.n	8004e84 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	685b      	ldr	r3, [r3, #4]
 8004e5e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004e62:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004e66:	d00a      	beq.n	8004e7e <I2C_ITError+0x7a>
 8004e68:	7bfb      	ldrb	r3, [r7, #15]
 8004e6a:	2b60      	cmp	r3, #96	; 0x60
 8004e6c:	d007      	beq.n	8004e7e <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	2220      	movs	r2, #32
 8004e72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	2200      	movs	r2, #0
 8004e7a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	2200      	movs	r2, #0
 8004e82:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	685b      	ldr	r3, [r3, #4]
 8004e8a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004e8e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004e92:	d162      	bne.n	8004f5a <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	685a      	ldr	r2, [r3, #4]
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004ea2:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ea8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004eac:	b2db      	uxtb	r3, r3
 8004eae:	2b01      	cmp	r3, #1
 8004eb0:	d020      	beq.n	8004ef4 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004eb6:	4a6a      	ldr	r2, [pc, #424]	; (8005060 <I2C_ITError+0x25c>)
 8004eb8:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ebe:	4618      	mov	r0, r3
 8004ec0:	f7fd ffd5 	bl	8002e6e <HAL_DMA_Abort_IT>
 8004ec4:	4603      	mov	r3, r0
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	f000 8089 	beq.w	8004fde <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	681a      	ldr	r2, [r3, #0]
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	f022 0201 	bic.w	r2, r2, #1
 8004eda:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2220      	movs	r2, #32
 8004ee0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ee8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004eea:	687a      	ldr	r2, [r7, #4]
 8004eec:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004eee:	4610      	mov	r0, r2
 8004ef0:	4798      	blx	r3
 8004ef2:	e074      	b.n	8004fde <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ef8:	4a59      	ldr	r2, [pc, #356]	; (8005060 <I2C_ITError+0x25c>)
 8004efa:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f00:	4618      	mov	r0, r3
 8004f02:	f7fd ffb4 	bl	8002e6e <HAL_DMA_Abort_IT>
 8004f06:	4603      	mov	r3, r0
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d068      	beq.n	8004fde <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	695b      	ldr	r3, [r3, #20]
 8004f12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f16:	2b40      	cmp	r3, #64	; 0x40
 8004f18:	d10b      	bne.n	8004f32 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	691a      	ldr	r2, [r3, #16]
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f24:	b2d2      	uxtb	r2, r2
 8004f26:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f2c:	1c5a      	adds	r2, r3, #1
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	681a      	ldr	r2, [r3, #0]
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f022 0201 	bic.w	r2, r2, #1
 8004f40:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	2220      	movs	r2, #32
 8004f46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f4e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f50:	687a      	ldr	r2, [r7, #4]
 8004f52:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004f54:	4610      	mov	r0, r2
 8004f56:	4798      	blx	r3
 8004f58:	e041      	b.n	8004fde <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f60:	b2db      	uxtb	r3, r3
 8004f62:	2b60      	cmp	r3, #96	; 0x60
 8004f64:	d125      	bne.n	8004fb2 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	2220      	movs	r2, #32
 8004f6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	2200      	movs	r2, #0
 8004f72:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	695b      	ldr	r3, [r3, #20]
 8004f7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f7e:	2b40      	cmp	r3, #64	; 0x40
 8004f80:	d10b      	bne.n	8004f9a <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	691a      	ldr	r2, [r3, #16]
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f8c:	b2d2      	uxtb	r2, r2
 8004f8e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f94:	1c5a      	adds	r2, r3, #1
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	681a      	ldr	r2, [r3, #0]
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f022 0201 	bic.w	r2, r2, #1
 8004fa8:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004faa:	6878      	ldr	r0, [r7, #4]
 8004fac:	f7fe ff5d 	bl	8003e6a <HAL_I2C_AbortCpltCallback>
 8004fb0:	e015      	b.n	8004fde <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	695b      	ldr	r3, [r3, #20]
 8004fb8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fbc:	2b40      	cmp	r3, #64	; 0x40
 8004fbe:	d10b      	bne.n	8004fd8 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	691a      	ldr	r2, [r3, #16]
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fca:	b2d2      	uxtb	r2, r2
 8004fcc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fd2:	1c5a      	adds	r2, r3, #1
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8004fd8:	6878      	ldr	r0, [r7, #4]
 8004fda:	f7fe ff3c 	bl	8003e56 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fe2:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004fe4:	68bb      	ldr	r3, [r7, #8]
 8004fe6:	f003 0301 	and.w	r3, r3, #1
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d10e      	bne.n	800500c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004fee:	68bb      	ldr	r3, [r7, #8]
 8004ff0:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d109      	bne.n	800500c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004ff8:	68bb      	ldr	r3, [r7, #8]
 8004ffa:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d104      	bne.n	800500c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8005002:	68bb      	ldr	r3, [r7, #8]
 8005004:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005008:	2b00      	cmp	r3, #0
 800500a:	d007      	beq.n	800501c <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	685a      	ldr	r2, [r3, #4]
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800501a:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005022:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005028:	f003 0304 	and.w	r3, r3, #4
 800502c:	2b04      	cmp	r3, #4
 800502e:	d113      	bne.n	8005058 <I2C_ITError+0x254>
 8005030:	7bfb      	ldrb	r3, [r7, #15]
 8005032:	2b28      	cmp	r3, #40	; 0x28
 8005034:	d110      	bne.n	8005058 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	4a0a      	ldr	r2, [pc, #40]	; (8005064 <I2C_ITError+0x260>)
 800503a:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	2200      	movs	r2, #0
 8005040:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	2220      	movs	r2, #32
 8005046:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	2200      	movs	r2, #0
 800504e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8005052:	6878      	ldr	r0, [r7, #4]
 8005054:	f7fe fee1 	bl	8003e1a <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005058:	bf00      	nop
 800505a:	3710      	adds	r7, #16
 800505c:	46bd      	mov	sp, r7
 800505e:	bd80      	pop	{r7, pc}
 8005060:	08005365 	.word	0x08005365
 8005064:	ffff0000 	.word	0xffff0000

08005068 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005068:	b580      	push	{r7, lr}
 800506a:	b088      	sub	sp, #32
 800506c:	af02      	add	r7, sp, #8
 800506e:	60f8      	str	r0, [r7, #12]
 8005070:	4608      	mov	r0, r1
 8005072:	4611      	mov	r1, r2
 8005074:	461a      	mov	r2, r3
 8005076:	4603      	mov	r3, r0
 8005078:	817b      	strh	r3, [r7, #10]
 800507a:	460b      	mov	r3, r1
 800507c:	813b      	strh	r3, [r7, #8]
 800507e:	4613      	mov	r3, r2
 8005080:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	681a      	ldr	r2, [r3, #0]
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005090:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005092:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005094:	9300      	str	r3, [sp, #0]
 8005096:	6a3b      	ldr	r3, [r7, #32]
 8005098:	2200      	movs	r2, #0
 800509a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800509e:	68f8      	ldr	r0, [r7, #12]
 80050a0:	f000 fa08 	bl	80054b4 <I2C_WaitOnFlagUntilTimeout>
 80050a4:	4603      	mov	r3, r0
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d00d      	beq.n	80050c6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050b4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80050b8:	d103      	bne.n	80050c2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80050c0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80050c2:	2303      	movs	r3, #3
 80050c4:	e05f      	b.n	8005186 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80050c6:	897b      	ldrh	r3, [r7, #10]
 80050c8:	b2db      	uxtb	r3, r3
 80050ca:	461a      	mov	r2, r3
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80050d4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80050d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050d8:	6a3a      	ldr	r2, [r7, #32]
 80050da:	492d      	ldr	r1, [pc, #180]	; (8005190 <I2C_RequestMemoryWrite+0x128>)
 80050dc:	68f8      	ldr	r0, [r7, #12]
 80050de:	f000 fa40 	bl	8005562 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80050e2:	4603      	mov	r3, r0
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d001      	beq.n	80050ec <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80050e8:	2301      	movs	r3, #1
 80050ea:	e04c      	b.n	8005186 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80050ec:	2300      	movs	r3, #0
 80050ee:	617b      	str	r3, [r7, #20]
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	695b      	ldr	r3, [r3, #20]
 80050f6:	617b      	str	r3, [r7, #20]
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	699b      	ldr	r3, [r3, #24]
 80050fe:	617b      	str	r3, [r7, #20]
 8005100:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005102:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005104:	6a39      	ldr	r1, [r7, #32]
 8005106:	68f8      	ldr	r0, [r7, #12]
 8005108:	f000 faaa 	bl	8005660 <I2C_WaitOnTXEFlagUntilTimeout>
 800510c:	4603      	mov	r3, r0
 800510e:	2b00      	cmp	r3, #0
 8005110:	d00d      	beq.n	800512e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005116:	2b04      	cmp	r3, #4
 8005118:	d107      	bne.n	800512a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	681a      	ldr	r2, [r3, #0]
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005128:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800512a:	2301      	movs	r3, #1
 800512c:	e02b      	b.n	8005186 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800512e:	88fb      	ldrh	r3, [r7, #6]
 8005130:	2b01      	cmp	r3, #1
 8005132:	d105      	bne.n	8005140 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005134:	893b      	ldrh	r3, [r7, #8]
 8005136:	b2da      	uxtb	r2, r3
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	611a      	str	r2, [r3, #16]
 800513e:	e021      	b.n	8005184 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005140:	893b      	ldrh	r3, [r7, #8]
 8005142:	0a1b      	lsrs	r3, r3, #8
 8005144:	b29b      	uxth	r3, r3
 8005146:	b2da      	uxtb	r2, r3
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800514e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005150:	6a39      	ldr	r1, [r7, #32]
 8005152:	68f8      	ldr	r0, [r7, #12]
 8005154:	f000 fa84 	bl	8005660 <I2C_WaitOnTXEFlagUntilTimeout>
 8005158:	4603      	mov	r3, r0
 800515a:	2b00      	cmp	r3, #0
 800515c:	d00d      	beq.n	800517a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005162:	2b04      	cmp	r3, #4
 8005164:	d107      	bne.n	8005176 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	681a      	ldr	r2, [r3, #0]
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005174:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005176:	2301      	movs	r3, #1
 8005178:	e005      	b.n	8005186 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800517a:	893b      	ldrh	r3, [r7, #8]
 800517c:	b2da      	uxtb	r2, r3
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005184:	2300      	movs	r3, #0
}
 8005186:	4618      	mov	r0, r3
 8005188:	3718      	adds	r7, #24
 800518a:	46bd      	mov	sp, r7
 800518c:	bd80      	pop	{r7, pc}
 800518e:	bf00      	nop
 8005190:	00010002 	.word	0x00010002

08005194 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005194:	b580      	push	{r7, lr}
 8005196:	b088      	sub	sp, #32
 8005198:	af02      	add	r7, sp, #8
 800519a:	60f8      	str	r0, [r7, #12]
 800519c:	4608      	mov	r0, r1
 800519e:	4611      	mov	r1, r2
 80051a0:	461a      	mov	r2, r3
 80051a2:	4603      	mov	r3, r0
 80051a4:	817b      	strh	r3, [r7, #10]
 80051a6:	460b      	mov	r3, r1
 80051a8:	813b      	strh	r3, [r7, #8]
 80051aa:	4613      	mov	r3, r2
 80051ac:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	681a      	ldr	r2, [r3, #0]
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80051bc:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	681a      	ldr	r2, [r3, #0]
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80051cc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80051ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051d0:	9300      	str	r3, [sp, #0]
 80051d2:	6a3b      	ldr	r3, [r7, #32]
 80051d4:	2200      	movs	r2, #0
 80051d6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80051da:	68f8      	ldr	r0, [r7, #12]
 80051dc:	f000 f96a 	bl	80054b4 <I2C_WaitOnFlagUntilTimeout>
 80051e0:	4603      	mov	r3, r0
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d00d      	beq.n	8005202 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051f0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80051f4:	d103      	bne.n	80051fe <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80051fc:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80051fe:	2303      	movs	r3, #3
 8005200:	e0aa      	b.n	8005358 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005202:	897b      	ldrh	r3, [r7, #10]
 8005204:	b2db      	uxtb	r3, r3
 8005206:	461a      	mov	r2, r3
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005210:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005212:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005214:	6a3a      	ldr	r2, [r7, #32]
 8005216:	4952      	ldr	r1, [pc, #328]	; (8005360 <I2C_RequestMemoryRead+0x1cc>)
 8005218:	68f8      	ldr	r0, [r7, #12]
 800521a:	f000 f9a2 	bl	8005562 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800521e:	4603      	mov	r3, r0
 8005220:	2b00      	cmp	r3, #0
 8005222:	d001      	beq.n	8005228 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005224:	2301      	movs	r3, #1
 8005226:	e097      	b.n	8005358 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005228:	2300      	movs	r3, #0
 800522a:	617b      	str	r3, [r7, #20]
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	695b      	ldr	r3, [r3, #20]
 8005232:	617b      	str	r3, [r7, #20]
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	699b      	ldr	r3, [r3, #24]
 800523a:	617b      	str	r3, [r7, #20]
 800523c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800523e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005240:	6a39      	ldr	r1, [r7, #32]
 8005242:	68f8      	ldr	r0, [r7, #12]
 8005244:	f000 fa0c 	bl	8005660 <I2C_WaitOnTXEFlagUntilTimeout>
 8005248:	4603      	mov	r3, r0
 800524a:	2b00      	cmp	r3, #0
 800524c:	d00d      	beq.n	800526a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005252:	2b04      	cmp	r3, #4
 8005254:	d107      	bne.n	8005266 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	681a      	ldr	r2, [r3, #0]
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005264:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005266:	2301      	movs	r3, #1
 8005268:	e076      	b.n	8005358 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800526a:	88fb      	ldrh	r3, [r7, #6]
 800526c:	2b01      	cmp	r3, #1
 800526e:	d105      	bne.n	800527c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005270:	893b      	ldrh	r3, [r7, #8]
 8005272:	b2da      	uxtb	r2, r3
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	611a      	str	r2, [r3, #16]
 800527a:	e021      	b.n	80052c0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800527c:	893b      	ldrh	r3, [r7, #8]
 800527e:	0a1b      	lsrs	r3, r3, #8
 8005280:	b29b      	uxth	r3, r3
 8005282:	b2da      	uxtb	r2, r3
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800528a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800528c:	6a39      	ldr	r1, [r7, #32]
 800528e:	68f8      	ldr	r0, [r7, #12]
 8005290:	f000 f9e6 	bl	8005660 <I2C_WaitOnTXEFlagUntilTimeout>
 8005294:	4603      	mov	r3, r0
 8005296:	2b00      	cmp	r3, #0
 8005298:	d00d      	beq.n	80052b6 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800529e:	2b04      	cmp	r3, #4
 80052a0:	d107      	bne.n	80052b2 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	681a      	ldr	r2, [r3, #0]
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80052b0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80052b2:	2301      	movs	r3, #1
 80052b4:	e050      	b.n	8005358 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80052b6:	893b      	ldrh	r3, [r7, #8]
 80052b8:	b2da      	uxtb	r2, r3
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80052c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80052c2:	6a39      	ldr	r1, [r7, #32]
 80052c4:	68f8      	ldr	r0, [r7, #12]
 80052c6:	f000 f9cb 	bl	8005660 <I2C_WaitOnTXEFlagUntilTimeout>
 80052ca:	4603      	mov	r3, r0
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d00d      	beq.n	80052ec <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052d4:	2b04      	cmp	r3, #4
 80052d6:	d107      	bne.n	80052e8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	681a      	ldr	r2, [r3, #0]
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80052e6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80052e8:	2301      	movs	r3, #1
 80052ea:	e035      	b.n	8005358 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	681a      	ldr	r2, [r3, #0]
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80052fa:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80052fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052fe:	9300      	str	r3, [sp, #0]
 8005300:	6a3b      	ldr	r3, [r7, #32]
 8005302:	2200      	movs	r2, #0
 8005304:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005308:	68f8      	ldr	r0, [r7, #12]
 800530a:	f000 f8d3 	bl	80054b4 <I2C_WaitOnFlagUntilTimeout>
 800530e:	4603      	mov	r3, r0
 8005310:	2b00      	cmp	r3, #0
 8005312:	d00d      	beq.n	8005330 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800531e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005322:	d103      	bne.n	800532c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	f44f 7200 	mov.w	r2, #512	; 0x200
 800532a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800532c:	2303      	movs	r3, #3
 800532e:	e013      	b.n	8005358 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005330:	897b      	ldrh	r3, [r7, #10]
 8005332:	b2db      	uxtb	r3, r3
 8005334:	f043 0301 	orr.w	r3, r3, #1
 8005338:	b2da      	uxtb	r2, r3
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005340:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005342:	6a3a      	ldr	r2, [r7, #32]
 8005344:	4906      	ldr	r1, [pc, #24]	; (8005360 <I2C_RequestMemoryRead+0x1cc>)
 8005346:	68f8      	ldr	r0, [r7, #12]
 8005348:	f000 f90b 	bl	8005562 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800534c:	4603      	mov	r3, r0
 800534e:	2b00      	cmp	r3, #0
 8005350:	d001      	beq.n	8005356 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8005352:	2301      	movs	r3, #1
 8005354:	e000      	b.n	8005358 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005356:	2300      	movs	r3, #0
}
 8005358:	4618      	mov	r0, r3
 800535a:	3718      	adds	r7, #24
 800535c:	46bd      	mov	sp, r7
 800535e:	bd80      	pop	{r7, pc}
 8005360:	00010002 	.word	0x00010002

08005364 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8005364:	b580      	push	{r7, lr}
 8005366:	b086      	sub	sp, #24
 8005368:	af00      	add	r7, sp, #0
 800536a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800536c:	2300      	movs	r3, #0
 800536e:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005374:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005376:	697b      	ldr	r3, [r7, #20]
 8005378:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800537c:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800537e:	4b4b      	ldr	r3, [pc, #300]	; (80054ac <I2C_DMAAbort+0x148>)
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	08db      	lsrs	r3, r3, #3
 8005384:	4a4a      	ldr	r2, [pc, #296]	; (80054b0 <I2C_DMAAbort+0x14c>)
 8005386:	fba2 2303 	umull	r2, r3, r2, r3
 800538a:	0a1a      	lsrs	r2, r3, #8
 800538c:	4613      	mov	r3, r2
 800538e:	009b      	lsls	r3, r3, #2
 8005390:	4413      	add	r3, r2
 8005392:	00da      	lsls	r2, r3, #3
 8005394:	1ad3      	subs	r3, r2, r3
 8005396:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	2b00      	cmp	r3, #0
 800539c:	d106      	bne.n	80053ac <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800539e:	697b      	ldr	r3, [r7, #20]
 80053a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053a2:	f043 0220 	orr.w	r2, r3, #32
 80053a6:	697b      	ldr	r3, [r7, #20]
 80053a8:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 80053aa:	e00a      	b.n	80053c2 <I2C_DMAAbort+0x5e>
    }
    count--;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	3b01      	subs	r3, #1
 80053b0:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80053b2:	697b      	ldr	r3, [r7, #20]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80053bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80053c0:	d0ea      	beq.n	8005398 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80053c2:	697b      	ldr	r3, [r7, #20]
 80053c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d003      	beq.n	80053d2 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80053ca:	697b      	ldr	r3, [r7, #20]
 80053cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053ce:	2200      	movs	r2, #0
 80053d0:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 80053d2:	697b      	ldr	r3, [r7, #20]
 80053d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d003      	beq.n	80053e2 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80053da:	697b      	ldr	r3, [r7, #20]
 80053dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053de:	2200      	movs	r2, #0
 80053e0:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80053e2:	697b      	ldr	r3, [r7, #20]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	681a      	ldr	r2, [r3, #0]
 80053e8:	697b      	ldr	r3, [r7, #20]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80053f0:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 80053f2:	697b      	ldr	r3, [r7, #20]
 80053f4:	2200      	movs	r2, #0
 80053f6:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 80053f8:	697b      	ldr	r3, [r7, #20]
 80053fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d003      	beq.n	8005408 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8005400:	697b      	ldr	r3, [r7, #20]
 8005402:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005404:	2200      	movs	r2, #0
 8005406:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8005408:	697b      	ldr	r3, [r7, #20]
 800540a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800540c:	2b00      	cmp	r3, #0
 800540e:	d003      	beq.n	8005418 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8005410:	697b      	ldr	r3, [r7, #20]
 8005412:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005414:	2200      	movs	r2, #0
 8005416:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8005418:	697b      	ldr	r3, [r7, #20]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	681a      	ldr	r2, [r3, #0]
 800541e:	697b      	ldr	r3, [r7, #20]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f022 0201 	bic.w	r2, r2, #1
 8005426:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005428:	697b      	ldr	r3, [r7, #20]
 800542a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800542e:	b2db      	uxtb	r3, r3
 8005430:	2b60      	cmp	r3, #96	; 0x60
 8005432:	d10e      	bne.n	8005452 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8005434:	697b      	ldr	r3, [r7, #20]
 8005436:	2220      	movs	r2, #32
 8005438:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800543c:	697b      	ldr	r3, [r7, #20]
 800543e:	2200      	movs	r2, #0
 8005440:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8005444:	697b      	ldr	r3, [r7, #20]
 8005446:	2200      	movs	r2, #0
 8005448:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800544a:	6978      	ldr	r0, [r7, #20]
 800544c:	f7fe fd0d 	bl	8003e6a <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005450:	e027      	b.n	80054a2 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005452:	7cfb      	ldrb	r3, [r7, #19]
 8005454:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005458:	2b28      	cmp	r3, #40	; 0x28
 800545a:	d117      	bne.n	800548c <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 800545c:	697b      	ldr	r3, [r7, #20]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	681a      	ldr	r2, [r3, #0]
 8005462:	697b      	ldr	r3, [r7, #20]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f042 0201 	orr.w	r2, r2, #1
 800546a:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800546c:	697b      	ldr	r3, [r7, #20]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	681a      	ldr	r2, [r3, #0]
 8005472:	697b      	ldr	r3, [r7, #20]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800547a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800547c:	697b      	ldr	r3, [r7, #20]
 800547e:	2200      	movs	r2, #0
 8005480:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005482:	697b      	ldr	r3, [r7, #20]
 8005484:	2228      	movs	r2, #40	; 0x28
 8005486:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800548a:	e007      	b.n	800549c <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 800548c:	697b      	ldr	r3, [r7, #20]
 800548e:	2220      	movs	r2, #32
 8005490:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005494:	697b      	ldr	r3, [r7, #20]
 8005496:	2200      	movs	r2, #0
 8005498:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 800549c:	6978      	ldr	r0, [r7, #20]
 800549e:	f7fe fcda 	bl	8003e56 <HAL_I2C_ErrorCallback>
}
 80054a2:	bf00      	nop
 80054a4:	3718      	adds	r7, #24
 80054a6:	46bd      	mov	sp, r7
 80054a8:	bd80      	pop	{r7, pc}
 80054aa:	bf00      	nop
 80054ac:	20000090 	.word	0x20000090
 80054b0:	14f8b589 	.word	0x14f8b589

080054b4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80054b4:	b580      	push	{r7, lr}
 80054b6:	b084      	sub	sp, #16
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	60f8      	str	r0, [r7, #12]
 80054bc:	60b9      	str	r1, [r7, #8]
 80054be:	603b      	str	r3, [r7, #0]
 80054c0:	4613      	mov	r3, r2
 80054c2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80054c4:	e025      	b.n	8005512 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80054c6:	683b      	ldr	r3, [r7, #0]
 80054c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054cc:	d021      	beq.n	8005512 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80054ce:	f7fd fb1d 	bl	8002b0c <HAL_GetTick>
 80054d2:	4602      	mov	r2, r0
 80054d4:	69bb      	ldr	r3, [r7, #24]
 80054d6:	1ad3      	subs	r3, r2, r3
 80054d8:	683a      	ldr	r2, [r7, #0]
 80054da:	429a      	cmp	r2, r3
 80054dc:	d302      	bcc.n	80054e4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80054de:	683b      	ldr	r3, [r7, #0]
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d116      	bne.n	8005512 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	2200      	movs	r2, #0
 80054e8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	2220      	movs	r2, #32
 80054ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	2200      	movs	r2, #0
 80054f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054fe:	f043 0220 	orr.w	r2, r3, #32
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	2200      	movs	r2, #0
 800550a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800550e:	2301      	movs	r3, #1
 8005510:	e023      	b.n	800555a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005512:	68bb      	ldr	r3, [r7, #8]
 8005514:	0c1b      	lsrs	r3, r3, #16
 8005516:	b2db      	uxtb	r3, r3
 8005518:	2b01      	cmp	r3, #1
 800551a:	d10d      	bne.n	8005538 <I2C_WaitOnFlagUntilTimeout+0x84>
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	695b      	ldr	r3, [r3, #20]
 8005522:	43da      	mvns	r2, r3
 8005524:	68bb      	ldr	r3, [r7, #8]
 8005526:	4013      	ands	r3, r2
 8005528:	b29b      	uxth	r3, r3
 800552a:	2b00      	cmp	r3, #0
 800552c:	bf0c      	ite	eq
 800552e:	2301      	moveq	r3, #1
 8005530:	2300      	movne	r3, #0
 8005532:	b2db      	uxtb	r3, r3
 8005534:	461a      	mov	r2, r3
 8005536:	e00c      	b.n	8005552 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	699b      	ldr	r3, [r3, #24]
 800553e:	43da      	mvns	r2, r3
 8005540:	68bb      	ldr	r3, [r7, #8]
 8005542:	4013      	ands	r3, r2
 8005544:	b29b      	uxth	r3, r3
 8005546:	2b00      	cmp	r3, #0
 8005548:	bf0c      	ite	eq
 800554a:	2301      	moveq	r3, #1
 800554c:	2300      	movne	r3, #0
 800554e:	b2db      	uxtb	r3, r3
 8005550:	461a      	mov	r2, r3
 8005552:	79fb      	ldrb	r3, [r7, #7]
 8005554:	429a      	cmp	r2, r3
 8005556:	d0b6      	beq.n	80054c6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005558:	2300      	movs	r3, #0
}
 800555a:	4618      	mov	r0, r3
 800555c:	3710      	adds	r7, #16
 800555e:	46bd      	mov	sp, r7
 8005560:	bd80      	pop	{r7, pc}

08005562 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005562:	b580      	push	{r7, lr}
 8005564:	b084      	sub	sp, #16
 8005566:	af00      	add	r7, sp, #0
 8005568:	60f8      	str	r0, [r7, #12]
 800556a:	60b9      	str	r1, [r7, #8]
 800556c:	607a      	str	r2, [r7, #4]
 800556e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005570:	e051      	b.n	8005616 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	695b      	ldr	r3, [r3, #20]
 8005578:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800557c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005580:	d123      	bne.n	80055ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	681a      	ldr	r2, [r3, #0]
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005590:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800559a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	2200      	movs	r2, #0
 80055a0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	2220      	movs	r2, #32
 80055a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	2200      	movs	r2, #0
 80055ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055b6:	f043 0204 	orr.w	r2, r3, #4
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	2200      	movs	r2, #0
 80055c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80055c6:	2301      	movs	r3, #1
 80055c8:	e046      	b.n	8005658 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055d0:	d021      	beq.n	8005616 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80055d2:	f7fd fa9b 	bl	8002b0c <HAL_GetTick>
 80055d6:	4602      	mov	r2, r0
 80055d8:	683b      	ldr	r3, [r7, #0]
 80055da:	1ad3      	subs	r3, r2, r3
 80055dc:	687a      	ldr	r2, [r7, #4]
 80055de:	429a      	cmp	r2, r3
 80055e0:	d302      	bcc.n	80055e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d116      	bne.n	8005616 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	2200      	movs	r2, #0
 80055ec:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	2220      	movs	r2, #32
 80055f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	2200      	movs	r2, #0
 80055fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005602:	f043 0220 	orr.w	r2, r3, #32
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	2200      	movs	r2, #0
 800560e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005612:	2301      	movs	r3, #1
 8005614:	e020      	b.n	8005658 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005616:	68bb      	ldr	r3, [r7, #8]
 8005618:	0c1b      	lsrs	r3, r3, #16
 800561a:	b2db      	uxtb	r3, r3
 800561c:	2b01      	cmp	r3, #1
 800561e:	d10c      	bne.n	800563a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	695b      	ldr	r3, [r3, #20]
 8005626:	43da      	mvns	r2, r3
 8005628:	68bb      	ldr	r3, [r7, #8]
 800562a:	4013      	ands	r3, r2
 800562c:	b29b      	uxth	r3, r3
 800562e:	2b00      	cmp	r3, #0
 8005630:	bf14      	ite	ne
 8005632:	2301      	movne	r3, #1
 8005634:	2300      	moveq	r3, #0
 8005636:	b2db      	uxtb	r3, r3
 8005638:	e00b      	b.n	8005652 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	699b      	ldr	r3, [r3, #24]
 8005640:	43da      	mvns	r2, r3
 8005642:	68bb      	ldr	r3, [r7, #8]
 8005644:	4013      	ands	r3, r2
 8005646:	b29b      	uxth	r3, r3
 8005648:	2b00      	cmp	r3, #0
 800564a:	bf14      	ite	ne
 800564c:	2301      	movne	r3, #1
 800564e:	2300      	moveq	r3, #0
 8005650:	b2db      	uxtb	r3, r3
 8005652:	2b00      	cmp	r3, #0
 8005654:	d18d      	bne.n	8005572 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005656:	2300      	movs	r3, #0
}
 8005658:	4618      	mov	r0, r3
 800565a:	3710      	adds	r7, #16
 800565c:	46bd      	mov	sp, r7
 800565e:	bd80      	pop	{r7, pc}

08005660 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005660:	b580      	push	{r7, lr}
 8005662:	b084      	sub	sp, #16
 8005664:	af00      	add	r7, sp, #0
 8005666:	60f8      	str	r0, [r7, #12]
 8005668:	60b9      	str	r1, [r7, #8]
 800566a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800566c:	e02d      	b.n	80056ca <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800566e:	68f8      	ldr	r0, [r7, #12]
 8005670:	f000 f900 	bl	8005874 <I2C_IsAcknowledgeFailed>
 8005674:	4603      	mov	r3, r0
 8005676:	2b00      	cmp	r3, #0
 8005678:	d001      	beq.n	800567e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800567a:	2301      	movs	r3, #1
 800567c:	e02d      	b.n	80056da <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800567e:	68bb      	ldr	r3, [r7, #8]
 8005680:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005684:	d021      	beq.n	80056ca <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005686:	f7fd fa41 	bl	8002b0c <HAL_GetTick>
 800568a:	4602      	mov	r2, r0
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	1ad3      	subs	r3, r2, r3
 8005690:	68ba      	ldr	r2, [r7, #8]
 8005692:	429a      	cmp	r2, r3
 8005694:	d302      	bcc.n	800569c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005696:	68bb      	ldr	r3, [r7, #8]
 8005698:	2b00      	cmp	r3, #0
 800569a:	d116      	bne.n	80056ca <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	2200      	movs	r2, #0
 80056a0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	2220      	movs	r2, #32
 80056a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	2200      	movs	r2, #0
 80056ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056b6:	f043 0220 	orr.w	r2, r3, #32
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	2200      	movs	r2, #0
 80056c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80056c6:	2301      	movs	r3, #1
 80056c8:	e007      	b.n	80056da <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	695b      	ldr	r3, [r3, #20]
 80056d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056d4:	2b80      	cmp	r3, #128	; 0x80
 80056d6:	d1ca      	bne.n	800566e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80056d8:	2300      	movs	r3, #0
}
 80056da:	4618      	mov	r0, r3
 80056dc:	3710      	adds	r7, #16
 80056de:	46bd      	mov	sp, r7
 80056e0:	bd80      	pop	{r7, pc}

080056e2 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80056e2:	b580      	push	{r7, lr}
 80056e4:	b084      	sub	sp, #16
 80056e6:	af00      	add	r7, sp, #0
 80056e8:	60f8      	str	r0, [r7, #12]
 80056ea:	60b9      	str	r1, [r7, #8]
 80056ec:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80056ee:	e02d      	b.n	800574c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80056f0:	68f8      	ldr	r0, [r7, #12]
 80056f2:	f000 f8bf 	bl	8005874 <I2C_IsAcknowledgeFailed>
 80056f6:	4603      	mov	r3, r0
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d001      	beq.n	8005700 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80056fc:	2301      	movs	r3, #1
 80056fe:	e02d      	b.n	800575c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005700:	68bb      	ldr	r3, [r7, #8]
 8005702:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005706:	d021      	beq.n	800574c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005708:	f7fd fa00 	bl	8002b0c <HAL_GetTick>
 800570c:	4602      	mov	r2, r0
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	1ad3      	subs	r3, r2, r3
 8005712:	68ba      	ldr	r2, [r7, #8]
 8005714:	429a      	cmp	r2, r3
 8005716:	d302      	bcc.n	800571e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005718:	68bb      	ldr	r3, [r7, #8]
 800571a:	2b00      	cmp	r3, #0
 800571c:	d116      	bne.n	800574c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	2200      	movs	r2, #0
 8005722:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	2220      	movs	r2, #32
 8005728:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	2200      	movs	r2, #0
 8005730:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005738:	f043 0220 	orr.w	r2, r3, #32
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	2200      	movs	r2, #0
 8005744:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005748:	2301      	movs	r3, #1
 800574a:	e007      	b.n	800575c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	695b      	ldr	r3, [r3, #20]
 8005752:	f003 0304 	and.w	r3, r3, #4
 8005756:	2b04      	cmp	r3, #4
 8005758:	d1ca      	bne.n	80056f0 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800575a:	2300      	movs	r3, #0
}
 800575c:	4618      	mov	r0, r3
 800575e:	3710      	adds	r7, #16
 8005760:	46bd      	mov	sp, r7
 8005762:	bd80      	pop	{r7, pc}

08005764 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8005764:	b480      	push	{r7}
 8005766:	b085      	sub	sp, #20
 8005768:	af00      	add	r7, sp, #0
 800576a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800576c:	2300      	movs	r3, #0
 800576e:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8005770:	4b13      	ldr	r3, [pc, #76]	; (80057c0 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	08db      	lsrs	r3, r3, #3
 8005776:	4a13      	ldr	r2, [pc, #76]	; (80057c4 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8005778:	fba2 2303 	umull	r2, r3, r2, r3
 800577c:	0a1a      	lsrs	r2, r3, #8
 800577e:	4613      	mov	r3, r2
 8005780:	009b      	lsls	r3, r3, #2
 8005782:	4413      	add	r3, r2
 8005784:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	3b01      	subs	r3, #1
 800578a:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	2b00      	cmp	r3, #0
 8005790:	d107      	bne.n	80057a2 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005796:	f043 0220 	orr.w	r2, r3, #32
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800579e:	2301      	movs	r3, #1
 80057a0:	e008      	b.n	80057b4 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80057ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80057b0:	d0e9      	beq.n	8005786 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 80057b2:	2300      	movs	r3, #0
}
 80057b4:	4618      	mov	r0, r3
 80057b6:	3714      	adds	r7, #20
 80057b8:	46bd      	mov	sp, r7
 80057ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057be:	4770      	bx	lr
 80057c0:	20000090 	.word	0x20000090
 80057c4:	14f8b589 	.word	0x14f8b589

080057c8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80057c8:	b580      	push	{r7, lr}
 80057ca:	b084      	sub	sp, #16
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	60f8      	str	r0, [r7, #12]
 80057d0:	60b9      	str	r1, [r7, #8]
 80057d2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80057d4:	e042      	b.n	800585c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	695b      	ldr	r3, [r3, #20]
 80057dc:	f003 0310 	and.w	r3, r3, #16
 80057e0:	2b10      	cmp	r3, #16
 80057e2:	d119      	bne.n	8005818 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f06f 0210 	mvn.w	r2, #16
 80057ec:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	2200      	movs	r2, #0
 80057f2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	2220      	movs	r2, #32
 80057f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	2200      	movs	r2, #0
 8005800:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	2200      	movs	r2, #0
 8005810:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005814:	2301      	movs	r3, #1
 8005816:	e029      	b.n	800586c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005818:	f7fd f978 	bl	8002b0c <HAL_GetTick>
 800581c:	4602      	mov	r2, r0
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	1ad3      	subs	r3, r2, r3
 8005822:	68ba      	ldr	r2, [r7, #8]
 8005824:	429a      	cmp	r2, r3
 8005826:	d302      	bcc.n	800582e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005828:	68bb      	ldr	r3, [r7, #8]
 800582a:	2b00      	cmp	r3, #0
 800582c:	d116      	bne.n	800585c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	2200      	movs	r2, #0
 8005832:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	2220      	movs	r2, #32
 8005838:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	2200      	movs	r2, #0
 8005840:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005848:	f043 0220 	orr.w	r2, r3, #32
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	2200      	movs	r2, #0
 8005854:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005858:	2301      	movs	r3, #1
 800585a:	e007      	b.n	800586c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	695b      	ldr	r3, [r3, #20]
 8005862:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005866:	2b40      	cmp	r3, #64	; 0x40
 8005868:	d1b5      	bne.n	80057d6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800586a:	2300      	movs	r3, #0
}
 800586c:	4618      	mov	r0, r3
 800586e:	3710      	adds	r7, #16
 8005870:	46bd      	mov	sp, r7
 8005872:	bd80      	pop	{r7, pc}

08005874 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005874:	b480      	push	{r7}
 8005876:	b083      	sub	sp, #12
 8005878:	af00      	add	r7, sp, #0
 800587a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	695b      	ldr	r3, [r3, #20]
 8005882:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005886:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800588a:	d11b      	bne.n	80058c4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005894:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	2200      	movs	r2, #0
 800589a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2220      	movs	r2, #32
 80058a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2200      	movs	r2, #0
 80058a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058b0:	f043 0204 	orr.w	r2, r3, #4
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	2200      	movs	r2, #0
 80058bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80058c0:	2301      	movs	r3, #1
 80058c2:	e000      	b.n	80058c6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80058c4:	2300      	movs	r3, #0
}
 80058c6:	4618      	mov	r0, r3
 80058c8:	370c      	adds	r7, #12
 80058ca:	46bd      	mov	sp, r7
 80058cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d0:	4770      	bx	lr

080058d2 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 80058d2:	b480      	push	{r7}
 80058d4:	b083      	sub	sp, #12
 80058d6:	af00      	add	r7, sp, #0
 80058d8:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058de:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 80058e2:	d103      	bne.n	80058ec <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	2201      	movs	r2, #1
 80058e8:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 80058ea:	e007      	b.n	80058fc <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058f0:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 80058f4:	d102      	bne.n	80058fc <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	2208      	movs	r2, #8
 80058fa:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80058fc:	bf00      	nop
 80058fe:	370c      	adds	r7, #12
 8005900:	46bd      	mov	sp, r7
 8005902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005906:	4770      	bx	lr

08005908 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005908:	b580      	push	{r7, lr}
 800590a:	b086      	sub	sp, #24
 800590c:	af00      	add	r7, sp, #0
 800590e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2b00      	cmp	r3, #0
 8005914:	d101      	bne.n	800591a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005916:	2301      	movs	r3, #1
 8005918:	e267      	b.n	8005dea <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f003 0301 	and.w	r3, r3, #1
 8005922:	2b00      	cmp	r3, #0
 8005924:	d075      	beq.n	8005a12 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005926:	4b88      	ldr	r3, [pc, #544]	; (8005b48 <HAL_RCC_OscConfig+0x240>)
 8005928:	689b      	ldr	r3, [r3, #8]
 800592a:	f003 030c 	and.w	r3, r3, #12
 800592e:	2b04      	cmp	r3, #4
 8005930:	d00c      	beq.n	800594c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005932:	4b85      	ldr	r3, [pc, #532]	; (8005b48 <HAL_RCC_OscConfig+0x240>)
 8005934:	689b      	ldr	r3, [r3, #8]
 8005936:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800593a:	2b08      	cmp	r3, #8
 800593c:	d112      	bne.n	8005964 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800593e:	4b82      	ldr	r3, [pc, #520]	; (8005b48 <HAL_RCC_OscConfig+0x240>)
 8005940:	685b      	ldr	r3, [r3, #4]
 8005942:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005946:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800594a:	d10b      	bne.n	8005964 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800594c:	4b7e      	ldr	r3, [pc, #504]	; (8005b48 <HAL_RCC_OscConfig+0x240>)
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005954:	2b00      	cmp	r3, #0
 8005956:	d05b      	beq.n	8005a10 <HAL_RCC_OscConfig+0x108>
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	685b      	ldr	r3, [r3, #4]
 800595c:	2b00      	cmp	r3, #0
 800595e:	d157      	bne.n	8005a10 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005960:	2301      	movs	r3, #1
 8005962:	e242      	b.n	8005dea <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	685b      	ldr	r3, [r3, #4]
 8005968:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800596c:	d106      	bne.n	800597c <HAL_RCC_OscConfig+0x74>
 800596e:	4b76      	ldr	r3, [pc, #472]	; (8005b48 <HAL_RCC_OscConfig+0x240>)
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	4a75      	ldr	r2, [pc, #468]	; (8005b48 <HAL_RCC_OscConfig+0x240>)
 8005974:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005978:	6013      	str	r3, [r2, #0]
 800597a:	e01d      	b.n	80059b8 <HAL_RCC_OscConfig+0xb0>
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	685b      	ldr	r3, [r3, #4]
 8005980:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005984:	d10c      	bne.n	80059a0 <HAL_RCC_OscConfig+0x98>
 8005986:	4b70      	ldr	r3, [pc, #448]	; (8005b48 <HAL_RCC_OscConfig+0x240>)
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	4a6f      	ldr	r2, [pc, #444]	; (8005b48 <HAL_RCC_OscConfig+0x240>)
 800598c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005990:	6013      	str	r3, [r2, #0]
 8005992:	4b6d      	ldr	r3, [pc, #436]	; (8005b48 <HAL_RCC_OscConfig+0x240>)
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	4a6c      	ldr	r2, [pc, #432]	; (8005b48 <HAL_RCC_OscConfig+0x240>)
 8005998:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800599c:	6013      	str	r3, [r2, #0]
 800599e:	e00b      	b.n	80059b8 <HAL_RCC_OscConfig+0xb0>
 80059a0:	4b69      	ldr	r3, [pc, #420]	; (8005b48 <HAL_RCC_OscConfig+0x240>)
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	4a68      	ldr	r2, [pc, #416]	; (8005b48 <HAL_RCC_OscConfig+0x240>)
 80059a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80059aa:	6013      	str	r3, [r2, #0]
 80059ac:	4b66      	ldr	r3, [pc, #408]	; (8005b48 <HAL_RCC_OscConfig+0x240>)
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	4a65      	ldr	r2, [pc, #404]	; (8005b48 <HAL_RCC_OscConfig+0x240>)
 80059b2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80059b6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	685b      	ldr	r3, [r3, #4]
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d013      	beq.n	80059e8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059c0:	f7fd f8a4 	bl	8002b0c <HAL_GetTick>
 80059c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80059c6:	e008      	b.n	80059da <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80059c8:	f7fd f8a0 	bl	8002b0c <HAL_GetTick>
 80059cc:	4602      	mov	r2, r0
 80059ce:	693b      	ldr	r3, [r7, #16]
 80059d0:	1ad3      	subs	r3, r2, r3
 80059d2:	2b64      	cmp	r3, #100	; 0x64
 80059d4:	d901      	bls.n	80059da <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80059d6:	2303      	movs	r3, #3
 80059d8:	e207      	b.n	8005dea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80059da:	4b5b      	ldr	r3, [pc, #364]	; (8005b48 <HAL_RCC_OscConfig+0x240>)
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d0f0      	beq.n	80059c8 <HAL_RCC_OscConfig+0xc0>
 80059e6:	e014      	b.n	8005a12 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059e8:	f7fd f890 	bl	8002b0c <HAL_GetTick>
 80059ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80059ee:	e008      	b.n	8005a02 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80059f0:	f7fd f88c 	bl	8002b0c <HAL_GetTick>
 80059f4:	4602      	mov	r2, r0
 80059f6:	693b      	ldr	r3, [r7, #16]
 80059f8:	1ad3      	subs	r3, r2, r3
 80059fa:	2b64      	cmp	r3, #100	; 0x64
 80059fc:	d901      	bls.n	8005a02 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80059fe:	2303      	movs	r3, #3
 8005a00:	e1f3      	b.n	8005dea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005a02:	4b51      	ldr	r3, [pc, #324]	; (8005b48 <HAL_RCC_OscConfig+0x240>)
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d1f0      	bne.n	80059f0 <HAL_RCC_OscConfig+0xe8>
 8005a0e:	e000      	b.n	8005a12 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005a10:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	f003 0302 	and.w	r3, r3, #2
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d063      	beq.n	8005ae6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005a1e:	4b4a      	ldr	r3, [pc, #296]	; (8005b48 <HAL_RCC_OscConfig+0x240>)
 8005a20:	689b      	ldr	r3, [r3, #8]
 8005a22:	f003 030c 	and.w	r3, r3, #12
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d00b      	beq.n	8005a42 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005a2a:	4b47      	ldr	r3, [pc, #284]	; (8005b48 <HAL_RCC_OscConfig+0x240>)
 8005a2c:	689b      	ldr	r3, [r3, #8]
 8005a2e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005a32:	2b08      	cmp	r3, #8
 8005a34:	d11c      	bne.n	8005a70 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005a36:	4b44      	ldr	r3, [pc, #272]	; (8005b48 <HAL_RCC_OscConfig+0x240>)
 8005a38:	685b      	ldr	r3, [r3, #4]
 8005a3a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d116      	bne.n	8005a70 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005a42:	4b41      	ldr	r3, [pc, #260]	; (8005b48 <HAL_RCC_OscConfig+0x240>)
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f003 0302 	and.w	r3, r3, #2
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d005      	beq.n	8005a5a <HAL_RCC_OscConfig+0x152>
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	68db      	ldr	r3, [r3, #12]
 8005a52:	2b01      	cmp	r3, #1
 8005a54:	d001      	beq.n	8005a5a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005a56:	2301      	movs	r3, #1
 8005a58:	e1c7      	b.n	8005dea <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a5a:	4b3b      	ldr	r3, [pc, #236]	; (8005b48 <HAL_RCC_OscConfig+0x240>)
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	691b      	ldr	r3, [r3, #16]
 8005a66:	00db      	lsls	r3, r3, #3
 8005a68:	4937      	ldr	r1, [pc, #220]	; (8005b48 <HAL_RCC_OscConfig+0x240>)
 8005a6a:	4313      	orrs	r3, r2
 8005a6c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005a6e:	e03a      	b.n	8005ae6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	68db      	ldr	r3, [r3, #12]
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d020      	beq.n	8005aba <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005a78:	4b34      	ldr	r3, [pc, #208]	; (8005b4c <HAL_RCC_OscConfig+0x244>)
 8005a7a:	2201      	movs	r2, #1
 8005a7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a7e:	f7fd f845 	bl	8002b0c <HAL_GetTick>
 8005a82:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005a84:	e008      	b.n	8005a98 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005a86:	f7fd f841 	bl	8002b0c <HAL_GetTick>
 8005a8a:	4602      	mov	r2, r0
 8005a8c:	693b      	ldr	r3, [r7, #16]
 8005a8e:	1ad3      	subs	r3, r2, r3
 8005a90:	2b02      	cmp	r3, #2
 8005a92:	d901      	bls.n	8005a98 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005a94:	2303      	movs	r3, #3
 8005a96:	e1a8      	b.n	8005dea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005a98:	4b2b      	ldr	r3, [pc, #172]	; (8005b48 <HAL_RCC_OscConfig+0x240>)
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	f003 0302 	and.w	r3, r3, #2
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d0f0      	beq.n	8005a86 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005aa4:	4b28      	ldr	r3, [pc, #160]	; (8005b48 <HAL_RCC_OscConfig+0x240>)
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	691b      	ldr	r3, [r3, #16]
 8005ab0:	00db      	lsls	r3, r3, #3
 8005ab2:	4925      	ldr	r1, [pc, #148]	; (8005b48 <HAL_RCC_OscConfig+0x240>)
 8005ab4:	4313      	orrs	r3, r2
 8005ab6:	600b      	str	r3, [r1, #0]
 8005ab8:	e015      	b.n	8005ae6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005aba:	4b24      	ldr	r3, [pc, #144]	; (8005b4c <HAL_RCC_OscConfig+0x244>)
 8005abc:	2200      	movs	r2, #0
 8005abe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ac0:	f7fd f824 	bl	8002b0c <HAL_GetTick>
 8005ac4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005ac6:	e008      	b.n	8005ada <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005ac8:	f7fd f820 	bl	8002b0c <HAL_GetTick>
 8005acc:	4602      	mov	r2, r0
 8005ace:	693b      	ldr	r3, [r7, #16]
 8005ad0:	1ad3      	subs	r3, r2, r3
 8005ad2:	2b02      	cmp	r3, #2
 8005ad4:	d901      	bls.n	8005ada <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005ad6:	2303      	movs	r3, #3
 8005ad8:	e187      	b.n	8005dea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005ada:	4b1b      	ldr	r3, [pc, #108]	; (8005b48 <HAL_RCC_OscConfig+0x240>)
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f003 0302 	and.w	r3, r3, #2
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d1f0      	bne.n	8005ac8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	f003 0308 	and.w	r3, r3, #8
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d036      	beq.n	8005b60 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	695b      	ldr	r3, [r3, #20]
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d016      	beq.n	8005b28 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005afa:	4b15      	ldr	r3, [pc, #84]	; (8005b50 <HAL_RCC_OscConfig+0x248>)
 8005afc:	2201      	movs	r2, #1
 8005afe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b00:	f7fd f804 	bl	8002b0c <HAL_GetTick>
 8005b04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005b06:	e008      	b.n	8005b1a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005b08:	f7fd f800 	bl	8002b0c <HAL_GetTick>
 8005b0c:	4602      	mov	r2, r0
 8005b0e:	693b      	ldr	r3, [r7, #16]
 8005b10:	1ad3      	subs	r3, r2, r3
 8005b12:	2b02      	cmp	r3, #2
 8005b14:	d901      	bls.n	8005b1a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005b16:	2303      	movs	r3, #3
 8005b18:	e167      	b.n	8005dea <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005b1a:	4b0b      	ldr	r3, [pc, #44]	; (8005b48 <HAL_RCC_OscConfig+0x240>)
 8005b1c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005b1e:	f003 0302 	and.w	r3, r3, #2
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d0f0      	beq.n	8005b08 <HAL_RCC_OscConfig+0x200>
 8005b26:	e01b      	b.n	8005b60 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005b28:	4b09      	ldr	r3, [pc, #36]	; (8005b50 <HAL_RCC_OscConfig+0x248>)
 8005b2a:	2200      	movs	r2, #0
 8005b2c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005b2e:	f7fc ffed 	bl	8002b0c <HAL_GetTick>
 8005b32:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005b34:	e00e      	b.n	8005b54 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005b36:	f7fc ffe9 	bl	8002b0c <HAL_GetTick>
 8005b3a:	4602      	mov	r2, r0
 8005b3c:	693b      	ldr	r3, [r7, #16]
 8005b3e:	1ad3      	subs	r3, r2, r3
 8005b40:	2b02      	cmp	r3, #2
 8005b42:	d907      	bls.n	8005b54 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005b44:	2303      	movs	r3, #3
 8005b46:	e150      	b.n	8005dea <HAL_RCC_OscConfig+0x4e2>
 8005b48:	40023800 	.word	0x40023800
 8005b4c:	42470000 	.word	0x42470000
 8005b50:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005b54:	4b88      	ldr	r3, [pc, #544]	; (8005d78 <HAL_RCC_OscConfig+0x470>)
 8005b56:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005b58:	f003 0302 	and.w	r3, r3, #2
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d1ea      	bne.n	8005b36 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	f003 0304 	and.w	r3, r3, #4
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	f000 8097 	beq.w	8005c9c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005b6e:	2300      	movs	r3, #0
 8005b70:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005b72:	4b81      	ldr	r3, [pc, #516]	; (8005d78 <HAL_RCC_OscConfig+0x470>)
 8005b74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d10f      	bne.n	8005b9e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005b7e:	2300      	movs	r3, #0
 8005b80:	60bb      	str	r3, [r7, #8]
 8005b82:	4b7d      	ldr	r3, [pc, #500]	; (8005d78 <HAL_RCC_OscConfig+0x470>)
 8005b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b86:	4a7c      	ldr	r2, [pc, #496]	; (8005d78 <HAL_RCC_OscConfig+0x470>)
 8005b88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005b8c:	6413      	str	r3, [r2, #64]	; 0x40
 8005b8e:	4b7a      	ldr	r3, [pc, #488]	; (8005d78 <HAL_RCC_OscConfig+0x470>)
 8005b90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005b96:	60bb      	str	r3, [r7, #8]
 8005b98:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005b9a:	2301      	movs	r3, #1
 8005b9c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b9e:	4b77      	ldr	r3, [pc, #476]	; (8005d7c <HAL_RCC_OscConfig+0x474>)
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d118      	bne.n	8005bdc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005baa:	4b74      	ldr	r3, [pc, #464]	; (8005d7c <HAL_RCC_OscConfig+0x474>)
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	4a73      	ldr	r2, [pc, #460]	; (8005d7c <HAL_RCC_OscConfig+0x474>)
 8005bb0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005bb4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005bb6:	f7fc ffa9 	bl	8002b0c <HAL_GetTick>
 8005bba:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005bbc:	e008      	b.n	8005bd0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005bbe:	f7fc ffa5 	bl	8002b0c <HAL_GetTick>
 8005bc2:	4602      	mov	r2, r0
 8005bc4:	693b      	ldr	r3, [r7, #16]
 8005bc6:	1ad3      	subs	r3, r2, r3
 8005bc8:	2b02      	cmp	r3, #2
 8005bca:	d901      	bls.n	8005bd0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005bcc:	2303      	movs	r3, #3
 8005bce:	e10c      	b.n	8005dea <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005bd0:	4b6a      	ldr	r3, [pc, #424]	; (8005d7c <HAL_RCC_OscConfig+0x474>)
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d0f0      	beq.n	8005bbe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	689b      	ldr	r3, [r3, #8]
 8005be0:	2b01      	cmp	r3, #1
 8005be2:	d106      	bne.n	8005bf2 <HAL_RCC_OscConfig+0x2ea>
 8005be4:	4b64      	ldr	r3, [pc, #400]	; (8005d78 <HAL_RCC_OscConfig+0x470>)
 8005be6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005be8:	4a63      	ldr	r2, [pc, #396]	; (8005d78 <HAL_RCC_OscConfig+0x470>)
 8005bea:	f043 0301 	orr.w	r3, r3, #1
 8005bee:	6713      	str	r3, [r2, #112]	; 0x70
 8005bf0:	e01c      	b.n	8005c2c <HAL_RCC_OscConfig+0x324>
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	689b      	ldr	r3, [r3, #8]
 8005bf6:	2b05      	cmp	r3, #5
 8005bf8:	d10c      	bne.n	8005c14 <HAL_RCC_OscConfig+0x30c>
 8005bfa:	4b5f      	ldr	r3, [pc, #380]	; (8005d78 <HAL_RCC_OscConfig+0x470>)
 8005bfc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bfe:	4a5e      	ldr	r2, [pc, #376]	; (8005d78 <HAL_RCC_OscConfig+0x470>)
 8005c00:	f043 0304 	orr.w	r3, r3, #4
 8005c04:	6713      	str	r3, [r2, #112]	; 0x70
 8005c06:	4b5c      	ldr	r3, [pc, #368]	; (8005d78 <HAL_RCC_OscConfig+0x470>)
 8005c08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c0a:	4a5b      	ldr	r2, [pc, #364]	; (8005d78 <HAL_RCC_OscConfig+0x470>)
 8005c0c:	f043 0301 	orr.w	r3, r3, #1
 8005c10:	6713      	str	r3, [r2, #112]	; 0x70
 8005c12:	e00b      	b.n	8005c2c <HAL_RCC_OscConfig+0x324>
 8005c14:	4b58      	ldr	r3, [pc, #352]	; (8005d78 <HAL_RCC_OscConfig+0x470>)
 8005c16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c18:	4a57      	ldr	r2, [pc, #348]	; (8005d78 <HAL_RCC_OscConfig+0x470>)
 8005c1a:	f023 0301 	bic.w	r3, r3, #1
 8005c1e:	6713      	str	r3, [r2, #112]	; 0x70
 8005c20:	4b55      	ldr	r3, [pc, #340]	; (8005d78 <HAL_RCC_OscConfig+0x470>)
 8005c22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c24:	4a54      	ldr	r2, [pc, #336]	; (8005d78 <HAL_RCC_OscConfig+0x470>)
 8005c26:	f023 0304 	bic.w	r3, r3, #4
 8005c2a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	689b      	ldr	r3, [r3, #8]
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d015      	beq.n	8005c60 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c34:	f7fc ff6a 	bl	8002b0c <HAL_GetTick>
 8005c38:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005c3a:	e00a      	b.n	8005c52 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005c3c:	f7fc ff66 	bl	8002b0c <HAL_GetTick>
 8005c40:	4602      	mov	r2, r0
 8005c42:	693b      	ldr	r3, [r7, #16]
 8005c44:	1ad3      	subs	r3, r2, r3
 8005c46:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c4a:	4293      	cmp	r3, r2
 8005c4c:	d901      	bls.n	8005c52 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005c4e:	2303      	movs	r3, #3
 8005c50:	e0cb      	b.n	8005dea <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005c52:	4b49      	ldr	r3, [pc, #292]	; (8005d78 <HAL_RCC_OscConfig+0x470>)
 8005c54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c56:	f003 0302 	and.w	r3, r3, #2
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d0ee      	beq.n	8005c3c <HAL_RCC_OscConfig+0x334>
 8005c5e:	e014      	b.n	8005c8a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005c60:	f7fc ff54 	bl	8002b0c <HAL_GetTick>
 8005c64:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005c66:	e00a      	b.n	8005c7e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005c68:	f7fc ff50 	bl	8002b0c <HAL_GetTick>
 8005c6c:	4602      	mov	r2, r0
 8005c6e:	693b      	ldr	r3, [r7, #16]
 8005c70:	1ad3      	subs	r3, r2, r3
 8005c72:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c76:	4293      	cmp	r3, r2
 8005c78:	d901      	bls.n	8005c7e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005c7a:	2303      	movs	r3, #3
 8005c7c:	e0b5      	b.n	8005dea <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005c7e:	4b3e      	ldr	r3, [pc, #248]	; (8005d78 <HAL_RCC_OscConfig+0x470>)
 8005c80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c82:	f003 0302 	and.w	r3, r3, #2
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d1ee      	bne.n	8005c68 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005c8a:	7dfb      	ldrb	r3, [r7, #23]
 8005c8c:	2b01      	cmp	r3, #1
 8005c8e:	d105      	bne.n	8005c9c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005c90:	4b39      	ldr	r3, [pc, #228]	; (8005d78 <HAL_RCC_OscConfig+0x470>)
 8005c92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c94:	4a38      	ldr	r2, [pc, #224]	; (8005d78 <HAL_RCC_OscConfig+0x470>)
 8005c96:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005c9a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	699b      	ldr	r3, [r3, #24]
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	f000 80a1 	beq.w	8005de8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005ca6:	4b34      	ldr	r3, [pc, #208]	; (8005d78 <HAL_RCC_OscConfig+0x470>)
 8005ca8:	689b      	ldr	r3, [r3, #8]
 8005caa:	f003 030c 	and.w	r3, r3, #12
 8005cae:	2b08      	cmp	r3, #8
 8005cb0:	d05c      	beq.n	8005d6c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	699b      	ldr	r3, [r3, #24]
 8005cb6:	2b02      	cmp	r3, #2
 8005cb8:	d141      	bne.n	8005d3e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005cba:	4b31      	ldr	r3, [pc, #196]	; (8005d80 <HAL_RCC_OscConfig+0x478>)
 8005cbc:	2200      	movs	r2, #0
 8005cbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005cc0:	f7fc ff24 	bl	8002b0c <HAL_GetTick>
 8005cc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005cc6:	e008      	b.n	8005cda <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005cc8:	f7fc ff20 	bl	8002b0c <HAL_GetTick>
 8005ccc:	4602      	mov	r2, r0
 8005cce:	693b      	ldr	r3, [r7, #16]
 8005cd0:	1ad3      	subs	r3, r2, r3
 8005cd2:	2b02      	cmp	r3, #2
 8005cd4:	d901      	bls.n	8005cda <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005cd6:	2303      	movs	r3, #3
 8005cd8:	e087      	b.n	8005dea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005cda:	4b27      	ldr	r3, [pc, #156]	; (8005d78 <HAL_RCC_OscConfig+0x470>)
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d1f0      	bne.n	8005cc8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	69da      	ldr	r2, [r3, #28]
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	6a1b      	ldr	r3, [r3, #32]
 8005cee:	431a      	orrs	r2, r3
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cf4:	019b      	lsls	r3, r3, #6
 8005cf6:	431a      	orrs	r2, r3
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cfc:	085b      	lsrs	r3, r3, #1
 8005cfe:	3b01      	subs	r3, #1
 8005d00:	041b      	lsls	r3, r3, #16
 8005d02:	431a      	orrs	r2, r3
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d08:	061b      	lsls	r3, r3, #24
 8005d0a:	491b      	ldr	r1, [pc, #108]	; (8005d78 <HAL_RCC_OscConfig+0x470>)
 8005d0c:	4313      	orrs	r3, r2
 8005d0e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005d10:	4b1b      	ldr	r3, [pc, #108]	; (8005d80 <HAL_RCC_OscConfig+0x478>)
 8005d12:	2201      	movs	r2, #1
 8005d14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d16:	f7fc fef9 	bl	8002b0c <HAL_GetTick>
 8005d1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005d1c:	e008      	b.n	8005d30 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005d1e:	f7fc fef5 	bl	8002b0c <HAL_GetTick>
 8005d22:	4602      	mov	r2, r0
 8005d24:	693b      	ldr	r3, [r7, #16]
 8005d26:	1ad3      	subs	r3, r2, r3
 8005d28:	2b02      	cmp	r3, #2
 8005d2a:	d901      	bls.n	8005d30 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005d2c:	2303      	movs	r3, #3
 8005d2e:	e05c      	b.n	8005dea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005d30:	4b11      	ldr	r3, [pc, #68]	; (8005d78 <HAL_RCC_OscConfig+0x470>)
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d0f0      	beq.n	8005d1e <HAL_RCC_OscConfig+0x416>
 8005d3c:	e054      	b.n	8005de8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005d3e:	4b10      	ldr	r3, [pc, #64]	; (8005d80 <HAL_RCC_OscConfig+0x478>)
 8005d40:	2200      	movs	r2, #0
 8005d42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d44:	f7fc fee2 	bl	8002b0c <HAL_GetTick>
 8005d48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d4a:	e008      	b.n	8005d5e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005d4c:	f7fc fede 	bl	8002b0c <HAL_GetTick>
 8005d50:	4602      	mov	r2, r0
 8005d52:	693b      	ldr	r3, [r7, #16]
 8005d54:	1ad3      	subs	r3, r2, r3
 8005d56:	2b02      	cmp	r3, #2
 8005d58:	d901      	bls.n	8005d5e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005d5a:	2303      	movs	r3, #3
 8005d5c:	e045      	b.n	8005dea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d5e:	4b06      	ldr	r3, [pc, #24]	; (8005d78 <HAL_RCC_OscConfig+0x470>)
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d1f0      	bne.n	8005d4c <HAL_RCC_OscConfig+0x444>
 8005d6a:	e03d      	b.n	8005de8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	699b      	ldr	r3, [r3, #24]
 8005d70:	2b01      	cmp	r3, #1
 8005d72:	d107      	bne.n	8005d84 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005d74:	2301      	movs	r3, #1
 8005d76:	e038      	b.n	8005dea <HAL_RCC_OscConfig+0x4e2>
 8005d78:	40023800 	.word	0x40023800
 8005d7c:	40007000 	.word	0x40007000
 8005d80:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005d84:	4b1b      	ldr	r3, [pc, #108]	; (8005df4 <HAL_RCC_OscConfig+0x4ec>)
 8005d86:	685b      	ldr	r3, [r3, #4]
 8005d88:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	699b      	ldr	r3, [r3, #24]
 8005d8e:	2b01      	cmp	r3, #1
 8005d90:	d028      	beq.n	8005de4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005d9c:	429a      	cmp	r2, r3
 8005d9e:	d121      	bne.n	8005de4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005daa:	429a      	cmp	r2, r3
 8005dac:	d11a      	bne.n	8005de4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005dae:	68fa      	ldr	r2, [r7, #12]
 8005db0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005db4:	4013      	ands	r3, r2
 8005db6:	687a      	ldr	r2, [r7, #4]
 8005db8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005dba:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005dbc:	4293      	cmp	r3, r2
 8005dbe:	d111      	bne.n	8005de4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005dca:	085b      	lsrs	r3, r3, #1
 8005dcc:	3b01      	subs	r3, #1
 8005dce:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005dd0:	429a      	cmp	r2, r3
 8005dd2:	d107      	bne.n	8005de4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dde:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005de0:	429a      	cmp	r2, r3
 8005de2:	d001      	beq.n	8005de8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005de4:	2301      	movs	r3, #1
 8005de6:	e000      	b.n	8005dea <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005de8:	2300      	movs	r3, #0
}
 8005dea:	4618      	mov	r0, r3
 8005dec:	3718      	adds	r7, #24
 8005dee:	46bd      	mov	sp, r7
 8005df0:	bd80      	pop	{r7, pc}
 8005df2:	bf00      	nop
 8005df4:	40023800 	.word	0x40023800

08005df8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005df8:	b580      	push	{r7, lr}
 8005dfa:	b084      	sub	sp, #16
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	6078      	str	r0, [r7, #4]
 8005e00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d101      	bne.n	8005e0c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005e08:	2301      	movs	r3, #1
 8005e0a:	e0cc      	b.n	8005fa6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005e0c:	4b68      	ldr	r3, [pc, #416]	; (8005fb0 <HAL_RCC_ClockConfig+0x1b8>)
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	f003 0307 	and.w	r3, r3, #7
 8005e14:	683a      	ldr	r2, [r7, #0]
 8005e16:	429a      	cmp	r2, r3
 8005e18:	d90c      	bls.n	8005e34 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e1a:	4b65      	ldr	r3, [pc, #404]	; (8005fb0 <HAL_RCC_ClockConfig+0x1b8>)
 8005e1c:	683a      	ldr	r2, [r7, #0]
 8005e1e:	b2d2      	uxtb	r2, r2
 8005e20:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005e22:	4b63      	ldr	r3, [pc, #396]	; (8005fb0 <HAL_RCC_ClockConfig+0x1b8>)
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	f003 0307 	and.w	r3, r3, #7
 8005e2a:	683a      	ldr	r2, [r7, #0]
 8005e2c:	429a      	cmp	r2, r3
 8005e2e:	d001      	beq.n	8005e34 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005e30:	2301      	movs	r3, #1
 8005e32:	e0b8      	b.n	8005fa6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	f003 0302 	and.w	r3, r3, #2
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d020      	beq.n	8005e82 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	f003 0304 	and.w	r3, r3, #4
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d005      	beq.n	8005e58 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005e4c:	4b59      	ldr	r3, [pc, #356]	; (8005fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005e4e:	689b      	ldr	r3, [r3, #8]
 8005e50:	4a58      	ldr	r2, [pc, #352]	; (8005fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005e52:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005e56:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	f003 0308 	and.w	r3, r3, #8
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d005      	beq.n	8005e70 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005e64:	4b53      	ldr	r3, [pc, #332]	; (8005fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005e66:	689b      	ldr	r3, [r3, #8]
 8005e68:	4a52      	ldr	r2, [pc, #328]	; (8005fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005e6a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005e6e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005e70:	4b50      	ldr	r3, [pc, #320]	; (8005fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005e72:	689b      	ldr	r3, [r3, #8]
 8005e74:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	689b      	ldr	r3, [r3, #8]
 8005e7c:	494d      	ldr	r1, [pc, #308]	; (8005fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005e7e:	4313      	orrs	r3, r2
 8005e80:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	f003 0301 	and.w	r3, r3, #1
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d044      	beq.n	8005f18 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	685b      	ldr	r3, [r3, #4]
 8005e92:	2b01      	cmp	r3, #1
 8005e94:	d107      	bne.n	8005ea6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e96:	4b47      	ldr	r3, [pc, #284]	; (8005fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d119      	bne.n	8005ed6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005ea2:	2301      	movs	r3, #1
 8005ea4:	e07f      	b.n	8005fa6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	685b      	ldr	r3, [r3, #4]
 8005eaa:	2b02      	cmp	r3, #2
 8005eac:	d003      	beq.n	8005eb6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005eb2:	2b03      	cmp	r3, #3
 8005eb4:	d107      	bne.n	8005ec6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005eb6:	4b3f      	ldr	r3, [pc, #252]	; (8005fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d109      	bne.n	8005ed6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005ec2:	2301      	movs	r3, #1
 8005ec4:	e06f      	b.n	8005fa6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ec6:	4b3b      	ldr	r3, [pc, #236]	; (8005fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f003 0302 	and.w	r3, r3, #2
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d101      	bne.n	8005ed6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005ed2:	2301      	movs	r3, #1
 8005ed4:	e067      	b.n	8005fa6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005ed6:	4b37      	ldr	r3, [pc, #220]	; (8005fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005ed8:	689b      	ldr	r3, [r3, #8]
 8005eda:	f023 0203 	bic.w	r2, r3, #3
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	685b      	ldr	r3, [r3, #4]
 8005ee2:	4934      	ldr	r1, [pc, #208]	; (8005fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005ee4:	4313      	orrs	r3, r2
 8005ee6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005ee8:	f7fc fe10 	bl	8002b0c <HAL_GetTick>
 8005eec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005eee:	e00a      	b.n	8005f06 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005ef0:	f7fc fe0c 	bl	8002b0c <HAL_GetTick>
 8005ef4:	4602      	mov	r2, r0
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	1ad3      	subs	r3, r2, r3
 8005efa:	f241 3288 	movw	r2, #5000	; 0x1388
 8005efe:	4293      	cmp	r3, r2
 8005f00:	d901      	bls.n	8005f06 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005f02:	2303      	movs	r3, #3
 8005f04:	e04f      	b.n	8005fa6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f06:	4b2b      	ldr	r3, [pc, #172]	; (8005fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005f08:	689b      	ldr	r3, [r3, #8]
 8005f0a:	f003 020c 	and.w	r2, r3, #12
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	685b      	ldr	r3, [r3, #4]
 8005f12:	009b      	lsls	r3, r3, #2
 8005f14:	429a      	cmp	r2, r3
 8005f16:	d1eb      	bne.n	8005ef0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005f18:	4b25      	ldr	r3, [pc, #148]	; (8005fb0 <HAL_RCC_ClockConfig+0x1b8>)
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	f003 0307 	and.w	r3, r3, #7
 8005f20:	683a      	ldr	r2, [r7, #0]
 8005f22:	429a      	cmp	r2, r3
 8005f24:	d20c      	bcs.n	8005f40 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005f26:	4b22      	ldr	r3, [pc, #136]	; (8005fb0 <HAL_RCC_ClockConfig+0x1b8>)
 8005f28:	683a      	ldr	r2, [r7, #0]
 8005f2a:	b2d2      	uxtb	r2, r2
 8005f2c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005f2e:	4b20      	ldr	r3, [pc, #128]	; (8005fb0 <HAL_RCC_ClockConfig+0x1b8>)
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	f003 0307 	and.w	r3, r3, #7
 8005f36:	683a      	ldr	r2, [r7, #0]
 8005f38:	429a      	cmp	r2, r3
 8005f3a:	d001      	beq.n	8005f40 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005f3c:	2301      	movs	r3, #1
 8005f3e:	e032      	b.n	8005fa6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	f003 0304 	and.w	r3, r3, #4
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d008      	beq.n	8005f5e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005f4c:	4b19      	ldr	r3, [pc, #100]	; (8005fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005f4e:	689b      	ldr	r3, [r3, #8]
 8005f50:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	68db      	ldr	r3, [r3, #12]
 8005f58:	4916      	ldr	r1, [pc, #88]	; (8005fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005f5a:	4313      	orrs	r3, r2
 8005f5c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	f003 0308 	and.w	r3, r3, #8
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d009      	beq.n	8005f7e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005f6a:	4b12      	ldr	r3, [pc, #72]	; (8005fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005f6c:	689b      	ldr	r3, [r3, #8]
 8005f6e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	691b      	ldr	r3, [r3, #16]
 8005f76:	00db      	lsls	r3, r3, #3
 8005f78:	490e      	ldr	r1, [pc, #56]	; (8005fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005f7a:	4313      	orrs	r3, r2
 8005f7c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005f7e:	f000 f821 	bl	8005fc4 <HAL_RCC_GetSysClockFreq>
 8005f82:	4602      	mov	r2, r0
 8005f84:	4b0b      	ldr	r3, [pc, #44]	; (8005fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005f86:	689b      	ldr	r3, [r3, #8]
 8005f88:	091b      	lsrs	r3, r3, #4
 8005f8a:	f003 030f 	and.w	r3, r3, #15
 8005f8e:	490a      	ldr	r1, [pc, #40]	; (8005fb8 <HAL_RCC_ClockConfig+0x1c0>)
 8005f90:	5ccb      	ldrb	r3, [r1, r3]
 8005f92:	fa22 f303 	lsr.w	r3, r2, r3
 8005f96:	4a09      	ldr	r2, [pc, #36]	; (8005fbc <HAL_RCC_ClockConfig+0x1c4>)
 8005f98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005f9a:	4b09      	ldr	r3, [pc, #36]	; (8005fc0 <HAL_RCC_ClockConfig+0x1c8>)
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	4618      	mov	r0, r3
 8005fa0:	f7fc fd70 	bl	8002a84 <HAL_InitTick>

  return HAL_OK;
 8005fa4:	2300      	movs	r3, #0
}
 8005fa6:	4618      	mov	r0, r3
 8005fa8:	3710      	adds	r7, #16
 8005faa:	46bd      	mov	sp, r7
 8005fac:	bd80      	pop	{r7, pc}
 8005fae:	bf00      	nop
 8005fb0:	40023c00 	.word	0x40023c00
 8005fb4:	40023800 	.word	0x40023800
 8005fb8:	08009268 	.word	0x08009268
 8005fbc:	20000090 	.word	0x20000090
 8005fc0:	20000094 	.word	0x20000094

08005fc4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005fc4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005fc8:	b090      	sub	sp, #64	; 0x40
 8005fca:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005fcc:	2300      	movs	r3, #0
 8005fce:	637b      	str	r3, [r7, #52]	; 0x34
 8005fd0:	2300      	movs	r3, #0
 8005fd2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005fd4:	2300      	movs	r3, #0
 8005fd6:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8005fd8:	2300      	movs	r3, #0
 8005fda:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005fdc:	4b59      	ldr	r3, [pc, #356]	; (8006144 <HAL_RCC_GetSysClockFreq+0x180>)
 8005fde:	689b      	ldr	r3, [r3, #8]
 8005fe0:	f003 030c 	and.w	r3, r3, #12
 8005fe4:	2b08      	cmp	r3, #8
 8005fe6:	d00d      	beq.n	8006004 <HAL_RCC_GetSysClockFreq+0x40>
 8005fe8:	2b08      	cmp	r3, #8
 8005fea:	f200 80a1 	bhi.w	8006130 <HAL_RCC_GetSysClockFreq+0x16c>
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d002      	beq.n	8005ff8 <HAL_RCC_GetSysClockFreq+0x34>
 8005ff2:	2b04      	cmp	r3, #4
 8005ff4:	d003      	beq.n	8005ffe <HAL_RCC_GetSysClockFreq+0x3a>
 8005ff6:	e09b      	b.n	8006130 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005ff8:	4b53      	ldr	r3, [pc, #332]	; (8006148 <HAL_RCC_GetSysClockFreq+0x184>)
 8005ffa:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8005ffc:	e09b      	b.n	8006136 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005ffe:	4b53      	ldr	r3, [pc, #332]	; (800614c <HAL_RCC_GetSysClockFreq+0x188>)
 8006000:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8006002:	e098      	b.n	8006136 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006004:	4b4f      	ldr	r3, [pc, #316]	; (8006144 <HAL_RCC_GetSysClockFreq+0x180>)
 8006006:	685b      	ldr	r3, [r3, #4]
 8006008:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800600c:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800600e:	4b4d      	ldr	r3, [pc, #308]	; (8006144 <HAL_RCC_GetSysClockFreq+0x180>)
 8006010:	685b      	ldr	r3, [r3, #4]
 8006012:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006016:	2b00      	cmp	r3, #0
 8006018:	d028      	beq.n	800606c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800601a:	4b4a      	ldr	r3, [pc, #296]	; (8006144 <HAL_RCC_GetSysClockFreq+0x180>)
 800601c:	685b      	ldr	r3, [r3, #4]
 800601e:	099b      	lsrs	r3, r3, #6
 8006020:	2200      	movs	r2, #0
 8006022:	623b      	str	r3, [r7, #32]
 8006024:	627a      	str	r2, [r7, #36]	; 0x24
 8006026:	6a3b      	ldr	r3, [r7, #32]
 8006028:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800602c:	2100      	movs	r1, #0
 800602e:	4b47      	ldr	r3, [pc, #284]	; (800614c <HAL_RCC_GetSysClockFreq+0x188>)
 8006030:	fb03 f201 	mul.w	r2, r3, r1
 8006034:	2300      	movs	r3, #0
 8006036:	fb00 f303 	mul.w	r3, r0, r3
 800603a:	4413      	add	r3, r2
 800603c:	4a43      	ldr	r2, [pc, #268]	; (800614c <HAL_RCC_GetSysClockFreq+0x188>)
 800603e:	fba0 1202 	umull	r1, r2, r0, r2
 8006042:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006044:	460a      	mov	r2, r1
 8006046:	62ba      	str	r2, [r7, #40]	; 0x28
 8006048:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800604a:	4413      	add	r3, r2
 800604c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800604e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006050:	2200      	movs	r2, #0
 8006052:	61bb      	str	r3, [r7, #24]
 8006054:	61fa      	str	r2, [r7, #28]
 8006056:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800605a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800605e:	f7fa fdab 	bl	8000bb8 <__aeabi_uldivmod>
 8006062:	4602      	mov	r2, r0
 8006064:	460b      	mov	r3, r1
 8006066:	4613      	mov	r3, r2
 8006068:	63fb      	str	r3, [r7, #60]	; 0x3c
 800606a:	e053      	b.n	8006114 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800606c:	4b35      	ldr	r3, [pc, #212]	; (8006144 <HAL_RCC_GetSysClockFreq+0x180>)
 800606e:	685b      	ldr	r3, [r3, #4]
 8006070:	099b      	lsrs	r3, r3, #6
 8006072:	2200      	movs	r2, #0
 8006074:	613b      	str	r3, [r7, #16]
 8006076:	617a      	str	r2, [r7, #20]
 8006078:	693b      	ldr	r3, [r7, #16]
 800607a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800607e:	f04f 0b00 	mov.w	fp, #0
 8006082:	4652      	mov	r2, sl
 8006084:	465b      	mov	r3, fp
 8006086:	f04f 0000 	mov.w	r0, #0
 800608a:	f04f 0100 	mov.w	r1, #0
 800608e:	0159      	lsls	r1, r3, #5
 8006090:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006094:	0150      	lsls	r0, r2, #5
 8006096:	4602      	mov	r2, r0
 8006098:	460b      	mov	r3, r1
 800609a:	ebb2 080a 	subs.w	r8, r2, sl
 800609e:	eb63 090b 	sbc.w	r9, r3, fp
 80060a2:	f04f 0200 	mov.w	r2, #0
 80060a6:	f04f 0300 	mov.w	r3, #0
 80060aa:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80060ae:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80060b2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80060b6:	ebb2 0408 	subs.w	r4, r2, r8
 80060ba:	eb63 0509 	sbc.w	r5, r3, r9
 80060be:	f04f 0200 	mov.w	r2, #0
 80060c2:	f04f 0300 	mov.w	r3, #0
 80060c6:	00eb      	lsls	r3, r5, #3
 80060c8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80060cc:	00e2      	lsls	r2, r4, #3
 80060ce:	4614      	mov	r4, r2
 80060d0:	461d      	mov	r5, r3
 80060d2:	eb14 030a 	adds.w	r3, r4, sl
 80060d6:	603b      	str	r3, [r7, #0]
 80060d8:	eb45 030b 	adc.w	r3, r5, fp
 80060dc:	607b      	str	r3, [r7, #4]
 80060de:	f04f 0200 	mov.w	r2, #0
 80060e2:	f04f 0300 	mov.w	r3, #0
 80060e6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80060ea:	4629      	mov	r1, r5
 80060ec:	028b      	lsls	r3, r1, #10
 80060ee:	4621      	mov	r1, r4
 80060f0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80060f4:	4621      	mov	r1, r4
 80060f6:	028a      	lsls	r2, r1, #10
 80060f8:	4610      	mov	r0, r2
 80060fa:	4619      	mov	r1, r3
 80060fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80060fe:	2200      	movs	r2, #0
 8006100:	60bb      	str	r3, [r7, #8]
 8006102:	60fa      	str	r2, [r7, #12]
 8006104:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006108:	f7fa fd56 	bl	8000bb8 <__aeabi_uldivmod>
 800610c:	4602      	mov	r2, r0
 800610e:	460b      	mov	r3, r1
 8006110:	4613      	mov	r3, r2
 8006112:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006114:	4b0b      	ldr	r3, [pc, #44]	; (8006144 <HAL_RCC_GetSysClockFreq+0x180>)
 8006116:	685b      	ldr	r3, [r3, #4]
 8006118:	0c1b      	lsrs	r3, r3, #16
 800611a:	f003 0303 	and.w	r3, r3, #3
 800611e:	3301      	adds	r3, #1
 8006120:	005b      	lsls	r3, r3, #1
 8006122:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8006124:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006126:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006128:	fbb2 f3f3 	udiv	r3, r2, r3
 800612c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800612e:	e002      	b.n	8006136 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006130:	4b05      	ldr	r3, [pc, #20]	; (8006148 <HAL_RCC_GetSysClockFreq+0x184>)
 8006132:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8006134:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006136:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8006138:	4618      	mov	r0, r3
 800613a:	3740      	adds	r7, #64	; 0x40
 800613c:	46bd      	mov	sp, r7
 800613e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006142:	bf00      	nop
 8006144:	40023800 	.word	0x40023800
 8006148:	00f42400 	.word	0x00f42400
 800614c:	017d7840 	.word	0x017d7840

08006150 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006150:	b480      	push	{r7}
 8006152:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006154:	4b03      	ldr	r3, [pc, #12]	; (8006164 <HAL_RCC_GetHCLKFreq+0x14>)
 8006156:	681b      	ldr	r3, [r3, #0]
}
 8006158:	4618      	mov	r0, r3
 800615a:	46bd      	mov	sp, r7
 800615c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006160:	4770      	bx	lr
 8006162:	bf00      	nop
 8006164:	20000090 	.word	0x20000090

08006168 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006168:	b580      	push	{r7, lr}
 800616a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800616c:	f7ff fff0 	bl	8006150 <HAL_RCC_GetHCLKFreq>
 8006170:	4602      	mov	r2, r0
 8006172:	4b05      	ldr	r3, [pc, #20]	; (8006188 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006174:	689b      	ldr	r3, [r3, #8]
 8006176:	0a9b      	lsrs	r3, r3, #10
 8006178:	f003 0307 	and.w	r3, r3, #7
 800617c:	4903      	ldr	r1, [pc, #12]	; (800618c <HAL_RCC_GetPCLK1Freq+0x24>)
 800617e:	5ccb      	ldrb	r3, [r1, r3]
 8006180:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006184:	4618      	mov	r0, r3
 8006186:	bd80      	pop	{r7, pc}
 8006188:	40023800 	.word	0x40023800
 800618c:	08009278 	.word	0x08009278

08006190 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006190:	b580      	push	{r7, lr}
 8006192:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006194:	f7ff ffdc 	bl	8006150 <HAL_RCC_GetHCLKFreq>
 8006198:	4602      	mov	r2, r0
 800619a:	4b05      	ldr	r3, [pc, #20]	; (80061b0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800619c:	689b      	ldr	r3, [r3, #8]
 800619e:	0b5b      	lsrs	r3, r3, #13
 80061a0:	f003 0307 	and.w	r3, r3, #7
 80061a4:	4903      	ldr	r1, [pc, #12]	; (80061b4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80061a6:	5ccb      	ldrb	r3, [r1, r3]
 80061a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80061ac:	4618      	mov	r0, r3
 80061ae:	bd80      	pop	{r7, pc}
 80061b0:	40023800 	.word	0x40023800
 80061b4:	08009278 	.word	0x08009278

080061b8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80061b8:	b580      	push	{r7, lr}
 80061ba:	b082      	sub	sp, #8
 80061bc:	af00      	add	r7, sp, #0
 80061be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d101      	bne.n	80061ca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80061c6:	2301      	movs	r3, #1
 80061c8:	e041      	b.n	800624e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80061d0:	b2db      	uxtb	r3, r3
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d106      	bne.n	80061e4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	2200      	movs	r2, #0
 80061da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80061de:	6878      	ldr	r0, [r7, #4]
 80061e0:	f7fc faf2 	bl	80027c8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	2202      	movs	r2, #2
 80061e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681a      	ldr	r2, [r3, #0]
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	3304      	adds	r3, #4
 80061f4:	4619      	mov	r1, r3
 80061f6:	4610      	mov	r0, r2
 80061f8:	f000 faf0 	bl	80067dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2201      	movs	r2, #1
 8006200:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	2201      	movs	r2, #1
 8006208:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	2201      	movs	r2, #1
 8006210:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	2201      	movs	r2, #1
 8006218:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	2201      	movs	r2, #1
 8006220:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	2201      	movs	r2, #1
 8006228:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	2201      	movs	r2, #1
 8006230:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	2201      	movs	r2, #1
 8006238:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	2201      	movs	r2, #1
 8006240:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	2201      	movs	r2, #1
 8006248:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800624c:	2300      	movs	r3, #0
}
 800624e:	4618      	mov	r0, r3
 8006250:	3708      	adds	r7, #8
 8006252:	46bd      	mov	sp, r7
 8006254:	bd80      	pop	{r7, pc}

08006256 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8006256:	b580      	push	{r7, lr}
 8006258:	b082      	sub	sp, #8
 800625a:	af00      	add	r7, sp, #0
 800625c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	2b00      	cmp	r3, #0
 8006262:	d101      	bne.n	8006268 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8006264:	2301      	movs	r3, #1
 8006266:	e041      	b.n	80062ec <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800626e:	b2db      	uxtb	r3, r3
 8006270:	2b00      	cmp	r3, #0
 8006272:	d106      	bne.n	8006282 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2200      	movs	r2, #0
 8006278:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800627c:	6878      	ldr	r0, [r7, #4]
 800627e:	f000 f839 	bl	80062f4 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	2202      	movs	r2, #2
 8006286:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681a      	ldr	r2, [r3, #0]
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	3304      	adds	r3, #4
 8006292:	4619      	mov	r1, r3
 8006294:	4610      	mov	r0, r2
 8006296:	f000 faa1 	bl	80067dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	2201      	movs	r2, #1
 800629e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	2201      	movs	r2, #1
 80062a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	2201      	movs	r2, #1
 80062ae:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	2201      	movs	r2, #1
 80062b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	2201      	movs	r2, #1
 80062be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	2201      	movs	r2, #1
 80062c6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	2201      	movs	r2, #1
 80062ce:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	2201      	movs	r2, #1
 80062d6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	2201      	movs	r2, #1
 80062de:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	2201      	movs	r2, #1
 80062e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80062ea:	2300      	movs	r3, #0
}
 80062ec:	4618      	mov	r0, r3
 80062ee:	3708      	adds	r7, #8
 80062f0:	46bd      	mov	sp, r7
 80062f2:	bd80      	pop	{r7, pc}

080062f4 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80062f4:	b480      	push	{r7}
 80062f6:	b083      	sub	sp, #12
 80062f8:	af00      	add	r7, sp, #0
 80062fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 80062fc:	bf00      	nop
 80062fe:	370c      	adds	r7, #12
 8006300:	46bd      	mov	sp, r7
 8006302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006306:	4770      	bx	lr

08006308 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006308:	b580      	push	{r7, lr}
 800630a:	b082      	sub	sp, #8
 800630c:	af00      	add	r7, sp, #0
 800630e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2b00      	cmp	r3, #0
 8006314:	d101      	bne.n	800631a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006316:	2301      	movs	r3, #1
 8006318:	e041      	b.n	800639e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006320:	b2db      	uxtb	r3, r3
 8006322:	2b00      	cmp	r3, #0
 8006324:	d106      	bne.n	8006334 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	2200      	movs	r2, #0
 800632a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800632e:	6878      	ldr	r0, [r7, #4]
 8006330:	f000 f839 	bl	80063a6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	2202      	movs	r2, #2
 8006338:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681a      	ldr	r2, [r3, #0]
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	3304      	adds	r3, #4
 8006344:	4619      	mov	r1, r3
 8006346:	4610      	mov	r0, r2
 8006348:	f000 fa48 	bl	80067dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	2201      	movs	r2, #1
 8006350:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	2201      	movs	r2, #1
 8006358:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	2201      	movs	r2, #1
 8006360:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	2201      	movs	r2, #1
 8006368:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	2201      	movs	r2, #1
 8006370:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	2201      	movs	r2, #1
 8006378:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	2201      	movs	r2, #1
 8006380:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	2201      	movs	r2, #1
 8006388:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	2201      	movs	r2, #1
 8006390:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	2201      	movs	r2, #1
 8006398:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800639c:	2300      	movs	r3, #0
}
 800639e:	4618      	mov	r0, r3
 80063a0:	3708      	adds	r7, #8
 80063a2:	46bd      	mov	sp, r7
 80063a4:	bd80      	pop	{r7, pc}

080063a6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80063a6:	b480      	push	{r7}
 80063a8:	b083      	sub	sp, #12
 80063aa:	af00      	add	r7, sp, #0
 80063ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80063ae:	bf00      	nop
 80063b0:	370c      	adds	r7, #12
 80063b2:	46bd      	mov	sp, r7
 80063b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b8:	4770      	bx	lr
	...

080063bc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80063bc:	b580      	push	{r7, lr}
 80063be:	b084      	sub	sp, #16
 80063c0:	af00      	add	r7, sp, #0
 80063c2:	6078      	str	r0, [r7, #4]
 80063c4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80063c6:	683b      	ldr	r3, [r7, #0]
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d109      	bne.n	80063e0 <HAL_TIM_PWM_Start+0x24>
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80063d2:	b2db      	uxtb	r3, r3
 80063d4:	2b01      	cmp	r3, #1
 80063d6:	bf14      	ite	ne
 80063d8:	2301      	movne	r3, #1
 80063da:	2300      	moveq	r3, #0
 80063dc:	b2db      	uxtb	r3, r3
 80063de:	e022      	b.n	8006426 <HAL_TIM_PWM_Start+0x6a>
 80063e0:	683b      	ldr	r3, [r7, #0]
 80063e2:	2b04      	cmp	r3, #4
 80063e4:	d109      	bne.n	80063fa <HAL_TIM_PWM_Start+0x3e>
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80063ec:	b2db      	uxtb	r3, r3
 80063ee:	2b01      	cmp	r3, #1
 80063f0:	bf14      	ite	ne
 80063f2:	2301      	movne	r3, #1
 80063f4:	2300      	moveq	r3, #0
 80063f6:	b2db      	uxtb	r3, r3
 80063f8:	e015      	b.n	8006426 <HAL_TIM_PWM_Start+0x6a>
 80063fa:	683b      	ldr	r3, [r7, #0]
 80063fc:	2b08      	cmp	r3, #8
 80063fe:	d109      	bne.n	8006414 <HAL_TIM_PWM_Start+0x58>
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006406:	b2db      	uxtb	r3, r3
 8006408:	2b01      	cmp	r3, #1
 800640a:	bf14      	ite	ne
 800640c:	2301      	movne	r3, #1
 800640e:	2300      	moveq	r3, #0
 8006410:	b2db      	uxtb	r3, r3
 8006412:	e008      	b.n	8006426 <HAL_TIM_PWM_Start+0x6a>
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800641a:	b2db      	uxtb	r3, r3
 800641c:	2b01      	cmp	r3, #1
 800641e:	bf14      	ite	ne
 8006420:	2301      	movne	r3, #1
 8006422:	2300      	moveq	r3, #0
 8006424:	b2db      	uxtb	r3, r3
 8006426:	2b00      	cmp	r3, #0
 8006428:	d001      	beq.n	800642e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800642a:	2301      	movs	r3, #1
 800642c:	e068      	b.n	8006500 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800642e:	683b      	ldr	r3, [r7, #0]
 8006430:	2b00      	cmp	r3, #0
 8006432:	d104      	bne.n	800643e <HAL_TIM_PWM_Start+0x82>
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	2202      	movs	r2, #2
 8006438:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800643c:	e013      	b.n	8006466 <HAL_TIM_PWM_Start+0xaa>
 800643e:	683b      	ldr	r3, [r7, #0]
 8006440:	2b04      	cmp	r3, #4
 8006442:	d104      	bne.n	800644e <HAL_TIM_PWM_Start+0x92>
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	2202      	movs	r2, #2
 8006448:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800644c:	e00b      	b.n	8006466 <HAL_TIM_PWM_Start+0xaa>
 800644e:	683b      	ldr	r3, [r7, #0]
 8006450:	2b08      	cmp	r3, #8
 8006452:	d104      	bne.n	800645e <HAL_TIM_PWM_Start+0xa2>
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	2202      	movs	r2, #2
 8006458:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800645c:	e003      	b.n	8006466 <HAL_TIM_PWM_Start+0xaa>
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	2202      	movs	r2, #2
 8006462:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	2201      	movs	r2, #1
 800646c:	6839      	ldr	r1, [r7, #0]
 800646e:	4618      	mov	r0, r3
 8006470:	f000 fcd0 	bl	8006e14 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	4a23      	ldr	r2, [pc, #140]	; (8006508 <HAL_TIM_PWM_Start+0x14c>)
 800647a:	4293      	cmp	r3, r2
 800647c:	d107      	bne.n	800648e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800648c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	4a1d      	ldr	r2, [pc, #116]	; (8006508 <HAL_TIM_PWM_Start+0x14c>)
 8006494:	4293      	cmp	r3, r2
 8006496:	d018      	beq.n	80064ca <HAL_TIM_PWM_Start+0x10e>
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80064a0:	d013      	beq.n	80064ca <HAL_TIM_PWM_Start+0x10e>
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	4a19      	ldr	r2, [pc, #100]	; (800650c <HAL_TIM_PWM_Start+0x150>)
 80064a8:	4293      	cmp	r3, r2
 80064aa:	d00e      	beq.n	80064ca <HAL_TIM_PWM_Start+0x10e>
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	4a17      	ldr	r2, [pc, #92]	; (8006510 <HAL_TIM_PWM_Start+0x154>)
 80064b2:	4293      	cmp	r3, r2
 80064b4:	d009      	beq.n	80064ca <HAL_TIM_PWM_Start+0x10e>
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	4a16      	ldr	r2, [pc, #88]	; (8006514 <HAL_TIM_PWM_Start+0x158>)
 80064bc:	4293      	cmp	r3, r2
 80064be:	d004      	beq.n	80064ca <HAL_TIM_PWM_Start+0x10e>
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	4a14      	ldr	r2, [pc, #80]	; (8006518 <HAL_TIM_PWM_Start+0x15c>)
 80064c6:	4293      	cmp	r3, r2
 80064c8:	d111      	bne.n	80064ee <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	689b      	ldr	r3, [r3, #8]
 80064d0:	f003 0307 	and.w	r3, r3, #7
 80064d4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	2b06      	cmp	r3, #6
 80064da:	d010      	beq.n	80064fe <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	681a      	ldr	r2, [r3, #0]
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	f042 0201 	orr.w	r2, r2, #1
 80064ea:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80064ec:	e007      	b.n	80064fe <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	681a      	ldr	r2, [r3, #0]
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	f042 0201 	orr.w	r2, r2, #1
 80064fc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80064fe:	2300      	movs	r3, #0
}
 8006500:	4618      	mov	r0, r3
 8006502:	3710      	adds	r7, #16
 8006504:	46bd      	mov	sp, r7
 8006506:	bd80      	pop	{r7, pc}
 8006508:	40010000 	.word	0x40010000
 800650c:	40000400 	.word	0x40000400
 8006510:	40000800 	.word	0x40000800
 8006514:	40000c00 	.word	0x40000c00
 8006518:	40014000 	.word	0x40014000

0800651c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800651c:	b580      	push	{r7, lr}
 800651e:	b086      	sub	sp, #24
 8006520:	af00      	add	r7, sp, #0
 8006522:	60f8      	str	r0, [r7, #12]
 8006524:	60b9      	str	r1, [r7, #8]
 8006526:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006528:	2300      	movs	r3, #0
 800652a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006532:	2b01      	cmp	r3, #1
 8006534:	d101      	bne.n	800653a <HAL_TIM_OC_ConfigChannel+0x1e>
 8006536:	2302      	movs	r3, #2
 8006538:	e048      	b.n	80065cc <HAL_TIM_OC_ConfigChannel+0xb0>
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	2201      	movs	r2, #1
 800653e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	2b0c      	cmp	r3, #12
 8006546:	d839      	bhi.n	80065bc <HAL_TIM_OC_ConfigChannel+0xa0>
 8006548:	a201      	add	r2, pc, #4	; (adr r2, 8006550 <HAL_TIM_OC_ConfigChannel+0x34>)
 800654a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800654e:	bf00      	nop
 8006550:	08006585 	.word	0x08006585
 8006554:	080065bd 	.word	0x080065bd
 8006558:	080065bd 	.word	0x080065bd
 800655c:	080065bd 	.word	0x080065bd
 8006560:	08006593 	.word	0x08006593
 8006564:	080065bd 	.word	0x080065bd
 8006568:	080065bd 	.word	0x080065bd
 800656c:	080065bd 	.word	0x080065bd
 8006570:	080065a1 	.word	0x080065a1
 8006574:	080065bd 	.word	0x080065bd
 8006578:	080065bd 	.word	0x080065bd
 800657c:	080065bd 	.word	0x080065bd
 8006580:	080065af 	.word	0x080065af
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	68b9      	ldr	r1, [r7, #8]
 800658a:	4618      	mov	r0, r3
 800658c:	f000 f9a6 	bl	80068dc <TIM_OC1_SetConfig>
      break;
 8006590:	e017      	b.n	80065c2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	68b9      	ldr	r1, [r7, #8]
 8006598:	4618      	mov	r0, r3
 800659a:	f000 fa05 	bl	80069a8 <TIM_OC2_SetConfig>
      break;
 800659e:	e010      	b.n	80065c2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	68b9      	ldr	r1, [r7, #8]
 80065a6:	4618      	mov	r0, r3
 80065a8:	f000 fa6a 	bl	8006a80 <TIM_OC3_SetConfig>
      break;
 80065ac:	e009      	b.n	80065c2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	68b9      	ldr	r1, [r7, #8]
 80065b4:	4618      	mov	r0, r3
 80065b6:	f000 facd 	bl	8006b54 <TIM_OC4_SetConfig>
      break;
 80065ba:	e002      	b.n	80065c2 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 80065bc:	2301      	movs	r3, #1
 80065be:	75fb      	strb	r3, [r7, #23]
      break;
 80065c0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	2200      	movs	r2, #0
 80065c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80065ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80065cc:	4618      	mov	r0, r3
 80065ce:	3718      	adds	r7, #24
 80065d0:	46bd      	mov	sp, r7
 80065d2:	bd80      	pop	{r7, pc}

080065d4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80065d4:	b580      	push	{r7, lr}
 80065d6:	b086      	sub	sp, #24
 80065d8:	af00      	add	r7, sp, #0
 80065da:	60f8      	str	r0, [r7, #12]
 80065dc:	60b9      	str	r1, [r7, #8]
 80065de:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80065e0:	2300      	movs	r3, #0
 80065e2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80065ea:	2b01      	cmp	r3, #1
 80065ec:	d101      	bne.n	80065f2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80065ee:	2302      	movs	r3, #2
 80065f0:	e0ae      	b.n	8006750 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	2201      	movs	r2, #1
 80065f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	2b0c      	cmp	r3, #12
 80065fe:	f200 809f 	bhi.w	8006740 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006602:	a201      	add	r2, pc, #4	; (adr r2, 8006608 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006604:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006608:	0800663d 	.word	0x0800663d
 800660c:	08006741 	.word	0x08006741
 8006610:	08006741 	.word	0x08006741
 8006614:	08006741 	.word	0x08006741
 8006618:	0800667d 	.word	0x0800667d
 800661c:	08006741 	.word	0x08006741
 8006620:	08006741 	.word	0x08006741
 8006624:	08006741 	.word	0x08006741
 8006628:	080066bf 	.word	0x080066bf
 800662c:	08006741 	.word	0x08006741
 8006630:	08006741 	.word	0x08006741
 8006634:	08006741 	.word	0x08006741
 8006638:	080066ff 	.word	0x080066ff
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	68b9      	ldr	r1, [r7, #8]
 8006642:	4618      	mov	r0, r3
 8006644:	f000 f94a 	bl	80068dc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	699a      	ldr	r2, [r3, #24]
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	f042 0208 	orr.w	r2, r2, #8
 8006656:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	699a      	ldr	r2, [r3, #24]
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	f022 0204 	bic.w	r2, r2, #4
 8006666:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	6999      	ldr	r1, [r3, #24]
 800666e:	68bb      	ldr	r3, [r7, #8]
 8006670:	691a      	ldr	r2, [r3, #16]
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	430a      	orrs	r2, r1
 8006678:	619a      	str	r2, [r3, #24]
      break;
 800667a:	e064      	b.n	8006746 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	68b9      	ldr	r1, [r7, #8]
 8006682:	4618      	mov	r0, r3
 8006684:	f000 f990 	bl	80069a8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	699a      	ldr	r2, [r3, #24]
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006696:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	699a      	ldr	r2, [r3, #24]
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80066a6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	6999      	ldr	r1, [r3, #24]
 80066ae:	68bb      	ldr	r3, [r7, #8]
 80066b0:	691b      	ldr	r3, [r3, #16]
 80066b2:	021a      	lsls	r2, r3, #8
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	430a      	orrs	r2, r1
 80066ba:	619a      	str	r2, [r3, #24]
      break;
 80066bc:	e043      	b.n	8006746 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	68b9      	ldr	r1, [r7, #8]
 80066c4:	4618      	mov	r0, r3
 80066c6:	f000 f9db 	bl	8006a80 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	69da      	ldr	r2, [r3, #28]
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	f042 0208 	orr.w	r2, r2, #8
 80066d8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	69da      	ldr	r2, [r3, #28]
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	f022 0204 	bic.w	r2, r2, #4
 80066e8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	69d9      	ldr	r1, [r3, #28]
 80066f0:	68bb      	ldr	r3, [r7, #8]
 80066f2:	691a      	ldr	r2, [r3, #16]
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	430a      	orrs	r2, r1
 80066fa:	61da      	str	r2, [r3, #28]
      break;
 80066fc:	e023      	b.n	8006746 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	68b9      	ldr	r1, [r7, #8]
 8006704:	4618      	mov	r0, r3
 8006706:	f000 fa25 	bl	8006b54 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	69da      	ldr	r2, [r3, #28]
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006718:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	69da      	ldr	r2, [r3, #28]
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006728:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	69d9      	ldr	r1, [r3, #28]
 8006730:	68bb      	ldr	r3, [r7, #8]
 8006732:	691b      	ldr	r3, [r3, #16]
 8006734:	021a      	lsls	r2, r3, #8
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	430a      	orrs	r2, r1
 800673c:	61da      	str	r2, [r3, #28]
      break;
 800673e:	e002      	b.n	8006746 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006740:	2301      	movs	r3, #1
 8006742:	75fb      	strb	r3, [r7, #23]
      break;
 8006744:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	2200      	movs	r2, #0
 800674a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800674e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006750:	4618      	mov	r0, r3
 8006752:	3718      	adds	r7, #24
 8006754:	46bd      	mov	sp, r7
 8006756:	bd80      	pop	{r7, pc}

08006758 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8006758:	b580      	push	{r7, lr}
 800675a:	b082      	sub	sp, #8
 800675c:	af00      	add	r7, sp, #0
 800675e:	6078      	str	r0, [r7, #4]
 8006760:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006768:	2b01      	cmp	r3, #1
 800676a:	d101      	bne.n	8006770 <HAL_TIM_SlaveConfigSynchro+0x18>
 800676c:	2302      	movs	r3, #2
 800676e:	e031      	b.n	80067d4 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	2201      	movs	r2, #1
 8006774:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	2202      	movs	r2, #2
 800677c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8006780:	6839      	ldr	r1, [r7, #0]
 8006782:	6878      	ldr	r0, [r7, #4]
 8006784:	f000 fa36 	bl	8006bf4 <TIM_SlaveTimer_SetConfig>
 8006788:	4603      	mov	r3, r0
 800678a:	2b00      	cmp	r3, #0
 800678c:	d009      	beq.n	80067a2 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	2201      	movs	r2, #1
 8006792:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	2200      	movs	r2, #0
 800679a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 800679e:	2301      	movs	r3, #1
 80067a0:	e018      	b.n	80067d4 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	68da      	ldr	r2, [r3, #12]
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80067b0:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	68da      	ldr	r2, [r3, #12]
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80067c0:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	2201      	movs	r2, #1
 80067c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	2200      	movs	r2, #0
 80067ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80067d2:	2300      	movs	r3, #0
}
 80067d4:	4618      	mov	r0, r3
 80067d6:	3708      	adds	r7, #8
 80067d8:	46bd      	mov	sp, r7
 80067da:	bd80      	pop	{r7, pc}

080067dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80067dc:	b480      	push	{r7}
 80067de:	b085      	sub	sp, #20
 80067e0:	af00      	add	r7, sp, #0
 80067e2:	6078      	str	r0, [r7, #4]
 80067e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	4a34      	ldr	r2, [pc, #208]	; (80068c0 <TIM_Base_SetConfig+0xe4>)
 80067f0:	4293      	cmp	r3, r2
 80067f2:	d00f      	beq.n	8006814 <TIM_Base_SetConfig+0x38>
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80067fa:	d00b      	beq.n	8006814 <TIM_Base_SetConfig+0x38>
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	4a31      	ldr	r2, [pc, #196]	; (80068c4 <TIM_Base_SetConfig+0xe8>)
 8006800:	4293      	cmp	r3, r2
 8006802:	d007      	beq.n	8006814 <TIM_Base_SetConfig+0x38>
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	4a30      	ldr	r2, [pc, #192]	; (80068c8 <TIM_Base_SetConfig+0xec>)
 8006808:	4293      	cmp	r3, r2
 800680a:	d003      	beq.n	8006814 <TIM_Base_SetConfig+0x38>
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	4a2f      	ldr	r2, [pc, #188]	; (80068cc <TIM_Base_SetConfig+0xf0>)
 8006810:	4293      	cmp	r3, r2
 8006812:	d108      	bne.n	8006826 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800681a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800681c:	683b      	ldr	r3, [r7, #0]
 800681e:	685b      	ldr	r3, [r3, #4]
 8006820:	68fa      	ldr	r2, [r7, #12]
 8006822:	4313      	orrs	r3, r2
 8006824:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	4a25      	ldr	r2, [pc, #148]	; (80068c0 <TIM_Base_SetConfig+0xe4>)
 800682a:	4293      	cmp	r3, r2
 800682c:	d01b      	beq.n	8006866 <TIM_Base_SetConfig+0x8a>
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006834:	d017      	beq.n	8006866 <TIM_Base_SetConfig+0x8a>
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	4a22      	ldr	r2, [pc, #136]	; (80068c4 <TIM_Base_SetConfig+0xe8>)
 800683a:	4293      	cmp	r3, r2
 800683c:	d013      	beq.n	8006866 <TIM_Base_SetConfig+0x8a>
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	4a21      	ldr	r2, [pc, #132]	; (80068c8 <TIM_Base_SetConfig+0xec>)
 8006842:	4293      	cmp	r3, r2
 8006844:	d00f      	beq.n	8006866 <TIM_Base_SetConfig+0x8a>
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	4a20      	ldr	r2, [pc, #128]	; (80068cc <TIM_Base_SetConfig+0xf0>)
 800684a:	4293      	cmp	r3, r2
 800684c:	d00b      	beq.n	8006866 <TIM_Base_SetConfig+0x8a>
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	4a1f      	ldr	r2, [pc, #124]	; (80068d0 <TIM_Base_SetConfig+0xf4>)
 8006852:	4293      	cmp	r3, r2
 8006854:	d007      	beq.n	8006866 <TIM_Base_SetConfig+0x8a>
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	4a1e      	ldr	r2, [pc, #120]	; (80068d4 <TIM_Base_SetConfig+0xf8>)
 800685a:	4293      	cmp	r3, r2
 800685c:	d003      	beq.n	8006866 <TIM_Base_SetConfig+0x8a>
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	4a1d      	ldr	r2, [pc, #116]	; (80068d8 <TIM_Base_SetConfig+0xfc>)
 8006862:	4293      	cmp	r3, r2
 8006864:	d108      	bne.n	8006878 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800686c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800686e:	683b      	ldr	r3, [r7, #0]
 8006870:	68db      	ldr	r3, [r3, #12]
 8006872:	68fa      	ldr	r2, [r7, #12]
 8006874:	4313      	orrs	r3, r2
 8006876:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800687e:	683b      	ldr	r3, [r7, #0]
 8006880:	695b      	ldr	r3, [r3, #20]
 8006882:	4313      	orrs	r3, r2
 8006884:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	68fa      	ldr	r2, [r7, #12]
 800688a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800688c:	683b      	ldr	r3, [r7, #0]
 800688e:	689a      	ldr	r2, [r3, #8]
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006894:	683b      	ldr	r3, [r7, #0]
 8006896:	681a      	ldr	r2, [r3, #0]
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	4a08      	ldr	r2, [pc, #32]	; (80068c0 <TIM_Base_SetConfig+0xe4>)
 80068a0:	4293      	cmp	r3, r2
 80068a2:	d103      	bne.n	80068ac <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80068a4:	683b      	ldr	r3, [r7, #0]
 80068a6:	691a      	ldr	r2, [r3, #16]
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	2201      	movs	r2, #1
 80068b0:	615a      	str	r2, [r3, #20]
}
 80068b2:	bf00      	nop
 80068b4:	3714      	adds	r7, #20
 80068b6:	46bd      	mov	sp, r7
 80068b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068bc:	4770      	bx	lr
 80068be:	bf00      	nop
 80068c0:	40010000 	.word	0x40010000
 80068c4:	40000400 	.word	0x40000400
 80068c8:	40000800 	.word	0x40000800
 80068cc:	40000c00 	.word	0x40000c00
 80068d0:	40014000 	.word	0x40014000
 80068d4:	40014400 	.word	0x40014400
 80068d8:	40014800 	.word	0x40014800

080068dc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80068dc:	b480      	push	{r7}
 80068de:	b087      	sub	sp, #28
 80068e0:	af00      	add	r7, sp, #0
 80068e2:	6078      	str	r0, [r7, #4]
 80068e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	6a1b      	ldr	r3, [r3, #32]
 80068ea:	f023 0201 	bic.w	r2, r3, #1
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	6a1b      	ldr	r3, [r3, #32]
 80068f6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	685b      	ldr	r3, [r3, #4]
 80068fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	699b      	ldr	r3, [r3, #24]
 8006902:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800690a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	f023 0303 	bic.w	r3, r3, #3
 8006912:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006914:	683b      	ldr	r3, [r7, #0]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	68fa      	ldr	r2, [r7, #12]
 800691a:	4313      	orrs	r3, r2
 800691c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800691e:	697b      	ldr	r3, [r7, #20]
 8006920:	f023 0302 	bic.w	r3, r3, #2
 8006924:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006926:	683b      	ldr	r3, [r7, #0]
 8006928:	689b      	ldr	r3, [r3, #8]
 800692a:	697a      	ldr	r2, [r7, #20]
 800692c:	4313      	orrs	r3, r2
 800692e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	4a1c      	ldr	r2, [pc, #112]	; (80069a4 <TIM_OC1_SetConfig+0xc8>)
 8006934:	4293      	cmp	r3, r2
 8006936:	d10c      	bne.n	8006952 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006938:	697b      	ldr	r3, [r7, #20]
 800693a:	f023 0308 	bic.w	r3, r3, #8
 800693e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006940:	683b      	ldr	r3, [r7, #0]
 8006942:	68db      	ldr	r3, [r3, #12]
 8006944:	697a      	ldr	r2, [r7, #20]
 8006946:	4313      	orrs	r3, r2
 8006948:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800694a:	697b      	ldr	r3, [r7, #20]
 800694c:	f023 0304 	bic.w	r3, r3, #4
 8006950:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	4a13      	ldr	r2, [pc, #76]	; (80069a4 <TIM_OC1_SetConfig+0xc8>)
 8006956:	4293      	cmp	r3, r2
 8006958:	d111      	bne.n	800697e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800695a:	693b      	ldr	r3, [r7, #16]
 800695c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006960:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006962:	693b      	ldr	r3, [r7, #16]
 8006964:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006968:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800696a:	683b      	ldr	r3, [r7, #0]
 800696c:	695b      	ldr	r3, [r3, #20]
 800696e:	693a      	ldr	r2, [r7, #16]
 8006970:	4313      	orrs	r3, r2
 8006972:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006974:	683b      	ldr	r3, [r7, #0]
 8006976:	699b      	ldr	r3, [r3, #24]
 8006978:	693a      	ldr	r2, [r7, #16]
 800697a:	4313      	orrs	r3, r2
 800697c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	693a      	ldr	r2, [r7, #16]
 8006982:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	68fa      	ldr	r2, [r7, #12]
 8006988:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800698a:	683b      	ldr	r3, [r7, #0]
 800698c:	685a      	ldr	r2, [r3, #4]
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	697a      	ldr	r2, [r7, #20]
 8006996:	621a      	str	r2, [r3, #32]
}
 8006998:	bf00      	nop
 800699a:	371c      	adds	r7, #28
 800699c:	46bd      	mov	sp, r7
 800699e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a2:	4770      	bx	lr
 80069a4:	40010000 	.word	0x40010000

080069a8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80069a8:	b480      	push	{r7}
 80069aa:	b087      	sub	sp, #28
 80069ac:	af00      	add	r7, sp, #0
 80069ae:	6078      	str	r0, [r7, #4]
 80069b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	6a1b      	ldr	r3, [r3, #32]
 80069b6:	f023 0210 	bic.w	r2, r3, #16
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	6a1b      	ldr	r3, [r3, #32]
 80069c2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	685b      	ldr	r3, [r3, #4]
 80069c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	699b      	ldr	r3, [r3, #24]
 80069ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80069d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80069de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80069e0:	683b      	ldr	r3, [r7, #0]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	021b      	lsls	r3, r3, #8
 80069e6:	68fa      	ldr	r2, [r7, #12]
 80069e8:	4313      	orrs	r3, r2
 80069ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80069ec:	697b      	ldr	r3, [r7, #20]
 80069ee:	f023 0320 	bic.w	r3, r3, #32
 80069f2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80069f4:	683b      	ldr	r3, [r7, #0]
 80069f6:	689b      	ldr	r3, [r3, #8]
 80069f8:	011b      	lsls	r3, r3, #4
 80069fa:	697a      	ldr	r2, [r7, #20]
 80069fc:	4313      	orrs	r3, r2
 80069fe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	4a1e      	ldr	r2, [pc, #120]	; (8006a7c <TIM_OC2_SetConfig+0xd4>)
 8006a04:	4293      	cmp	r3, r2
 8006a06:	d10d      	bne.n	8006a24 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006a08:	697b      	ldr	r3, [r7, #20]
 8006a0a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006a0e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006a10:	683b      	ldr	r3, [r7, #0]
 8006a12:	68db      	ldr	r3, [r3, #12]
 8006a14:	011b      	lsls	r3, r3, #4
 8006a16:	697a      	ldr	r2, [r7, #20]
 8006a18:	4313      	orrs	r3, r2
 8006a1a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006a1c:	697b      	ldr	r3, [r7, #20]
 8006a1e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006a22:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	4a15      	ldr	r2, [pc, #84]	; (8006a7c <TIM_OC2_SetConfig+0xd4>)
 8006a28:	4293      	cmp	r3, r2
 8006a2a:	d113      	bne.n	8006a54 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006a2c:	693b      	ldr	r3, [r7, #16]
 8006a2e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006a32:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006a34:	693b      	ldr	r3, [r7, #16]
 8006a36:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006a3a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006a3c:	683b      	ldr	r3, [r7, #0]
 8006a3e:	695b      	ldr	r3, [r3, #20]
 8006a40:	009b      	lsls	r3, r3, #2
 8006a42:	693a      	ldr	r2, [r7, #16]
 8006a44:	4313      	orrs	r3, r2
 8006a46:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006a48:	683b      	ldr	r3, [r7, #0]
 8006a4a:	699b      	ldr	r3, [r3, #24]
 8006a4c:	009b      	lsls	r3, r3, #2
 8006a4e:	693a      	ldr	r2, [r7, #16]
 8006a50:	4313      	orrs	r3, r2
 8006a52:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	693a      	ldr	r2, [r7, #16]
 8006a58:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	68fa      	ldr	r2, [r7, #12]
 8006a5e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006a60:	683b      	ldr	r3, [r7, #0]
 8006a62:	685a      	ldr	r2, [r3, #4]
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	697a      	ldr	r2, [r7, #20]
 8006a6c:	621a      	str	r2, [r3, #32]
}
 8006a6e:	bf00      	nop
 8006a70:	371c      	adds	r7, #28
 8006a72:	46bd      	mov	sp, r7
 8006a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a78:	4770      	bx	lr
 8006a7a:	bf00      	nop
 8006a7c:	40010000 	.word	0x40010000

08006a80 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006a80:	b480      	push	{r7}
 8006a82:	b087      	sub	sp, #28
 8006a84:	af00      	add	r7, sp, #0
 8006a86:	6078      	str	r0, [r7, #4]
 8006a88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	6a1b      	ldr	r3, [r3, #32]
 8006a8e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	6a1b      	ldr	r3, [r3, #32]
 8006a9a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	685b      	ldr	r3, [r3, #4]
 8006aa0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	69db      	ldr	r3, [r3, #28]
 8006aa6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006aae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	f023 0303 	bic.w	r3, r3, #3
 8006ab6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006ab8:	683b      	ldr	r3, [r7, #0]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	68fa      	ldr	r2, [r7, #12]
 8006abe:	4313      	orrs	r3, r2
 8006ac0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006ac2:	697b      	ldr	r3, [r7, #20]
 8006ac4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006ac8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006aca:	683b      	ldr	r3, [r7, #0]
 8006acc:	689b      	ldr	r3, [r3, #8]
 8006ace:	021b      	lsls	r3, r3, #8
 8006ad0:	697a      	ldr	r2, [r7, #20]
 8006ad2:	4313      	orrs	r3, r2
 8006ad4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	4a1d      	ldr	r2, [pc, #116]	; (8006b50 <TIM_OC3_SetConfig+0xd0>)
 8006ada:	4293      	cmp	r3, r2
 8006adc:	d10d      	bne.n	8006afa <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006ade:	697b      	ldr	r3, [r7, #20]
 8006ae0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006ae4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006ae6:	683b      	ldr	r3, [r7, #0]
 8006ae8:	68db      	ldr	r3, [r3, #12]
 8006aea:	021b      	lsls	r3, r3, #8
 8006aec:	697a      	ldr	r2, [r7, #20]
 8006aee:	4313      	orrs	r3, r2
 8006af0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006af2:	697b      	ldr	r3, [r7, #20]
 8006af4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006af8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	4a14      	ldr	r2, [pc, #80]	; (8006b50 <TIM_OC3_SetConfig+0xd0>)
 8006afe:	4293      	cmp	r3, r2
 8006b00:	d113      	bne.n	8006b2a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006b02:	693b      	ldr	r3, [r7, #16]
 8006b04:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006b08:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006b0a:	693b      	ldr	r3, [r7, #16]
 8006b0c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006b10:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006b12:	683b      	ldr	r3, [r7, #0]
 8006b14:	695b      	ldr	r3, [r3, #20]
 8006b16:	011b      	lsls	r3, r3, #4
 8006b18:	693a      	ldr	r2, [r7, #16]
 8006b1a:	4313      	orrs	r3, r2
 8006b1c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006b1e:	683b      	ldr	r3, [r7, #0]
 8006b20:	699b      	ldr	r3, [r3, #24]
 8006b22:	011b      	lsls	r3, r3, #4
 8006b24:	693a      	ldr	r2, [r7, #16]
 8006b26:	4313      	orrs	r3, r2
 8006b28:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	693a      	ldr	r2, [r7, #16]
 8006b2e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	68fa      	ldr	r2, [r7, #12]
 8006b34:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006b36:	683b      	ldr	r3, [r7, #0]
 8006b38:	685a      	ldr	r2, [r3, #4]
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	697a      	ldr	r2, [r7, #20]
 8006b42:	621a      	str	r2, [r3, #32]
}
 8006b44:	bf00      	nop
 8006b46:	371c      	adds	r7, #28
 8006b48:	46bd      	mov	sp, r7
 8006b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b4e:	4770      	bx	lr
 8006b50:	40010000 	.word	0x40010000

08006b54 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006b54:	b480      	push	{r7}
 8006b56:	b087      	sub	sp, #28
 8006b58:	af00      	add	r7, sp, #0
 8006b5a:	6078      	str	r0, [r7, #4]
 8006b5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	6a1b      	ldr	r3, [r3, #32]
 8006b62:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	6a1b      	ldr	r3, [r3, #32]
 8006b6e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	685b      	ldr	r3, [r3, #4]
 8006b74:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	69db      	ldr	r3, [r3, #28]
 8006b7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006b82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006b8a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006b8c:	683b      	ldr	r3, [r7, #0]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	021b      	lsls	r3, r3, #8
 8006b92:	68fa      	ldr	r2, [r7, #12]
 8006b94:	4313      	orrs	r3, r2
 8006b96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006b98:	693b      	ldr	r3, [r7, #16]
 8006b9a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006b9e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006ba0:	683b      	ldr	r3, [r7, #0]
 8006ba2:	689b      	ldr	r3, [r3, #8]
 8006ba4:	031b      	lsls	r3, r3, #12
 8006ba6:	693a      	ldr	r2, [r7, #16]
 8006ba8:	4313      	orrs	r3, r2
 8006baa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	4a10      	ldr	r2, [pc, #64]	; (8006bf0 <TIM_OC4_SetConfig+0x9c>)
 8006bb0:	4293      	cmp	r3, r2
 8006bb2:	d109      	bne.n	8006bc8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006bb4:	697b      	ldr	r3, [r7, #20]
 8006bb6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006bba:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006bbc:	683b      	ldr	r3, [r7, #0]
 8006bbe:	695b      	ldr	r3, [r3, #20]
 8006bc0:	019b      	lsls	r3, r3, #6
 8006bc2:	697a      	ldr	r2, [r7, #20]
 8006bc4:	4313      	orrs	r3, r2
 8006bc6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	697a      	ldr	r2, [r7, #20]
 8006bcc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	68fa      	ldr	r2, [r7, #12]
 8006bd2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006bd4:	683b      	ldr	r3, [r7, #0]
 8006bd6:	685a      	ldr	r2, [r3, #4]
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	693a      	ldr	r2, [r7, #16]
 8006be0:	621a      	str	r2, [r3, #32]
}
 8006be2:	bf00      	nop
 8006be4:	371c      	adds	r7, #28
 8006be6:	46bd      	mov	sp, r7
 8006be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bec:	4770      	bx	lr
 8006bee:	bf00      	nop
 8006bf0:	40010000 	.word	0x40010000

08006bf4 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8006bf4:	b580      	push	{r7, lr}
 8006bf6:	b086      	sub	sp, #24
 8006bf8:	af00      	add	r7, sp, #0
 8006bfa:	6078      	str	r0, [r7, #4]
 8006bfc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006bfe:	2300      	movs	r3, #0
 8006c00:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	689b      	ldr	r3, [r3, #8]
 8006c08:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006c0a:	693b      	ldr	r3, [r7, #16]
 8006c0c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c10:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8006c12:	683b      	ldr	r3, [r7, #0]
 8006c14:	685b      	ldr	r3, [r3, #4]
 8006c16:	693a      	ldr	r2, [r7, #16]
 8006c18:	4313      	orrs	r3, r2
 8006c1a:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8006c1c:	693b      	ldr	r3, [r7, #16]
 8006c1e:	f023 0307 	bic.w	r3, r3, #7
 8006c22:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8006c24:	683b      	ldr	r3, [r7, #0]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	693a      	ldr	r2, [r7, #16]
 8006c2a:	4313      	orrs	r3, r2
 8006c2c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	693a      	ldr	r2, [r7, #16]
 8006c34:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8006c36:	683b      	ldr	r3, [r7, #0]
 8006c38:	685b      	ldr	r3, [r3, #4]
 8006c3a:	2b70      	cmp	r3, #112	; 0x70
 8006c3c:	d01a      	beq.n	8006c74 <TIM_SlaveTimer_SetConfig+0x80>
 8006c3e:	2b70      	cmp	r3, #112	; 0x70
 8006c40:	d860      	bhi.n	8006d04 <TIM_SlaveTimer_SetConfig+0x110>
 8006c42:	2b60      	cmp	r3, #96	; 0x60
 8006c44:	d054      	beq.n	8006cf0 <TIM_SlaveTimer_SetConfig+0xfc>
 8006c46:	2b60      	cmp	r3, #96	; 0x60
 8006c48:	d85c      	bhi.n	8006d04 <TIM_SlaveTimer_SetConfig+0x110>
 8006c4a:	2b50      	cmp	r3, #80	; 0x50
 8006c4c:	d046      	beq.n	8006cdc <TIM_SlaveTimer_SetConfig+0xe8>
 8006c4e:	2b50      	cmp	r3, #80	; 0x50
 8006c50:	d858      	bhi.n	8006d04 <TIM_SlaveTimer_SetConfig+0x110>
 8006c52:	2b40      	cmp	r3, #64	; 0x40
 8006c54:	d019      	beq.n	8006c8a <TIM_SlaveTimer_SetConfig+0x96>
 8006c56:	2b40      	cmp	r3, #64	; 0x40
 8006c58:	d854      	bhi.n	8006d04 <TIM_SlaveTimer_SetConfig+0x110>
 8006c5a:	2b30      	cmp	r3, #48	; 0x30
 8006c5c:	d055      	beq.n	8006d0a <TIM_SlaveTimer_SetConfig+0x116>
 8006c5e:	2b30      	cmp	r3, #48	; 0x30
 8006c60:	d850      	bhi.n	8006d04 <TIM_SlaveTimer_SetConfig+0x110>
 8006c62:	2b20      	cmp	r3, #32
 8006c64:	d051      	beq.n	8006d0a <TIM_SlaveTimer_SetConfig+0x116>
 8006c66:	2b20      	cmp	r3, #32
 8006c68:	d84c      	bhi.n	8006d04 <TIM_SlaveTimer_SetConfig+0x110>
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d04d      	beq.n	8006d0a <TIM_SlaveTimer_SetConfig+0x116>
 8006c6e:	2b10      	cmp	r3, #16
 8006c70:	d04b      	beq.n	8006d0a <TIM_SlaveTimer_SetConfig+0x116>
 8006c72:	e047      	b.n	8006d04 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	6818      	ldr	r0, [r3, #0]
 8006c78:	683b      	ldr	r3, [r7, #0]
 8006c7a:	68d9      	ldr	r1, [r3, #12]
 8006c7c:	683b      	ldr	r3, [r7, #0]
 8006c7e:	689a      	ldr	r2, [r3, #8]
 8006c80:	683b      	ldr	r3, [r7, #0]
 8006c82:	691b      	ldr	r3, [r3, #16]
 8006c84:	f000 f8a6 	bl	8006dd4 <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 8006c88:	e040      	b.n	8006d0c <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8006c8a:	683b      	ldr	r3, [r7, #0]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	2b05      	cmp	r3, #5
 8006c90:	d101      	bne.n	8006c96 <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 8006c92:	2301      	movs	r3, #1
 8006c94:	e03b      	b.n	8006d0e <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	6a1b      	ldr	r3, [r3, #32]
 8006c9c:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	6a1a      	ldr	r2, [r3, #32]
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	f022 0201 	bic.w	r2, r2, #1
 8006cac:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	699b      	ldr	r3, [r3, #24]
 8006cb4:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006cb6:	68bb      	ldr	r3, [r7, #8]
 8006cb8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006cbc:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8006cbe:	683b      	ldr	r3, [r7, #0]
 8006cc0:	691b      	ldr	r3, [r3, #16]
 8006cc2:	011b      	lsls	r3, r3, #4
 8006cc4:	68ba      	ldr	r2, [r7, #8]
 8006cc6:	4313      	orrs	r3, r2
 8006cc8:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	68ba      	ldr	r2, [r7, #8]
 8006cd0:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	68fa      	ldr	r2, [r7, #12]
 8006cd8:	621a      	str	r2, [r3, #32]
      break;
 8006cda:	e017      	b.n	8006d0c <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	6818      	ldr	r0, [r3, #0]
 8006ce0:	683b      	ldr	r3, [r7, #0]
 8006ce2:	6899      	ldr	r1, [r3, #8]
 8006ce4:	683b      	ldr	r3, [r7, #0]
 8006ce6:	691b      	ldr	r3, [r3, #16]
 8006ce8:	461a      	mov	r2, r3
 8006cea:	f000 f814 	bl	8006d16 <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8006cee:	e00d      	b.n	8006d0c <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	6818      	ldr	r0, [r3, #0]
 8006cf4:	683b      	ldr	r3, [r7, #0]
 8006cf6:	6899      	ldr	r1, [r3, #8]
 8006cf8:	683b      	ldr	r3, [r7, #0]
 8006cfa:	691b      	ldr	r3, [r3, #16]
 8006cfc:	461a      	mov	r2, r3
 8006cfe:	f000 f839 	bl	8006d74 <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8006d02:	e003      	b.n	8006d0c <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8006d04:	2301      	movs	r3, #1
 8006d06:	75fb      	strb	r3, [r7, #23]
      break;
 8006d08:	e000      	b.n	8006d0c <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8006d0a:	bf00      	nop
  }

  return status;
 8006d0c:	7dfb      	ldrb	r3, [r7, #23]
}
 8006d0e:	4618      	mov	r0, r3
 8006d10:	3718      	adds	r7, #24
 8006d12:	46bd      	mov	sp, r7
 8006d14:	bd80      	pop	{r7, pc}

08006d16 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006d16:	b480      	push	{r7}
 8006d18:	b087      	sub	sp, #28
 8006d1a:	af00      	add	r7, sp, #0
 8006d1c:	60f8      	str	r0, [r7, #12]
 8006d1e:	60b9      	str	r1, [r7, #8]
 8006d20:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	6a1b      	ldr	r3, [r3, #32]
 8006d26:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	6a1b      	ldr	r3, [r3, #32]
 8006d2c:	f023 0201 	bic.w	r2, r3, #1
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	699b      	ldr	r3, [r3, #24]
 8006d38:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006d3a:	693b      	ldr	r3, [r7, #16]
 8006d3c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006d40:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	011b      	lsls	r3, r3, #4
 8006d46:	693a      	ldr	r2, [r7, #16]
 8006d48:	4313      	orrs	r3, r2
 8006d4a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006d4c:	697b      	ldr	r3, [r7, #20]
 8006d4e:	f023 030a 	bic.w	r3, r3, #10
 8006d52:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006d54:	697a      	ldr	r2, [r7, #20]
 8006d56:	68bb      	ldr	r3, [r7, #8]
 8006d58:	4313      	orrs	r3, r2
 8006d5a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	693a      	ldr	r2, [r7, #16]
 8006d60:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	697a      	ldr	r2, [r7, #20]
 8006d66:	621a      	str	r2, [r3, #32]
}
 8006d68:	bf00      	nop
 8006d6a:	371c      	adds	r7, #28
 8006d6c:	46bd      	mov	sp, r7
 8006d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d72:	4770      	bx	lr

08006d74 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006d74:	b480      	push	{r7}
 8006d76:	b087      	sub	sp, #28
 8006d78:	af00      	add	r7, sp, #0
 8006d7a:	60f8      	str	r0, [r7, #12]
 8006d7c:	60b9      	str	r1, [r7, #8]
 8006d7e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	6a1b      	ldr	r3, [r3, #32]
 8006d84:	f023 0210 	bic.w	r2, r3, #16
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	699b      	ldr	r3, [r3, #24]
 8006d90:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	6a1b      	ldr	r3, [r3, #32]
 8006d96:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006d98:	697b      	ldr	r3, [r7, #20]
 8006d9a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006d9e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	031b      	lsls	r3, r3, #12
 8006da4:	697a      	ldr	r2, [r7, #20]
 8006da6:	4313      	orrs	r3, r2
 8006da8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006daa:	693b      	ldr	r3, [r7, #16]
 8006dac:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006db0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006db2:	68bb      	ldr	r3, [r7, #8]
 8006db4:	011b      	lsls	r3, r3, #4
 8006db6:	693a      	ldr	r2, [r7, #16]
 8006db8:	4313      	orrs	r3, r2
 8006dba:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	697a      	ldr	r2, [r7, #20]
 8006dc0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	693a      	ldr	r2, [r7, #16]
 8006dc6:	621a      	str	r2, [r3, #32]
}
 8006dc8:	bf00      	nop
 8006dca:	371c      	adds	r7, #28
 8006dcc:	46bd      	mov	sp, r7
 8006dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd2:	4770      	bx	lr

08006dd4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006dd4:	b480      	push	{r7}
 8006dd6:	b087      	sub	sp, #28
 8006dd8:	af00      	add	r7, sp, #0
 8006dda:	60f8      	str	r0, [r7, #12]
 8006ddc:	60b9      	str	r1, [r7, #8]
 8006dde:	607a      	str	r2, [r7, #4]
 8006de0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	689b      	ldr	r3, [r3, #8]
 8006de6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006de8:	697b      	ldr	r3, [r7, #20]
 8006dea:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006dee:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006df0:	683b      	ldr	r3, [r7, #0]
 8006df2:	021a      	lsls	r2, r3, #8
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	431a      	orrs	r2, r3
 8006df8:	68bb      	ldr	r3, [r7, #8]
 8006dfa:	4313      	orrs	r3, r2
 8006dfc:	697a      	ldr	r2, [r7, #20]
 8006dfe:	4313      	orrs	r3, r2
 8006e00:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	697a      	ldr	r2, [r7, #20]
 8006e06:	609a      	str	r2, [r3, #8]
}
 8006e08:	bf00      	nop
 8006e0a:	371c      	adds	r7, #28
 8006e0c:	46bd      	mov	sp, r7
 8006e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e12:	4770      	bx	lr

08006e14 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006e14:	b480      	push	{r7}
 8006e16:	b087      	sub	sp, #28
 8006e18:	af00      	add	r7, sp, #0
 8006e1a:	60f8      	str	r0, [r7, #12]
 8006e1c:	60b9      	str	r1, [r7, #8]
 8006e1e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006e20:	68bb      	ldr	r3, [r7, #8]
 8006e22:	f003 031f 	and.w	r3, r3, #31
 8006e26:	2201      	movs	r2, #1
 8006e28:	fa02 f303 	lsl.w	r3, r2, r3
 8006e2c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	6a1a      	ldr	r2, [r3, #32]
 8006e32:	697b      	ldr	r3, [r7, #20]
 8006e34:	43db      	mvns	r3, r3
 8006e36:	401a      	ands	r2, r3
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	6a1a      	ldr	r2, [r3, #32]
 8006e40:	68bb      	ldr	r3, [r7, #8]
 8006e42:	f003 031f 	and.w	r3, r3, #31
 8006e46:	6879      	ldr	r1, [r7, #4]
 8006e48:	fa01 f303 	lsl.w	r3, r1, r3
 8006e4c:	431a      	orrs	r2, r3
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	621a      	str	r2, [r3, #32]
}
 8006e52:	bf00      	nop
 8006e54:	371c      	adds	r7, #28
 8006e56:	46bd      	mov	sp, r7
 8006e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e5c:	4770      	bx	lr
	...

08006e60 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006e60:	b480      	push	{r7}
 8006e62:	b085      	sub	sp, #20
 8006e64:	af00      	add	r7, sp, #0
 8006e66:	6078      	str	r0, [r7, #4]
 8006e68:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006e70:	2b01      	cmp	r3, #1
 8006e72:	d101      	bne.n	8006e78 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006e74:	2302      	movs	r3, #2
 8006e76:	e050      	b.n	8006f1a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	2201      	movs	r2, #1
 8006e7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	2202      	movs	r2, #2
 8006e84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	685b      	ldr	r3, [r3, #4]
 8006e8e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	689b      	ldr	r3, [r3, #8]
 8006e96:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e9e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006ea0:	683b      	ldr	r3, [r7, #0]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	68fa      	ldr	r2, [r7, #12]
 8006ea6:	4313      	orrs	r3, r2
 8006ea8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	68fa      	ldr	r2, [r7, #12]
 8006eb0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	4a1c      	ldr	r2, [pc, #112]	; (8006f28 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006eb8:	4293      	cmp	r3, r2
 8006eba:	d018      	beq.n	8006eee <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006ec4:	d013      	beq.n	8006eee <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	4a18      	ldr	r2, [pc, #96]	; (8006f2c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006ecc:	4293      	cmp	r3, r2
 8006ece:	d00e      	beq.n	8006eee <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	4a16      	ldr	r2, [pc, #88]	; (8006f30 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006ed6:	4293      	cmp	r3, r2
 8006ed8:	d009      	beq.n	8006eee <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	4a15      	ldr	r2, [pc, #84]	; (8006f34 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006ee0:	4293      	cmp	r3, r2
 8006ee2:	d004      	beq.n	8006eee <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	4a13      	ldr	r2, [pc, #76]	; (8006f38 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006eea:	4293      	cmp	r3, r2
 8006eec:	d10c      	bne.n	8006f08 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006eee:	68bb      	ldr	r3, [r7, #8]
 8006ef0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006ef4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006ef6:	683b      	ldr	r3, [r7, #0]
 8006ef8:	685b      	ldr	r3, [r3, #4]
 8006efa:	68ba      	ldr	r2, [r7, #8]
 8006efc:	4313      	orrs	r3, r2
 8006efe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	68ba      	ldr	r2, [r7, #8]
 8006f06:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	2201      	movs	r2, #1
 8006f0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	2200      	movs	r2, #0
 8006f14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006f18:	2300      	movs	r3, #0
}
 8006f1a:	4618      	mov	r0, r3
 8006f1c:	3714      	adds	r7, #20
 8006f1e:	46bd      	mov	sp, r7
 8006f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f24:	4770      	bx	lr
 8006f26:	bf00      	nop
 8006f28:	40010000 	.word	0x40010000
 8006f2c:	40000400 	.word	0x40000400
 8006f30:	40000800 	.word	0x40000800
 8006f34:	40000c00 	.word	0x40000c00
 8006f38:	40014000 	.word	0x40014000

08006f3c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006f3c:	b480      	push	{r7}
 8006f3e:	b085      	sub	sp, #20
 8006f40:	af00      	add	r7, sp, #0
 8006f42:	6078      	str	r0, [r7, #4]
 8006f44:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006f46:	2300      	movs	r3, #0
 8006f48:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006f50:	2b01      	cmp	r3, #1
 8006f52:	d101      	bne.n	8006f58 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006f54:	2302      	movs	r3, #2
 8006f56:	e03d      	b.n	8006fd4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	2201      	movs	r2, #1
 8006f5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8006f66:	683b      	ldr	r3, [r7, #0]
 8006f68:	68db      	ldr	r3, [r3, #12]
 8006f6a:	4313      	orrs	r3, r2
 8006f6c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006f74:	683b      	ldr	r3, [r7, #0]
 8006f76:	689b      	ldr	r3, [r3, #8]
 8006f78:	4313      	orrs	r3, r2
 8006f7a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006f82:	683b      	ldr	r3, [r7, #0]
 8006f84:	685b      	ldr	r3, [r3, #4]
 8006f86:	4313      	orrs	r3, r2
 8006f88:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006f90:	683b      	ldr	r3, [r7, #0]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	4313      	orrs	r3, r2
 8006f96:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006f9e:	683b      	ldr	r3, [r7, #0]
 8006fa0:	691b      	ldr	r3, [r3, #16]
 8006fa2:	4313      	orrs	r3, r2
 8006fa4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006fac:	683b      	ldr	r3, [r7, #0]
 8006fae:	695b      	ldr	r3, [r3, #20]
 8006fb0:	4313      	orrs	r3, r2
 8006fb2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8006fba:	683b      	ldr	r3, [r7, #0]
 8006fbc:	69db      	ldr	r3, [r3, #28]
 8006fbe:	4313      	orrs	r3, r2
 8006fc0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	68fa      	ldr	r2, [r7, #12]
 8006fc8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	2200      	movs	r2, #0
 8006fce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006fd2:	2300      	movs	r3, #0
}
 8006fd4:	4618      	mov	r0, r3
 8006fd6:	3714      	adds	r7, #20
 8006fd8:	46bd      	mov	sp, r7
 8006fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fde:	4770      	bx	lr

08006fe0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006fe0:	b580      	push	{r7, lr}
 8006fe2:	b082      	sub	sp, #8
 8006fe4:	af00      	add	r7, sp, #0
 8006fe6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d101      	bne.n	8006ff2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006fee:	2301      	movs	r3, #1
 8006ff0:	e03f      	b.n	8007072 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ff8:	b2db      	uxtb	r3, r3
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d106      	bne.n	800700c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	2200      	movs	r2, #0
 8007002:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007006:	6878      	ldr	r0, [r7, #4]
 8007008:	f7fb fca0 	bl	800294c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	2224      	movs	r2, #36	; 0x24
 8007010:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	68da      	ldr	r2, [r3, #12]
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007022:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007024:	6878      	ldr	r0, [r7, #4]
 8007026:	f000 fcdf 	bl	80079e8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	691a      	ldr	r2, [r3, #16]
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007038:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	695a      	ldr	r2, [r3, #20]
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007048:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	68da      	ldr	r2, [r3, #12]
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007058:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	2200      	movs	r2, #0
 800705e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	2220      	movs	r2, #32
 8007064:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	2220      	movs	r2, #32
 800706c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007070:	2300      	movs	r3, #0
}
 8007072:	4618      	mov	r0, r3
 8007074:	3708      	adds	r7, #8
 8007076:	46bd      	mov	sp, r7
 8007078:	bd80      	pop	{r7, pc}

0800707a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800707a:	b580      	push	{r7, lr}
 800707c:	b084      	sub	sp, #16
 800707e:	af00      	add	r7, sp, #0
 8007080:	60f8      	str	r0, [r7, #12]
 8007082:	60b9      	str	r1, [r7, #8]
 8007084:	4613      	mov	r3, r2
 8007086:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800708e:	b2db      	uxtb	r3, r3
 8007090:	2b20      	cmp	r3, #32
 8007092:	d11d      	bne.n	80070d0 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8007094:	68bb      	ldr	r3, [r7, #8]
 8007096:	2b00      	cmp	r3, #0
 8007098:	d002      	beq.n	80070a0 <HAL_UART_Receive_IT+0x26>
 800709a:	88fb      	ldrh	r3, [r7, #6]
 800709c:	2b00      	cmp	r3, #0
 800709e:	d101      	bne.n	80070a4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80070a0:	2301      	movs	r3, #1
 80070a2:	e016      	b.n	80070d2 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80070aa:	2b01      	cmp	r3, #1
 80070ac:	d101      	bne.n	80070b2 <HAL_UART_Receive_IT+0x38>
 80070ae:	2302      	movs	r3, #2
 80070b0:	e00f      	b.n	80070d2 <HAL_UART_Receive_IT+0x58>
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	2201      	movs	r2, #1
 80070b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	2200      	movs	r2, #0
 80070be:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80070c0:	88fb      	ldrh	r3, [r7, #6]
 80070c2:	461a      	mov	r2, r3
 80070c4:	68b9      	ldr	r1, [r7, #8]
 80070c6:	68f8      	ldr	r0, [r7, #12]
 80070c8:	f000 fab6 	bl	8007638 <UART_Start_Receive_IT>
 80070cc:	4603      	mov	r3, r0
 80070ce:	e000      	b.n	80070d2 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80070d0:	2302      	movs	r3, #2
  }
}
 80070d2:	4618      	mov	r0, r3
 80070d4:	3710      	adds	r7, #16
 80070d6:	46bd      	mov	sp, r7
 80070d8:	bd80      	pop	{r7, pc}
	...

080070dc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80070dc:	b580      	push	{r7, lr}
 80070de:	b0ba      	sub	sp, #232	; 0xe8
 80070e0:	af00      	add	r7, sp, #0
 80070e2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	68db      	ldr	r3, [r3, #12]
 80070f4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	695b      	ldr	r3, [r3, #20]
 80070fe:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8007102:	2300      	movs	r3, #0
 8007104:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8007108:	2300      	movs	r3, #0
 800710a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800710e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007112:	f003 030f 	and.w	r3, r3, #15
 8007116:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800711a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800711e:	2b00      	cmp	r3, #0
 8007120:	d10f      	bne.n	8007142 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007122:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007126:	f003 0320 	and.w	r3, r3, #32
 800712a:	2b00      	cmp	r3, #0
 800712c:	d009      	beq.n	8007142 <HAL_UART_IRQHandler+0x66>
 800712e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007132:	f003 0320 	and.w	r3, r3, #32
 8007136:	2b00      	cmp	r3, #0
 8007138:	d003      	beq.n	8007142 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800713a:	6878      	ldr	r0, [r7, #4]
 800713c:	f000 fb99 	bl	8007872 <UART_Receive_IT>
      return;
 8007140:	e256      	b.n	80075f0 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007142:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007146:	2b00      	cmp	r3, #0
 8007148:	f000 80de 	beq.w	8007308 <HAL_UART_IRQHandler+0x22c>
 800714c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007150:	f003 0301 	and.w	r3, r3, #1
 8007154:	2b00      	cmp	r3, #0
 8007156:	d106      	bne.n	8007166 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007158:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800715c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007160:	2b00      	cmp	r3, #0
 8007162:	f000 80d1 	beq.w	8007308 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007166:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800716a:	f003 0301 	and.w	r3, r3, #1
 800716e:	2b00      	cmp	r3, #0
 8007170:	d00b      	beq.n	800718a <HAL_UART_IRQHandler+0xae>
 8007172:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007176:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800717a:	2b00      	cmp	r3, #0
 800717c:	d005      	beq.n	800718a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007182:	f043 0201 	orr.w	r2, r3, #1
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800718a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800718e:	f003 0304 	and.w	r3, r3, #4
 8007192:	2b00      	cmp	r3, #0
 8007194:	d00b      	beq.n	80071ae <HAL_UART_IRQHandler+0xd2>
 8007196:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800719a:	f003 0301 	and.w	r3, r3, #1
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d005      	beq.n	80071ae <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071a6:	f043 0202 	orr.w	r2, r3, #2
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80071ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80071b2:	f003 0302 	and.w	r3, r3, #2
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d00b      	beq.n	80071d2 <HAL_UART_IRQHandler+0xf6>
 80071ba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80071be:	f003 0301 	and.w	r3, r3, #1
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d005      	beq.n	80071d2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071ca:	f043 0204 	orr.w	r2, r3, #4
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80071d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80071d6:	f003 0308 	and.w	r3, r3, #8
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d011      	beq.n	8007202 <HAL_UART_IRQHandler+0x126>
 80071de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80071e2:	f003 0320 	and.w	r3, r3, #32
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d105      	bne.n	80071f6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80071ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80071ee:	f003 0301 	and.w	r3, r3, #1
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d005      	beq.n	8007202 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071fa:	f043 0208 	orr.w	r2, r3, #8
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007206:	2b00      	cmp	r3, #0
 8007208:	f000 81ed 	beq.w	80075e6 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800720c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007210:	f003 0320 	and.w	r3, r3, #32
 8007214:	2b00      	cmp	r3, #0
 8007216:	d008      	beq.n	800722a <HAL_UART_IRQHandler+0x14e>
 8007218:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800721c:	f003 0320 	and.w	r3, r3, #32
 8007220:	2b00      	cmp	r3, #0
 8007222:	d002      	beq.n	800722a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007224:	6878      	ldr	r0, [r7, #4]
 8007226:	f000 fb24 	bl	8007872 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	695b      	ldr	r3, [r3, #20]
 8007230:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007234:	2b40      	cmp	r3, #64	; 0x40
 8007236:	bf0c      	ite	eq
 8007238:	2301      	moveq	r3, #1
 800723a:	2300      	movne	r3, #0
 800723c:	b2db      	uxtb	r3, r3
 800723e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007246:	f003 0308 	and.w	r3, r3, #8
 800724a:	2b00      	cmp	r3, #0
 800724c:	d103      	bne.n	8007256 <HAL_UART_IRQHandler+0x17a>
 800724e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007252:	2b00      	cmp	r3, #0
 8007254:	d04f      	beq.n	80072f6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007256:	6878      	ldr	r0, [r7, #4]
 8007258:	f000 fa2c 	bl	80076b4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	695b      	ldr	r3, [r3, #20]
 8007262:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007266:	2b40      	cmp	r3, #64	; 0x40
 8007268:	d141      	bne.n	80072ee <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	3314      	adds	r3, #20
 8007270:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007274:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007278:	e853 3f00 	ldrex	r3, [r3]
 800727c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007280:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007284:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007288:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	3314      	adds	r3, #20
 8007292:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8007296:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800729a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800729e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80072a2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80072a6:	e841 2300 	strex	r3, r2, [r1]
 80072aa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80072ae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d1d9      	bne.n	800726a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d013      	beq.n	80072e6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072c2:	4a7d      	ldr	r2, [pc, #500]	; (80074b8 <HAL_UART_IRQHandler+0x3dc>)
 80072c4:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072ca:	4618      	mov	r0, r3
 80072cc:	f7fb fdcf 	bl	8002e6e <HAL_DMA_Abort_IT>
 80072d0:	4603      	mov	r3, r0
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d016      	beq.n	8007304 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80072dc:	687a      	ldr	r2, [r7, #4]
 80072de:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80072e0:	4610      	mov	r0, r2
 80072e2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80072e4:	e00e      	b.n	8007304 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80072e6:	6878      	ldr	r0, [r7, #4]
 80072e8:	f000 f990 	bl	800760c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80072ec:	e00a      	b.n	8007304 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80072ee:	6878      	ldr	r0, [r7, #4]
 80072f0:	f000 f98c 	bl	800760c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80072f4:	e006      	b.n	8007304 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80072f6:	6878      	ldr	r0, [r7, #4]
 80072f8:	f000 f988 	bl	800760c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	2200      	movs	r2, #0
 8007300:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8007302:	e170      	b.n	80075e6 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007304:	bf00      	nop
    return;
 8007306:	e16e      	b.n	80075e6 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800730c:	2b01      	cmp	r3, #1
 800730e:	f040 814a 	bne.w	80075a6 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007312:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007316:	f003 0310 	and.w	r3, r3, #16
 800731a:	2b00      	cmp	r3, #0
 800731c:	f000 8143 	beq.w	80075a6 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8007320:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007324:	f003 0310 	and.w	r3, r3, #16
 8007328:	2b00      	cmp	r3, #0
 800732a:	f000 813c 	beq.w	80075a6 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800732e:	2300      	movs	r3, #0
 8007330:	60bb      	str	r3, [r7, #8]
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	60bb      	str	r3, [r7, #8]
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	685b      	ldr	r3, [r3, #4]
 8007340:	60bb      	str	r3, [r7, #8]
 8007342:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	695b      	ldr	r3, [r3, #20]
 800734a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800734e:	2b40      	cmp	r3, #64	; 0x40
 8007350:	f040 80b4 	bne.w	80074bc <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	685b      	ldr	r3, [r3, #4]
 800735c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007360:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007364:	2b00      	cmp	r3, #0
 8007366:	f000 8140 	beq.w	80075ea <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800736e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007372:	429a      	cmp	r2, r3
 8007374:	f080 8139 	bcs.w	80075ea <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800737e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007384:	69db      	ldr	r3, [r3, #28]
 8007386:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800738a:	f000 8088 	beq.w	800749e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	330c      	adds	r3, #12
 8007394:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007398:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800739c:	e853 3f00 	ldrex	r3, [r3]
 80073a0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80073a4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80073a8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80073ac:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	330c      	adds	r3, #12
 80073b6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80073ba:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80073be:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073c2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80073c6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80073ca:	e841 2300 	strex	r3, r2, [r1]
 80073ce:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80073d2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d1d9      	bne.n	800738e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	3314      	adds	r3, #20
 80073e0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073e2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80073e4:	e853 3f00 	ldrex	r3, [r3]
 80073e8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80073ea:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80073ec:	f023 0301 	bic.w	r3, r3, #1
 80073f0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	3314      	adds	r3, #20
 80073fa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80073fe:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007402:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007404:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007406:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800740a:	e841 2300 	strex	r3, r2, [r1]
 800740e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007410:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007412:	2b00      	cmp	r3, #0
 8007414:	d1e1      	bne.n	80073da <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	3314      	adds	r3, #20
 800741c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800741e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007420:	e853 3f00 	ldrex	r3, [r3]
 8007424:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007426:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007428:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800742c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	3314      	adds	r3, #20
 8007436:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800743a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800743c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800743e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007440:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007442:	e841 2300 	strex	r3, r2, [r1]
 8007446:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007448:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800744a:	2b00      	cmp	r3, #0
 800744c:	d1e3      	bne.n	8007416 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	2220      	movs	r2, #32
 8007452:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	2200      	movs	r2, #0
 800745a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	330c      	adds	r3, #12
 8007462:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007464:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007466:	e853 3f00 	ldrex	r3, [r3]
 800746a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800746c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800746e:	f023 0310 	bic.w	r3, r3, #16
 8007472:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	330c      	adds	r3, #12
 800747c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8007480:	65ba      	str	r2, [r7, #88]	; 0x58
 8007482:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007484:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007486:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007488:	e841 2300 	strex	r3, r2, [r1]
 800748c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800748e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007490:	2b00      	cmp	r3, #0
 8007492:	d1e3      	bne.n	800745c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007498:	4618      	mov	r0, r3
 800749a:	f7fb fc78 	bl	8002d8e <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80074a6:	b29b      	uxth	r3, r3
 80074a8:	1ad3      	subs	r3, r2, r3
 80074aa:	b29b      	uxth	r3, r3
 80074ac:	4619      	mov	r1, r3
 80074ae:	6878      	ldr	r0, [r7, #4]
 80074b0:	f000 f8b6 	bl	8007620 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80074b4:	e099      	b.n	80075ea <HAL_UART_IRQHandler+0x50e>
 80074b6:	bf00      	nop
 80074b8:	0800777b 	.word	0x0800777b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80074c4:	b29b      	uxth	r3, r3
 80074c6:	1ad3      	subs	r3, r2, r3
 80074c8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80074d0:	b29b      	uxth	r3, r3
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	f000 808b 	beq.w	80075ee <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80074d8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80074dc:	2b00      	cmp	r3, #0
 80074de:	f000 8086 	beq.w	80075ee <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	330c      	adds	r3, #12
 80074e8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074ec:	e853 3f00 	ldrex	r3, [r3]
 80074f0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80074f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80074f4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80074f8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	330c      	adds	r3, #12
 8007502:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8007506:	647a      	str	r2, [r7, #68]	; 0x44
 8007508:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800750a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800750c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800750e:	e841 2300 	strex	r3, r2, [r1]
 8007512:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007514:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007516:	2b00      	cmp	r3, #0
 8007518:	d1e3      	bne.n	80074e2 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	3314      	adds	r3, #20
 8007520:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007522:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007524:	e853 3f00 	ldrex	r3, [r3]
 8007528:	623b      	str	r3, [r7, #32]
   return(result);
 800752a:	6a3b      	ldr	r3, [r7, #32]
 800752c:	f023 0301 	bic.w	r3, r3, #1
 8007530:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	3314      	adds	r3, #20
 800753a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800753e:	633a      	str	r2, [r7, #48]	; 0x30
 8007540:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007542:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007544:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007546:	e841 2300 	strex	r3, r2, [r1]
 800754a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800754c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800754e:	2b00      	cmp	r3, #0
 8007550:	d1e3      	bne.n	800751a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	2220      	movs	r2, #32
 8007556:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	2200      	movs	r2, #0
 800755e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	330c      	adds	r3, #12
 8007566:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007568:	693b      	ldr	r3, [r7, #16]
 800756a:	e853 3f00 	ldrex	r3, [r3]
 800756e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	f023 0310 	bic.w	r3, r3, #16
 8007576:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	330c      	adds	r3, #12
 8007580:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8007584:	61fa      	str	r2, [r7, #28]
 8007586:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007588:	69b9      	ldr	r1, [r7, #24]
 800758a:	69fa      	ldr	r2, [r7, #28]
 800758c:	e841 2300 	strex	r3, r2, [r1]
 8007590:	617b      	str	r3, [r7, #20]
   return(result);
 8007592:	697b      	ldr	r3, [r7, #20]
 8007594:	2b00      	cmp	r3, #0
 8007596:	d1e3      	bne.n	8007560 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007598:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800759c:	4619      	mov	r1, r3
 800759e:	6878      	ldr	r0, [r7, #4]
 80075a0:	f000 f83e 	bl	8007620 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80075a4:	e023      	b.n	80075ee <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80075a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80075aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d009      	beq.n	80075c6 <HAL_UART_IRQHandler+0x4ea>
 80075b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80075b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d003      	beq.n	80075c6 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80075be:	6878      	ldr	r0, [r7, #4]
 80075c0:	f000 f8ef 	bl	80077a2 <UART_Transmit_IT>
    return;
 80075c4:	e014      	b.n	80075f0 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80075c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80075ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d00e      	beq.n	80075f0 <HAL_UART_IRQHandler+0x514>
 80075d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80075d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d008      	beq.n	80075f0 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80075de:	6878      	ldr	r0, [r7, #4]
 80075e0:	f000 f92f 	bl	8007842 <UART_EndTransmit_IT>
    return;
 80075e4:	e004      	b.n	80075f0 <HAL_UART_IRQHandler+0x514>
    return;
 80075e6:	bf00      	nop
 80075e8:	e002      	b.n	80075f0 <HAL_UART_IRQHandler+0x514>
      return;
 80075ea:	bf00      	nop
 80075ec:	e000      	b.n	80075f0 <HAL_UART_IRQHandler+0x514>
      return;
 80075ee:	bf00      	nop
  }
}
 80075f0:	37e8      	adds	r7, #232	; 0xe8
 80075f2:	46bd      	mov	sp, r7
 80075f4:	bd80      	pop	{r7, pc}
 80075f6:	bf00      	nop

080075f8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80075f8:	b480      	push	{r7}
 80075fa:	b083      	sub	sp, #12
 80075fc:	af00      	add	r7, sp, #0
 80075fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007600:	bf00      	nop
 8007602:	370c      	adds	r7, #12
 8007604:	46bd      	mov	sp, r7
 8007606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800760a:	4770      	bx	lr

0800760c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800760c:	b480      	push	{r7}
 800760e:	b083      	sub	sp, #12
 8007610:	af00      	add	r7, sp, #0
 8007612:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007614:	bf00      	nop
 8007616:	370c      	adds	r7, #12
 8007618:	46bd      	mov	sp, r7
 800761a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800761e:	4770      	bx	lr

08007620 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007620:	b480      	push	{r7}
 8007622:	b083      	sub	sp, #12
 8007624:	af00      	add	r7, sp, #0
 8007626:	6078      	str	r0, [r7, #4]
 8007628:	460b      	mov	r3, r1
 800762a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800762c:	bf00      	nop
 800762e:	370c      	adds	r7, #12
 8007630:	46bd      	mov	sp, r7
 8007632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007636:	4770      	bx	lr

08007638 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007638:	b480      	push	{r7}
 800763a:	b085      	sub	sp, #20
 800763c:	af00      	add	r7, sp, #0
 800763e:	60f8      	str	r0, [r7, #12]
 8007640:	60b9      	str	r1, [r7, #8]
 8007642:	4613      	mov	r3, r2
 8007644:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	68ba      	ldr	r2, [r7, #8]
 800764a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	88fa      	ldrh	r2, [r7, #6]
 8007650:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	88fa      	ldrh	r2, [r7, #6]
 8007656:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	2200      	movs	r2, #0
 800765c:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	2222      	movs	r2, #34	; 0x22
 8007662:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	2200      	movs	r2, #0
 800766a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	691b      	ldr	r3, [r3, #16]
 8007672:	2b00      	cmp	r3, #0
 8007674:	d007      	beq.n	8007686 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	68da      	ldr	r2, [r3, #12]
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007684:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	695a      	ldr	r2, [r3, #20]
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	f042 0201 	orr.w	r2, r2, #1
 8007694:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	68da      	ldr	r2, [r3, #12]
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	f042 0220 	orr.w	r2, r2, #32
 80076a4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80076a6:	2300      	movs	r3, #0
}
 80076a8:	4618      	mov	r0, r3
 80076aa:	3714      	adds	r7, #20
 80076ac:	46bd      	mov	sp, r7
 80076ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b2:	4770      	bx	lr

080076b4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80076b4:	b480      	push	{r7}
 80076b6:	b095      	sub	sp, #84	; 0x54
 80076b8:	af00      	add	r7, sp, #0
 80076ba:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	330c      	adds	r3, #12
 80076c2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80076c6:	e853 3f00 	ldrex	r3, [r3]
 80076ca:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80076cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076ce:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80076d2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	330c      	adds	r3, #12
 80076da:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80076dc:	643a      	str	r2, [r7, #64]	; 0x40
 80076de:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076e0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80076e2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80076e4:	e841 2300 	strex	r3, r2, [r1]
 80076e8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80076ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d1e5      	bne.n	80076bc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	3314      	adds	r3, #20
 80076f6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076f8:	6a3b      	ldr	r3, [r7, #32]
 80076fa:	e853 3f00 	ldrex	r3, [r3]
 80076fe:	61fb      	str	r3, [r7, #28]
   return(result);
 8007700:	69fb      	ldr	r3, [r7, #28]
 8007702:	f023 0301 	bic.w	r3, r3, #1
 8007706:	64bb      	str	r3, [r7, #72]	; 0x48
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	3314      	adds	r3, #20
 800770e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007710:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007712:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007714:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007716:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007718:	e841 2300 	strex	r3, r2, [r1]
 800771c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800771e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007720:	2b00      	cmp	r3, #0
 8007722:	d1e5      	bne.n	80076f0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007728:	2b01      	cmp	r3, #1
 800772a:	d119      	bne.n	8007760 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	330c      	adds	r3, #12
 8007732:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	e853 3f00 	ldrex	r3, [r3]
 800773a:	60bb      	str	r3, [r7, #8]
   return(result);
 800773c:	68bb      	ldr	r3, [r7, #8]
 800773e:	f023 0310 	bic.w	r3, r3, #16
 8007742:	647b      	str	r3, [r7, #68]	; 0x44
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	330c      	adds	r3, #12
 800774a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800774c:	61ba      	str	r2, [r7, #24]
 800774e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007750:	6979      	ldr	r1, [r7, #20]
 8007752:	69ba      	ldr	r2, [r7, #24]
 8007754:	e841 2300 	strex	r3, r2, [r1]
 8007758:	613b      	str	r3, [r7, #16]
   return(result);
 800775a:	693b      	ldr	r3, [r7, #16]
 800775c:	2b00      	cmp	r3, #0
 800775e:	d1e5      	bne.n	800772c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	2220      	movs	r2, #32
 8007764:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	2200      	movs	r2, #0
 800776c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800776e:	bf00      	nop
 8007770:	3754      	adds	r7, #84	; 0x54
 8007772:	46bd      	mov	sp, r7
 8007774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007778:	4770      	bx	lr

0800777a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800777a:	b580      	push	{r7, lr}
 800777c:	b084      	sub	sp, #16
 800777e:	af00      	add	r7, sp, #0
 8007780:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007786:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	2200      	movs	r2, #0
 800778c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	2200      	movs	r2, #0
 8007792:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007794:	68f8      	ldr	r0, [r7, #12]
 8007796:	f7ff ff39 	bl	800760c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800779a:	bf00      	nop
 800779c:	3710      	adds	r7, #16
 800779e:	46bd      	mov	sp, r7
 80077a0:	bd80      	pop	{r7, pc}

080077a2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80077a2:	b480      	push	{r7}
 80077a4:	b085      	sub	sp, #20
 80077a6:	af00      	add	r7, sp, #0
 80077a8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80077b0:	b2db      	uxtb	r3, r3
 80077b2:	2b21      	cmp	r3, #33	; 0x21
 80077b4:	d13e      	bne.n	8007834 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	689b      	ldr	r3, [r3, #8]
 80077ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80077be:	d114      	bne.n	80077ea <UART_Transmit_IT+0x48>
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	691b      	ldr	r3, [r3, #16]
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d110      	bne.n	80077ea <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	6a1b      	ldr	r3, [r3, #32]
 80077cc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	881b      	ldrh	r3, [r3, #0]
 80077d2:	461a      	mov	r2, r3
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80077dc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	6a1b      	ldr	r3, [r3, #32]
 80077e2:	1c9a      	adds	r2, r3, #2
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	621a      	str	r2, [r3, #32]
 80077e8:	e008      	b.n	80077fc <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	6a1b      	ldr	r3, [r3, #32]
 80077ee:	1c59      	adds	r1, r3, #1
 80077f0:	687a      	ldr	r2, [r7, #4]
 80077f2:	6211      	str	r1, [r2, #32]
 80077f4:	781a      	ldrb	r2, [r3, #0]
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007800:	b29b      	uxth	r3, r3
 8007802:	3b01      	subs	r3, #1
 8007804:	b29b      	uxth	r3, r3
 8007806:	687a      	ldr	r2, [r7, #4]
 8007808:	4619      	mov	r1, r3
 800780a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800780c:	2b00      	cmp	r3, #0
 800780e:	d10f      	bne.n	8007830 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	68da      	ldr	r2, [r3, #12]
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800781e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	68da      	ldr	r2, [r3, #12]
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800782e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007830:	2300      	movs	r3, #0
 8007832:	e000      	b.n	8007836 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007834:	2302      	movs	r3, #2
  }
}
 8007836:	4618      	mov	r0, r3
 8007838:	3714      	adds	r7, #20
 800783a:	46bd      	mov	sp, r7
 800783c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007840:	4770      	bx	lr

08007842 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007842:	b580      	push	{r7, lr}
 8007844:	b082      	sub	sp, #8
 8007846:	af00      	add	r7, sp, #0
 8007848:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	68da      	ldr	r2, [r3, #12]
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007858:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	2220      	movs	r2, #32
 800785e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007862:	6878      	ldr	r0, [r7, #4]
 8007864:	f7ff fec8 	bl	80075f8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007868:	2300      	movs	r3, #0
}
 800786a:	4618      	mov	r0, r3
 800786c:	3708      	adds	r7, #8
 800786e:	46bd      	mov	sp, r7
 8007870:	bd80      	pop	{r7, pc}

08007872 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007872:	b580      	push	{r7, lr}
 8007874:	b08c      	sub	sp, #48	; 0x30
 8007876:	af00      	add	r7, sp, #0
 8007878:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007880:	b2db      	uxtb	r3, r3
 8007882:	2b22      	cmp	r3, #34	; 0x22
 8007884:	f040 80ab 	bne.w	80079de <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	689b      	ldr	r3, [r3, #8]
 800788c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007890:	d117      	bne.n	80078c2 <UART_Receive_IT+0x50>
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	691b      	ldr	r3, [r3, #16]
 8007896:	2b00      	cmp	r3, #0
 8007898:	d113      	bne.n	80078c2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800789a:	2300      	movs	r3, #0
 800789c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078a2:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	685b      	ldr	r3, [r3, #4]
 80078aa:	b29b      	uxth	r3, r3
 80078ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80078b0:	b29a      	uxth	r2, r3
 80078b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078b4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078ba:	1c9a      	adds	r2, r3, #2
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	629a      	str	r2, [r3, #40]	; 0x28
 80078c0:	e026      	b.n	8007910 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078c6:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80078c8:	2300      	movs	r3, #0
 80078ca:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	689b      	ldr	r3, [r3, #8]
 80078d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80078d4:	d007      	beq.n	80078e6 <UART_Receive_IT+0x74>
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	689b      	ldr	r3, [r3, #8]
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d10a      	bne.n	80078f4 <UART_Receive_IT+0x82>
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	691b      	ldr	r3, [r3, #16]
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d106      	bne.n	80078f4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	685b      	ldr	r3, [r3, #4]
 80078ec:	b2da      	uxtb	r2, r3
 80078ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078f0:	701a      	strb	r2, [r3, #0]
 80078f2:	e008      	b.n	8007906 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	685b      	ldr	r3, [r3, #4]
 80078fa:	b2db      	uxtb	r3, r3
 80078fc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007900:	b2da      	uxtb	r2, r3
 8007902:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007904:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800790a:	1c5a      	adds	r2, r3, #1
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007914:	b29b      	uxth	r3, r3
 8007916:	3b01      	subs	r3, #1
 8007918:	b29b      	uxth	r3, r3
 800791a:	687a      	ldr	r2, [r7, #4]
 800791c:	4619      	mov	r1, r3
 800791e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007920:	2b00      	cmp	r3, #0
 8007922:	d15a      	bne.n	80079da <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	68da      	ldr	r2, [r3, #12]
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	f022 0220 	bic.w	r2, r2, #32
 8007932:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	68da      	ldr	r2, [r3, #12]
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007942:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	695a      	ldr	r2, [r3, #20]
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	f022 0201 	bic.w	r2, r2, #1
 8007952:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	2220      	movs	r2, #32
 8007958:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007960:	2b01      	cmp	r3, #1
 8007962:	d135      	bne.n	80079d0 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	2200      	movs	r2, #0
 8007968:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	330c      	adds	r3, #12
 8007970:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007972:	697b      	ldr	r3, [r7, #20]
 8007974:	e853 3f00 	ldrex	r3, [r3]
 8007978:	613b      	str	r3, [r7, #16]
   return(result);
 800797a:	693b      	ldr	r3, [r7, #16]
 800797c:	f023 0310 	bic.w	r3, r3, #16
 8007980:	627b      	str	r3, [r7, #36]	; 0x24
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	330c      	adds	r3, #12
 8007988:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800798a:	623a      	str	r2, [r7, #32]
 800798c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800798e:	69f9      	ldr	r1, [r7, #28]
 8007990:	6a3a      	ldr	r2, [r7, #32]
 8007992:	e841 2300 	strex	r3, r2, [r1]
 8007996:	61bb      	str	r3, [r7, #24]
   return(result);
 8007998:	69bb      	ldr	r3, [r7, #24]
 800799a:	2b00      	cmp	r3, #0
 800799c:	d1e5      	bne.n	800796a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	f003 0310 	and.w	r3, r3, #16
 80079a8:	2b10      	cmp	r3, #16
 80079aa:	d10a      	bne.n	80079c2 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80079ac:	2300      	movs	r3, #0
 80079ae:	60fb      	str	r3, [r7, #12]
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	60fb      	str	r3, [r7, #12]
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	685b      	ldr	r3, [r3, #4]
 80079be:	60fb      	str	r3, [r7, #12]
 80079c0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80079c6:	4619      	mov	r1, r3
 80079c8:	6878      	ldr	r0, [r7, #4]
 80079ca:	f7ff fe29 	bl	8007620 <HAL_UARTEx_RxEventCallback>
 80079ce:	e002      	b.n	80079d6 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80079d0:	6878      	ldr	r0, [r7, #4]
 80079d2:	f7f9 fb6b 	bl	80010ac <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80079d6:	2300      	movs	r3, #0
 80079d8:	e002      	b.n	80079e0 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80079da:	2300      	movs	r3, #0
 80079dc:	e000      	b.n	80079e0 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80079de:	2302      	movs	r3, #2
  }
}
 80079e0:	4618      	mov	r0, r3
 80079e2:	3730      	adds	r7, #48	; 0x30
 80079e4:	46bd      	mov	sp, r7
 80079e6:	bd80      	pop	{r7, pc}

080079e8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80079e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80079ec:	b0c0      	sub	sp, #256	; 0x100
 80079ee:	af00      	add	r7, sp, #0
 80079f0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80079f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	691b      	ldr	r3, [r3, #16]
 80079fc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007a00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a04:	68d9      	ldr	r1, [r3, #12]
 8007a06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a0a:	681a      	ldr	r2, [r3, #0]
 8007a0c:	ea40 0301 	orr.w	r3, r0, r1
 8007a10:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007a12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a16:	689a      	ldr	r2, [r3, #8]
 8007a18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a1c:	691b      	ldr	r3, [r3, #16]
 8007a1e:	431a      	orrs	r2, r3
 8007a20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a24:	695b      	ldr	r3, [r3, #20]
 8007a26:	431a      	orrs	r2, r3
 8007a28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a2c:	69db      	ldr	r3, [r3, #28]
 8007a2e:	4313      	orrs	r3, r2
 8007a30:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007a34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	68db      	ldr	r3, [r3, #12]
 8007a3c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007a40:	f021 010c 	bic.w	r1, r1, #12
 8007a44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a48:	681a      	ldr	r2, [r3, #0]
 8007a4a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007a4e:	430b      	orrs	r3, r1
 8007a50:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007a52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	695b      	ldr	r3, [r3, #20]
 8007a5a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8007a5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a62:	6999      	ldr	r1, [r3, #24]
 8007a64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a68:	681a      	ldr	r2, [r3, #0]
 8007a6a:	ea40 0301 	orr.w	r3, r0, r1
 8007a6e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007a70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a74:	681a      	ldr	r2, [r3, #0]
 8007a76:	4b8f      	ldr	r3, [pc, #572]	; (8007cb4 <UART_SetConfig+0x2cc>)
 8007a78:	429a      	cmp	r2, r3
 8007a7a:	d005      	beq.n	8007a88 <UART_SetConfig+0xa0>
 8007a7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a80:	681a      	ldr	r2, [r3, #0]
 8007a82:	4b8d      	ldr	r3, [pc, #564]	; (8007cb8 <UART_SetConfig+0x2d0>)
 8007a84:	429a      	cmp	r2, r3
 8007a86:	d104      	bne.n	8007a92 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007a88:	f7fe fb82 	bl	8006190 <HAL_RCC_GetPCLK2Freq>
 8007a8c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8007a90:	e003      	b.n	8007a9a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007a92:	f7fe fb69 	bl	8006168 <HAL_RCC_GetPCLK1Freq>
 8007a96:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007a9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a9e:	69db      	ldr	r3, [r3, #28]
 8007aa0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007aa4:	f040 810c 	bne.w	8007cc0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007aa8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007aac:	2200      	movs	r2, #0
 8007aae:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8007ab2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8007ab6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8007aba:	4622      	mov	r2, r4
 8007abc:	462b      	mov	r3, r5
 8007abe:	1891      	adds	r1, r2, r2
 8007ac0:	65b9      	str	r1, [r7, #88]	; 0x58
 8007ac2:	415b      	adcs	r3, r3
 8007ac4:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007ac6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8007aca:	4621      	mov	r1, r4
 8007acc:	eb12 0801 	adds.w	r8, r2, r1
 8007ad0:	4629      	mov	r1, r5
 8007ad2:	eb43 0901 	adc.w	r9, r3, r1
 8007ad6:	f04f 0200 	mov.w	r2, #0
 8007ada:	f04f 0300 	mov.w	r3, #0
 8007ade:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007ae2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007ae6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007aea:	4690      	mov	r8, r2
 8007aec:	4699      	mov	r9, r3
 8007aee:	4623      	mov	r3, r4
 8007af0:	eb18 0303 	adds.w	r3, r8, r3
 8007af4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007af8:	462b      	mov	r3, r5
 8007afa:	eb49 0303 	adc.w	r3, r9, r3
 8007afe:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8007b02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007b06:	685b      	ldr	r3, [r3, #4]
 8007b08:	2200      	movs	r2, #0
 8007b0a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8007b0e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8007b12:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8007b16:	460b      	mov	r3, r1
 8007b18:	18db      	adds	r3, r3, r3
 8007b1a:	653b      	str	r3, [r7, #80]	; 0x50
 8007b1c:	4613      	mov	r3, r2
 8007b1e:	eb42 0303 	adc.w	r3, r2, r3
 8007b22:	657b      	str	r3, [r7, #84]	; 0x54
 8007b24:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007b28:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8007b2c:	f7f9 f844 	bl	8000bb8 <__aeabi_uldivmod>
 8007b30:	4602      	mov	r2, r0
 8007b32:	460b      	mov	r3, r1
 8007b34:	4b61      	ldr	r3, [pc, #388]	; (8007cbc <UART_SetConfig+0x2d4>)
 8007b36:	fba3 2302 	umull	r2, r3, r3, r2
 8007b3a:	095b      	lsrs	r3, r3, #5
 8007b3c:	011c      	lsls	r4, r3, #4
 8007b3e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007b42:	2200      	movs	r2, #0
 8007b44:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007b48:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8007b4c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8007b50:	4642      	mov	r2, r8
 8007b52:	464b      	mov	r3, r9
 8007b54:	1891      	adds	r1, r2, r2
 8007b56:	64b9      	str	r1, [r7, #72]	; 0x48
 8007b58:	415b      	adcs	r3, r3
 8007b5a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007b5c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8007b60:	4641      	mov	r1, r8
 8007b62:	eb12 0a01 	adds.w	sl, r2, r1
 8007b66:	4649      	mov	r1, r9
 8007b68:	eb43 0b01 	adc.w	fp, r3, r1
 8007b6c:	f04f 0200 	mov.w	r2, #0
 8007b70:	f04f 0300 	mov.w	r3, #0
 8007b74:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007b78:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007b7c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007b80:	4692      	mov	sl, r2
 8007b82:	469b      	mov	fp, r3
 8007b84:	4643      	mov	r3, r8
 8007b86:	eb1a 0303 	adds.w	r3, sl, r3
 8007b8a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007b8e:	464b      	mov	r3, r9
 8007b90:	eb4b 0303 	adc.w	r3, fp, r3
 8007b94:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8007b98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007b9c:	685b      	ldr	r3, [r3, #4]
 8007b9e:	2200      	movs	r2, #0
 8007ba0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007ba4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8007ba8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8007bac:	460b      	mov	r3, r1
 8007bae:	18db      	adds	r3, r3, r3
 8007bb0:	643b      	str	r3, [r7, #64]	; 0x40
 8007bb2:	4613      	mov	r3, r2
 8007bb4:	eb42 0303 	adc.w	r3, r2, r3
 8007bb8:	647b      	str	r3, [r7, #68]	; 0x44
 8007bba:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007bbe:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8007bc2:	f7f8 fff9 	bl	8000bb8 <__aeabi_uldivmod>
 8007bc6:	4602      	mov	r2, r0
 8007bc8:	460b      	mov	r3, r1
 8007bca:	4611      	mov	r1, r2
 8007bcc:	4b3b      	ldr	r3, [pc, #236]	; (8007cbc <UART_SetConfig+0x2d4>)
 8007bce:	fba3 2301 	umull	r2, r3, r3, r1
 8007bd2:	095b      	lsrs	r3, r3, #5
 8007bd4:	2264      	movs	r2, #100	; 0x64
 8007bd6:	fb02 f303 	mul.w	r3, r2, r3
 8007bda:	1acb      	subs	r3, r1, r3
 8007bdc:	00db      	lsls	r3, r3, #3
 8007bde:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8007be2:	4b36      	ldr	r3, [pc, #216]	; (8007cbc <UART_SetConfig+0x2d4>)
 8007be4:	fba3 2302 	umull	r2, r3, r3, r2
 8007be8:	095b      	lsrs	r3, r3, #5
 8007bea:	005b      	lsls	r3, r3, #1
 8007bec:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007bf0:	441c      	add	r4, r3
 8007bf2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007bf6:	2200      	movs	r2, #0
 8007bf8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007bfc:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8007c00:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8007c04:	4642      	mov	r2, r8
 8007c06:	464b      	mov	r3, r9
 8007c08:	1891      	adds	r1, r2, r2
 8007c0a:	63b9      	str	r1, [r7, #56]	; 0x38
 8007c0c:	415b      	adcs	r3, r3
 8007c0e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007c10:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007c14:	4641      	mov	r1, r8
 8007c16:	1851      	adds	r1, r2, r1
 8007c18:	6339      	str	r1, [r7, #48]	; 0x30
 8007c1a:	4649      	mov	r1, r9
 8007c1c:	414b      	adcs	r3, r1
 8007c1e:	637b      	str	r3, [r7, #52]	; 0x34
 8007c20:	f04f 0200 	mov.w	r2, #0
 8007c24:	f04f 0300 	mov.w	r3, #0
 8007c28:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8007c2c:	4659      	mov	r1, fp
 8007c2e:	00cb      	lsls	r3, r1, #3
 8007c30:	4651      	mov	r1, sl
 8007c32:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007c36:	4651      	mov	r1, sl
 8007c38:	00ca      	lsls	r2, r1, #3
 8007c3a:	4610      	mov	r0, r2
 8007c3c:	4619      	mov	r1, r3
 8007c3e:	4603      	mov	r3, r0
 8007c40:	4642      	mov	r2, r8
 8007c42:	189b      	adds	r3, r3, r2
 8007c44:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007c48:	464b      	mov	r3, r9
 8007c4a:	460a      	mov	r2, r1
 8007c4c:	eb42 0303 	adc.w	r3, r2, r3
 8007c50:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007c54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007c58:	685b      	ldr	r3, [r3, #4]
 8007c5a:	2200      	movs	r2, #0
 8007c5c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8007c60:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8007c64:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8007c68:	460b      	mov	r3, r1
 8007c6a:	18db      	adds	r3, r3, r3
 8007c6c:	62bb      	str	r3, [r7, #40]	; 0x28
 8007c6e:	4613      	mov	r3, r2
 8007c70:	eb42 0303 	adc.w	r3, r2, r3
 8007c74:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007c76:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007c7a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8007c7e:	f7f8 ff9b 	bl	8000bb8 <__aeabi_uldivmod>
 8007c82:	4602      	mov	r2, r0
 8007c84:	460b      	mov	r3, r1
 8007c86:	4b0d      	ldr	r3, [pc, #52]	; (8007cbc <UART_SetConfig+0x2d4>)
 8007c88:	fba3 1302 	umull	r1, r3, r3, r2
 8007c8c:	095b      	lsrs	r3, r3, #5
 8007c8e:	2164      	movs	r1, #100	; 0x64
 8007c90:	fb01 f303 	mul.w	r3, r1, r3
 8007c94:	1ad3      	subs	r3, r2, r3
 8007c96:	00db      	lsls	r3, r3, #3
 8007c98:	3332      	adds	r3, #50	; 0x32
 8007c9a:	4a08      	ldr	r2, [pc, #32]	; (8007cbc <UART_SetConfig+0x2d4>)
 8007c9c:	fba2 2303 	umull	r2, r3, r2, r3
 8007ca0:	095b      	lsrs	r3, r3, #5
 8007ca2:	f003 0207 	and.w	r2, r3, #7
 8007ca6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	4422      	add	r2, r4
 8007cae:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007cb0:	e106      	b.n	8007ec0 <UART_SetConfig+0x4d8>
 8007cb2:	bf00      	nop
 8007cb4:	40011000 	.word	0x40011000
 8007cb8:	40011400 	.word	0x40011400
 8007cbc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007cc0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007cc4:	2200      	movs	r2, #0
 8007cc6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8007cca:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8007cce:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8007cd2:	4642      	mov	r2, r8
 8007cd4:	464b      	mov	r3, r9
 8007cd6:	1891      	adds	r1, r2, r2
 8007cd8:	6239      	str	r1, [r7, #32]
 8007cda:	415b      	adcs	r3, r3
 8007cdc:	627b      	str	r3, [r7, #36]	; 0x24
 8007cde:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007ce2:	4641      	mov	r1, r8
 8007ce4:	1854      	adds	r4, r2, r1
 8007ce6:	4649      	mov	r1, r9
 8007ce8:	eb43 0501 	adc.w	r5, r3, r1
 8007cec:	f04f 0200 	mov.w	r2, #0
 8007cf0:	f04f 0300 	mov.w	r3, #0
 8007cf4:	00eb      	lsls	r3, r5, #3
 8007cf6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007cfa:	00e2      	lsls	r2, r4, #3
 8007cfc:	4614      	mov	r4, r2
 8007cfe:	461d      	mov	r5, r3
 8007d00:	4643      	mov	r3, r8
 8007d02:	18e3      	adds	r3, r4, r3
 8007d04:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007d08:	464b      	mov	r3, r9
 8007d0a:	eb45 0303 	adc.w	r3, r5, r3
 8007d0e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8007d12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007d16:	685b      	ldr	r3, [r3, #4]
 8007d18:	2200      	movs	r2, #0
 8007d1a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007d1e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007d22:	f04f 0200 	mov.w	r2, #0
 8007d26:	f04f 0300 	mov.w	r3, #0
 8007d2a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8007d2e:	4629      	mov	r1, r5
 8007d30:	008b      	lsls	r3, r1, #2
 8007d32:	4621      	mov	r1, r4
 8007d34:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007d38:	4621      	mov	r1, r4
 8007d3a:	008a      	lsls	r2, r1, #2
 8007d3c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007d40:	f7f8 ff3a 	bl	8000bb8 <__aeabi_uldivmod>
 8007d44:	4602      	mov	r2, r0
 8007d46:	460b      	mov	r3, r1
 8007d48:	4b60      	ldr	r3, [pc, #384]	; (8007ecc <UART_SetConfig+0x4e4>)
 8007d4a:	fba3 2302 	umull	r2, r3, r3, r2
 8007d4e:	095b      	lsrs	r3, r3, #5
 8007d50:	011c      	lsls	r4, r3, #4
 8007d52:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007d56:	2200      	movs	r2, #0
 8007d58:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007d5c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8007d60:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8007d64:	4642      	mov	r2, r8
 8007d66:	464b      	mov	r3, r9
 8007d68:	1891      	adds	r1, r2, r2
 8007d6a:	61b9      	str	r1, [r7, #24]
 8007d6c:	415b      	adcs	r3, r3
 8007d6e:	61fb      	str	r3, [r7, #28]
 8007d70:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007d74:	4641      	mov	r1, r8
 8007d76:	1851      	adds	r1, r2, r1
 8007d78:	6139      	str	r1, [r7, #16]
 8007d7a:	4649      	mov	r1, r9
 8007d7c:	414b      	adcs	r3, r1
 8007d7e:	617b      	str	r3, [r7, #20]
 8007d80:	f04f 0200 	mov.w	r2, #0
 8007d84:	f04f 0300 	mov.w	r3, #0
 8007d88:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007d8c:	4659      	mov	r1, fp
 8007d8e:	00cb      	lsls	r3, r1, #3
 8007d90:	4651      	mov	r1, sl
 8007d92:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007d96:	4651      	mov	r1, sl
 8007d98:	00ca      	lsls	r2, r1, #3
 8007d9a:	4610      	mov	r0, r2
 8007d9c:	4619      	mov	r1, r3
 8007d9e:	4603      	mov	r3, r0
 8007da0:	4642      	mov	r2, r8
 8007da2:	189b      	adds	r3, r3, r2
 8007da4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007da8:	464b      	mov	r3, r9
 8007daa:	460a      	mov	r2, r1
 8007dac:	eb42 0303 	adc.w	r3, r2, r3
 8007db0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007db4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007db8:	685b      	ldr	r3, [r3, #4]
 8007dba:	2200      	movs	r2, #0
 8007dbc:	67bb      	str	r3, [r7, #120]	; 0x78
 8007dbe:	67fa      	str	r2, [r7, #124]	; 0x7c
 8007dc0:	f04f 0200 	mov.w	r2, #0
 8007dc4:	f04f 0300 	mov.w	r3, #0
 8007dc8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8007dcc:	4649      	mov	r1, r9
 8007dce:	008b      	lsls	r3, r1, #2
 8007dd0:	4641      	mov	r1, r8
 8007dd2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007dd6:	4641      	mov	r1, r8
 8007dd8:	008a      	lsls	r2, r1, #2
 8007dda:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8007dde:	f7f8 feeb 	bl	8000bb8 <__aeabi_uldivmod>
 8007de2:	4602      	mov	r2, r0
 8007de4:	460b      	mov	r3, r1
 8007de6:	4611      	mov	r1, r2
 8007de8:	4b38      	ldr	r3, [pc, #224]	; (8007ecc <UART_SetConfig+0x4e4>)
 8007dea:	fba3 2301 	umull	r2, r3, r3, r1
 8007dee:	095b      	lsrs	r3, r3, #5
 8007df0:	2264      	movs	r2, #100	; 0x64
 8007df2:	fb02 f303 	mul.w	r3, r2, r3
 8007df6:	1acb      	subs	r3, r1, r3
 8007df8:	011b      	lsls	r3, r3, #4
 8007dfa:	3332      	adds	r3, #50	; 0x32
 8007dfc:	4a33      	ldr	r2, [pc, #204]	; (8007ecc <UART_SetConfig+0x4e4>)
 8007dfe:	fba2 2303 	umull	r2, r3, r2, r3
 8007e02:	095b      	lsrs	r3, r3, #5
 8007e04:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007e08:	441c      	add	r4, r3
 8007e0a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007e0e:	2200      	movs	r2, #0
 8007e10:	673b      	str	r3, [r7, #112]	; 0x70
 8007e12:	677a      	str	r2, [r7, #116]	; 0x74
 8007e14:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8007e18:	4642      	mov	r2, r8
 8007e1a:	464b      	mov	r3, r9
 8007e1c:	1891      	adds	r1, r2, r2
 8007e1e:	60b9      	str	r1, [r7, #8]
 8007e20:	415b      	adcs	r3, r3
 8007e22:	60fb      	str	r3, [r7, #12]
 8007e24:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007e28:	4641      	mov	r1, r8
 8007e2a:	1851      	adds	r1, r2, r1
 8007e2c:	6039      	str	r1, [r7, #0]
 8007e2e:	4649      	mov	r1, r9
 8007e30:	414b      	adcs	r3, r1
 8007e32:	607b      	str	r3, [r7, #4]
 8007e34:	f04f 0200 	mov.w	r2, #0
 8007e38:	f04f 0300 	mov.w	r3, #0
 8007e3c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007e40:	4659      	mov	r1, fp
 8007e42:	00cb      	lsls	r3, r1, #3
 8007e44:	4651      	mov	r1, sl
 8007e46:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007e4a:	4651      	mov	r1, sl
 8007e4c:	00ca      	lsls	r2, r1, #3
 8007e4e:	4610      	mov	r0, r2
 8007e50:	4619      	mov	r1, r3
 8007e52:	4603      	mov	r3, r0
 8007e54:	4642      	mov	r2, r8
 8007e56:	189b      	adds	r3, r3, r2
 8007e58:	66bb      	str	r3, [r7, #104]	; 0x68
 8007e5a:	464b      	mov	r3, r9
 8007e5c:	460a      	mov	r2, r1
 8007e5e:	eb42 0303 	adc.w	r3, r2, r3
 8007e62:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007e64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007e68:	685b      	ldr	r3, [r3, #4]
 8007e6a:	2200      	movs	r2, #0
 8007e6c:	663b      	str	r3, [r7, #96]	; 0x60
 8007e6e:	667a      	str	r2, [r7, #100]	; 0x64
 8007e70:	f04f 0200 	mov.w	r2, #0
 8007e74:	f04f 0300 	mov.w	r3, #0
 8007e78:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8007e7c:	4649      	mov	r1, r9
 8007e7e:	008b      	lsls	r3, r1, #2
 8007e80:	4641      	mov	r1, r8
 8007e82:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007e86:	4641      	mov	r1, r8
 8007e88:	008a      	lsls	r2, r1, #2
 8007e8a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8007e8e:	f7f8 fe93 	bl	8000bb8 <__aeabi_uldivmod>
 8007e92:	4602      	mov	r2, r0
 8007e94:	460b      	mov	r3, r1
 8007e96:	4b0d      	ldr	r3, [pc, #52]	; (8007ecc <UART_SetConfig+0x4e4>)
 8007e98:	fba3 1302 	umull	r1, r3, r3, r2
 8007e9c:	095b      	lsrs	r3, r3, #5
 8007e9e:	2164      	movs	r1, #100	; 0x64
 8007ea0:	fb01 f303 	mul.w	r3, r1, r3
 8007ea4:	1ad3      	subs	r3, r2, r3
 8007ea6:	011b      	lsls	r3, r3, #4
 8007ea8:	3332      	adds	r3, #50	; 0x32
 8007eaa:	4a08      	ldr	r2, [pc, #32]	; (8007ecc <UART_SetConfig+0x4e4>)
 8007eac:	fba2 2303 	umull	r2, r3, r2, r3
 8007eb0:	095b      	lsrs	r3, r3, #5
 8007eb2:	f003 020f 	and.w	r2, r3, #15
 8007eb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	4422      	add	r2, r4
 8007ebe:	609a      	str	r2, [r3, #8]
}
 8007ec0:	bf00      	nop
 8007ec2:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8007ec6:	46bd      	mov	sp, r7
 8007ec8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007ecc:	51eb851f 	.word	0x51eb851f

08007ed0 <siscanf>:
 8007ed0:	b40e      	push	{r1, r2, r3}
 8007ed2:	b510      	push	{r4, lr}
 8007ed4:	b09f      	sub	sp, #124	; 0x7c
 8007ed6:	ac21      	add	r4, sp, #132	; 0x84
 8007ed8:	f44f 7101 	mov.w	r1, #516	; 0x204
 8007edc:	f854 2b04 	ldr.w	r2, [r4], #4
 8007ee0:	9201      	str	r2, [sp, #4]
 8007ee2:	f8ad 101c 	strh.w	r1, [sp, #28]
 8007ee6:	9004      	str	r0, [sp, #16]
 8007ee8:	9008      	str	r0, [sp, #32]
 8007eea:	f7f8 f979 	bl	80001e0 <strlen>
 8007eee:	4b0c      	ldr	r3, [pc, #48]	; (8007f20 <siscanf+0x50>)
 8007ef0:	9005      	str	r0, [sp, #20]
 8007ef2:	9009      	str	r0, [sp, #36]	; 0x24
 8007ef4:	930d      	str	r3, [sp, #52]	; 0x34
 8007ef6:	480b      	ldr	r0, [pc, #44]	; (8007f24 <siscanf+0x54>)
 8007ef8:	9a01      	ldr	r2, [sp, #4]
 8007efa:	6800      	ldr	r0, [r0, #0]
 8007efc:	9403      	str	r4, [sp, #12]
 8007efe:	2300      	movs	r3, #0
 8007f00:	9311      	str	r3, [sp, #68]	; 0x44
 8007f02:	9316      	str	r3, [sp, #88]	; 0x58
 8007f04:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007f08:	f8ad 301e 	strh.w	r3, [sp, #30]
 8007f0c:	a904      	add	r1, sp, #16
 8007f0e:	4623      	mov	r3, r4
 8007f10:	f000 f992 	bl	8008238 <__ssvfiscanf_r>
 8007f14:	b01f      	add	sp, #124	; 0x7c
 8007f16:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007f1a:	b003      	add	sp, #12
 8007f1c:	4770      	bx	lr
 8007f1e:	bf00      	nop
 8007f20:	08007f29 	.word	0x08007f29
 8007f24:	200000e8 	.word	0x200000e8

08007f28 <__seofread>:
 8007f28:	2000      	movs	r0, #0
 8007f2a:	4770      	bx	lr

08007f2c <memset>:
 8007f2c:	4402      	add	r2, r0
 8007f2e:	4603      	mov	r3, r0
 8007f30:	4293      	cmp	r3, r2
 8007f32:	d100      	bne.n	8007f36 <memset+0xa>
 8007f34:	4770      	bx	lr
 8007f36:	f803 1b01 	strb.w	r1, [r3], #1
 8007f3a:	e7f9      	b.n	8007f30 <memset+0x4>

08007f3c <__errno>:
 8007f3c:	4b01      	ldr	r3, [pc, #4]	; (8007f44 <__errno+0x8>)
 8007f3e:	6818      	ldr	r0, [r3, #0]
 8007f40:	4770      	bx	lr
 8007f42:	bf00      	nop
 8007f44:	200000e8 	.word	0x200000e8

08007f48 <__libc_init_array>:
 8007f48:	b570      	push	{r4, r5, r6, lr}
 8007f4a:	4d0d      	ldr	r5, [pc, #52]	; (8007f80 <__libc_init_array+0x38>)
 8007f4c:	4c0d      	ldr	r4, [pc, #52]	; (8007f84 <__libc_init_array+0x3c>)
 8007f4e:	1b64      	subs	r4, r4, r5
 8007f50:	10a4      	asrs	r4, r4, #2
 8007f52:	2600      	movs	r6, #0
 8007f54:	42a6      	cmp	r6, r4
 8007f56:	d109      	bne.n	8007f6c <__libc_init_array+0x24>
 8007f58:	4d0b      	ldr	r5, [pc, #44]	; (8007f88 <__libc_init_array+0x40>)
 8007f5a:	4c0c      	ldr	r4, [pc, #48]	; (8007f8c <__libc_init_array+0x44>)
 8007f5c:	f001 f96e 	bl	800923c <_init>
 8007f60:	1b64      	subs	r4, r4, r5
 8007f62:	10a4      	asrs	r4, r4, #2
 8007f64:	2600      	movs	r6, #0
 8007f66:	42a6      	cmp	r6, r4
 8007f68:	d105      	bne.n	8007f76 <__libc_init_array+0x2e>
 8007f6a:	bd70      	pop	{r4, r5, r6, pc}
 8007f6c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007f70:	4798      	blx	r3
 8007f72:	3601      	adds	r6, #1
 8007f74:	e7ee      	b.n	8007f54 <__libc_init_array+0xc>
 8007f76:	f855 3b04 	ldr.w	r3, [r5], #4
 8007f7a:	4798      	blx	r3
 8007f7c:	3601      	adds	r6, #1
 8007f7e:	e7f2      	b.n	8007f66 <__libc_init_array+0x1e>
 8007f80:	08009418 	.word	0x08009418
 8007f84:	08009418 	.word	0x08009418
 8007f88:	08009418 	.word	0x08009418
 8007f8c:	0800941c 	.word	0x0800941c

08007f90 <__retarget_lock_acquire_recursive>:
 8007f90:	4770      	bx	lr

08007f92 <__retarget_lock_release_recursive>:
 8007f92:	4770      	bx	lr

08007f94 <_free_r>:
 8007f94:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007f96:	2900      	cmp	r1, #0
 8007f98:	d044      	beq.n	8008024 <_free_r+0x90>
 8007f9a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007f9e:	9001      	str	r0, [sp, #4]
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	f1a1 0404 	sub.w	r4, r1, #4
 8007fa6:	bfb8      	it	lt
 8007fa8:	18e4      	addlt	r4, r4, r3
 8007faa:	f000 f8df 	bl	800816c <__malloc_lock>
 8007fae:	4a1e      	ldr	r2, [pc, #120]	; (8008028 <_free_r+0x94>)
 8007fb0:	9801      	ldr	r0, [sp, #4]
 8007fb2:	6813      	ldr	r3, [r2, #0]
 8007fb4:	b933      	cbnz	r3, 8007fc4 <_free_r+0x30>
 8007fb6:	6063      	str	r3, [r4, #4]
 8007fb8:	6014      	str	r4, [r2, #0]
 8007fba:	b003      	add	sp, #12
 8007fbc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007fc0:	f000 b8da 	b.w	8008178 <__malloc_unlock>
 8007fc4:	42a3      	cmp	r3, r4
 8007fc6:	d908      	bls.n	8007fda <_free_r+0x46>
 8007fc8:	6825      	ldr	r5, [r4, #0]
 8007fca:	1961      	adds	r1, r4, r5
 8007fcc:	428b      	cmp	r3, r1
 8007fce:	bf01      	itttt	eq
 8007fd0:	6819      	ldreq	r1, [r3, #0]
 8007fd2:	685b      	ldreq	r3, [r3, #4]
 8007fd4:	1949      	addeq	r1, r1, r5
 8007fd6:	6021      	streq	r1, [r4, #0]
 8007fd8:	e7ed      	b.n	8007fb6 <_free_r+0x22>
 8007fda:	461a      	mov	r2, r3
 8007fdc:	685b      	ldr	r3, [r3, #4]
 8007fde:	b10b      	cbz	r3, 8007fe4 <_free_r+0x50>
 8007fe0:	42a3      	cmp	r3, r4
 8007fe2:	d9fa      	bls.n	8007fda <_free_r+0x46>
 8007fe4:	6811      	ldr	r1, [r2, #0]
 8007fe6:	1855      	adds	r5, r2, r1
 8007fe8:	42a5      	cmp	r5, r4
 8007fea:	d10b      	bne.n	8008004 <_free_r+0x70>
 8007fec:	6824      	ldr	r4, [r4, #0]
 8007fee:	4421      	add	r1, r4
 8007ff0:	1854      	adds	r4, r2, r1
 8007ff2:	42a3      	cmp	r3, r4
 8007ff4:	6011      	str	r1, [r2, #0]
 8007ff6:	d1e0      	bne.n	8007fba <_free_r+0x26>
 8007ff8:	681c      	ldr	r4, [r3, #0]
 8007ffa:	685b      	ldr	r3, [r3, #4]
 8007ffc:	6053      	str	r3, [r2, #4]
 8007ffe:	440c      	add	r4, r1
 8008000:	6014      	str	r4, [r2, #0]
 8008002:	e7da      	b.n	8007fba <_free_r+0x26>
 8008004:	d902      	bls.n	800800c <_free_r+0x78>
 8008006:	230c      	movs	r3, #12
 8008008:	6003      	str	r3, [r0, #0]
 800800a:	e7d6      	b.n	8007fba <_free_r+0x26>
 800800c:	6825      	ldr	r5, [r4, #0]
 800800e:	1961      	adds	r1, r4, r5
 8008010:	428b      	cmp	r3, r1
 8008012:	bf04      	itt	eq
 8008014:	6819      	ldreq	r1, [r3, #0]
 8008016:	685b      	ldreq	r3, [r3, #4]
 8008018:	6063      	str	r3, [r4, #4]
 800801a:	bf04      	itt	eq
 800801c:	1949      	addeq	r1, r1, r5
 800801e:	6021      	streq	r1, [r4, #0]
 8008020:	6054      	str	r4, [r2, #4]
 8008022:	e7ca      	b.n	8007fba <_free_r+0x26>
 8008024:	b003      	add	sp, #12
 8008026:	bd30      	pop	{r4, r5, pc}
 8008028:	20000414 	.word	0x20000414

0800802c <sbrk_aligned>:
 800802c:	b570      	push	{r4, r5, r6, lr}
 800802e:	4e0e      	ldr	r6, [pc, #56]	; (8008068 <sbrk_aligned+0x3c>)
 8008030:	460c      	mov	r4, r1
 8008032:	6831      	ldr	r1, [r6, #0]
 8008034:	4605      	mov	r5, r0
 8008036:	b911      	cbnz	r1, 800803e <sbrk_aligned+0x12>
 8008038:	f000 fc38 	bl	80088ac <_sbrk_r>
 800803c:	6030      	str	r0, [r6, #0]
 800803e:	4621      	mov	r1, r4
 8008040:	4628      	mov	r0, r5
 8008042:	f000 fc33 	bl	80088ac <_sbrk_r>
 8008046:	1c43      	adds	r3, r0, #1
 8008048:	d00a      	beq.n	8008060 <sbrk_aligned+0x34>
 800804a:	1cc4      	adds	r4, r0, #3
 800804c:	f024 0403 	bic.w	r4, r4, #3
 8008050:	42a0      	cmp	r0, r4
 8008052:	d007      	beq.n	8008064 <sbrk_aligned+0x38>
 8008054:	1a21      	subs	r1, r4, r0
 8008056:	4628      	mov	r0, r5
 8008058:	f000 fc28 	bl	80088ac <_sbrk_r>
 800805c:	3001      	adds	r0, #1
 800805e:	d101      	bne.n	8008064 <sbrk_aligned+0x38>
 8008060:	f04f 34ff 	mov.w	r4, #4294967295
 8008064:	4620      	mov	r0, r4
 8008066:	bd70      	pop	{r4, r5, r6, pc}
 8008068:	20000418 	.word	0x20000418

0800806c <_malloc_r>:
 800806c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008070:	1ccd      	adds	r5, r1, #3
 8008072:	f025 0503 	bic.w	r5, r5, #3
 8008076:	3508      	adds	r5, #8
 8008078:	2d0c      	cmp	r5, #12
 800807a:	bf38      	it	cc
 800807c:	250c      	movcc	r5, #12
 800807e:	2d00      	cmp	r5, #0
 8008080:	4607      	mov	r7, r0
 8008082:	db01      	blt.n	8008088 <_malloc_r+0x1c>
 8008084:	42a9      	cmp	r1, r5
 8008086:	d905      	bls.n	8008094 <_malloc_r+0x28>
 8008088:	230c      	movs	r3, #12
 800808a:	603b      	str	r3, [r7, #0]
 800808c:	2600      	movs	r6, #0
 800808e:	4630      	mov	r0, r6
 8008090:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008094:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8008168 <_malloc_r+0xfc>
 8008098:	f000 f868 	bl	800816c <__malloc_lock>
 800809c:	f8d8 3000 	ldr.w	r3, [r8]
 80080a0:	461c      	mov	r4, r3
 80080a2:	bb5c      	cbnz	r4, 80080fc <_malloc_r+0x90>
 80080a4:	4629      	mov	r1, r5
 80080a6:	4638      	mov	r0, r7
 80080a8:	f7ff ffc0 	bl	800802c <sbrk_aligned>
 80080ac:	1c43      	adds	r3, r0, #1
 80080ae:	4604      	mov	r4, r0
 80080b0:	d155      	bne.n	800815e <_malloc_r+0xf2>
 80080b2:	f8d8 4000 	ldr.w	r4, [r8]
 80080b6:	4626      	mov	r6, r4
 80080b8:	2e00      	cmp	r6, #0
 80080ba:	d145      	bne.n	8008148 <_malloc_r+0xdc>
 80080bc:	2c00      	cmp	r4, #0
 80080be:	d048      	beq.n	8008152 <_malloc_r+0xe6>
 80080c0:	6823      	ldr	r3, [r4, #0]
 80080c2:	4631      	mov	r1, r6
 80080c4:	4638      	mov	r0, r7
 80080c6:	eb04 0903 	add.w	r9, r4, r3
 80080ca:	f000 fbef 	bl	80088ac <_sbrk_r>
 80080ce:	4581      	cmp	r9, r0
 80080d0:	d13f      	bne.n	8008152 <_malloc_r+0xe6>
 80080d2:	6821      	ldr	r1, [r4, #0]
 80080d4:	1a6d      	subs	r5, r5, r1
 80080d6:	4629      	mov	r1, r5
 80080d8:	4638      	mov	r0, r7
 80080da:	f7ff ffa7 	bl	800802c <sbrk_aligned>
 80080de:	3001      	adds	r0, #1
 80080e0:	d037      	beq.n	8008152 <_malloc_r+0xe6>
 80080e2:	6823      	ldr	r3, [r4, #0]
 80080e4:	442b      	add	r3, r5
 80080e6:	6023      	str	r3, [r4, #0]
 80080e8:	f8d8 3000 	ldr.w	r3, [r8]
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d038      	beq.n	8008162 <_malloc_r+0xf6>
 80080f0:	685a      	ldr	r2, [r3, #4]
 80080f2:	42a2      	cmp	r2, r4
 80080f4:	d12b      	bne.n	800814e <_malloc_r+0xe2>
 80080f6:	2200      	movs	r2, #0
 80080f8:	605a      	str	r2, [r3, #4]
 80080fa:	e00f      	b.n	800811c <_malloc_r+0xb0>
 80080fc:	6822      	ldr	r2, [r4, #0]
 80080fe:	1b52      	subs	r2, r2, r5
 8008100:	d41f      	bmi.n	8008142 <_malloc_r+0xd6>
 8008102:	2a0b      	cmp	r2, #11
 8008104:	d917      	bls.n	8008136 <_malloc_r+0xca>
 8008106:	1961      	adds	r1, r4, r5
 8008108:	42a3      	cmp	r3, r4
 800810a:	6025      	str	r5, [r4, #0]
 800810c:	bf18      	it	ne
 800810e:	6059      	strne	r1, [r3, #4]
 8008110:	6863      	ldr	r3, [r4, #4]
 8008112:	bf08      	it	eq
 8008114:	f8c8 1000 	streq.w	r1, [r8]
 8008118:	5162      	str	r2, [r4, r5]
 800811a:	604b      	str	r3, [r1, #4]
 800811c:	4638      	mov	r0, r7
 800811e:	f104 060b 	add.w	r6, r4, #11
 8008122:	f000 f829 	bl	8008178 <__malloc_unlock>
 8008126:	f026 0607 	bic.w	r6, r6, #7
 800812a:	1d23      	adds	r3, r4, #4
 800812c:	1af2      	subs	r2, r6, r3
 800812e:	d0ae      	beq.n	800808e <_malloc_r+0x22>
 8008130:	1b9b      	subs	r3, r3, r6
 8008132:	50a3      	str	r3, [r4, r2]
 8008134:	e7ab      	b.n	800808e <_malloc_r+0x22>
 8008136:	42a3      	cmp	r3, r4
 8008138:	6862      	ldr	r2, [r4, #4]
 800813a:	d1dd      	bne.n	80080f8 <_malloc_r+0x8c>
 800813c:	f8c8 2000 	str.w	r2, [r8]
 8008140:	e7ec      	b.n	800811c <_malloc_r+0xb0>
 8008142:	4623      	mov	r3, r4
 8008144:	6864      	ldr	r4, [r4, #4]
 8008146:	e7ac      	b.n	80080a2 <_malloc_r+0x36>
 8008148:	4634      	mov	r4, r6
 800814a:	6876      	ldr	r6, [r6, #4]
 800814c:	e7b4      	b.n	80080b8 <_malloc_r+0x4c>
 800814e:	4613      	mov	r3, r2
 8008150:	e7cc      	b.n	80080ec <_malloc_r+0x80>
 8008152:	230c      	movs	r3, #12
 8008154:	603b      	str	r3, [r7, #0]
 8008156:	4638      	mov	r0, r7
 8008158:	f000 f80e 	bl	8008178 <__malloc_unlock>
 800815c:	e797      	b.n	800808e <_malloc_r+0x22>
 800815e:	6025      	str	r5, [r4, #0]
 8008160:	e7dc      	b.n	800811c <_malloc_r+0xb0>
 8008162:	605b      	str	r3, [r3, #4]
 8008164:	deff      	udf	#255	; 0xff
 8008166:	bf00      	nop
 8008168:	20000414 	.word	0x20000414

0800816c <__malloc_lock>:
 800816c:	4801      	ldr	r0, [pc, #4]	; (8008174 <__malloc_lock+0x8>)
 800816e:	f7ff bf0f 	b.w	8007f90 <__retarget_lock_acquire_recursive>
 8008172:	bf00      	nop
 8008174:	20000410 	.word	0x20000410

08008178 <__malloc_unlock>:
 8008178:	4801      	ldr	r0, [pc, #4]	; (8008180 <__malloc_unlock+0x8>)
 800817a:	f7ff bf0a 	b.w	8007f92 <__retarget_lock_release_recursive>
 800817e:	bf00      	nop
 8008180:	20000410 	.word	0x20000410

08008184 <_sungetc_r>:
 8008184:	b538      	push	{r3, r4, r5, lr}
 8008186:	1c4b      	adds	r3, r1, #1
 8008188:	4614      	mov	r4, r2
 800818a:	d103      	bne.n	8008194 <_sungetc_r+0x10>
 800818c:	f04f 35ff 	mov.w	r5, #4294967295
 8008190:	4628      	mov	r0, r5
 8008192:	bd38      	pop	{r3, r4, r5, pc}
 8008194:	8993      	ldrh	r3, [r2, #12]
 8008196:	f023 0320 	bic.w	r3, r3, #32
 800819a:	8193      	strh	r3, [r2, #12]
 800819c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800819e:	6852      	ldr	r2, [r2, #4]
 80081a0:	b2cd      	uxtb	r5, r1
 80081a2:	b18b      	cbz	r3, 80081c8 <_sungetc_r+0x44>
 80081a4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80081a6:	4293      	cmp	r3, r2
 80081a8:	dd08      	ble.n	80081bc <_sungetc_r+0x38>
 80081aa:	6823      	ldr	r3, [r4, #0]
 80081ac:	1e5a      	subs	r2, r3, #1
 80081ae:	6022      	str	r2, [r4, #0]
 80081b0:	f803 5c01 	strb.w	r5, [r3, #-1]
 80081b4:	6863      	ldr	r3, [r4, #4]
 80081b6:	3301      	adds	r3, #1
 80081b8:	6063      	str	r3, [r4, #4]
 80081ba:	e7e9      	b.n	8008190 <_sungetc_r+0xc>
 80081bc:	4621      	mov	r1, r4
 80081be:	f000 fb3a 	bl	8008836 <__submore>
 80081c2:	2800      	cmp	r0, #0
 80081c4:	d0f1      	beq.n	80081aa <_sungetc_r+0x26>
 80081c6:	e7e1      	b.n	800818c <_sungetc_r+0x8>
 80081c8:	6921      	ldr	r1, [r4, #16]
 80081ca:	6823      	ldr	r3, [r4, #0]
 80081cc:	b151      	cbz	r1, 80081e4 <_sungetc_r+0x60>
 80081ce:	4299      	cmp	r1, r3
 80081d0:	d208      	bcs.n	80081e4 <_sungetc_r+0x60>
 80081d2:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 80081d6:	42a9      	cmp	r1, r5
 80081d8:	d104      	bne.n	80081e4 <_sungetc_r+0x60>
 80081da:	3b01      	subs	r3, #1
 80081dc:	3201      	adds	r2, #1
 80081de:	6023      	str	r3, [r4, #0]
 80081e0:	6062      	str	r2, [r4, #4]
 80081e2:	e7d5      	b.n	8008190 <_sungetc_r+0xc>
 80081e4:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 80081e8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80081ec:	6363      	str	r3, [r4, #52]	; 0x34
 80081ee:	2303      	movs	r3, #3
 80081f0:	63a3      	str	r3, [r4, #56]	; 0x38
 80081f2:	4623      	mov	r3, r4
 80081f4:	f803 5f46 	strb.w	r5, [r3, #70]!
 80081f8:	6023      	str	r3, [r4, #0]
 80081fa:	2301      	movs	r3, #1
 80081fc:	e7dc      	b.n	80081b8 <_sungetc_r+0x34>

080081fe <__ssrefill_r>:
 80081fe:	b510      	push	{r4, lr}
 8008200:	460c      	mov	r4, r1
 8008202:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8008204:	b169      	cbz	r1, 8008222 <__ssrefill_r+0x24>
 8008206:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800820a:	4299      	cmp	r1, r3
 800820c:	d001      	beq.n	8008212 <__ssrefill_r+0x14>
 800820e:	f7ff fec1 	bl	8007f94 <_free_r>
 8008212:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008214:	6063      	str	r3, [r4, #4]
 8008216:	2000      	movs	r0, #0
 8008218:	6360      	str	r0, [r4, #52]	; 0x34
 800821a:	b113      	cbz	r3, 8008222 <__ssrefill_r+0x24>
 800821c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800821e:	6023      	str	r3, [r4, #0]
 8008220:	bd10      	pop	{r4, pc}
 8008222:	6923      	ldr	r3, [r4, #16]
 8008224:	6023      	str	r3, [r4, #0]
 8008226:	2300      	movs	r3, #0
 8008228:	6063      	str	r3, [r4, #4]
 800822a:	89a3      	ldrh	r3, [r4, #12]
 800822c:	f043 0320 	orr.w	r3, r3, #32
 8008230:	81a3      	strh	r3, [r4, #12]
 8008232:	f04f 30ff 	mov.w	r0, #4294967295
 8008236:	e7f3      	b.n	8008220 <__ssrefill_r+0x22>

08008238 <__ssvfiscanf_r>:
 8008238:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800823c:	460c      	mov	r4, r1
 800823e:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 8008242:	2100      	movs	r1, #0
 8008244:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 8008248:	49a6      	ldr	r1, [pc, #664]	; (80084e4 <__ssvfiscanf_r+0x2ac>)
 800824a:	91a0      	str	r1, [sp, #640]	; 0x280
 800824c:	f10d 0804 	add.w	r8, sp, #4
 8008250:	49a5      	ldr	r1, [pc, #660]	; (80084e8 <__ssvfiscanf_r+0x2b0>)
 8008252:	4fa6      	ldr	r7, [pc, #664]	; (80084ec <__ssvfiscanf_r+0x2b4>)
 8008254:	f8df 9298 	ldr.w	r9, [pc, #664]	; 80084f0 <__ssvfiscanf_r+0x2b8>
 8008258:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800825c:	4606      	mov	r6, r0
 800825e:	91a1      	str	r1, [sp, #644]	; 0x284
 8008260:	9300      	str	r3, [sp, #0]
 8008262:	7813      	ldrb	r3, [r2, #0]
 8008264:	2b00      	cmp	r3, #0
 8008266:	f000 815a 	beq.w	800851e <__ssvfiscanf_r+0x2e6>
 800826a:	5cf9      	ldrb	r1, [r7, r3]
 800826c:	f011 0108 	ands.w	r1, r1, #8
 8008270:	f102 0501 	add.w	r5, r2, #1
 8008274:	d019      	beq.n	80082aa <__ssvfiscanf_r+0x72>
 8008276:	6863      	ldr	r3, [r4, #4]
 8008278:	2b00      	cmp	r3, #0
 800827a:	dd0f      	ble.n	800829c <__ssvfiscanf_r+0x64>
 800827c:	6823      	ldr	r3, [r4, #0]
 800827e:	781a      	ldrb	r2, [r3, #0]
 8008280:	5cba      	ldrb	r2, [r7, r2]
 8008282:	0712      	lsls	r2, r2, #28
 8008284:	d401      	bmi.n	800828a <__ssvfiscanf_r+0x52>
 8008286:	462a      	mov	r2, r5
 8008288:	e7eb      	b.n	8008262 <__ssvfiscanf_r+0x2a>
 800828a:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800828c:	3201      	adds	r2, #1
 800828e:	9245      	str	r2, [sp, #276]	; 0x114
 8008290:	6862      	ldr	r2, [r4, #4]
 8008292:	3301      	adds	r3, #1
 8008294:	3a01      	subs	r2, #1
 8008296:	6062      	str	r2, [r4, #4]
 8008298:	6023      	str	r3, [r4, #0]
 800829a:	e7ec      	b.n	8008276 <__ssvfiscanf_r+0x3e>
 800829c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800829e:	4621      	mov	r1, r4
 80082a0:	4630      	mov	r0, r6
 80082a2:	4798      	blx	r3
 80082a4:	2800      	cmp	r0, #0
 80082a6:	d0e9      	beq.n	800827c <__ssvfiscanf_r+0x44>
 80082a8:	e7ed      	b.n	8008286 <__ssvfiscanf_r+0x4e>
 80082aa:	2b25      	cmp	r3, #37	; 0x25
 80082ac:	d012      	beq.n	80082d4 <__ssvfiscanf_r+0x9c>
 80082ae:	469a      	mov	sl, r3
 80082b0:	6863      	ldr	r3, [r4, #4]
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	f340 8091 	ble.w	80083da <__ssvfiscanf_r+0x1a2>
 80082b8:	6822      	ldr	r2, [r4, #0]
 80082ba:	7813      	ldrb	r3, [r2, #0]
 80082bc:	4553      	cmp	r3, sl
 80082be:	f040 812e 	bne.w	800851e <__ssvfiscanf_r+0x2e6>
 80082c2:	6863      	ldr	r3, [r4, #4]
 80082c4:	3b01      	subs	r3, #1
 80082c6:	6063      	str	r3, [r4, #4]
 80082c8:	9b45      	ldr	r3, [sp, #276]	; 0x114
 80082ca:	3201      	adds	r2, #1
 80082cc:	3301      	adds	r3, #1
 80082ce:	6022      	str	r2, [r4, #0]
 80082d0:	9345      	str	r3, [sp, #276]	; 0x114
 80082d2:	e7d8      	b.n	8008286 <__ssvfiscanf_r+0x4e>
 80082d4:	9141      	str	r1, [sp, #260]	; 0x104
 80082d6:	9143      	str	r1, [sp, #268]	; 0x10c
 80082d8:	7853      	ldrb	r3, [r2, #1]
 80082da:	2b2a      	cmp	r3, #42	; 0x2a
 80082dc:	bf02      	ittt	eq
 80082de:	2310      	moveq	r3, #16
 80082e0:	1c95      	addeq	r5, r2, #2
 80082e2:	9341      	streq	r3, [sp, #260]	; 0x104
 80082e4:	220a      	movs	r2, #10
 80082e6:	46aa      	mov	sl, r5
 80082e8:	f81a 1b01 	ldrb.w	r1, [sl], #1
 80082ec:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 80082f0:	2b09      	cmp	r3, #9
 80082f2:	d91c      	bls.n	800832e <__ssvfiscanf_r+0xf6>
 80082f4:	487e      	ldr	r0, [pc, #504]	; (80084f0 <__ssvfiscanf_r+0x2b8>)
 80082f6:	2203      	movs	r2, #3
 80082f8:	f7f7 ff7a 	bl	80001f0 <memchr>
 80082fc:	b138      	cbz	r0, 800830e <__ssvfiscanf_r+0xd6>
 80082fe:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8008300:	eba0 0009 	sub.w	r0, r0, r9
 8008304:	2301      	movs	r3, #1
 8008306:	4083      	lsls	r3, r0
 8008308:	4313      	orrs	r3, r2
 800830a:	9341      	str	r3, [sp, #260]	; 0x104
 800830c:	4655      	mov	r5, sl
 800830e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8008312:	2b78      	cmp	r3, #120	; 0x78
 8008314:	d806      	bhi.n	8008324 <__ssvfiscanf_r+0xec>
 8008316:	2b57      	cmp	r3, #87	; 0x57
 8008318:	d810      	bhi.n	800833c <__ssvfiscanf_r+0x104>
 800831a:	2b25      	cmp	r3, #37	; 0x25
 800831c:	d0c7      	beq.n	80082ae <__ssvfiscanf_r+0x76>
 800831e:	d857      	bhi.n	80083d0 <__ssvfiscanf_r+0x198>
 8008320:	2b00      	cmp	r3, #0
 8008322:	d065      	beq.n	80083f0 <__ssvfiscanf_r+0x1b8>
 8008324:	2303      	movs	r3, #3
 8008326:	9347      	str	r3, [sp, #284]	; 0x11c
 8008328:	230a      	movs	r3, #10
 800832a:	9342      	str	r3, [sp, #264]	; 0x108
 800832c:	e076      	b.n	800841c <__ssvfiscanf_r+0x1e4>
 800832e:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8008330:	fb02 1103 	mla	r1, r2, r3, r1
 8008334:	3930      	subs	r1, #48	; 0x30
 8008336:	9143      	str	r1, [sp, #268]	; 0x10c
 8008338:	4655      	mov	r5, sl
 800833a:	e7d4      	b.n	80082e6 <__ssvfiscanf_r+0xae>
 800833c:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 8008340:	2a20      	cmp	r2, #32
 8008342:	d8ef      	bhi.n	8008324 <__ssvfiscanf_r+0xec>
 8008344:	a101      	add	r1, pc, #4	; (adr r1, 800834c <__ssvfiscanf_r+0x114>)
 8008346:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800834a:	bf00      	nop
 800834c:	080083ff 	.word	0x080083ff
 8008350:	08008325 	.word	0x08008325
 8008354:	08008325 	.word	0x08008325
 8008358:	0800845d 	.word	0x0800845d
 800835c:	08008325 	.word	0x08008325
 8008360:	08008325 	.word	0x08008325
 8008364:	08008325 	.word	0x08008325
 8008368:	08008325 	.word	0x08008325
 800836c:	08008325 	.word	0x08008325
 8008370:	08008325 	.word	0x08008325
 8008374:	08008325 	.word	0x08008325
 8008378:	08008473 	.word	0x08008473
 800837c:	08008459 	.word	0x08008459
 8008380:	080083d7 	.word	0x080083d7
 8008384:	080083d7 	.word	0x080083d7
 8008388:	080083d7 	.word	0x080083d7
 800838c:	08008325 	.word	0x08008325
 8008390:	08008415 	.word	0x08008415
 8008394:	08008325 	.word	0x08008325
 8008398:	08008325 	.word	0x08008325
 800839c:	08008325 	.word	0x08008325
 80083a0:	08008325 	.word	0x08008325
 80083a4:	08008483 	.word	0x08008483
 80083a8:	08008451 	.word	0x08008451
 80083ac:	080083f7 	.word	0x080083f7
 80083b0:	08008325 	.word	0x08008325
 80083b4:	08008325 	.word	0x08008325
 80083b8:	0800847f 	.word	0x0800847f
 80083bc:	08008325 	.word	0x08008325
 80083c0:	08008459 	.word	0x08008459
 80083c4:	08008325 	.word	0x08008325
 80083c8:	08008325 	.word	0x08008325
 80083cc:	080083ff 	.word	0x080083ff
 80083d0:	3b45      	subs	r3, #69	; 0x45
 80083d2:	2b02      	cmp	r3, #2
 80083d4:	d8a6      	bhi.n	8008324 <__ssvfiscanf_r+0xec>
 80083d6:	2305      	movs	r3, #5
 80083d8:	e01f      	b.n	800841a <__ssvfiscanf_r+0x1e2>
 80083da:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80083dc:	4621      	mov	r1, r4
 80083de:	4630      	mov	r0, r6
 80083e0:	4798      	blx	r3
 80083e2:	2800      	cmp	r0, #0
 80083e4:	f43f af68 	beq.w	80082b8 <__ssvfiscanf_r+0x80>
 80083e8:	9844      	ldr	r0, [sp, #272]	; 0x110
 80083ea:	2800      	cmp	r0, #0
 80083ec:	f040 808d 	bne.w	800850a <__ssvfiscanf_r+0x2d2>
 80083f0:	f04f 30ff 	mov.w	r0, #4294967295
 80083f4:	e08f      	b.n	8008516 <__ssvfiscanf_r+0x2de>
 80083f6:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80083f8:	f042 0220 	orr.w	r2, r2, #32
 80083fc:	9241      	str	r2, [sp, #260]	; 0x104
 80083fe:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8008400:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008404:	9241      	str	r2, [sp, #260]	; 0x104
 8008406:	2210      	movs	r2, #16
 8008408:	2b6f      	cmp	r3, #111	; 0x6f
 800840a:	9242      	str	r2, [sp, #264]	; 0x108
 800840c:	bf34      	ite	cc
 800840e:	2303      	movcc	r3, #3
 8008410:	2304      	movcs	r3, #4
 8008412:	e002      	b.n	800841a <__ssvfiscanf_r+0x1e2>
 8008414:	2300      	movs	r3, #0
 8008416:	9342      	str	r3, [sp, #264]	; 0x108
 8008418:	2303      	movs	r3, #3
 800841a:	9347      	str	r3, [sp, #284]	; 0x11c
 800841c:	6863      	ldr	r3, [r4, #4]
 800841e:	2b00      	cmp	r3, #0
 8008420:	dd3d      	ble.n	800849e <__ssvfiscanf_r+0x266>
 8008422:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8008424:	0659      	lsls	r1, r3, #25
 8008426:	d404      	bmi.n	8008432 <__ssvfiscanf_r+0x1fa>
 8008428:	6823      	ldr	r3, [r4, #0]
 800842a:	781a      	ldrb	r2, [r3, #0]
 800842c:	5cba      	ldrb	r2, [r7, r2]
 800842e:	0712      	lsls	r2, r2, #28
 8008430:	d43c      	bmi.n	80084ac <__ssvfiscanf_r+0x274>
 8008432:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8008434:	2b02      	cmp	r3, #2
 8008436:	dc4b      	bgt.n	80084d0 <__ssvfiscanf_r+0x298>
 8008438:	466b      	mov	r3, sp
 800843a:	4622      	mov	r2, r4
 800843c:	a941      	add	r1, sp, #260	; 0x104
 800843e:	4630      	mov	r0, r6
 8008440:	f000 f872 	bl	8008528 <_scanf_chars>
 8008444:	2801      	cmp	r0, #1
 8008446:	d06a      	beq.n	800851e <__ssvfiscanf_r+0x2e6>
 8008448:	2802      	cmp	r0, #2
 800844a:	f47f af1c 	bne.w	8008286 <__ssvfiscanf_r+0x4e>
 800844e:	e7cb      	b.n	80083e8 <__ssvfiscanf_r+0x1b0>
 8008450:	2308      	movs	r3, #8
 8008452:	9342      	str	r3, [sp, #264]	; 0x108
 8008454:	2304      	movs	r3, #4
 8008456:	e7e0      	b.n	800841a <__ssvfiscanf_r+0x1e2>
 8008458:	220a      	movs	r2, #10
 800845a:	e7d5      	b.n	8008408 <__ssvfiscanf_r+0x1d0>
 800845c:	4629      	mov	r1, r5
 800845e:	4640      	mov	r0, r8
 8008460:	f000 f9b0 	bl	80087c4 <__sccl>
 8008464:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8008466:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800846a:	9341      	str	r3, [sp, #260]	; 0x104
 800846c:	4605      	mov	r5, r0
 800846e:	2301      	movs	r3, #1
 8008470:	e7d3      	b.n	800841a <__ssvfiscanf_r+0x1e2>
 8008472:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8008474:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008478:	9341      	str	r3, [sp, #260]	; 0x104
 800847a:	2300      	movs	r3, #0
 800847c:	e7cd      	b.n	800841a <__ssvfiscanf_r+0x1e2>
 800847e:	2302      	movs	r3, #2
 8008480:	e7cb      	b.n	800841a <__ssvfiscanf_r+0x1e2>
 8008482:	9841      	ldr	r0, [sp, #260]	; 0x104
 8008484:	06c3      	lsls	r3, r0, #27
 8008486:	f53f aefe 	bmi.w	8008286 <__ssvfiscanf_r+0x4e>
 800848a:	9b00      	ldr	r3, [sp, #0]
 800848c:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800848e:	1d19      	adds	r1, r3, #4
 8008490:	9100      	str	r1, [sp, #0]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	07c0      	lsls	r0, r0, #31
 8008496:	bf4c      	ite	mi
 8008498:	801a      	strhmi	r2, [r3, #0]
 800849a:	601a      	strpl	r2, [r3, #0]
 800849c:	e6f3      	b.n	8008286 <__ssvfiscanf_r+0x4e>
 800849e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80084a0:	4621      	mov	r1, r4
 80084a2:	4630      	mov	r0, r6
 80084a4:	4798      	blx	r3
 80084a6:	2800      	cmp	r0, #0
 80084a8:	d0bb      	beq.n	8008422 <__ssvfiscanf_r+0x1ea>
 80084aa:	e79d      	b.n	80083e8 <__ssvfiscanf_r+0x1b0>
 80084ac:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80084ae:	3201      	adds	r2, #1
 80084b0:	9245      	str	r2, [sp, #276]	; 0x114
 80084b2:	6862      	ldr	r2, [r4, #4]
 80084b4:	3a01      	subs	r2, #1
 80084b6:	2a00      	cmp	r2, #0
 80084b8:	6062      	str	r2, [r4, #4]
 80084ba:	dd02      	ble.n	80084c2 <__ssvfiscanf_r+0x28a>
 80084bc:	3301      	adds	r3, #1
 80084be:	6023      	str	r3, [r4, #0]
 80084c0:	e7b2      	b.n	8008428 <__ssvfiscanf_r+0x1f0>
 80084c2:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80084c4:	4621      	mov	r1, r4
 80084c6:	4630      	mov	r0, r6
 80084c8:	4798      	blx	r3
 80084ca:	2800      	cmp	r0, #0
 80084cc:	d0ac      	beq.n	8008428 <__ssvfiscanf_r+0x1f0>
 80084ce:	e78b      	b.n	80083e8 <__ssvfiscanf_r+0x1b0>
 80084d0:	2b04      	cmp	r3, #4
 80084d2:	dc0f      	bgt.n	80084f4 <__ssvfiscanf_r+0x2bc>
 80084d4:	466b      	mov	r3, sp
 80084d6:	4622      	mov	r2, r4
 80084d8:	a941      	add	r1, sp, #260	; 0x104
 80084da:	4630      	mov	r0, r6
 80084dc:	f000 f87e 	bl	80085dc <_scanf_i>
 80084e0:	e7b0      	b.n	8008444 <__ssvfiscanf_r+0x20c>
 80084e2:	bf00      	nop
 80084e4:	08008185 	.word	0x08008185
 80084e8:	080081ff 	.word	0x080081ff
 80084ec:	080092a0 	.word	0x080092a0
 80084f0:	08009280 	.word	0x08009280
 80084f4:	4b0b      	ldr	r3, [pc, #44]	; (8008524 <__ssvfiscanf_r+0x2ec>)
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	f43f aec5 	beq.w	8008286 <__ssvfiscanf_r+0x4e>
 80084fc:	466b      	mov	r3, sp
 80084fe:	4622      	mov	r2, r4
 8008500:	a941      	add	r1, sp, #260	; 0x104
 8008502:	4630      	mov	r0, r6
 8008504:	f3af 8000 	nop.w
 8008508:	e79c      	b.n	8008444 <__ssvfiscanf_r+0x20c>
 800850a:	89a3      	ldrh	r3, [r4, #12]
 800850c:	f013 0f40 	tst.w	r3, #64	; 0x40
 8008510:	bf18      	it	ne
 8008512:	f04f 30ff 	movne.w	r0, #4294967295
 8008516:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 800851a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800851e:	9844      	ldr	r0, [sp, #272]	; 0x110
 8008520:	e7f9      	b.n	8008516 <__ssvfiscanf_r+0x2de>
 8008522:	bf00      	nop
 8008524:	00000000 	.word	0x00000000

08008528 <_scanf_chars>:
 8008528:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800852c:	4615      	mov	r5, r2
 800852e:	688a      	ldr	r2, [r1, #8]
 8008530:	4680      	mov	r8, r0
 8008532:	460c      	mov	r4, r1
 8008534:	b932      	cbnz	r2, 8008544 <_scanf_chars+0x1c>
 8008536:	698a      	ldr	r2, [r1, #24]
 8008538:	2a00      	cmp	r2, #0
 800853a:	bf0c      	ite	eq
 800853c:	2201      	moveq	r2, #1
 800853e:	f04f 32ff 	movne.w	r2, #4294967295
 8008542:	608a      	str	r2, [r1, #8]
 8008544:	6822      	ldr	r2, [r4, #0]
 8008546:	f8df 9090 	ldr.w	r9, [pc, #144]	; 80085d8 <_scanf_chars+0xb0>
 800854a:	06d1      	lsls	r1, r2, #27
 800854c:	bf5f      	itttt	pl
 800854e:	681a      	ldrpl	r2, [r3, #0]
 8008550:	1d11      	addpl	r1, r2, #4
 8008552:	6019      	strpl	r1, [r3, #0]
 8008554:	6816      	ldrpl	r6, [r2, #0]
 8008556:	2700      	movs	r7, #0
 8008558:	69a0      	ldr	r0, [r4, #24]
 800855a:	b188      	cbz	r0, 8008580 <_scanf_chars+0x58>
 800855c:	2801      	cmp	r0, #1
 800855e:	d107      	bne.n	8008570 <_scanf_chars+0x48>
 8008560:	682a      	ldr	r2, [r5, #0]
 8008562:	7811      	ldrb	r1, [r2, #0]
 8008564:	6962      	ldr	r2, [r4, #20]
 8008566:	5c52      	ldrb	r2, [r2, r1]
 8008568:	b952      	cbnz	r2, 8008580 <_scanf_chars+0x58>
 800856a:	2f00      	cmp	r7, #0
 800856c:	d031      	beq.n	80085d2 <_scanf_chars+0xaa>
 800856e:	e022      	b.n	80085b6 <_scanf_chars+0x8e>
 8008570:	2802      	cmp	r0, #2
 8008572:	d120      	bne.n	80085b6 <_scanf_chars+0x8e>
 8008574:	682b      	ldr	r3, [r5, #0]
 8008576:	781b      	ldrb	r3, [r3, #0]
 8008578:	f819 3003 	ldrb.w	r3, [r9, r3]
 800857c:	071b      	lsls	r3, r3, #28
 800857e:	d41a      	bmi.n	80085b6 <_scanf_chars+0x8e>
 8008580:	6823      	ldr	r3, [r4, #0]
 8008582:	06da      	lsls	r2, r3, #27
 8008584:	bf5e      	ittt	pl
 8008586:	682b      	ldrpl	r3, [r5, #0]
 8008588:	781b      	ldrbpl	r3, [r3, #0]
 800858a:	f806 3b01 	strbpl.w	r3, [r6], #1
 800858e:	682a      	ldr	r2, [r5, #0]
 8008590:	686b      	ldr	r3, [r5, #4]
 8008592:	3201      	adds	r2, #1
 8008594:	602a      	str	r2, [r5, #0]
 8008596:	68a2      	ldr	r2, [r4, #8]
 8008598:	3b01      	subs	r3, #1
 800859a:	3a01      	subs	r2, #1
 800859c:	606b      	str	r3, [r5, #4]
 800859e:	3701      	adds	r7, #1
 80085a0:	60a2      	str	r2, [r4, #8]
 80085a2:	b142      	cbz	r2, 80085b6 <_scanf_chars+0x8e>
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	dcd7      	bgt.n	8008558 <_scanf_chars+0x30>
 80085a8:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80085ac:	4629      	mov	r1, r5
 80085ae:	4640      	mov	r0, r8
 80085b0:	4798      	blx	r3
 80085b2:	2800      	cmp	r0, #0
 80085b4:	d0d0      	beq.n	8008558 <_scanf_chars+0x30>
 80085b6:	6823      	ldr	r3, [r4, #0]
 80085b8:	f013 0310 	ands.w	r3, r3, #16
 80085bc:	d105      	bne.n	80085ca <_scanf_chars+0xa2>
 80085be:	68e2      	ldr	r2, [r4, #12]
 80085c0:	3201      	adds	r2, #1
 80085c2:	60e2      	str	r2, [r4, #12]
 80085c4:	69a2      	ldr	r2, [r4, #24]
 80085c6:	b102      	cbz	r2, 80085ca <_scanf_chars+0xa2>
 80085c8:	7033      	strb	r3, [r6, #0]
 80085ca:	6923      	ldr	r3, [r4, #16]
 80085cc:	443b      	add	r3, r7
 80085ce:	6123      	str	r3, [r4, #16]
 80085d0:	2000      	movs	r0, #0
 80085d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80085d6:	bf00      	nop
 80085d8:	080092a0 	.word	0x080092a0

080085dc <_scanf_i>:
 80085dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085e0:	4698      	mov	r8, r3
 80085e2:	4b74      	ldr	r3, [pc, #464]	; (80087b4 <_scanf_i+0x1d8>)
 80085e4:	460c      	mov	r4, r1
 80085e6:	4682      	mov	sl, r0
 80085e8:	4616      	mov	r6, r2
 80085ea:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80085ee:	b087      	sub	sp, #28
 80085f0:	ab03      	add	r3, sp, #12
 80085f2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80085f6:	4b70      	ldr	r3, [pc, #448]	; (80087b8 <_scanf_i+0x1dc>)
 80085f8:	69a1      	ldr	r1, [r4, #24]
 80085fa:	4a70      	ldr	r2, [pc, #448]	; (80087bc <_scanf_i+0x1e0>)
 80085fc:	2903      	cmp	r1, #3
 80085fe:	bf18      	it	ne
 8008600:	461a      	movne	r2, r3
 8008602:	68a3      	ldr	r3, [r4, #8]
 8008604:	9201      	str	r2, [sp, #4]
 8008606:	1e5a      	subs	r2, r3, #1
 8008608:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800860c:	bf88      	it	hi
 800860e:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8008612:	4627      	mov	r7, r4
 8008614:	bf82      	ittt	hi
 8008616:	eb03 0905 	addhi.w	r9, r3, r5
 800861a:	f240 135d 	movwhi	r3, #349	; 0x15d
 800861e:	60a3      	strhi	r3, [r4, #8]
 8008620:	f857 3b1c 	ldr.w	r3, [r7], #28
 8008624:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8008628:	bf98      	it	ls
 800862a:	f04f 0900 	movls.w	r9, #0
 800862e:	6023      	str	r3, [r4, #0]
 8008630:	463d      	mov	r5, r7
 8008632:	f04f 0b00 	mov.w	fp, #0
 8008636:	6831      	ldr	r1, [r6, #0]
 8008638:	ab03      	add	r3, sp, #12
 800863a:	7809      	ldrb	r1, [r1, #0]
 800863c:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8008640:	2202      	movs	r2, #2
 8008642:	f7f7 fdd5 	bl	80001f0 <memchr>
 8008646:	b328      	cbz	r0, 8008694 <_scanf_i+0xb8>
 8008648:	f1bb 0f01 	cmp.w	fp, #1
 800864c:	d159      	bne.n	8008702 <_scanf_i+0x126>
 800864e:	6862      	ldr	r2, [r4, #4]
 8008650:	b92a      	cbnz	r2, 800865e <_scanf_i+0x82>
 8008652:	6822      	ldr	r2, [r4, #0]
 8008654:	2308      	movs	r3, #8
 8008656:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800865a:	6063      	str	r3, [r4, #4]
 800865c:	6022      	str	r2, [r4, #0]
 800865e:	6822      	ldr	r2, [r4, #0]
 8008660:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8008664:	6022      	str	r2, [r4, #0]
 8008666:	68a2      	ldr	r2, [r4, #8]
 8008668:	1e51      	subs	r1, r2, #1
 800866a:	60a1      	str	r1, [r4, #8]
 800866c:	b192      	cbz	r2, 8008694 <_scanf_i+0xb8>
 800866e:	6832      	ldr	r2, [r6, #0]
 8008670:	1c51      	adds	r1, r2, #1
 8008672:	6031      	str	r1, [r6, #0]
 8008674:	7812      	ldrb	r2, [r2, #0]
 8008676:	f805 2b01 	strb.w	r2, [r5], #1
 800867a:	6872      	ldr	r2, [r6, #4]
 800867c:	3a01      	subs	r2, #1
 800867e:	2a00      	cmp	r2, #0
 8008680:	6072      	str	r2, [r6, #4]
 8008682:	dc07      	bgt.n	8008694 <_scanf_i+0xb8>
 8008684:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 8008688:	4631      	mov	r1, r6
 800868a:	4650      	mov	r0, sl
 800868c:	4790      	blx	r2
 800868e:	2800      	cmp	r0, #0
 8008690:	f040 8085 	bne.w	800879e <_scanf_i+0x1c2>
 8008694:	f10b 0b01 	add.w	fp, fp, #1
 8008698:	f1bb 0f03 	cmp.w	fp, #3
 800869c:	d1cb      	bne.n	8008636 <_scanf_i+0x5a>
 800869e:	6863      	ldr	r3, [r4, #4]
 80086a0:	b90b      	cbnz	r3, 80086a6 <_scanf_i+0xca>
 80086a2:	230a      	movs	r3, #10
 80086a4:	6063      	str	r3, [r4, #4]
 80086a6:	6863      	ldr	r3, [r4, #4]
 80086a8:	4945      	ldr	r1, [pc, #276]	; (80087c0 <_scanf_i+0x1e4>)
 80086aa:	6960      	ldr	r0, [r4, #20]
 80086ac:	1ac9      	subs	r1, r1, r3
 80086ae:	f000 f889 	bl	80087c4 <__sccl>
 80086b2:	f04f 0b00 	mov.w	fp, #0
 80086b6:	68a3      	ldr	r3, [r4, #8]
 80086b8:	6822      	ldr	r2, [r4, #0]
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d03d      	beq.n	800873a <_scanf_i+0x15e>
 80086be:	6831      	ldr	r1, [r6, #0]
 80086c0:	6960      	ldr	r0, [r4, #20]
 80086c2:	f891 c000 	ldrb.w	ip, [r1]
 80086c6:	f810 000c 	ldrb.w	r0, [r0, ip]
 80086ca:	2800      	cmp	r0, #0
 80086cc:	d035      	beq.n	800873a <_scanf_i+0x15e>
 80086ce:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 80086d2:	d124      	bne.n	800871e <_scanf_i+0x142>
 80086d4:	0510      	lsls	r0, r2, #20
 80086d6:	d522      	bpl.n	800871e <_scanf_i+0x142>
 80086d8:	f10b 0b01 	add.w	fp, fp, #1
 80086dc:	f1b9 0f00 	cmp.w	r9, #0
 80086e0:	d003      	beq.n	80086ea <_scanf_i+0x10e>
 80086e2:	3301      	adds	r3, #1
 80086e4:	f109 39ff 	add.w	r9, r9, #4294967295
 80086e8:	60a3      	str	r3, [r4, #8]
 80086ea:	6873      	ldr	r3, [r6, #4]
 80086ec:	3b01      	subs	r3, #1
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	6073      	str	r3, [r6, #4]
 80086f2:	dd1b      	ble.n	800872c <_scanf_i+0x150>
 80086f4:	6833      	ldr	r3, [r6, #0]
 80086f6:	3301      	adds	r3, #1
 80086f8:	6033      	str	r3, [r6, #0]
 80086fa:	68a3      	ldr	r3, [r4, #8]
 80086fc:	3b01      	subs	r3, #1
 80086fe:	60a3      	str	r3, [r4, #8]
 8008700:	e7d9      	b.n	80086b6 <_scanf_i+0xda>
 8008702:	f1bb 0f02 	cmp.w	fp, #2
 8008706:	d1ae      	bne.n	8008666 <_scanf_i+0x8a>
 8008708:	6822      	ldr	r2, [r4, #0]
 800870a:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800870e:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8008712:	d1bf      	bne.n	8008694 <_scanf_i+0xb8>
 8008714:	2310      	movs	r3, #16
 8008716:	6063      	str	r3, [r4, #4]
 8008718:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800871c:	e7a2      	b.n	8008664 <_scanf_i+0x88>
 800871e:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8008722:	6022      	str	r2, [r4, #0]
 8008724:	780b      	ldrb	r3, [r1, #0]
 8008726:	f805 3b01 	strb.w	r3, [r5], #1
 800872a:	e7de      	b.n	80086ea <_scanf_i+0x10e>
 800872c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8008730:	4631      	mov	r1, r6
 8008732:	4650      	mov	r0, sl
 8008734:	4798      	blx	r3
 8008736:	2800      	cmp	r0, #0
 8008738:	d0df      	beq.n	80086fa <_scanf_i+0x11e>
 800873a:	6823      	ldr	r3, [r4, #0]
 800873c:	05d9      	lsls	r1, r3, #23
 800873e:	d50d      	bpl.n	800875c <_scanf_i+0x180>
 8008740:	42bd      	cmp	r5, r7
 8008742:	d909      	bls.n	8008758 <_scanf_i+0x17c>
 8008744:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8008748:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800874c:	4632      	mov	r2, r6
 800874e:	4650      	mov	r0, sl
 8008750:	4798      	blx	r3
 8008752:	f105 39ff 	add.w	r9, r5, #4294967295
 8008756:	464d      	mov	r5, r9
 8008758:	42bd      	cmp	r5, r7
 800875a:	d028      	beq.n	80087ae <_scanf_i+0x1d2>
 800875c:	6822      	ldr	r2, [r4, #0]
 800875e:	f012 0210 	ands.w	r2, r2, #16
 8008762:	d113      	bne.n	800878c <_scanf_i+0x1b0>
 8008764:	702a      	strb	r2, [r5, #0]
 8008766:	6863      	ldr	r3, [r4, #4]
 8008768:	9e01      	ldr	r6, [sp, #4]
 800876a:	4639      	mov	r1, r7
 800876c:	4650      	mov	r0, sl
 800876e:	47b0      	blx	r6
 8008770:	f8d8 3000 	ldr.w	r3, [r8]
 8008774:	6821      	ldr	r1, [r4, #0]
 8008776:	1d1a      	adds	r2, r3, #4
 8008778:	f8c8 2000 	str.w	r2, [r8]
 800877c:	f011 0f20 	tst.w	r1, #32
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	d00f      	beq.n	80087a4 <_scanf_i+0x1c8>
 8008784:	6018      	str	r0, [r3, #0]
 8008786:	68e3      	ldr	r3, [r4, #12]
 8008788:	3301      	adds	r3, #1
 800878a:	60e3      	str	r3, [r4, #12]
 800878c:	6923      	ldr	r3, [r4, #16]
 800878e:	1bed      	subs	r5, r5, r7
 8008790:	445d      	add	r5, fp
 8008792:	442b      	add	r3, r5
 8008794:	6123      	str	r3, [r4, #16]
 8008796:	2000      	movs	r0, #0
 8008798:	b007      	add	sp, #28
 800879a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800879e:	f04f 0b00 	mov.w	fp, #0
 80087a2:	e7ca      	b.n	800873a <_scanf_i+0x15e>
 80087a4:	07ca      	lsls	r2, r1, #31
 80087a6:	bf4c      	ite	mi
 80087a8:	8018      	strhmi	r0, [r3, #0]
 80087aa:	6018      	strpl	r0, [r3, #0]
 80087ac:	e7eb      	b.n	8008786 <_scanf_i+0x1aa>
 80087ae:	2001      	movs	r0, #1
 80087b0:	e7f2      	b.n	8008798 <_scanf_i+0x1bc>
 80087b2:	bf00      	nop
 80087b4:	0800925c 	.word	0x0800925c
 80087b8:	08008b35 	.word	0x08008b35
 80087bc:	08008a4d 	.word	0x08008a4d
 80087c0:	08009294 	.word	0x08009294

080087c4 <__sccl>:
 80087c4:	b570      	push	{r4, r5, r6, lr}
 80087c6:	780b      	ldrb	r3, [r1, #0]
 80087c8:	4604      	mov	r4, r0
 80087ca:	2b5e      	cmp	r3, #94	; 0x5e
 80087cc:	bf0b      	itete	eq
 80087ce:	784b      	ldrbeq	r3, [r1, #1]
 80087d0:	1c4a      	addne	r2, r1, #1
 80087d2:	1c8a      	addeq	r2, r1, #2
 80087d4:	2100      	movne	r1, #0
 80087d6:	bf08      	it	eq
 80087d8:	2101      	moveq	r1, #1
 80087da:	3801      	subs	r0, #1
 80087dc:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 80087e0:	f800 1f01 	strb.w	r1, [r0, #1]!
 80087e4:	42a8      	cmp	r0, r5
 80087e6:	d1fb      	bne.n	80087e0 <__sccl+0x1c>
 80087e8:	b90b      	cbnz	r3, 80087ee <__sccl+0x2a>
 80087ea:	1e50      	subs	r0, r2, #1
 80087ec:	bd70      	pop	{r4, r5, r6, pc}
 80087ee:	f081 0101 	eor.w	r1, r1, #1
 80087f2:	54e1      	strb	r1, [r4, r3]
 80087f4:	4610      	mov	r0, r2
 80087f6:	4602      	mov	r2, r0
 80087f8:	f812 5b01 	ldrb.w	r5, [r2], #1
 80087fc:	2d2d      	cmp	r5, #45	; 0x2d
 80087fe:	d005      	beq.n	800880c <__sccl+0x48>
 8008800:	2d5d      	cmp	r5, #93	; 0x5d
 8008802:	d016      	beq.n	8008832 <__sccl+0x6e>
 8008804:	2d00      	cmp	r5, #0
 8008806:	d0f1      	beq.n	80087ec <__sccl+0x28>
 8008808:	462b      	mov	r3, r5
 800880a:	e7f2      	b.n	80087f2 <__sccl+0x2e>
 800880c:	7846      	ldrb	r6, [r0, #1]
 800880e:	2e5d      	cmp	r6, #93	; 0x5d
 8008810:	d0fa      	beq.n	8008808 <__sccl+0x44>
 8008812:	42b3      	cmp	r3, r6
 8008814:	dcf8      	bgt.n	8008808 <__sccl+0x44>
 8008816:	3002      	adds	r0, #2
 8008818:	461a      	mov	r2, r3
 800881a:	3201      	adds	r2, #1
 800881c:	4296      	cmp	r6, r2
 800881e:	54a1      	strb	r1, [r4, r2]
 8008820:	dcfb      	bgt.n	800881a <__sccl+0x56>
 8008822:	1af2      	subs	r2, r6, r3
 8008824:	3a01      	subs	r2, #1
 8008826:	1c5d      	adds	r5, r3, #1
 8008828:	42b3      	cmp	r3, r6
 800882a:	bfa8      	it	ge
 800882c:	2200      	movge	r2, #0
 800882e:	18ab      	adds	r3, r5, r2
 8008830:	e7e1      	b.n	80087f6 <__sccl+0x32>
 8008832:	4610      	mov	r0, r2
 8008834:	e7da      	b.n	80087ec <__sccl+0x28>

08008836 <__submore>:
 8008836:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800883a:	460c      	mov	r4, r1
 800883c:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800883e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008842:	4299      	cmp	r1, r3
 8008844:	d11d      	bne.n	8008882 <__submore+0x4c>
 8008846:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800884a:	f7ff fc0f 	bl	800806c <_malloc_r>
 800884e:	b918      	cbnz	r0, 8008858 <__submore+0x22>
 8008850:	f04f 30ff 	mov.w	r0, #4294967295
 8008854:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008858:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800885c:	63a3      	str	r3, [r4, #56]	; 0x38
 800885e:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8008862:	6360      	str	r0, [r4, #52]	; 0x34
 8008864:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8008868:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800886c:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8008870:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8008874:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8008878:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800887c:	6020      	str	r0, [r4, #0]
 800887e:	2000      	movs	r0, #0
 8008880:	e7e8      	b.n	8008854 <__submore+0x1e>
 8008882:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8008884:	0077      	lsls	r7, r6, #1
 8008886:	463a      	mov	r2, r7
 8008888:	f000 f82e 	bl	80088e8 <_realloc_r>
 800888c:	4605      	mov	r5, r0
 800888e:	2800      	cmp	r0, #0
 8008890:	d0de      	beq.n	8008850 <__submore+0x1a>
 8008892:	eb00 0806 	add.w	r8, r0, r6
 8008896:	4601      	mov	r1, r0
 8008898:	4632      	mov	r2, r6
 800889a:	4640      	mov	r0, r8
 800889c:	f000 f816 	bl	80088cc <memcpy>
 80088a0:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 80088a4:	f8c4 8000 	str.w	r8, [r4]
 80088a8:	e7e9      	b.n	800887e <__submore+0x48>
	...

080088ac <_sbrk_r>:
 80088ac:	b538      	push	{r3, r4, r5, lr}
 80088ae:	4d06      	ldr	r5, [pc, #24]	; (80088c8 <_sbrk_r+0x1c>)
 80088b0:	2300      	movs	r3, #0
 80088b2:	4604      	mov	r4, r0
 80088b4:	4608      	mov	r0, r1
 80088b6:	602b      	str	r3, [r5, #0]
 80088b8:	f7f9 fe24 	bl	8002504 <_sbrk>
 80088bc:	1c43      	adds	r3, r0, #1
 80088be:	d102      	bne.n	80088c6 <_sbrk_r+0x1a>
 80088c0:	682b      	ldr	r3, [r5, #0]
 80088c2:	b103      	cbz	r3, 80088c6 <_sbrk_r+0x1a>
 80088c4:	6023      	str	r3, [r4, #0]
 80088c6:	bd38      	pop	{r3, r4, r5, pc}
 80088c8:	2000040c 	.word	0x2000040c

080088cc <memcpy>:
 80088cc:	440a      	add	r2, r1
 80088ce:	4291      	cmp	r1, r2
 80088d0:	f100 33ff 	add.w	r3, r0, #4294967295
 80088d4:	d100      	bne.n	80088d8 <memcpy+0xc>
 80088d6:	4770      	bx	lr
 80088d8:	b510      	push	{r4, lr}
 80088da:	f811 4b01 	ldrb.w	r4, [r1], #1
 80088de:	f803 4f01 	strb.w	r4, [r3, #1]!
 80088e2:	4291      	cmp	r1, r2
 80088e4:	d1f9      	bne.n	80088da <memcpy+0xe>
 80088e6:	bd10      	pop	{r4, pc}

080088e8 <_realloc_r>:
 80088e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088ec:	4680      	mov	r8, r0
 80088ee:	4614      	mov	r4, r2
 80088f0:	460e      	mov	r6, r1
 80088f2:	b921      	cbnz	r1, 80088fe <_realloc_r+0x16>
 80088f4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80088f8:	4611      	mov	r1, r2
 80088fa:	f7ff bbb7 	b.w	800806c <_malloc_r>
 80088fe:	b92a      	cbnz	r2, 800890c <_realloc_r+0x24>
 8008900:	f7ff fb48 	bl	8007f94 <_free_r>
 8008904:	4625      	mov	r5, r4
 8008906:	4628      	mov	r0, r5
 8008908:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800890c:	f000 f914 	bl	8008b38 <_malloc_usable_size_r>
 8008910:	4284      	cmp	r4, r0
 8008912:	4607      	mov	r7, r0
 8008914:	d802      	bhi.n	800891c <_realloc_r+0x34>
 8008916:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800891a:	d812      	bhi.n	8008942 <_realloc_r+0x5a>
 800891c:	4621      	mov	r1, r4
 800891e:	4640      	mov	r0, r8
 8008920:	f7ff fba4 	bl	800806c <_malloc_r>
 8008924:	4605      	mov	r5, r0
 8008926:	2800      	cmp	r0, #0
 8008928:	d0ed      	beq.n	8008906 <_realloc_r+0x1e>
 800892a:	42bc      	cmp	r4, r7
 800892c:	4622      	mov	r2, r4
 800892e:	4631      	mov	r1, r6
 8008930:	bf28      	it	cs
 8008932:	463a      	movcs	r2, r7
 8008934:	f7ff ffca 	bl	80088cc <memcpy>
 8008938:	4631      	mov	r1, r6
 800893a:	4640      	mov	r0, r8
 800893c:	f7ff fb2a 	bl	8007f94 <_free_r>
 8008940:	e7e1      	b.n	8008906 <_realloc_r+0x1e>
 8008942:	4635      	mov	r5, r6
 8008944:	e7df      	b.n	8008906 <_realloc_r+0x1e>
	...

08008948 <_strtol_l.constprop.0>:
 8008948:	2b01      	cmp	r3, #1
 800894a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800894e:	d001      	beq.n	8008954 <_strtol_l.constprop.0+0xc>
 8008950:	2b24      	cmp	r3, #36	; 0x24
 8008952:	d906      	bls.n	8008962 <_strtol_l.constprop.0+0x1a>
 8008954:	f7ff faf2 	bl	8007f3c <__errno>
 8008958:	2316      	movs	r3, #22
 800895a:	6003      	str	r3, [r0, #0]
 800895c:	2000      	movs	r0, #0
 800895e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008962:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8008a48 <_strtol_l.constprop.0+0x100>
 8008966:	460d      	mov	r5, r1
 8008968:	462e      	mov	r6, r5
 800896a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800896e:	f81c 7004 	ldrb.w	r7, [ip, r4]
 8008972:	f017 0708 	ands.w	r7, r7, #8
 8008976:	d1f7      	bne.n	8008968 <_strtol_l.constprop.0+0x20>
 8008978:	2c2d      	cmp	r4, #45	; 0x2d
 800897a:	d132      	bne.n	80089e2 <_strtol_l.constprop.0+0x9a>
 800897c:	782c      	ldrb	r4, [r5, #0]
 800897e:	2701      	movs	r7, #1
 8008980:	1cb5      	adds	r5, r6, #2
 8008982:	2b00      	cmp	r3, #0
 8008984:	d05b      	beq.n	8008a3e <_strtol_l.constprop.0+0xf6>
 8008986:	2b10      	cmp	r3, #16
 8008988:	d109      	bne.n	800899e <_strtol_l.constprop.0+0x56>
 800898a:	2c30      	cmp	r4, #48	; 0x30
 800898c:	d107      	bne.n	800899e <_strtol_l.constprop.0+0x56>
 800898e:	782c      	ldrb	r4, [r5, #0]
 8008990:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8008994:	2c58      	cmp	r4, #88	; 0x58
 8008996:	d14d      	bne.n	8008a34 <_strtol_l.constprop.0+0xec>
 8008998:	786c      	ldrb	r4, [r5, #1]
 800899a:	2310      	movs	r3, #16
 800899c:	3502      	adds	r5, #2
 800899e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 80089a2:	f108 38ff 	add.w	r8, r8, #4294967295
 80089a6:	f04f 0e00 	mov.w	lr, #0
 80089aa:	fbb8 f9f3 	udiv	r9, r8, r3
 80089ae:	4676      	mov	r6, lr
 80089b0:	fb03 8a19 	mls	sl, r3, r9, r8
 80089b4:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 80089b8:	f1bc 0f09 	cmp.w	ip, #9
 80089bc:	d816      	bhi.n	80089ec <_strtol_l.constprop.0+0xa4>
 80089be:	4664      	mov	r4, ip
 80089c0:	42a3      	cmp	r3, r4
 80089c2:	dd24      	ble.n	8008a0e <_strtol_l.constprop.0+0xc6>
 80089c4:	f1be 3fff 	cmp.w	lr, #4294967295
 80089c8:	d008      	beq.n	80089dc <_strtol_l.constprop.0+0x94>
 80089ca:	45b1      	cmp	r9, r6
 80089cc:	d31c      	bcc.n	8008a08 <_strtol_l.constprop.0+0xc0>
 80089ce:	d101      	bne.n	80089d4 <_strtol_l.constprop.0+0x8c>
 80089d0:	45a2      	cmp	sl, r4
 80089d2:	db19      	blt.n	8008a08 <_strtol_l.constprop.0+0xc0>
 80089d4:	fb06 4603 	mla	r6, r6, r3, r4
 80089d8:	f04f 0e01 	mov.w	lr, #1
 80089dc:	f815 4b01 	ldrb.w	r4, [r5], #1
 80089e0:	e7e8      	b.n	80089b4 <_strtol_l.constprop.0+0x6c>
 80089e2:	2c2b      	cmp	r4, #43	; 0x2b
 80089e4:	bf04      	itt	eq
 80089e6:	782c      	ldrbeq	r4, [r5, #0]
 80089e8:	1cb5      	addeq	r5, r6, #2
 80089ea:	e7ca      	b.n	8008982 <_strtol_l.constprop.0+0x3a>
 80089ec:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 80089f0:	f1bc 0f19 	cmp.w	ip, #25
 80089f4:	d801      	bhi.n	80089fa <_strtol_l.constprop.0+0xb2>
 80089f6:	3c37      	subs	r4, #55	; 0x37
 80089f8:	e7e2      	b.n	80089c0 <_strtol_l.constprop.0+0x78>
 80089fa:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 80089fe:	f1bc 0f19 	cmp.w	ip, #25
 8008a02:	d804      	bhi.n	8008a0e <_strtol_l.constprop.0+0xc6>
 8008a04:	3c57      	subs	r4, #87	; 0x57
 8008a06:	e7db      	b.n	80089c0 <_strtol_l.constprop.0+0x78>
 8008a08:	f04f 3eff 	mov.w	lr, #4294967295
 8008a0c:	e7e6      	b.n	80089dc <_strtol_l.constprop.0+0x94>
 8008a0e:	f1be 3fff 	cmp.w	lr, #4294967295
 8008a12:	d105      	bne.n	8008a20 <_strtol_l.constprop.0+0xd8>
 8008a14:	2322      	movs	r3, #34	; 0x22
 8008a16:	6003      	str	r3, [r0, #0]
 8008a18:	4646      	mov	r6, r8
 8008a1a:	b942      	cbnz	r2, 8008a2e <_strtol_l.constprop.0+0xe6>
 8008a1c:	4630      	mov	r0, r6
 8008a1e:	e79e      	b.n	800895e <_strtol_l.constprop.0+0x16>
 8008a20:	b107      	cbz	r7, 8008a24 <_strtol_l.constprop.0+0xdc>
 8008a22:	4276      	negs	r6, r6
 8008a24:	2a00      	cmp	r2, #0
 8008a26:	d0f9      	beq.n	8008a1c <_strtol_l.constprop.0+0xd4>
 8008a28:	f1be 0f00 	cmp.w	lr, #0
 8008a2c:	d000      	beq.n	8008a30 <_strtol_l.constprop.0+0xe8>
 8008a2e:	1e69      	subs	r1, r5, #1
 8008a30:	6011      	str	r1, [r2, #0]
 8008a32:	e7f3      	b.n	8008a1c <_strtol_l.constprop.0+0xd4>
 8008a34:	2430      	movs	r4, #48	; 0x30
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d1b1      	bne.n	800899e <_strtol_l.constprop.0+0x56>
 8008a3a:	2308      	movs	r3, #8
 8008a3c:	e7af      	b.n	800899e <_strtol_l.constprop.0+0x56>
 8008a3e:	2c30      	cmp	r4, #48	; 0x30
 8008a40:	d0a5      	beq.n	800898e <_strtol_l.constprop.0+0x46>
 8008a42:	230a      	movs	r3, #10
 8008a44:	e7ab      	b.n	800899e <_strtol_l.constprop.0+0x56>
 8008a46:	bf00      	nop
 8008a48:	080092a0 	.word	0x080092a0

08008a4c <_strtol_r>:
 8008a4c:	f7ff bf7c 	b.w	8008948 <_strtol_l.constprop.0>

08008a50 <_strtoul_l.constprop.0>:
 8008a50:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008a54:	4f36      	ldr	r7, [pc, #216]	; (8008b30 <_strtoul_l.constprop.0+0xe0>)
 8008a56:	4686      	mov	lr, r0
 8008a58:	460d      	mov	r5, r1
 8008a5a:	4628      	mov	r0, r5
 8008a5c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008a60:	5d3e      	ldrb	r6, [r7, r4]
 8008a62:	f016 0608 	ands.w	r6, r6, #8
 8008a66:	d1f8      	bne.n	8008a5a <_strtoul_l.constprop.0+0xa>
 8008a68:	2c2d      	cmp	r4, #45	; 0x2d
 8008a6a:	d130      	bne.n	8008ace <_strtoul_l.constprop.0+0x7e>
 8008a6c:	782c      	ldrb	r4, [r5, #0]
 8008a6e:	2601      	movs	r6, #1
 8008a70:	1c85      	adds	r5, r0, #2
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d057      	beq.n	8008b26 <_strtoul_l.constprop.0+0xd6>
 8008a76:	2b10      	cmp	r3, #16
 8008a78:	d109      	bne.n	8008a8e <_strtoul_l.constprop.0+0x3e>
 8008a7a:	2c30      	cmp	r4, #48	; 0x30
 8008a7c:	d107      	bne.n	8008a8e <_strtoul_l.constprop.0+0x3e>
 8008a7e:	7828      	ldrb	r0, [r5, #0]
 8008a80:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8008a84:	2858      	cmp	r0, #88	; 0x58
 8008a86:	d149      	bne.n	8008b1c <_strtoul_l.constprop.0+0xcc>
 8008a88:	786c      	ldrb	r4, [r5, #1]
 8008a8a:	2310      	movs	r3, #16
 8008a8c:	3502      	adds	r5, #2
 8008a8e:	f04f 38ff 	mov.w	r8, #4294967295
 8008a92:	2700      	movs	r7, #0
 8008a94:	fbb8 f8f3 	udiv	r8, r8, r3
 8008a98:	fb03 f908 	mul.w	r9, r3, r8
 8008a9c:	ea6f 0909 	mvn.w	r9, r9
 8008aa0:	4638      	mov	r0, r7
 8008aa2:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8008aa6:	f1bc 0f09 	cmp.w	ip, #9
 8008aaa:	d815      	bhi.n	8008ad8 <_strtoul_l.constprop.0+0x88>
 8008aac:	4664      	mov	r4, ip
 8008aae:	42a3      	cmp	r3, r4
 8008ab0:	dd23      	ble.n	8008afa <_strtoul_l.constprop.0+0xaa>
 8008ab2:	f1b7 3fff 	cmp.w	r7, #4294967295
 8008ab6:	d007      	beq.n	8008ac8 <_strtoul_l.constprop.0+0x78>
 8008ab8:	4580      	cmp	r8, r0
 8008aba:	d31b      	bcc.n	8008af4 <_strtoul_l.constprop.0+0xa4>
 8008abc:	d101      	bne.n	8008ac2 <_strtoul_l.constprop.0+0x72>
 8008abe:	45a1      	cmp	r9, r4
 8008ac0:	db18      	blt.n	8008af4 <_strtoul_l.constprop.0+0xa4>
 8008ac2:	fb00 4003 	mla	r0, r0, r3, r4
 8008ac6:	2701      	movs	r7, #1
 8008ac8:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008acc:	e7e9      	b.n	8008aa2 <_strtoul_l.constprop.0+0x52>
 8008ace:	2c2b      	cmp	r4, #43	; 0x2b
 8008ad0:	bf04      	itt	eq
 8008ad2:	782c      	ldrbeq	r4, [r5, #0]
 8008ad4:	1c85      	addeq	r5, r0, #2
 8008ad6:	e7cc      	b.n	8008a72 <_strtoul_l.constprop.0+0x22>
 8008ad8:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8008adc:	f1bc 0f19 	cmp.w	ip, #25
 8008ae0:	d801      	bhi.n	8008ae6 <_strtoul_l.constprop.0+0x96>
 8008ae2:	3c37      	subs	r4, #55	; 0x37
 8008ae4:	e7e3      	b.n	8008aae <_strtoul_l.constprop.0+0x5e>
 8008ae6:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8008aea:	f1bc 0f19 	cmp.w	ip, #25
 8008aee:	d804      	bhi.n	8008afa <_strtoul_l.constprop.0+0xaa>
 8008af0:	3c57      	subs	r4, #87	; 0x57
 8008af2:	e7dc      	b.n	8008aae <_strtoul_l.constprop.0+0x5e>
 8008af4:	f04f 37ff 	mov.w	r7, #4294967295
 8008af8:	e7e6      	b.n	8008ac8 <_strtoul_l.constprop.0+0x78>
 8008afa:	1c7b      	adds	r3, r7, #1
 8008afc:	d106      	bne.n	8008b0c <_strtoul_l.constprop.0+0xbc>
 8008afe:	2322      	movs	r3, #34	; 0x22
 8008b00:	f8ce 3000 	str.w	r3, [lr]
 8008b04:	4638      	mov	r0, r7
 8008b06:	b932      	cbnz	r2, 8008b16 <_strtoul_l.constprop.0+0xc6>
 8008b08:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008b0c:	b106      	cbz	r6, 8008b10 <_strtoul_l.constprop.0+0xc0>
 8008b0e:	4240      	negs	r0, r0
 8008b10:	2a00      	cmp	r2, #0
 8008b12:	d0f9      	beq.n	8008b08 <_strtoul_l.constprop.0+0xb8>
 8008b14:	b107      	cbz	r7, 8008b18 <_strtoul_l.constprop.0+0xc8>
 8008b16:	1e69      	subs	r1, r5, #1
 8008b18:	6011      	str	r1, [r2, #0]
 8008b1a:	e7f5      	b.n	8008b08 <_strtoul_l.constprop.0+0xb8>
 8008b1c:	2430      	movs	r4, #48	; 0x30
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	d1b5      	bne.n	8008a8e <_strtoul_l.constprop.0+0x3e>
 8008b22:	2308      	movs	r3, #8
 8008b24:	e7b3      	b.n	8008a8e <_strtoul_l.constprop.0+0x3e>
 8008b26:	2c30      	cmp	r4, #48	; 0x30
 8008b28:	d0a9      	beq.n	8008a7e <_strtoul_l.constprop.0+0x2e>
 8008b2a:	230a      	movs	r3, #10
 8008b2c:	e7af      	b.n	8008a8e <_strtoul_l.constprop.0+0x3e>
 8008b2e:	bf00      	nop
 8008b30:	080092a0 	.word	0x080092a0

08008b34 <_strtoul_r>:
 8008b34:	f7ff bf8c 	b.w	8008a50 <_strtoul_l.constprop.0>

08008b38 <_malloc_usable_size_r>:
 8008b38:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008b3c:	1f18      	subs	r0, r3, #4
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	bfbc      	itt	lt
 8008b42:	580b      	ldrlt	r3, [r1, r0]
 8008b44:	18c0      	addlt	r0, r0, r3
 8008b46:	4770      	bx	lr

08008b48 <atan2>:
 8008b48:	f000 bab2 	b.w	80090b0 <__ieee754_atan2>

08008b4c <sqrt>:
 8008b4c:	b538      	push	{r3, r4, r5, lr}
 8008b4e:	ed2d 8b02 	vpush	{d8}
 8008b52:	ec55 4b10 	vmov	r4, r5, d0
 8008b56:	f000 f9d1 	bl	8008efc <__ieee754_sqrt>
 8008b5a:	4622      	mov	r2, r4
 8008b5c:	462b      	mov	r3, r5
 8008b5e:	4620      	mov	r0, r4
 8008b60:	4629      	mov	r1, r5
 8008b62:	eeb0 8a40 	vmov.f32	s16, s0
 8008b66:	eef0 8a60 	vmov.f32	s17, s1
 8008b6a:	f7f7 ffe7 	bl	8000b3c <__aeabi_dcmpun>
 8008b6e:	b990      	cbnz	r0, 8008b96 <sqrt+0x4a>
 8008b70:	2200      	movs	r2, #0
 8008b72:	2300      	movs	r3, #0
 8008b74:	4620      	mov	r0, r4
 8008b76:	4629      	mov	r1, r5
 8008b78:	f7f7 ffb8 	bl	8000aec <__aeabi_dcmplt>
 8008b7c:	b158      	cbz	r0, 8008b96 <sqrt+0x4a>
 8008b7e:	f7ff f9dd 	bl	8007f3c <__errno>
 8008b82:	2321      	movs	r3, #33	; 0x21
 8008b84:	6003      	str	r3, [r0, #0]
 8008b86:	2200      	movs	r2, #0
 8008b88:	2300      	movs	r3, #0
 8008b8a:	4610      	mov	r0, r2
 8008b8c:	4619      	mov	r1, r3
 8008b8e:	f7f7 fe65 	bl	800085c <__aeabi_ddiv>
 8008b92:	ec41 0b18 	vmov	d8, r0, r1
 8008b96:	eeb0 0a48 	vmov.f32	s0, s16
 8008b9a:	eef0 0a68 	vmov.f32	s1, s17
 8008b9e:	ecbd 8b02 	vpop	{d8}
 8008ba2:	bd38      	pop	{r3, r4, r5, pc}
 8008ba4:	0000      	movs	r0, r0
	...

08008ba8 <atan>:
 8008ba8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bac:	ec55 4b10 	vmov	r4, r5, d0
 8008bb0:	4bc3      	ldr	r3, [pc, #780]	; (8008ec0 <atan+0x318>)
 8008bb2:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8008bb6:	429e      	cmp	r6, r3
 8008bb8:	46ab      	mov	fp, r5
 8008bba:	dd18      	ble.n	8008bee <atan+0x46>
 8008bbc:	4bc1      	ldr	r3, [pc, #772]	; (8008ec4 <atan+0x31c>)
 8008bbe:	429e      	cmp	r6, r3
 8008bc0:	dc01      	bgt.n	8008bc6 <atan+0x1e>
 8008bc2:	d109      	bne.n	8008bd8 <atan+0x30>
 8008bc4:	b144      	cbz	r4, 8008bd8 <atan+0x30>
 8008bc6:	4622      	mov	r2, r4
 8008bc8:	462b      	mov	r3, r5
 8008bca:	4620      	mov	r0, r4
 8008bcc:	4629      	mov	r1, r5
 8008bce:	f7f7 fb65 	bl	800029c <__adddf3>
 8008bd2:	4604      	mov	r4, r0
 8008bd4:	460d      	mov	r5, r1
 8008bd6:	e006      	b.n	8008be6 <atan+0x3e>
 8008bd8:	f1bb 0f00 	cmp.w	fp, #0
 8008bdc:	f300 8131 	bgt.w	8008e42 <atan+0x29a>
 8008be0:	a59b      	add	r5, pc, #620	; (adr r5, 8008e50 <atan+0x2a8>)
 8008be2:	e9d5 4500 	ldrd	r4, r5, [r5]
 8008be6:	ec45 4b10 	vmov	d0, r4, r5
 8008bea:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008bee:	4bb6      	ldr	r3, [pc, #728]	; (8008ec8 <atan+0x320>)
 8008bf0:	429e      	cmp	r6, r3
 8008bf2:	dc14      	bgt.n	8008c1e <atan+0x76>
 8008bf4:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8008bf8:	429e      	cmp	r6, r3
 8008bfa:	dc0d      	bgt.n	8008c18 <atan+0x70>
 8008bfc:	a396      	add	r3, pc, #600	; (adr r3, 8008e58 <atan+0x2b0>)
 8008bfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c02:	ee10 0a10 	vmov	r0, s0
 8008c06:	4629      	mov	r1, r5
 8008c08:	f7f7 fb48 	bl	800029c <__adddf3>
 8008c0c:	4baf      	ldr	r3, [pc, #700]	; (8008ecc <atan+0x324>)
 8008c0e:	2200      	movs	r2, #0
 8008c10:	f7f7 ff8a 	bl	8000b28 <__aeabi_dcmpgt>
 8008c14:	2800      	cmp	r0, #0
 8008c16:	d1e6      	bne.n	8008be6 <atan+0x3e>
 8008c18:	f04f 3aff 	mov.w	sl, #4294967295
 8008c1c:	e02b      	b.n	8008c76 <atan+0xce>
 8008c1e:	f000 f963 	bl	8008ee8 <fabs>
 8008c22:	4bab      	ldr	r3, [pc, #684]	; (8008ed0 <atan+0x328>)
 8008c24:	429e      	cmp	r6, r3
 8008c26:	ec55 4b10 	vmov	r4, r5, d0
 8008c2a:	f300 80bf 	bgt.w	8008dac <atan+0x204>
 8008c2e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 8008c32:	429e      	cmp	r6, r3
 8008c34:	f300 80a0 	bgt.w	8008d78 <atan+0x1d0>
 8008c38:	ee10 2a10 	vmov	r2, s0
 8008c3c:	ee10 0a10 	vmov	r0, s0
 8008c40:	462b      	mov	r3, r5
 8008c42:	4629      	mov	r1, r5
 8008c44:	f7f7 fb2a 	bl	800029c <__adddf3>
 8008c48:	4ba0      	ldr	r3, [pc, #640]	; (8008ecc <atan+0x324>)
 8008c4a:	2200      	movs	r2, #0
 8008c4c:	f7f7 fb24 	bl	8000298 <__aeabi_dsub>
 8008c50:	2200      	movs	r2, #0
 8008c52:	4606      	mov	r6, r0
 8008c54:	460f      	mov	r7, r1
 8008c56:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008c5a:	4620      	mov	r0, r4
 8008c5c:	4629      	mov	r1, r5
 8008c5e:	f7f7 fb1d 	bl	800029c <__adddf3>
 8008c62:	4602      	mov	r2, r0
 8008c64:	460b      	mov	r3, r1
 8008c66:	4630      	mov	r0, r6
 8008c68:	4639      	mov	r1, r7
 8008c6a:	f7f7 fdf7 	bl	800085c <__aeabi_ddiv>
 8008c6e:	f04f 0a00 	mov.w	sl, #0
 8008c72:	4604      	mov	r4, r0
 8008c74:	460d      	mov	r5, r1
 8008c76:	4622      	mov	r2, r4
 8008c78:	462b      	mov	r3, r5
 8008c7a:	4620      	mov	r0, r4
 8008c7c:	4629      	mov	r1, r5
 8008c7e:	f7f7 fcc3 	bl	8000608 <__aeabi_dmul>
 8008c82:	4602      	mov	r2, r0
 8008c84:	460b      	mov	r3, r1
 8008c86:	4680      	mov	r8, r0
 8008c88:	4689      	mov	r9, r1
 8008c8a:	f7f7 fcbd 	bl	8000608 <__aeabi_dmul>
 8008c8e:	a374      	add	r3, pc, #464	; (adr r3, 8008e60 <atan+0x2b8>)
 8008c90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c94:	4606      	mov	r6, r0
 8008c96:	460f      	mov	r7, r1
 8008c98:	f7f7 fcb6 	bl	8000608 <__aeabi_dmul>
 8008c9c:	a372      	add	r3, pc, #456	; (adr r3, 8008e68 <atan+0x2c0>)
 8008c9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ca2:	f7f7 fafb 	bl	800029c <__adddf3>
 8008ca6:	4632      	mov	r2, r6
 8008ca8:	463b      	mov	r3, r7
 8008caa:	f7f7 fcad 	bl	8000608 <__aeabi_dmul>
 8008cae:	a370      	add	r3, pc, #448	; (adr r3, 8008e70 <atan+0x2c8>)
 8008cb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cb4:	f7f7 faf2 	bl	800029c <__adddf3>
 8008cb8:	4632      	mov	r2, r6
 8008cba:	463b      	mov	r3, r7
 8008cbc:	f7f7 fca4 	bl	8000608 <__aeabi_dmul>
 8008cc0:	a36d      	add	r3, pc, #436	; (adr r3, 8008e78 <atan+0x2d0>)
 8008cc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cc6:	f7f7 fae9 	bl	800029c <__adddf3>
 8008cca:	4632      	mov	r2, r6
 8008ccc:	463b      	mov	r3, r7
 8008cce:	f7f7 fc9b 	bl	8000608 <__aeabi_dmul>
 8008cd2:	a36b      	add	r3, pc, #428	; (adr r3, 8008e80 <atan+0x2d8>)
 8008cd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cd8:	f7f7 fae0 	bl	800029c <__adddf3>
 8008cdc:	4632      	mov	r2, r6
 8008cde:	463b      	mov	r3, r7
 8008ce0:	f7f7 fc92 	bl	8000608 <__aeabi_dmul>
 8008ce4:	a368      	add	r3, pc, #416	; (adr r3, 8008e88 <atan+0x2e0>)
 8008ce6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cea:	f7f7 fad7 	bl	800029c <__adddf3>
 8008cee:	4642      	mov	r2, r8
 8008cf0:	464b      	mov	r3, r9
 8008cf2:	f7f7 fc89 	bl	8000608 <__aeabi_dmul>
 8008cf6:	a366      	add	r3, pc, #408	; (adr r3, 8008e90 <atan+0x2e8>)
 8008cf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cfc:	4680      	mov	r8, r0
 8008cfe:	4689      	mov	r9, r1
 8008d00:	4630      	mov	r0, r6
 8008d02:	4639      	mov	r1, r7
 8008d04:	f7f7 fc80 	bl	8000608 <__aeabi_dmul>
 8008d08:	a363      	add	r3, pc, #396	; (adr r3, 8008e98 <atan+0x2f0>)
 8008d0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d0e:	f7f7 fac3 	bl	8000298 <__aeabi_dsub>
 8008d12:	4632      	mov	r2, r6
 8008d14:	463b      	mov	r3, r7
 8008d16:	f7f7 fc77 	bl	8000608 <__aeabi_dmul>
 8008d1a:	a361      	add	r3, pc, #388	; (adr r3, 8008ea0 <atan+0x2f8>)
 8008d1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d20:	f7f7 faba 	bl	8000298 <__aeabi_dsub>
 8008d24:	4632      	mov	r2, r6
 8008d26:	463b      	mov	r3, r7
 8008d28:	f7f7 fc6e 	bl	8000608 <__aeabi_dmul>
 8008d2c:	a35e      	add	r3, pc, #376	; (adr r3, 8008ea8 <atan+0x300>)
 8008d2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d32:	f7f7 fab1 	bl	8000298 <__aeabi_dsub>
 8008d36:	4632      	mov	r2, r6
 8008d38:	463b      	mov	r3, r7
 8008d3a:	f7f7 fc65 	bl	8000608 <__aeabi_dmul>
 8008d3e:	a35c      	add	r3, pc, #368	; (adr r3, 8008eb0 <atan+0x308>)
 8008d40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d44:	f7f7 faa8 	bl	8000298 <__aeabi_dsub>
 8008d48:	4632      	mov	r2, r6
 8008d4a:	463b      	mov	r3, r7
 8008d4c:	f7f7 fc5c 	bl	8000608 <__aeabi_dmul>
 8008d50:	4602      	mov	r2, r0
 8008d52:	460b      	mov	r3, r1
 8008d54:	4640      	mov	r0, r8
 8008d56:	4649      	mov	r1, r9
 8008d58:	f7f7 faa0 	bl	800029c <__adddf3>
 8008d5c:	4622      	mov	r2, r4
 8008d5e:	462b      	mov	r3, r5
 8008d60:	f7f7 fc52 	bl	8000608 <__aeabi_dmul>
 8008d64:	f1ba 3fff 	cmp.w	sl, #4294967295
 8008d68:	4602      	mov	r2, r0
 8008d6a:	460b      	mov	r3, r1
 8008d6c:	d14b      	bne.n	8008e06 <atan+0x25e>
 8008d6e:	4620      	mov	r0, r4
 8008d70:	4629      	mov	r1, r5
 8008d72:	f7f7 fa91 	bl	8000298 <__aeabi_dsub>
 8008d76:	e72c      	b.n	8008bd2 <atan+0x2a>
 8008d78:	ee10 0a10 	vmov	r0, s0
 8008d7c:	4b53      	ldr	r3, [pc, #332]	; (8008ecc <atan+0x324>)
 8008d7e:	2200      	movs	r2, #0
 8008d80:	4629      	mov	r1, r5
 8008d82:	f7f7 fa89 	bl	8000298 <__aeabi_dsub>
 8008d86:	4b51      	ldr	r3, [pc, #324]	; (8008ecc <atan+0x324>)
 8008d88:	4606      	mov	r6, r0
 8008d8a:	460f      	mov	r7, r1
 8008d8c:	2200      	movs	r2, #0
 8008d8e:	4620      	mov	r0, r4
 8008d90:	4629      	mov	r1, r5
 8008d92:	f7f7 fa83 	bl	800029c <__adddf3>
 8008d96:	4602      	mov	r2, r0
 8008d98:	460b      	mov	r3, r1
 8008d9a:	4630      	mov	r0, r6
 8008d9c:	4639      	mov	r1, r7
 8008d9e:	f7f7 fd5d 	bl	800085c <__aeabi_ddiv>
 8008da2:	f04f 0a01 	mov.w	sl, #1
 8008da6:	4604      	mov	r4, r0
 8008da8:	460d      	mov	r5, r1
 8008daa:	e764      	b.n	8008c76 <atan+0xce>
 8008dac:	4b49      	ldr	r3, [pc, #292]	; (8008ed4 <atan+0x32c>)
 8008dae:	429e      	cmp	r6, r3
 8008db0:	da1d      	bge.n	8008dee <atan+0x246>
 8008db2:	ee10 0a10 	vmov	r0, s0
 8008db6:	4b48      	ldr	r3, [pc, #288]	; (8008ed8 <atan+0x330>)
 8008db8:	2200      	movs	r2, #0
 8008dba:	4629      	mov	r1, r5
 8008dbc:	f7f7 fa6c 	bl	8000298 <__aeabi_dsub>
 8008dc0:	4b45      	ldr	r3, [pc, #276]	; (8008ed8 <atan+0x330>)
 8008dc2:	4606      	mov	r6, r0
 8008dc4:	460f      	mov	r7, r1
 8008dc6:	2200      	movs	r2, #0
 8008dc8:	4620      	mov	r0, r4
 8008dca:	4629      	mov	r1, r5
 8008dcc:	f7f7 fc1c 	bl	8000608 <__aeabi_dmul>
 8008dd0:	4b3e      	ldr	r3, [pc, #248]	; (8008ecc <atan+0x324>)
 8008dd2:	2200      	movs	r2, #0
 8008dd4:	f7f7 fa62 	bl	800029c <__adddf3>
 8008dd8:	4602      	mov	r2, r0
 8008dda:	460b      	mov	r3, r1
 8008ddc:	4630      	mov	r0, r6
 8008dde:	4639      	mov	r1, r7
 8008de0:	f7f7 fd3c 	bl	800085c <__aeabi_ddiv>
 8008de4:	f04f 0a02 	mov.w	sl, #2
 8008de8:	4604      	mov	r4, r0
 8008dea:	460d      	mov	r5, r1
 8008dec:	e743      	b.n	8008c76 <atan+0xce>
 8008dee:	462b      	mov	r3, r5
 8008df0:	ee10 2a10 	vmov	r2, s0
 8008df4:	4939      	ldr	r1, [pc, #228]	; (8008edc <atan+0x334>)
 8008df6:	2000      	movs	r0, #0
 8008df8:	f7f7 fd30 	bl	800085c <__aeabi_ddiv>
 8008dfc:	f04f 0a03 	mov.w	sl, #3
 8008e00:	4604      	mov	r4, r0
 8008e02:	460d      	mov	r5, r1
 8008e04:	e737      	b.n	8008c76 <atan+0xce>
 8008e06:	4b36      	ldr	r3, [pc, #216]	; (8008ee0 <atan+0x338>)
 8008e08:	4e36      	ldr	r6, [pc, #216]	; (8008ee4 <atan+0x33c>)
 8008e0a:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008e0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e12:	f7f7 fa41 	bl	8000298 <__aeabi_dsub>
 8008e16:	4622      	mov	r2, r4
 8008e18:	462b      	mov	r3, r5
 8008e1a:	f7f7 fa3d 	bl	8000298 <__aeabi_dsub>
 8008e1e:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8008e22:	4602      	mov	r2, r0
 8008e24:	460b      	mov	r3, r1
 8008e26:	e9d6 0100 	ldrd	r0, r1, [r6]
 8008e2a:	f7f7 fa35 	bl	8000298 <__aeabi_dsub>
 8008e2e:	f1bb 0f00 	cmp.w	fp, #0
 8008e32:	4604      	mov	r4, r0
 8008e34:	460d      	mov	r5, r1
 8008e36:	f6bf aed6 	bge.w	8008be6 <atan+0x3e>
 8008e3a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008e3e:	461d      	mov	r5, r3
 8008e40:	e6d1      	b.n	8008be6 <atan+0x3e>
 8008e42:	a51d      	add	r5, pc, #116	; (adr r5, 8008eb8 <atan+0x310>)
 8008e44:	e9d5 4500 	ldrd	r4, r5, [r5]
 8008e48:	e6cd      	b.n	8008be6 <atan+0x3e>
 8008e4a:	bf00      	nop
 8008e4c:	f3af 8000 	nop.w
 8008e50:	54442d18 	.word	0x54442d18
 8008e54:	bff921fb 	.word	0xbff921fb
 8008e58:	8800759c 	.word	0x8800759c
 8008e5c:	7e37e43c 	.word	0x7e37e43c
 8008e60:	e322da11 	.word	0xe322da11
 8008e64:	3f90ad3a 	.word	0x3f90ad3a
 8008e68:	24760deb 	.word	0x24760deb
 8008e6c:	3fa97b4b 	.word	0x3fa97b4b
 8008e70:	a0d03d51 	.word	0xa0d03d51
 8008e74:	3fb10d66 	.word	0x3fb10d66
 8008e78:	c54c206e 	.word	0xc54c206e
 8008e7c:	3fb745cd 	.word	0x3fb745cd
 8008e80:	920083ff 	.word	0x920083ff
 8008e84:	3fc24924 	.word	0x3fc24924
 8008e88:	5555550d 	.word	0x5555550d
 8008e8c:	3fd55555 	.word	0x3fd55555
 8008e90:	2c6a6c2f 	.word	0x2c6a6c2f
 8008e94:	bfa2b444 	.word	0xbfa2b444
 8008e98:	52defd9a 	.word	0x52defd9a
 8008e9c:	3fadde2d 	.word	0x3fadde2d
 8008ea0:	af749a6d 	.word	0xaf749a6d
 8008ea4:	3fb3b0f2 	.word	0x3fb3b0f2
 8008ea8:	fe231671 	.word	0xfe231671
 8008eac:	3fbc71c6 	.word	0x3fbc71c6
 8008eb0:	9998ebc4 	.word	0x9998ebc4
 8008eb4:	3fc99999 	.word	0x3fc99999
 8008eb8:	54442d18 	.word	0x54442d18
 8008ebc:	3ff921fb 	.word	0x3ff921fb
 8008ec0:	440fffff 	.word	0x440fffff
 8008ec4:	7ff00000 	.word	0x7ff00000
 8008ec8:	3fdbffff 	.word	0x3fdbffff
 8008ecc:	3ff00000 	.word	0x3ff00000
 8008ed0:	3ff2ffff 	.word	0x3ff2ffff
 8008ed4:	40038000 	.word	0x40038000
 8008ed8:	3ff80000 	.word	0x3ff80000
 8008edc:	bff00000 	.word	0xbff00000
 8008ee0:	080093c0 	.word	0x080093c0
 8008ee4:	080093a0 	.word	0x080093a0

08008ee8 <fabs>:
 8008ee8:	ec51 0b10 	vmov	r0, r1, d0
 8008eec:	ee10 2a10 	vmov	r2, s0
 8008ef0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8008ef4:	ec43 2b10 	vmov	d0, r2, r3
 8008ef8:	4770      	bx	lr
	...

08008efc <__ieee754_sqrt>:
 8008efc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f00:	ec55 4b10 	vmov	r4, r5, d0
 8008f04:	4e67      	ldr	r6, [pc, #412]	; (80090a4 <__ieee754_sqrt+0x1a8>)
 8008f06:	43ae      	bics	r6, r5
 8008f08:	ee10 0a10 	vmov	r0, s0
 8008f0c:	ee10 2a10 	vmov	r2, s0
 8008f10:	4629      	mov	r1, r5
 8008f12:	462b      	mov	r3, r5
 8008f14:	d10d      	bne.n	8008f32 <__ieee754_sqrt+0x36>
 8008f16:	f7f7 fb77 	bl	8000608 <__aeabi_dmul>
 8008f1a:	4602      	mov	r2, r0
 8008f1c:	460b      	mov	r3, r1
 8008f1e:	4620      	mov	r0, r4
 8008f20:	4629      	mov	r1, r5
 8008f22:	f7f7 f9bb 	bl	800029c <__adddf3>
 8008f26:	4604      	mov	r4, r0
 8008f28:	460d      	mov	r5, r1
 8008f2a:	ec45 4b10 	vmov	d0, r4, r5
 8008f2e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f32:	2d00      	cmp	r5, #0
 8008f34:	dc0b      	bgt.n	8008f4e <__ieee754_sqrt+0x52>
 8008f36:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8008f3a:	4326      	orrs	r6, r4
 8008f3c:	d0f5      	beq.n	8008f2a <__ieee754_sqrt+0x2e>
 8008f3e:	b135      	cbz	r5, 8008f4e <__ieee754_sqrt+0x52>
 8008f40:	f7f7 f9aa 	bl	8000298 <__aeabi_dsub>
 8008f44:	4602      	mov	r2, r0
 8008f46:	460b      	mov	r3, r1
 8008f48:	f7f7 fc88 	bl	800085c <__aeabi_ddiv>
 8008f4c:	e7eb      	b.n	8008f26 <__ieee754_sqrt+0x2a>
 8008f4e:	1509      	asrs	r1, r1, #20
 8008f50:	f000 808d 	beq.w	800906e <__ieee754_sqrt+0x172>
 8008f54:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008f58:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 8008f5c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008f60:	07c9      	lsls	r1, r1, #31
 8008f62:	bf5c      	itt	pl
 8008f64:	005b      	lslpl	r3, r3, #1
 8008f66:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 8008f6a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008f6e:	bf58      	it	pl
 8008f70:	0052      	lslpl	r2, r2, #1
 8008f72:	2500      	movs	r5, #0
 8008f74:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8008f78:	1076      	asrs	r6, r6, #1
 8008f7a:	0052      	lsls	r2, r2, #1
 8008f7c:	f04f 0e16 	mov.w	lr, #22
 8008f80:	46ac      	mov	ip, r5
 8008f82:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008f86:	eb0c 0001 	add.w	r0, ip, r1
 8008f8a:	4298      	cmp	r0, r3
 8008f8c:	bfde      	ittt	le
 8008f8e:	1a1b      	suble	r3, r3, r0
 8008f90:	eb00 0c01 	addle.w	ip, r0, r1
 8008f94:	186d      	addle	r5, r5, r1
 8008f96:	005b      	lsls	r3, r3, #1
 8008f98:	f1be 0e01 	subs.w	lr, lr, #1
 8008f9c:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8008fa0:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8008fa4:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8008fa8:	d1ed      	bne.n	8008f86 <__ieee754_sqrt+0x8a>
 8008faa:	4674      	mov	r4, lr
 8008fac:	2720      	movs	r7, #32
 8008fae:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8008fb2:	4563      	cmp	r3, ip
 8008fb4:	eb01 000e 	add.w	r0, r1, lr
 8008fb8:	dc02      	bgt.n	8008fc0 <__ieee754_sqrt+0xc4>
 8008fba:	d113      	bne.n	8008fe4 <__ieee754_sqrt+0xe8>
 8008fbc:	4290      	cmp	r0, r2
 8008fbe:	d811      	bhi.n	8008fe4 <__ieee754_sqrt+0xe8>
 8008fc0:	2800      	cmp	r0, #0
 8008fc2:	eb00 0e01 	add.w	lr, r0, r1
 8008fc6:	da57      	bge.n	8009078 <__ieee754_sqrt+0x17c>
 8008fc8:	f1be 0f00 	cmp.w	lr, #0
 8008fcc:	db54      	blt.n	8009078 <__ieee754_sqrt+0x17c>
 8008fce:	f10c 0801 	add.w	r8, ip, #1
 8008fd2:	eba3 030c 	sub.w	r3, r3, ip
 8008fd6:	4290      	cmp	r0, r2
 8008fd8:	bf88      	it	hi
 8008fda:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8008fde:	1a12      	subs	r2, r2, r0
 8008fe0:	440c      	add	r4, r1
 8008fe2:	46c4      	mov	ip, r8
 8008fe4:	005b      	lsls	r3, r3, #1
 8008fe6:	3f01      	subs	r7, #1
 8008fe8:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8008fec:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8008ff0:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8008ff4:	d1dd      	bne.n	8008fb2 <__ieee754_sqrt+0xb6>
 8008ff6:	4313      	orrs	r3, r2
 8008ff8:	d01b      	beq.n	8009032 <__ieee754_sqrt+0x136>
 8008ffa:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 80090a8 <__ieee754_sqrt+0x1ac>
 8008ffe:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 80090ac <__ieee754_sqrt+0x1b0>
 8009002:	e9da 0100 	ldrd	r0, r1, [sl]
 8009006:	e9db 2300 	ldrd	r2, r3, [fp]
 800900a:	f7f7 f945 	bl	8000298 <__aeabi_dsub>
 800900e:	e9da 8900 	ldrd	r8, r9, [sl]
 8009012:	4602      	mov	r2, r0
 8009014:	460b      	mov	r3, r1
 8009016:	4640      	mov	r0, r8
 8009018:	4649      	mov	r1, r9
 800901a:	f7f7 fd71 	bl	8000b00 <__aeabi_dcmple>
 800901e:	b140      	cbz	r0, 8009032 <__ieee754_sqrt+0x136>
 8009020:	f1b4 3fff 	cmp.w	r4, #4294967295
 8009024:	e9da 0100 	ldrd	r0, r1, [sl]
 8009028:	e9db 2300 	ldrd	r2, r3, [fp]
 800902c:	d126      	bne.n	800907c <__ieee754_sqrt+0x180>
 800902e:	3501      	adds	r5, #1
 8009030:	463c      	mov	r4, r7
 8009032:	106a      	asrs	r2, r5, #1
 8009034:	0863      	lsrs	r3, r4, #1
 8009036:	07e9      	lsls	r1, r5, #31
 8009038:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800903c:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8009040:	bf48      	it	mi
 8009042:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8009046:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 800904a:	461c      	mov	r4, r3
 800904c:	e76d      	b.n	8008f2a <__ieee754_sqrt+0x2e>
 800904e:	0ad3      	lsrs	r3, r2, #11
 8009050:	3815      	subs	r0, #21
 8009052:	0552      	lsls	r2, r2, #21
 8009054:	2b00      	cmp	r3, #0
 8009056:	d0fa      	beq.n	800904e <__ieee754_sqrt+0x152>
 8009058:	02dc      	lsls	r4, r3, #11
 800905a:	d50a      	bpl.n	8009072 <__ieee754_sqrt+0x176>
 800905c:	f1c1 0420 	rsb	r4, r1, #32
 8009060:	fa22 f404 	lsr.w	r4, r2, r4
 8009064:	1e4d      	subs	r5, r1, #1
 8009066:	408a      	lsls	r2, r1
 8009068:	4323      	orrs	r3, r4
 800906a:	1b41      	subs	r1, r0, r5
 800906c:	e772      	b.n	8008f54 <__ieee754_sqrt+0x58>
 800906e:	4608      	mov	r0, r1
 8009070:	e7f0      	b.n	8009054 <__ieee754_sqrt+0x158>
 8009072:	005b      	lsls	r3, r3, #1
 8009074:	3101      	adds	r1, #1
 8009076:	e7ef      	b.n	8009058 <__ieee754_sqrt+0x15c>
 8009078:	46e0      	mov	r8, ip
 800907a:	e7aa      	b.n	8008fd2 <__ieee754_sqrt+0xd6>
 800907c:	f7f7 f90e 	bl	800029c <__adddf3>
 8009080:	e9da 8900 	ldrd	r8, r9, [sl]
 8009084:	4602      	mov	r2, r0
 8009086:	460b      	mov	r3, r1
 8009088:	4640      	mov	r0, r8
 800908a:	4649      	mov	r1, r9
 800908c:	f7f7 fd2e 	bl	8000aec <__aeabi_dcmplt>
 8009090:	b120      	cbz	r0, 800909c <__ieee754_sqrt+0x1a0>
 8009092:	1ca0      	adds	r0, r4, #2
 8009094:	bf08      	it	eq
 8009096:	3501      	addeq	r5, #1
 8009098:	3402      	adds	r4, #2
 800909a:	e7ca      	b.n	8009032 <__ieee754_sqrt+0x136>
 800909c:	3401      	adds	r4, #1
 800909e:	f024 0401 	bic.w	r4, r4, #1
 80090a2:	e7c6      	b.n	8009032 <__ieee754_sqrt+0x136>
 80090a4:	7ff00000 	.word	0x7ff00000
 80090a8:	200000f0 	.word	0x200000f0
 80090ac:	200000f8 	.word	0x200000f8

080090b0 <__ieee754_atan2>:
 80090b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80090b4:	ec57 6b11 	vmov	r6, r7, d1
 80090b8:	4273      	negs	r3, r6
 80090ba:	f8df 817c 	ldr.w	r8, [pc, #380]	; 8009238 <__ieee754_atan2+0x188>
 80090be:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 80090c2:	4333      	orrs	r3, r6
 80090c4:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 80090c8:	4543      	cmp	r3, r8
 80090ca:	ec51 0b10 	vmov	r0, r1, d0
 80090ce:	ee11 5a10 	vmov	r5, s2
 80090d2:	d80a      	bhi.n	80090ea <__ieee754_atan2+0x3a>
 80090d4:	4244      	negs	r4, r0
 80090d6:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80090da:	4304      	orrs	r4, r0
 80090dc:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 80090e0:	4544      	cmp	r4, r8
 80090e2:	ee10 9a10 	vmov	r9, s0
 80090e6:	468e      	mov	lr, r1
 80090e8:	d907      	bls.n	80090fa <__ieee754_atan2+0x4a>
 80090ea:	4632      	mov	r2, r6
 80090ec:	463b      	mov	r3, r7
 80090ee:	f7f7 f8d5 	bl	800029c <__adddf3>
 80090f2:	ec41 0b10 	vmov	d0, r0, r1
 80090f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80090fa:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 80090fe:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8009102:	4334      	orrs	r4, r6
 8009104:	d103      	bne.n	800910e <__ieee754_atan2+0x5e>
 8009106:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800910a:	f7ff bd4d 	b.w	8008ba8 <atan>
 800910e:	17bc      	asrs	r4, r7, #30
 8009110:	f004 0402 	and.w	r4, r4, #2
 8009114:	ea53 0909 	orrs.w	r9, r3, r9
 8009118:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800911c:	d107      	bne.n	800912e <__ieee754_atan2+0x7e>
 800911e:	2c02      	cmp	r4, #2
 8009120:	d05f      	beq.n	80091e2 <__ieee754_atan2+0x132>
 8009122:	2c03      	cmp	r4, #3
 8009124:	d1e5      	bne.n	80090f2 <__ieee754_atan2+0x42>
 8009126:	a140      	add	r1, pc, #256	; (adr r1, 8009228 <__ieee754_atan2+0x178>)
 8009128:	e9d1 0100 	ldrd	r0, r1, [r1]
 800912c:	e7e1      	b.n	80090f2 <__ieee754_atan2+0x42>
 800912e:	4315      	orrs	r5, r2
 8009130:	d106      	bne.n	8009140 <__ieee754_atan2+0x90>
 8009132:	f1be 0f00 	cmp.w	lr, #0
 8009136:	da5f      	bge.n	80091f8 <__ieee754_atan2+0x148>
 8009138:	a13d      	add	r1, pc, #244	; (adr r1, 8009230 <__ieee754_atan2+0x180>)
 800913a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800913e:	e7d8      	b.n	80090f2 <__ieee754_atan2+0x42>
 8009140:	4542      	cmp	r2, r8
 8009142:	d10f      	bne.n	8009164 <__ieee754_atan2+0xb4>
 8009144:	4293      	cmp	r3, r2
 8009146:	f104 34ff 	add.w	r4, r4, #4294967295
 800914a:	d107      	bne.n	800915c <__ieee754_atan2+0xac>
 800914c:	2c02      	cmp	r4, #2
 800914e:	d84c      	bhi.n	80091ea <__ieee754_atan2+0x13a>
 8009150:	4b33      	ldr	r3, [pc, #204]	; (8009220 <__ieee754_atan2+0x170>)
 8009152:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009156:	e9d3 0100 	ldrd	r0, r1, [r3]
 800915a:	e7ca      	b.n	80090f2 <__ieee754_atan2+0x42>
 800915c:	2c02      	cmp	r4, #2
 800915e:	d848      	bhi.n	80091f2 <__ieee754_atan2+0x142>
 8009160:	4b30      	ldr	r3, [pc, #192]	; (8009224 <__ieee754_atan2+0x174>)
 8009162:	e7f6      	b.n	8009152 <__ieee754_atan2+0xa2>
 8009164:	4543      	cmp	r3, r8
 8009166:	d0e4      	beq.n	8009132 <__ieee754_atan2+0x82>
 8009168:	1a9b      	subs	r3, r3, r2
 800916a:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 800916e:	ea4f 5223 	mov.w	r2, r3, asr #20
 8009172:	da1e      	bge.n	80091b2 <__ieee754_atan2+0x102>
 8009174:	2f00      	cmp	r7, #0
 8009176:	da01      	bge.n	800917c <__ieee754_atan2+0xcc>
 8009178:	323c      	adds	r2, #60	; 0x3c
 800917a:	db1e      	blt.n	80091ba <__ieee754_atan2+0x10a>
 800917c:	4632      	mov	r2, r6
 800917e:	463b      	mov	r3, r7
 8009180:	f7f7 fb6c 	bl	800085c <__aeabi_ddiv>
 8009184:	ec41 0b10 	vmov	d0, r0, r1
 8009188:	f7ff feae 	bl	8008ee8 <fabs>
 800918c:	f7ff fd0c 	bl	8008ba8 <atan>
 8009190:	ec51 0b10 	vmov	r0, r1, d0
 8009194:	2c01      	cmp	r4, #1
 8009196:	d013      	beq.n	80091c0 <__ieee754_atan2+0x110>
 8009198:	2c02      	cmp	r4, #2
 800919a:	d015      	beq.n	80091c8 <__ieee754_atan2+0x118>
 800919c:	2c00      	cmp	r4, #0
 800919e:	d0a8      	beq.n	80090f2 <__ieee754_atan2+0x42>
 80091a0:	a317      	add	r3, pc, #92	; (adr r3, 8009200 <__ieee754_atan2+0x150>)
 80091a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091a6:	f7f7 f877 	bl	8000298 <__aeabi_dsub>
 80091aa:	a317      	add	r3, pc, #92	; (adr r3, 8009208 <__ieee754_atan2+0x158>)
 80091ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091b0:	e014      	b.n	80091dc <__ieee754_atan2+0x12c>
 80091b2:	a117      	add	r1, pc, #92	; (adr r1, 8009210 <__ieee754_atan2+0x160>)
 80091b4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80091b8:	e7ec      	b.n	8009194 <__ieee754_atan2+0xe4>
 80091ba:	2000      	movs	r0, #0
 80091bc:	2100      	movs	r1, #0
 80091be:	e7e9      	b.n	8009194 <__ieee754_atan2+0xe4>
 80091c0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80091c4:	4619      	mov	r1, r3
 80091c6:	e794      	b.n	80090f2 <__ieee754_atan2+0x42>
 80091c8:	a30d      	add	r3, pc, #52	; (adr r3, 8009200 <__ieee754_atan2+0x150>)
 80091ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091ce:	f7f7 f863 	bl	8000298 <__aeabi_dsub>
 80091d2:	4602      	mov	r2, r0
 80091d4:	460b      	mov	r3, r1
 80091d6:	a10c      	add	r1, pc, #48	; (adr r1, 8009208 <__ieee754_atan2+0x158>)
 80091d8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80091dc:	f7f7 f85c 	bl	8000298 <__aeabi_dsub>
 80091e0:	e787      	b.n	80090f2 <__ieee754_atan2+0x42>
 80091e2:	a109      	add	r1, pc, #36	; (adr r1, 8009208 <__ieee754_atan2+0x158>)
 80091e4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80091e8:	e783      	b.n	80090f2 <__ieee754_atan2+0x42>
 80091ea:	a10b      	add	r1, pc, #44	; (adr r1, 8009218 <__ieee754_atan2+0x168>)
 80091ec:	e9d1 0100 	ldrd	r0, r1, [r1]
 80091f0:	e77f      	b.n	80090f2 <__ieee754_atan2+0x42>
 80091f2:	2000      	movs	r0, #0
 80091f4:	2100      	movs	r1, #0
 80091f6:	e77c      	b.n	80090f2 <__ieee754_atan2+0x42>
 80091f8:	a105      	add	r1, pc, #20	; (adr r1, 8009210 <__ieee754_atan2+0x160>)
 80091fa:	e9d1 0100 	ldrd	r0, r1, [r1]
 80091fe:	e778      	b.n	80090f2 <__ieee754_atan2+0x42>
 8009200:	33145c07 	.word	0x33145c07
 8009204:	3ca1a626 	.word	0x3ca1a626
 8009208:	54442d18 	.word	0x54442d18
 800920c:	400921fb 	.word	0x400921fb
 8009210:	54442d18 	.word	0x54442d18
 8009214:	3ff921fb 	.word	0x3ff921fb
 8009218:	54442d18 	.word	0x54442d18
 800921c:	3fe921fb 	.word	0x3fe921fb
 8009220:	080093e0 	.word	0x080093e0
 8009224:	080093f8 	.word	0x080093f8
 8009228:	54442d18 	.word	0x54442d18
 800922c:	c00921fb 	.word	0xc00921fb
 8009230:	54442d18 	.word	0x54442d18
 8009234:	bff921fb 	.word	0xbff921fb
 8009238:	7ff00000 	.word	0x7ff00000

0800923c <_init>:
 800923c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800923e:	bf00      	nop
 8009240:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009242:	bc08      	pop	{r3}
 8009244:	469e      	mov	lr, r3
 8009246:	4770      	bx	lr

08009248 <_fini>:
 8009248:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800924a:	bf00      	nop
 800924c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800924e:	bc08      	pop	{r3}
 8009250:	469e      	mov	lr, r3
 8009252:	4770      	bx	lr
