Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date              : Tue Aug  5 00:34:32 2025
| Host              : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design            : top_module
| Device            : xczu7ev-fbvb900
| Speed File        : -1  PRODUCTION 1.29 08-03-2020
| Temperature Grade : I
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.576        0.000                      0               105344        0.012        0.000                      0               105328        0.500        0.000                       0                 43832  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                ------------         ----------      --------------
clk_p                                                                                                {0.000 1.666}        3.333           300.030         
  clk_out1_clk_wiz_0                                                                                 {0.000 4.999}        9.999           100.010         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_p                                                                                                                                                                                                                                                  0.500        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                                       0.576        0.000                      0                70398        0.012        0.000                      0                70398        4.426        0.000                       0                 43340  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       14.878        0.000                      0                 1050        0.014        0.000                      0                 1050       24.427        0.000                       0                   491  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  clk_out1_clk_wiz_0                                                                                        49.216        0.000                      0                    8                                                                        
clk_out1_clk_wiz_0                                                                                   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK        9.068        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           ----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                    clk_out1_clk_wiz_0                                                                                   clk_out1_clk_wiz_0                                                                                         3.933        0.000                      0                33780        0.110        0.000                      0                33780  
**async_default**                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       48.567        0.000                      0                  100        0.153        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_p
  To Clock:  clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_p
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.250         3.333       2.083      MMCM_X1Y3  CLK_GEN_100/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       3.333       96.667     MMCM_X1Y3  CLK_GEN_100/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X1Y3  CLK_GEN_100/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X1Y3  CLK_GEN_100/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X1Y3  CLK_GEN_100/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X1Y3  CLK_GEN_100/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.576ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.426ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.576ns  (required time - arrival time)
  Source:                 FFT_TOP/M0_2/bfly02_im_n_reg[1][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            FFT_TOP/M0_CBFP/cal_n/cal_cnt_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.380ns  (logic 3.694ns (39.382%)  route 5.686ns (60.618%))
  Logic Levels:           31  (LUT2=3 LUT3=2 LUT4=3 LUT5=1 LUT6=22)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.001ns = ( 14.000 - 9.999 ) 
    Source Clock Delay      (SCD):    3.654ns
    Clock Pessimism Removal (CPR):    -0.354ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.237ns (routing 0.903ns, distribution 1.334ns)
  Clock Net Delay (Destination): 2.065ns (routing 0.821ns, distribution 1.244ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.389    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.417 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       2.237     3.654    FFT_TOP/M0_2/clk
    SLICE_X55Y29         FDCE                                         r  FFT_TOP/M0_2/bfly02_im_n_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y29         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     3.750 f  FFT_TOP/M0_2/bfly02_im_n_reg[1][7]/Q
                         net (fo=12, routed)          0.351     4.101    FFT_TOP/M0_CBFP/cal_n/i___64_i_70_0[7]
    SLICE_X56Y26         LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     4.139 r  FFT_TOP/M0_CBFP/cal_n/i___81_i_5/O
                         net (fo=3, routed)           0.179     4.318    FFT_TOP/M0_CBFP/cal_n/i___81_i_5_n_0
    SLICE_X55Y25         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.148     4.466 f  FFT_TOP/M0_CBFP/cal_n/i___81_i_1/O
                         net (fo=6, routed)           0.067     4.533    FFT_TOP/M0_CBFP/cal_n/i___81_i_1_n_0
    SLICE_X55Y25         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.100     4.633 f  FFT_TOP/M0_CBFP/cal_n/i___65_i_5/O
                         net (fo=2, routed)           0.170     4.803    FFT_TOP/M0_CBFP/cal_n/i___65_i_5_n_0
    SLICE_X54Y23         LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.114     4.917 f  FFT_TOP/M0_CBFP/cal_n/i___65_i_3/O
                         net (fo=3, routed)           0.269     5.186    FFT_TOP/M0_CBFP/cal_n/i___65_i_3_n_0
    SLICE_X54Y22         LUT2 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.139     5.325 f  FFT_TOP/M0_CBFP/cal_n/i___64_i_18/O
                         net (fo=1, routed)           0.241     5.566    FFT_TOP/M0_CBFP/cal_n/i___64_i_18_n_0
    SLICE_X54Y22         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.147     5.713 r  FFT_TOP/M0_CBFP/cal_n/i___64_i_4/O
                         net (fo=4, routed)           0.135     5.848    FFT_TOP/M0_CBFP/cal_n/i___64_i_4_n_0
    SLICE_X56Y22         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     5.996 f  FFT_TOP/M0_CBFP/cal_n/i___226_i_1/O
                         net (fo=4, routed)           0.229     6.225    FFT_TOP/M0_CBFP/cal_n/i___226_i_1_n_0
    SLICE_X58Y22         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.063     6.288 f  FFT_TOP/M0_CBFP/cal_n/i___226_i_9/O
                         net (fo=1, routed)           0.128     6.416    FFT_TOP/M0_CBFP/cal_n/i___226_i_9_n_0
    SLICE_X59Y22         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     6.595 r  FFT_TOP/M0_CBFP/cal_n/i___226_i_2/O
                         net (fo=4, routed)           0.113     6.708    FFT_TOP/M0_CBFP/cal_n/i___226_i_2_n_0
    SLICE_X59Y23         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.116     6.824 f  FFT_TOP/M0_CBFP/cal_n/i___224_i_4/O
                         net (fo=4, routed)           0.125     6.949    FFT_TOP/M0_CBFP/cal_n/i___224_i_4_n_0
    SLICE_X60Y23         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.174     7.123 f  FFT_TOP/M0_CBFP/cal_n/i___224_i_22/O
                         net (fo=1, routed)           0.102     7.225    FFT_TOP/M0_CBFP/cal_n/i___224_i_22_n_0
    SLICE_X60Y24         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099     7.324 r  FFT_TOP/M0_CBFP/cal_n/i___224_i_5/O
                         net (fo=5, routed)           0.129     7.453    FFT_TOP/M0_CBFP/cal_n/i___224_i_5_n_0
    SLICE_X61Y24         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064     7.517 r  FFT_TOP/M0_CBFP/cal_n/i___222_i_20/O
                         net (fo=4, routed)           0.344     7.861    FFT_TOP/M0_CBFP/cal_n/i___222_i_20_n_0
    SLICE_X62Y26         LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.116     7.977 f  FFT_TOP/M0_CBFP/cal_n/i___222_i_17/O
                         net (fo=1, routed)           0.168     8.145    FFT_TOP/M0_CBFP/cal_n/i___222_i_17_n_0
    SLICE_X62Y29         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     8.293 r  FFT_TOP/M0_CBFP/cal_n/i___222_i_4/O
                         net (fo=5, routed)           0.167     8.460    FFT_TOP/M0_CBFP/cal_n/i___222_i_4_n_0
    SLICE_X62Y27         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.064     8.524 f  FFT_TOP/M0_CBFP/cal_n/i___222/O
                         net (fo=1, routed)           0.177     8.701    FFT_TOP/M0_CBFP/cal_n/i___222_n_0
    SLICE_X63Y29         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     8.818 r  FFT_TOP/M0_CBFP/cal_n/i___221_i_9/O
                         net (fo=1, routed)           0.227     9.045    FFT_TOP/M0_CBFP/cal_n/i___221_i_9_n_0
    SLICE_X63Y30         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098     9.143 r  FFT_TOP/M0_CBFP/cal_n/i___221_i_3/O
                         net (fo=6, routed)           0.242     9.385    FFT_TOP/M0_CBFP/cal_n/i___221_i_3_n_0
    SLICE_X65Y31         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.178     9.563 r  FFT_TOP/M0_CBFP/cal_n/i___260/O
                         net (fo=3, routed)           0.484    10.047    FFT_TOP/M0_CBFP/cal_n/i___260_n_0
    SLICE_X66Y33         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.064    10.111 f  FFT_TOP/M0_CBFP/cal_n/i___213_i_22/O
                         net (fo=1, routed)           0.067    10.178    FFT_TOP/M0_CBFP/cal_n/i___213_i_22_n_0
    SLICE_X66Y33         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.176    10.354 r  FFT_TOP/M0_CBFP/cal_n/i___213_i_5/O
                         net (fo=6, routed)           0.126    10.480    FFT_TOP/M0_CBFP/cal_n/i___213_i_5_n_0
    SLICE_X66Y34         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148    10.628 f  FFT_TOP/M0_CBFP/cal_n/i___210_i_2/O
                         net (fo=5, routed)           0.128    10.756    FFT_TOP/M0_CBFP/cal_n/i___210_i_2_n_0
    SLICE_X66Y32         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039    10.795 f  FFT_TOP/M0_CBFP/cal_n/i___208_i_23/O
                         net (fo=2, routed)           0.108    10.903    FFT_TOP/M0_CBFP/cal_n/i___208_i_23_n_0
    SLICE_X66Y32         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100    11.003 r  FFT_TOP/M0_CBFP/cal_n/i___209_i_1/O
                         net (fo=4, routed)           0.148    11.151    FFT_TOP/M0_CBFP/cal_n/i___209_i_1_n_0
    SLICE_X67Y32         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.178    11.329 f  FFT_TOP/M0_CBFP/cal_n/i___209/O
                         net (fo=3, routed)           0.226    11.555    FFT_TOP/M0_CBFP/cal_n/i___209_n_0
    SLICE_X67Y31         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.116    11.671 f  FFT_TOP/M0_CBFP/cal_n/i___206_i_1/O
                         net (fo=1, routed)           0.059    11.730    FFT_TOP/M0_CBFP/cal_n/i___206_i_1_n_0
    SLICE_X67Y31         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.150    11.880 r  FFT_TOP/M0_CBFP/cal_n/i___206/O
                         net (fo=4, routed)           0.226    12.106    FFT_TOP/M0_CBFP/cal_n/i___206_n_0
    SLICE_X68Y32         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.100    12.206 r  FFT_TOP/M0_CBFP/cal_n/i___202/O
                         net (fo=2, routed)           0.233    12.439    FFT_TOP/M0_CBFP/cal_n/i___202_n_0
    SLICE_X67Y30         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.038    12.477 f  FFT_TOP/M0_CBFP/cal_n/cal_cnt[0][2]_i_10/O
                         net (fo=1, routed)           0.071    12.548    FFT_TOP/M0_CBFP/cal_n/cal_cnt[0][2]_i_10_n_0
    SLICE_X67Y30         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.177    12.725 r  FFT_TOP/M0_CBFP/cal_n/cal_cnt[0][2]_i_3/O
                         net (fo=2, routed)           0.165    12.890    FFT_TOP/M0_CBFP/cal_n/cal_cnt[0][2]_i_3_n_0
    SLICE_X67Y30         LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.062    12.952 r  FFT_TOP/M0_CBFP/cal_n/cal_cnt[0][2]_i_1/O
                         net (fo=1, routed)           0.082    13.034    FFT_TOP/M0_CBFP/cal_n/count_min_lzc_23bit_return[2]
    SLICE_X67Y30         FDCE                                         r  FFT_TOP/M0_CBFP/cal_n/cal_cnt_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AC8                                               0.000     9.999 r  clk_p (IN)
                         net (fo=0)                   0.000     9.999    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637    10.636 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.676    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.676 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    11.039    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.683 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.911    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.935 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       2.065    14.000    FFT_TOP/M0_CBFP/cal_n/clk
    SLICE_X67Y30         FDCE                                         r  FFT_TOP/M0_CBFP/cal_n/cal_cnt_reg[0][2]/C
                         clock pessimism             -0.354    13.646    
                         clock uncertainty           -0.062    13.584    
    SLICE_X67Y30         FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.027    13.611    FFT_TOP/M0_CBFP/cal_n/cal_cnt_reg[0][2]
  -------------------------------------------------------------------
                         required time                         13.611    
                         arrival time                         -13.034    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.635ns  (required time - arrival time)
  Source:                 FFT_TOP/M0_2/bfly02_im_n_reg[1][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            FFT_TOP/M0_CBFP/cal_n/cal_cnt_reg[0][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.307ns  (logic 3.778ns (40.593%)  route 5.529ns (59.407%))
  Logic Levels:           31  (LUT2=3 LUT3=2 LUT4=3 LUT5=1 LUT6=22)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.987ns = ( 13.986 - 9.999 ) 
    Source Clock Delay      (SCD):    3.654ns
    Clock Pessimism Removal (CPR):    -0.354ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.237ns (routing 0.903ns, distribution 1.334ns)
  Clock Net Delay (Destination): 2.051ns (routing 0.821ns, distribution 1.230ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.389    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.417 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       2.237     3.654    FFT_TOP/M0_2/clk
    SLICE_X55Y29         FDCE                                         r  FFT_TOP/M0_2/bfly02_im_n_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y29         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     3.750 f  FFT_TOP/M0_2/bfly02_im_n_reg[1][7]/Q
                         net (fo=12, routed)          0.351     4.101    FFT_TOP/M0_CBFP/cal_n/i___64_i_70_0[7]
    SLICE_X56Y26         LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     4.139 r  FFT_TOP/M0_CBFP/cal_n/i___81_i_5/O
                         net (fo=3, routed)           0.179     4.318    FFT_TOP/M0_CBFP/cal_n/i___81_i_5_n_0
    SLICE_X55Y25         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.148     4.466 f  FFT_TOP/M0_CBFP/cal_n/i___81_i_1/O
                         net (fo=6, routed)           0.067     4.533    FFT_TOP/M0_CBFP/cal_n/i___81_i_1_n_0
    SLICE_X55Y25         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.100     4.633 f  FFT_TOP/M0_CBFP/cal_n/i___65_i_5/O
                         net (fo=2, routed)           0.170     4.803    FFT_TOP/M0_CBFP/cal_n/i___65_i_5_n_0
    SLICE_X54Y23         LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.114     4.917 f  FFT_TOP/M0_CBFP/cal_n/i___65_i_3/O
                         net (fo=3, routed)           0.269     5.186    FFT_TOP/M0_CBFP/cal_n/i___65_i_3_n_0
    SLICE_X54Y22         LUT2 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.139     5.325 f  FFT_TOP/M0_CBFP/cal_n/i___64_i_18/O
                         net (fo=1, routed)           0.241     5.566    FFT_TOP/M0_CBFP/cal_n/i___64_i_18_n_0
    SLICE_X54Y22         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.147     5.713 r  FFT_TOP/M0_CBFP/cal_n/i___64_i_4/O
                         net (fo=4, routed)           0.135     5.848    FFT_TOP/M0_CBFP/cal_n/i___64_i_4_n_0
    SLICE_X56Y22         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     5.996 f  FFT_TOP/M0_CBFP/cal_n/i___226_i_1/O
                         net (fo=4, routed)           0.229     6.225    FFT_TOP/M0_CBFP/cal_n/i___226_i_1_n_0
    SLICE_X58Y22         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.063     6.288 f  FFT_TOP/M0_CBFP/cal_n/i___226_i_9/O
                         net (fo=1, routed)           0.128     6.416    FFT_TOP/M0_CBFP/cal_n/i___226_i_9_n_0
    SLICE_X59Y22         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     6.595 r  FFT_TOP/M0_CBFP/cal_n/i___226_i_2/O
                         net (fo=4, routed)           0.113     6.708    FFT_TOP/M0_CBFP/cal_n/i___226_i_2_n_0
    SLICE_X59Y23         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.116     6.824 f  FFT_TOP/M0_CBFP/cal_n/i___224_i_4/O
                         net (fo=4, routed)           0.125     6.949    FFT_TOP/M0_CBFP/cal_n/i___224_i_4_n_0
    SLICE_X60Y23         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.174     7.123 f  FFT_TOP/M0_CBFP/cal_n/i___224_i_22/O
                         net (fo=1, routed)           0.102     7.225    FFT_TOP/M0_CBFP/cal_n/i___224_i_22_n_0
    SLICE_X60Y24         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099     7.324 r  FFT_TOP/M0_CBFP/cal_n/i___224_i_5/O
                         net (fo=5, routed)           0.129     7.453    FFT_TOP/M0_CBFP/cal_n/i___224_i_5_n_0
    SLICE_X61Y24         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064     7.517 r  FFT_TOP/M0_CBFP/cal_n/i___222_i_20/O
                         net (fo=4, routed)           0.344     7.861    FFT_TOP/M0_CBFP/cal_n/i___222_i_20_n_0
    SLICE_X62Y26         LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.116     7.977 f  FFT_TOP/M0_CBFP/cal_n/i___222_i_17/O
                         net (fo=1, routed)           0.168     8.145    FFT_TOP/M0_CBFP/cal_n/i___222_i_17_n_0
    SLICE_X62Y29         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     8.293 r  FFT_TOP/M0_CBFP/cal_n/i___222_i_4/O
                         net (fo=5, routed)           0.167     8.460    FFT_TOP/M0_CBFP/cal_n/i___222_i_4_n_0
    SLICE_X62Y27         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.064     8.524 f  FFT_TOP/M0_CBFP/cal_n/i___222/O
                         net (fo=1, routed)           0.177     8.701    FFT_TOP/M0_CBFP/cal_n/i___222_n_0
    SLICE_X63Y29         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     8.818 r  FFT_TOP/M0_CBFP/cal_n/i___221_i_9/O
                         net (fo=1, routed)           0.227     9.045    FFT_TOP/M0_CBFP/cal_n/i___221_i_9_n_0
    SLICE_X63Y30         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098     9.143 r  FFT_TOP/M0_CBFP/cal_n/i___221_i_3/O
                         net (fo=6, routed)           0.242     9.385    FFT_TOP/M0_CBFP/cal_n/i___221_i_3_n_0
    SLICE_X65Y31         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.178     9.563 r  FFT_TOP/M0_CBFP/cal_n/i___260/O
                         net (fo=3, routed)           0.484    10.047    FFT_TOP/M0_CBFP/cal_n/i___260_n_0
    SLICE_X66Y33         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.064    10.111 f  FFT_TOP/M0_CBFP/cal_n/i___213_i_22/O
                         net (fo=1, routed)           0.067    10.178    FFT_TOP/M0_CBFP/cal_n/i___213_i_22_n_0
    SLICE_X66Y33         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.176    10.354 r  FFT_TOP/M0_CBFP/cal_n/i___213_i_5/O
                         net (fo=6, routed)           0.126    10.480    FFT_TOP/M0_CBFP/cal_n/i___213_i_5_n_0
    SLICE_X66Y34         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148    10.628 f  FFT_TOP/M0_CBFP/cal_n/i___210_i_2/O
                         net (fo=5, routed)           0.128    10.756    FFT_TOP/M0_CBFP/cal_n/i___210_i_2_n_0
    SLICE_X66Y32         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039    10.795 f  FFT_TOP/M0_CBFP/cal_n/i___208_i_23/O
                         net (fo=2, routed)           0.108    10.903    FFT_TOP/M0_CBFP/cal_n/i___208_i_23_n_0
    SLICE_X66Y32         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100    11.003 r  FFT_TOP/M0_CBFP/cal_n/i___209_i_1/O
                         net (fo=4, routed)           0.148    11.151    FFT_TOP/M0_CBFP/cal_n/i___209_i_1_n_0
    SLICE_X67Y32         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.178    11.329 f  FFT_TOP/M0_CBFP/cal_n/i___209/O
                         net (fo=3, routed)           0.226    11.555    FFT_TOP/M0_CBFP/cal_n/i___209_n_0
    SLICE_X67Y31         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.116    11.671 f  FFT_TOP/M0_CBFP/cal_n/i___206_i_1/O
                         net (fo=1, routed)           0.059    11.730    FFT_TOP/M0_CBFP/cal_n/i___206_i_1_n_0
    SLICE_X67Y31         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.150    11.880 r  FFT_TOP/M0_CBFP/cal_n/i___206/O
                         net (fo=4, routed)           0.226    12.106    FFT_TOP/M0_CBFP/cal_n/i___206_n_0
    SLICE_X68Y32         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.100    12.206 r  FFT_TOP/M0_CBFP/cal_n/i___202/O
                         net (fo=2, routed)           0.111    12.317    FFT_TOP/M0_CBFP/cal_n/i___202_n_0
    SLICE_X68Y31         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149    12.466 f  FFT_TOP/M0_CBFP/cal_n/cal_cnt[0][3]_i_9/O
                         net (fo=1, routed)           0.102    12.568    FFT_TOP/M0_CBFP/cal_n/cal_cnt[0][3]_i_9_n_0
    SLICE_X68Y31         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.113    12.681 r  FFT_TOP/M0_CBFP/cal_n/cal_cnt[0][3]_i_2/O
                         net (fo=4, routed)           0.123    12.804    FFT_TOP/M0_CBFP/cal_n/cal_cnt[0][3]_i_2_n_0
    SLICE_X68Y31         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099    12.903 r  FFT_TOP/M0_CBFP/cal_n/cal_cnt[0][3]_i_1/O
                         net (fo=1, routed)           0.058    12.961    FFT_TOP/M0_CBFP/cal_n/count_min_lzc_23bit_return[3]
    SLICE_X68Y31         FDCE                                         r  FFT_TOP/M0_CBFP/cal_n/cal_cnt_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AC8                                               0.000     9.999 r  clk_p (IN)
                         net (fo=0)                   0.000     9.999    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637    10.636 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.676    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.676 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    11.039    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.683 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.911    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.935 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       2.051    13.986    FFT_TOP/M0_CBFP/cal_n/clk
    SLICE_X68Y31         FDCE                                         r  FFT_TOP/M0_CBFP/cal_n/cal_cnt_reg[0][3]/C
                         clock pessimism             -0.354    13.632    
                         clock uncertainty           -0.062    13.570    
    SLICE_X68Y31         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.027    13.597    FFT_TOP/M0_CBFP/cal_n/cal_cnt_reg[0][3]
  -------------------------------------------------------------------
                         required time                         13.597    
                         arrival time                         -12.961    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.636ns  (required time - arrival time)
  Source:                 FFT_TOP/M0_2/bfly02_re_n_reg[1][12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            FFT_TOP/M0_CBFP/cal_n/cal_cnt_reg[0][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.318ns  (logic 3.841ns (41.221%)  route 5.477ns (58.779%))
  Logic Levels:           31  (LUT2=3 LUT4=4 LUT5=5 LUT6=19)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.001ns = ( 14.000 - 9.999 ) 
    Source Clock Delay      (SCD):    3.656ns
    Clock Pessimism Removal (CPR):    -0.354ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.239ns (routing 0.903ns, distribution 1.336ns)
  Clock Net Delay (Destination): 2.065ns (routing 0.821ns, distribution 1.244ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.389    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.417 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       2.239     3.656    FFT_TOP/M0_2/clk
    SLICE_X61Y18         FDCE                                         r  FFT_TOP/M0_2/bfly02_re_n_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     3.752 r  FFT_TOP/M0_2/bfly02_re_n_reg[1][12]/Q
                         net (fo=16, routed)          0.397     4.149    FFT_TOP/M0_CBFP/cal_n/i___234_i_116_0[12]
    SLICE_X62Y14         LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.148     4.297 r  FFT_TOP/M0_CBFP/cal_n/i___240_i_3/O
                         net (fo=1, routed)           0.113     4.410    FFT_TOP/M0_CBFP/cal_n/i___240_i_3_n_0
    SLICE_X62Y13         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.148     4.558 r  FFT_TOP/M0_CBFP/cal_n/i___240_i_2/O
                         net (fo=1, routed)           0.274     4.832    FFT_TOP/M0_CBFP/cal_n/i___240_i_2_n_0
    SLICE_X61Y13         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.174     5.006 r  FFT_TOP/M0_CBFP/cal_n/i___240/O
                         net (fo=3, routed)           0.128     5.134    FFT_TOP/M0_CBFP/cal_n/i___240_n_0
    SLICE_X61Y12         LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.101     5.235 f  FFT_TOP/M0_CBFP/cal_n/i___117_i_12/O
                         net (fo=5, routed)           0.189     5.424    FFT_TOP/M0_CBFP/cal_n/i___117_i_12_n_0
    SLICE_X60Y12         LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     5.487 f  FFT_TOP/M0_CBFP/cal_n/i___234_i_84/O
                         net (fo=2, routed)           0.060     5.547    FFT_TOP/M0_CBFP/cal_n/i___234_i_84_n_0
    SLICE_X60Y12         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.149     5.696 f  FFT_TOP/M0_CBFP/cal_n/i___234_i_83/O
                         net (fo=1, routed)           0.172     5.868    FFT_TOP/M0_CBFP/cal_n/i___234_i_83_n_0
    SLICE_X59Y13         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.178     6.046 f  FFT_TOP/M0_CBFP/cal_n/i___234_i_37/O
                         net (fo=3, routed)           0.114     6.160    FFT_TOP/M0_CBFP/cal_n/i___234_i_37_n_0
    SLICE_X58Y13         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.114     6.274 f  FFT_TOP/M0_CBFP/cal_n/i___234_i_23/O
                         net (fo=1, routed)           0.061     6.335    FFT_TOP/M0_CBFP/cal_n/i___234_i_23_n_0
    SLICE_X58Y13         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.148     6.483 r  FFT_TOP/M0_CBFP/cal_n/i___234_i_5/O
                         net (fo=7, routed)           0.210     6.693    FFT_TOP/M0_CBFP/cal_n/i___234_i_5_n_0
    SLICE_X59Y14         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     6.872 f  FFT_TOP/M0_CBFP/cal_n/i___232_i_20/O
                         net (fo=3, routed)           0.109     6.981    FFT_TOP/M0_CBFP/cal_n/i___232_i_20_n_0
    SLICE_X59Y15         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.100     7.081 f  FFT_TOP/M0_CBFP/cal_n/i___232_i_14/O
                         net (fo=1, routed)           0.174     7.255    FFT_TOP/M0_CBFP/cal_n/i___232_i_14_n_0
    SLICE_X60Y16         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     7.434 r  FFT_TOP/M0_CBFP/cal_n/i___232_i_4/O
                         net (fo=5, routed)           0.309     7.743    FFT_TOP/M0_CBFP/cal_n/i___232_i_4_n_0
    SLICE_X62Y17         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.116     7.859 f  FFT_TOP/M0_CBFP/cal_n/i___241_i_9/O
                         net (fo=3, routed)           0.244     8.103    FFT_TOP/M0_CBFP/cal_n/i___241_i_9_n_0
    SLICE_X64Y18         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174     8.277 f  FFT_TOP/M0_CBFP/cal_n/i___107_i_18/O
                         net (fo=1, routed)           0.051     8.328    FFT_TOP/M0_CBFP/cal_n/i___107_i_18_n_0
    SLICE_X64Y18         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.116     8.444 r  FFT_TOP/M0_CBFP/cal_n/i___107_i_4/O
                         net (fo=5, routed)           0.181     8.625    FFT_TOP/M0_CBFP/cal_n/i___107_i_4_n_0
    SLICE_X65Y18         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.063     8.688 f  FFT_TOP/M0_CBFP/cal_n/i___229_i_2/O
                         net (fo=4, routed)           0.609     9.297    FFT_TOP/M0_CBFP/cal_n/i___229_i_2_n_0
    SLICE_X66Y25         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.100     9.397 f  FFT_TOP/M0_CBFP/cal_n/i___241_i_14/O
                         net (fo=1, routed)           0.168     9.565    FFT_TOP/M0_CBFP/cal_n/i___241_i_14_n_0
    SLICE_X66Y25         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179     9.744 r  FFT_TOP/M0_CBFP/cal_n/i___241_i_4/O
                         net (fo=5, routed)           0.175     9.919    FFT_TOP/M0_CBFP/cal_n/i___241_i_4_n_0
    SLICE_X66Y23         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.064     9.983 r  FFT_TOP/M0_CBFP/cal_n/i___242/O
                         net (fo=4, routed)           0.164    10.147    FFT_TOP/M0_CBFP/cal_n/i___242_n_0
    SLICE_X66Y24         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.100    10.247 f  FFT_TOP/M0_CBFP/cal_n/i___244_i_8/O
                         net (fo=1, routed)           0.109    10.356    FFT_TOP/M0_CBFP/cal_n/i___244_i_8_n_0
    SLICE_X66Y26         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039    10.395 r  FFT_TOP/M0_CBFP/cal_n/i___244_i_3/O
                         net (fo=3, routed)           0.126    10.521    FFT_TOP/M0_CBFP/cal_n/i___244_i_3_n_0
    SLICE_X66Y26         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148    10.669 f  FFT_TOP/M0_CBFP/cal_n/i___97_i_1/O
                         net (fo=9, routed)           0.113    10.782    FFT_TOP/M0_CBFP/cal_n/i___97_i_1_n_0
    SLICE_X66Y27         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064    10.846 f  FFT_TOP/M0_CBFP/cal_n/i___97/O
                         net (fo=2, routed)           0.274    11.120    FFT_TOP/M0_CBFP/cal_n/i___97_n_0
    SLICE_X67Y27         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.062    11.182 r  FFT_TOP/M0_CBFP/cal_n/i___250_i_2/O
                         net (fo=4, routed)           0.117    11.299    FFT_TOP/M0_CBFP/cal_n/i___250_i_2_n_0
    SLICE_X67Y28         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.116    11.415 f  FFT_TOP/M0_CBFP/cal_n/i___252/O
                         net (fo=9, routed)           0.171    11.586    FFT_TOP/M0_CBFP/cal_n/i___252_n_0
    SLICE_X66Y29         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100    11.686 r  FFT_TOP/M0_CBFP/cal_n/cal_cnt[0][2]_i_16/O
                         net (fo=1, routed)           0.103    11.789    FFT_TOP/M0_CBFP/cal_n/cal_cnt[0][2]_i_16_n_0
    SLICE_X66Y29         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064    11.853 r  FFT_TOP/M0_CBFP/cal_n/cal_cnt[0][2]_i_6/O
                         net (fo=4, routed)           0.221    12.074    FFT_TOP/M0_CBFP/cal_n/cal_cnt[0][2]_i_6_n_0
    SLICE_X66Y30         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064    12.138 r  FFT_TOP/M0_CBFP/cal_n/cal_cnt[0][1]_i_2/O
                         net (fo=5, routed)           0.142    12.280    FFT_TOP/M0_CBFP/cal_n/cal_cnt[0][1]_i_2_n_0
    SLICE_X68Y30         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.177    12.457 r  FFT_TOP/M0_CBFP/cal_n/cal_cnt[0][4]_i_6/O
                         net (fo=2, routed)           0.064    12.521    FFT_TOP/M0_CBFP/cal_n/cal_cnt[0][4]_i_6_n_0
    SLICE_X68Y30         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148    12.669 r  FFT_TOP/M0_CBFP/cal_n/cal_cnt[0][4]_i_2/O
                         net (fo=1, routed)           0.104    12.773    FFT_TOP/M0_CBFP/cal_n/cal_cnt[0][4]_i_2_n_0
    SLICE_X67Y30         LUT4 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.170    12.943 r  FFT_TOP/M0_CBFP/cal_n/cal_cnt[0][4]_i_1/O
                         net (fo=1, routed)           0.031    12.974    FFT_TOP/M0_CBFP/cal_n/count_min_lzc_23bit_return[4]
    SLICE_X67Y30         FDCE                                         r  FFT_TOP/M0_CBFP/cal_n/cal_cnt_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AC8                                               0.000     9.999 r  clk_p (IN)
                         net (fo=0)                   0.000     9.999    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637    10.636 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.676    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.676 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    11.039    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.683 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.911    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.935 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       2.065    14.000    FFT_TOP/M0_CBFP/cal_n/clk
    SLICE_X67Y30         FDCE                                         r  FFT_TOP/M0_CBFP/cal_n/cal_cnt_reg[0][4]/C
                         clock pessimism             -0.354    13.646    
                         clock uncertainty           -0.062    13.584    
    SLICE_X67Y30         FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.027    13.611    FFT_TOP/M0_CBFP/cal_n/cal_cnt_reg[0][4]
  -------------------------------------------------------------------
                         required time                         13.611    
                         arrival time                         -12.974    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.641ns  (required time - arrival time)
  Source:                 FFT_TOP/M0_2/bfly02_im_n_reg[1][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            FFT_TOP/M0_CBFP/cal_n/cal_cnt_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.314ns  (logic 3.828ns (41.099%)  route 5.486ns (58.901%))
  Logic Levels:           31  (LUT2=3 LUT3=2 LUT4=3 LUT5=1 LUT6=22)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.000ns = ( 13.999 - 9.999 ) 
    Source Clock Delay      (SCD):    3.654ns
    Clock Pessimism Removal (CPR):    -0.354ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.237ns (routing 0.903ns, distribution 1.334ns)
  Clock Net Delay (Destination): 2.064ns (routing 0.821ns, distribution 1.243ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.389    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.417 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       2.237     3.654    FFT_TOP/M0_2/clk
    SLICE_X55Y29         FDCE                                         r  FFT_TOP/M0_2/bfly02_im_n_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y29         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     3.750 f  FFT_TOP/M0_2/bfly02_im_n_reg[1][7]/Q
                         net (fo=12, routed)          0.351     4.101    FFT_TOP/M0_CBFP/cal_n/i___64_i_70_0[7]
    SLICE_X56Y26         LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     4.139 r  FFT_TOP/M0_CBFP/cal_n/i___81_i_5/O
                         net (fo=3, routed)           0.179     4.318    FFT_TOP/M0_CBFP/cal_n/i___81_i_5_n_0
    SLICE_X55Y25         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.148     4.466 f  FFT_TOP/M0_CBFP/cal_n/i___81_i_1/O
                         net (fo=6, routed)           0.067     4.533    FFT_TOP/M0_CBFP/cal_n/i___81_i_1_n_0
    SLICE_X55Y25         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.100     4.633 f  FFT_TOP/M0_CBFP/cal_n/i___65_i_5/O
                         net (fo=2, routed)           0.170     4.803    FFT_TOP/M0_CBFP/cal_n/i___65_i_5_n_0
    SLICE_X54Y23         LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.114     4.917 f  FFT_TOP/M0_CBFP/cal_n/i___65_i_3/O
                         net (fo=3, routed)           0.269     5.186    FFT_TOP/M0_CBFP/cal_n/i___65_i_3_n_0
    SLICE_X54Y22         LUT2 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.139     5.325 f  FFT_TOP/M0_CBFP/cal_n/i___64_i_18/O
                         net (fo=1, routed)           0.241     5.566    FFT_TOP/M0_CBFP/cal_n/i___64_i_18_n_0
    SLICE_X54Y22         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.147     5.713 r  FFT_TOP/M0_CBFP/cal_n/i___64_i_4/O
                         net (fo=4, routed)           0.135     5.848    FFT_TOP/M0_CBFP/cal_n/i___64_i_4_n_0
    SLICE_X56Y22         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     5.996 f  FFT_TOP/M0_CBFP/cal_n/i___226_i_1/O
                         net (fo=4, routed)           0.229     6.225    FFT_TOP/M0_CBFP/cal_n/i___226_i_1_n_0
    SLICE_X58Y22         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.063     6.288 f  FFT_TOP/M0_CBFP/cal_n/i___226_i_9/O
                         net (fo=1, routed)           0.128     6.416    FFT_TOP/M0_CBFP/cal_n/i___226_i_9_n_0
    SLICE_X59Y22         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     6.595 r  FFT_TOP/M0_CBFP/cal_n/i___226_i_2/O
                         net (fo=4, routed)           0.113     6.708    FFT_TOP/M0_CBFP/cal_n/i___226_i_2_n_0
    SLICE_X59Y23         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.116     6.824 f  FFT_TOP/M0_CBFP/cal_n/i___224_i_4/O
                         net (fo=4, routed)           0.125     6.949    FFT_TOP/M0_CBFP/cal_n/i___224_i_4_n_0
    SLICE_X60Y23         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.174     7.123 f  FFT_TOP/M0_CBFP/cal_n/i___224_i_22/O
                         net (fo=1, routed)           0.102     7.225    FFT_TOP/M0_CBFP/cal_n/i___224_i_22_n_0
    SLICE_X60Y24         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099     7.324 r  FFT_TOP/M0_CBFP/cal_n/i___224_i_5/O
                         net (fo=5, routed)           0.129     7.453    FFT_TOP/M0_CBFP/cal_n/i___224_i_5_n_0
    SLICE_X61Y24         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064     7.517 r  FFT_TOP/M0_CBFP/cal_n/i___222_i_20/O
                         net (fo=4, routed)           0.344     7.861    FFT_TOP/M0_CBFP/cal_n/i___222_i_20_n_0
    SLICE_X62Y26         LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.116     7.977 f  FFT_TOP/M0_CBFP/cal_n/i___222_i_17/O
                         net (fo=1, routed)           0.168     8.145    FFT_TOP/M0_CBFP/cal_n/i___222_i_17_n_0
    SLICE_X62Y29         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     8.293 r  FFT_TOP/M0_CBFP/cal_n/i___222_i_4/O
                         net (fo=5, routed)           0.167     8.460    FFT_TOP/M0_CBFP/cal_n/i___222_i_4_n_0
    SLICE_X62Y27         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.064     8.524 f  FFT_TOP/M0_CBFP/cal_n/i___222/O
                         net (fo=1, routed)           0.177     8.701    FFT_TOP/M0_CBFP/cal_n/i___222_n_0
    SLICE_X63Y29         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     8.818 r  FFT_TOP/M0_CBFP/cal_n/i___221_i_9/O
                         net (fo=1, routed)           0.227     9.045    FFT_TOP/M0_CBFP/cal_n/i___221_i_9_n_0
    SLICE_X63Y30         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098     9.143 r  FFT_TOP/M0_CBFP/cal_n/i___221_i_3/O
                         net (fo=6, routed)           0.242     9.385    FFT_TOP/M0_CBFP/cal_n/i___221_i_3_n_0
    SLICE_X65Y31         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.178     9.563 r  FFT_TOP/M0_CBFP/cal_n/i___260/O
                         net (fo=3, routed)           0.484    10.047    FFT_TOP/M0_CBFP/cal_n/i___260_n_0
    SLICE_X66Y33         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.064    10.111 f  FFT_TOP/M0_CBFP/cal_n/i___213_i_22/O
                         net (fo=1, routed)           0.067    10.178    FFT_TOP/M0_CBFP/cal_n/i___213_i_22_n_0
    SLICE_X66Y33         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.176    10.354 r  FFT_TOP/M0_CBFP/cal_n/i___213_i_5/O
                         net (fo=6, routed)           0.126    10.480    FFT_TOP/M0_CBFP/cal_n/i___213_i_5_n_0
    SLICE_X66Y34         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148    10.628 f  FFT_TOP/M0_CBFP/cal_n/i___210_i_2/O
                         net (fo=5, routed)           0.128    10.756    FFT_TOP/M0_CBFP/cal_n/i___210_i_2_n_0
    SLICE_X66Y32         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039    10.795 f  FFT_TOP/M0_CBFP/cal_n/i___208_i_23/O
                         net (fo=2, routed)           0.108    10.903    FFT_TOP/M0_CBFP/cal_n/i___208_i_23_n_0
    SLICE_X66Y32         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100    11.003 r  FFT_TOP/M0_CBFP/cal_n/i___209_i_1/O
                         net (fo=4, routed)           0.148    11.151    FFT_TOP/M0_CBFP/cal_n/i___209_i_1_n_0
    SLICE_X67Y32         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.178    11.329 f  FFT_TOP/M0_CBFP/cal_n/i___209/O
                         net (fo=3, routed)           0.226    11.555    FFT_TOP/M0_CBFP/cal_n/i___209_n_0
    SLICE_X67Y31         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.116    11.671 f  FFT_TOP/M0_CBFP/cal_n/i___206_i_1/O
                         net (fo=1, routed)           0.059    11.730    FFT_TOP/M0_CBFP/cal_n/i___206_i_1_n_0
    SLICE_X67Y31         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.150    11.880 r  FFT_TOP/M0_CBFP/cal_n/i___206/O
                         net (fo=4, routed)           0.226    12.106    FFT_TOP/M0_CBFP/cal_n/i___206_n_0
    SLICE_X68Y32         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.100    12.206 r  FFT_TOP/M0_CBFP/cal_n/i___202/O
                         net (fo=2, routed)           0.111    12.317    FFT_TOP/M0_CBFP/cal_n/i___202_n_0
    SLICE_X68Y31         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149    12.466 f  FFT_TOP/M0_CBFP/cal_n/cal_cnt[0][3]_i_9/O
                         net (fo=1, routed)           0.102    12.568    FFT_TOP/M0_CBFP/cal_n/cal_cnt[0][3]_i_9_n_0
    SLICE_X68Y31         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.113    12.681 r  FFT_TOP/M0_CBFP/cal_n/cal_cnt[0][3]_i_2/O
                         net (fo=4, routed)           0.078    12.759    FFT_TOP/M0_CBFP/cal_n/cal_cnt[0][3]_i_2_n_0
    SLICE_X68Y30         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149    12.908 r  FFT_TOP/M0_CBFP/cal_n/cal_cnt[0][0]_i_1/O
                         net (fo=1, routed)           0.060    12.968    FFT_TOP/M0_CBFP/cal_n/count_min_lzc_23bit_return[0]
    SLICE_X68Y30         FDCE                                         r  FFT_TOP/M0_CBFP/cal_n/cal_cnt_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AC8                                               0.000     9.999 r  clk_p (IN)
                         net (fo=0)                   0.000     9.999    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637    10.636 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.676    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.676 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    11.039    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.683 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.911    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.935 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       2.064    13.999    FFT_TOP/M0_CBFP/cal_n/clk
    SLICE_X68Y30         FDCE                                         r  FFT_TOP/M0_CBFP/cal_n/cal_cnt_reg[0][0]/C
                         clock pessimism             -0.354    13.645    
                         clock uncertainty           -0.062    13.583    
    SLICE_X68Y30         FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.027    13.610    FFT_TOP/M0_CBFP/cal_n/cal_cnt_reg[0][0]
  -------------------------------------------------------------------
                         required time                         13.610    
                         arrival time                         -12.968    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.692ns  (required time - arrival time)
  Source:                 FFT_TOP/M0_2/bfly02_im_n_reg[1][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            FFT_TOP/M0_CBFP/cal_n/cal_cnt_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.264ns  (logic 3.698ns (39.918%)  route 5.566ns (60.082%))
  Logic Levels:           31  (LUT2=3 LUT3=2 LUT4=3 LUT5=1 LUT6=22)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.001ns = ( 14.000 - 9.999 ) 
    Source Clock Delay      (SCD):    3.654ns
    Clock Pessimism Removal (CPR):    -0.354ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.237ns (routing 0.903ns, distribution 1.334ns)
  Clock Net Delay (Destination): 2.065ns (routing 0.821ns, distribution 1.244ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.389    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.417 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       2.237     3.654    FFT_TOP/M0_2/clk
    SLICE_X55Y29         FDCE                                         r  FFT_TOP/M0_2/bfly02_im_n_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y29         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     3.750 f  FFT_TOP/M0_2/bfly02_im_n_reg[1][7]/Q
                         net (fo=12, routed)          0.351     4.101    FFT_TOP/M0_CBFP/cal_n/i___64_i_70_0[7]
    SLICE_X56Y26         LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     4.139 r  FFT_TOP/M0_CBFP/cal_n/i___81_i_5/O
                         net (fo=3, routed)           0.179     4.318    FFT_TOP/M0_CBFP/cal_n/i___81_i_5_n_0
    SLICE_X55Y25         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.148     4.466 f  FFT_TOP/M0_CBFP/cal_n/i___81_i_1/O
                         net (fo=6, routed)           0.067     4.533    FFT_TOP/M0_CBFP/cal_n/i___81_i_1_n_0
    SLICE_X55Y25         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.100     4.633 f  FFT_TOP/M0_CBFP/cal_n/i___65_i_5/O
                         net (fo=2, routed)           0.170     4.803    FFT_TOP/M0_CBFP/cal_n/i___65_i_5_n_0
    SLICE_X54Y23         LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.114     4.917 f  FFT_TOP/M0_CBFP/cal_n/i___65_i_3/O
                         net (fo=3, routed)           0.269     5.186    FFT_TOP/M0_CBFP/cal_n/i___65_i_3_n_0
    SLICE_X54Y22         LUT2 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.139     5.325 f  FFT_TOP/M0_CBFP/cal_n/i___64_i_18/O
                         net (fo=1, routed)           0.241     5.566    FFT_TOP/M0_CBFP/cal_n/i___64_i_18_n_0
    SLICE_X54Y22         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.147     5.713 r  FFT_TOP/M0_CBFP/cal_n/i___64_i_4/O
                         net (fo=4, routed)           0.135     5.848    FFT_TOP/M0_CBFP/cal_n/i___64_i_4_n_0
    SLICE_X56Y22         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     5.996 f  FFT_TOP/M0_CBFP/cal_n/i___226_i_1/O
                         net (fo=4, routed)           0.229     6.225    FFT_TOP/M0_CBFP/cal_n/i___226_i_1_n_0
    SLICE_X58Y22         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.063     6.288 f  FFT_TOP/M0_CBFP/cal_n/i___226_i_9/O
                         net (fo=1, routed)           0.128     6.416    FFT_TOP/M0_CBFP/cal_n/i___226_i_9_n_0
    SLICE_X59Y22         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     6.595 r  FFT_TOP/M0_CBFP/cal_n/i___226_i_2/O
                         net (fo=4, routed)           0.113     6.708    FFT_TOP/M0_CBFP/cal_n/i___226_i_2_n_0
    SLICE_X59Y23         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.116     6.824 f  FFT_TOP/M0_CBFP/cal_n/i___224_i_4/O
                         net (fo=4, routed)           0.125     6.949    FFT_TOP/M0_CBFP/cal_n/i___224_i_4_n_0
    SLICE_X60Y23         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.174     7.123 f  FFT_TOP/M0_CBFP/cal_n/i___224_i_22/O
                         net (fo=1, routed)           0.102     7.225    FFT_TOP/M0_CBFP/cal_n/i___224_i_22_n_0
    SLICE_X60Y24         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099     7.324 r  FFT_TOP/M0_CBFP/cal_n/i___224_i_5/O
                         net (fo=5, routed)           0.129     7.453    FFT_TOP/M0_CBFP/cal_n/i___224_i_5_n_0
    SLICE_X61Y24         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064     7.517 r  FFT_TOP/M0_CBFP/cal_n/i___222_i_20/O
                         net (fo=4, routed)           0.344     7.861    FFT_TOP/M0_CBFP/cal_n/i___222_i_20_n_0
    SLICE_X62Y26         LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.116     7.977 f  FFT_TOP/M0_CBFP/cal_n/i___222_i_17/O
                         net (fo=1, routed)           0.168     8.145    FFT_TOP/M0_CBFP/cal_n/i___222_i_17_n_0
    SLICE_X62Y29         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     8.293 r  FFT_TOP/M0_CBFP/cal_n/i___222_i_4/O
                         net (fo=5, routed)           0.167     8.460    FFT_TOP/M0_CBFP/cal_n/i___222_i_4_n_0
    SLICE_X62Y27         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.064     8.524 f  FFT_TOP/M0_CBFP/cal_n/i___222/O
                         net (fo=1, routed)           0.177     8.701    FFT_TOP/M0_CBFP/cal_n/i___222_n_0
    SLICE_X63Y29         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     8.818 r  FFT_TOP/M0_CBFP/cal_n/i___221_i_9/O
                         net (fo=1, routed)           0.227     9.045    FFT_TOP/M0_CBFP/cal_n/i___221_i_9_n_0
    SLICE_X63Y30         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098     9.143 r  FFT_TOP/M0_CBFP/cal_n/i___221_i_3/O
                         net (fo=6, routed)           0.242     9.385    FFT_TOP/M0_CBFP/cal_n/i___221_i_3_n_0
    SLICE_X65Y31         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.178     9.563 r  FFT_TOP/M0_CBFP/cal_n/i___260/O
                         net (fo=3, routed)           0.484    10.047    FFT_TOP/M0_CBFP/cal_n/i___260_n_0
    SLICE_X66Y33         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.064    10.111 f  FFT_TOP/M0_CBFP/cal_n/i___213_i_22/O
                         net (fo=1, routed)           0.067    10.178    FFT_TOP/M0_CBFP/cal_n/i___213_i_22_n_0
    SLICE_X66Y33         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.176    10.354 r  FFT_TOP/M0_CBFP/cal_n/i___213_i_5/O
                         net (fo=6, routed)           0.126    10.480    FFT_TOP/M0_CBFP/cal_n/i___213_i_5_n_0
    SLICE_X66Y34         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148    10.628 f  FFT_TOP/M0_CBFP/cal_n/i___210_i_2/O
                         net (fo=5, routed)           0.128    10.756    FFT_TOP/M0_CBFP/cal_n/i___210_i_2_n_0
    SLICE_X66Y32         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039    10.795 f  FFT_TOP/M0_CBFP/cal_n/i___208_i_23/O
                         net (fo=2, routed)           0.108    10.903    FFT_TOP/M0_CBFP/cal_n/i___208_i_23_n_0
    SLICE_X66Y32         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100    11.003 r  FFT_TOP/M0_CBFP/cal_n/i___209_i_1/O
                         net (fo=4, routed)           0.148    11.151    FFT_TOP/M0_CBFP/cal_n/i___209_i_1_n_0
    SLICE_X67Y32         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.178    11.329 f  FFT_TOP/M0_CBFP/cal_n/i___209/O
                         net (fo=3, routed)           0.226    11.555    FFT_TOP/M0_CBFP/cal_n/i___209_n_0
    SLICE_X67Y31         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.116    11.671 f  FFT_TOP/M0_CBFP/cal_n/i___206_i_1/O
                         net (fo=1, routed)           0.059    11.730    FFT_TOP/M0_CBFP/cal_n/i___206_i_1_n_0
    SLICE_X67Y31         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.150    11.880 r  FFT_TOP/M0_CBFP/cal_n/i___206/O
                         net (fo=4, routed)           0.226    12.106    FFT_TOP/M0_CBFP/cal_n/i___206_n_0
    SLICE_X68Y32         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.100    12.206 r  FFT_TOP/M0_CBFP/cal_n/i___202/O
                         net (fo=2, routed)           0.233    12.439    FFT_TOP/M0_CBFP/cal_n/i___202_n_0
    SLICE_X67Y30         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.038    12.477 f  FFT_TOP/M0_CBFP/cal_n/cal_cnt[0][2]_i_10/O
                         net (fo=1, routed)           0.071    12.548    FFT_TOP/M0_CBFP/cal_n/cal_cnt[0][2]_i_10_n_0
    SLICE_X67Y30         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.177    12.725 r  FFT_TOP/M0_CBFP/cal_n/cal_cnt[0][2]_i_3/O
                         net (fo=2, routed)           0.059    12.784    FFT_TOP/M0_CBFP/cal_n/cal_cnt[0][2]_i_3_n_0
    SLICE_X67Y30         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.066    12.850 r  FFT_TOP/M0_CBFP/cal_n/cal_cnt[0][1]_i_1/O
                         net (fo=1, routed)           0.068    12.918    FFT_TOP/M0_CBFP/cal_n/count_min_lzc_23bit_return[1]
    SLICE_X67Y30         FDCE                                         r  FFT_TOP/M0_CBFP/cal_n/cal_cnt_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AC8                                               0.000     9.999 r  clk_p (IN)
                         net (fo=0)                   0.000     9.999    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637    10.636 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.676    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.676 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    11.039    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.683 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.911    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.935 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       2.065    14.000    FFT_TOP/M0_CBFP/cal_n/clk
    SLICE_X67Y30         FDCE                                         r  FFT_TOP/M0_CBFP/cal_n/cal_cnt_reg[0][1]/C
                         clock pessimism             -0.354    13.646    
                         clock uncertainty           -0.062    13.584    
    SLICE_X67Y30         FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.027    13.611    FFT_TOP/M0_CBFP/cal_n/cal_cnt_reg[0][1]
  -------------------------------------------------------------------
                         required time                         13.611    
                         arrival time                         -12.918    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.745ns  (required time - arrival time)
  Source:                 FFT_TOP/i___58_i_5__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            FFT_TOP/M1_CBFP/cal_p/cal_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.102ns  (logic 3.304ns (36.300%)  route 5.798ns (63.700%))
  Logic Levels:           29  (LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=22)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.120ns = ( 14.119 - 9.999 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    -0.337ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.483ns (routing 0.903ns, distribution 1.580ns)
  Clock Net Delay (Destination): 2.184ns (routing 0.821ns, distribution 1.363ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.389    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.417 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       2.483     3.900    FFT_TOP/clk
    SLICE_X97Y16         FDCE                                         r  FFT_TOP/i___58_i_5__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y16         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     3.996 r  FFT_TOP/i___58_i_5__0/Q
                         net (fo=104, routed)         0.307     4.303    FFT_TOP/M1_2/din_re_shift_reg[0][0]
    SLICE_X97Y20         LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.138     4.441 r  FFT_TOP/M1_2/din_re_shift[1][20]_i_1/O
                         net (fo=10, routed)          0.301     4.742    FFT_TOP/M1_CBFP/cal_p/i___105_i_141_0[19]
    SLICE_X98Y20         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.177     4.919 r  FFT_TOP/M1_CBFP/cal_p/i___107_i_16/O
                         net (fo=9, routed)           0.191     5.110    FFT_TOP/M1_CBFP/cal_p/i___107_i_16_n_0
    SLICE_X98Y22         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.114     5.224 f  FFT_TOP/M1_CBFP/cal_p/i___57_i_87/O
                         net (fo=1, routed)           0.213     5.437    FFT_TOP/M1_CBFP/cal_p/i___57_i_87_n_0
    SLICE_X99Y22         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.098     5.535 f  FFT_TOP/M1_CBFP/cal_p/i___57_i_62/O
                         net (fo=1, routed)           0.458     5.993    FFT_TOP/M1_CBFP/cal_p/i___57_i_62_n_0
    SLICE_X100Y20        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.039     6.032 f  FFT_TOP/M1_CBFP/cal_p/i___57_i_41/O
                         net (fo=2, routed)           0.266     6.298    FFT_TOP/M1_CBFP/cal_p/i___57_i_41_n_0
    SLICE_X100Y13        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.177     6.475 f  FFT_TOP/M1_CBFP/cal_p/i___57_i_20/O
                         net (fo=1, routed)           0.098     6.573    FFT_TOP/M1_CBFP/cal_p/i___57_i_20_n_0
    SLICE_X100Y13        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.063     6.636 r  FFT_TOP/M1_CBFP/cal_p/i___57_i_8/O
                         net (fo=5, routed)           0.178     6.814    FFT_TOP/M1_CBFP/cal_p/i___57_i_8_n_0
    SLICE_X100Y16        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.100     6.914 f  FFT_TOP/M1_CBFP/cal_p/i___68_i_1/O
                         net (fo=4, routed)           0.057     6.971    FFT_TOP/M1_CBFP/cal_p/i___68_i_1_n_0
    SLICE_X100Y16        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     7.035 f  FFT_TOP/M1_CBFP/cal_p/i___68/O
                         net (fo=1, routed)           0.251     7.286    FFT_TOP/M1_CBFP/cal_p/i___68_n_0
    SLICE_X100Y21        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.098     7.384 r  FFT_TOP/M1_CBFP/cal_p/i___105_i_3/O
                         net (fo=6, routed)           0.163     7.547    FFT_TOP/M1_CBFP/cal_p/i___105_i_3_n_0
    SLICE_X100Y21        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     7.587 f  FFT_TOP/M1_CBFP/cal_p/i___104_i_22/O
                         net (fo=3, routed)           0.190     7.777    FFT_TOP/M1_CBFP/cal_p/i___104_i_22_n_0
    SLICE_X100Y25        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     7.956 f  FFT_TOP/M1_CBFP/cal_p/i___104_i_10/O
                         net (fo=1, routed)           0.101     8.057    FFT_TOP/M1_CBFP/cal_p/i___104_i_10_n_0
    SLICE_X100Y26        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.113     8.170 r  FFT_TOP/M1_CBFP/cal_p/i___104_i_2/O
                         net (fo=5, routed)           0.197     8.367    FFT_TOP/M1_CBFP/cal_p/i___104_i_2_n_0
    SLICE_X100Y28        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.178     8.545 f  FFT_TOP/M1_CBFP/cal_p/i___118_i_1/O
                         net (fo=3, routed)           0.126     8.671    FFT_TOP/M1_CBFP/cal_p/i___118_i_1_n_0
    SLICE_X100Y29        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     8.818 r  FFT_TOP/M1_CBFP/cal_p/i___99_i_15/O
                         net (fo=1, routed)           0.421     9.239    FFT_TOP/M1_CBFP/cal_p/i___99_i_15_n_0
    SLICE_X99Y29         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     9.279 r  FFT_TOP/M1_CBFP/cal_p/i___99_i_4/O
                         net (fo=5, routed)           0.166     9.445    FFT_TOP/M1_CBFP/cal_p/i___99_i_4_n_0
    SLICE_X99Y31         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.148     9.593 r  FFT_TOP/M1_CBFP/cal_p/i___99/O
                         net (fo=5, routed)           0.134     9.727    FFT_TOP/M1_CBFP/cal_p/i___99_n_0
    SLICE_X99Y33         LUT2 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.176     9.903 f  FFT_TOP/M1_CBFP/cal_p/i___30/O
                         net (fo=1, routed)           0.241    10.144    FFT_TOP/M1_CBFP/cal_p/i___30_n_0
    SLICE_X99Y33         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.063    10.207 r  FFT_TOP/M1_CBFP/cal_p/i___96_i_3/O
                         net (fo=5, routed)           0.052    10.259    FFT_TOP/M1_CBFP/cal_p/i___96_i_3_n_0
    SLICE_X99Y33         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.039    10.298 f  FFT_TOP/M1_CBFP/cal_p/i___17_i_2/O
                         net (fo=5, routed)           0.123    10.421    FFT_TOP/M1_CBFP/cal_p/i___17_i_2_n_0
    SLICE_X99Y35         LUT2 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.170    10.591 r  FFT_TOP/M1_CBFP/cal_p/i___17/O
                         net (fo=1, routed)           0.252    10.843    FFT_TOP/M1_CBFP/cal_p/i___17_n_0
    SLICE_X98Y38         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.113    10.956 r  FFT_TOP/M1_CBFP/cal_p/i___90_i_2/O
                         net (fo=4, routed)           0.119    11.075    FFT_TOP/M1_CBFP/cal_p/i___90_i_2_n_0
    SLICE_X98Y39         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.098    11.173 r  FFT_TOP/M1_CBFP/cal_p/i___91/O
                         net (fo=5, routed)           0.297    11.470    FFT_TOP/M1_CBFP/cal_p/i___91_n_0
    SLICE_X97Y39         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.148    11.618 f  FFT_TOP/M1_CBFP/cal_p/i___89_i_14/O
                         net (fo=1, routed)           0.049    11.667    FFT_TOP/M1_CBFP/cal_p/i___89_i_14_n_0
    SLICE_X97Y39         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.100    11.767 r  FFT_TOP/M1_CBFP/cal_p/i___89_i_2/O
                         net (fo=4, routed)           0.171    11.938    FFT_TOP/M1_CBFP/cal_p/i___89_i_2_n_0
    SLICE_X97Y39         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.039    11.977 r  FFT_TOP/M1_CBFP/cal_p/i___87_i_2/O
                         net (fo=4, routed)           0.110    12.087    FFT_TOP/M1_CBFP/cal_p/i___87_i_2_n_0
    SLICE_X97Y40         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100    12.187 r  FFT_TOP/M1_CBFP/cal_p/i___86_i_16/O
                         net (fo=1, routed)           0.056    12.243    FFT_TOP/M1_CBFP/cal_p/i___86_i_16_n_0
    SLICE_X97Y40         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149    12.392 r  FFT_TOP/M1_CBFP/cal_p/i___86_i_4/O
                         net (fo=9, routed)           0.239    12.631    FFT_TOP/M1_CBFP/cal_p/i___86_i_4_n_0
    SLICE_X96Y41         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100    12.731 r  FFT_TOP/M1_CBFP/cal_p/cal_cnt[3]_i_1/O
                         net (fo=1, routed)           0.271    13.002    FFT_TOP/M1_CBFP/cal_p/min_val[3]
    SLICE_X96Y42         FDCE                                         r  FFT_TOP/M1_CBFP/cal_p/cal_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AC8                                               0.000     9.999 r  clk_p (IN)
                         net (fo=0)                   0.000     9.999    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637    10.636 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.676    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.676 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    11.039    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.683 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.911    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.935 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       2.184    14.119    FFT_TOP/M1_CBFP/cal_p/clk
    SLICE_X96Y42         FDCE                                         r  FFT_TOP/M1_CBFP/cal_p/cal_cnt_reg[3]/C
                         clock pessimism             -0.337    13.782    
                         clock uncertainty           -0.062    13.720    
    SLICE_X96Y42         FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    13.747    FFT_TOP/M1_CBFP/cal_p/cal_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         13.747    
                         arrival time                         -13.002    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 FFT_TOP/M0_2/bfly02_re_p_reg[1][12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            FFT_TOP/M0_CBFP/cal_p/cal_cnt_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.156ns  (logic 3.632ns (39.668%)  route 5.524ns (60.332%))
  Logic Levels:           31  (LUT2=3 LUT3=1 LUT4=3 LUT5=1 LUT6=23)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.022ns = ( 14.021 - 9.999 ) 
    Source Clock Delay      (SCD):    3.632ns
    Clock Pessimism Removal (CPR):    -0.354ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.215ns (routing 0.903ns, distribution 1.312ns)
  Clock Net Delay (Destination): 2.086ns (routing 0.821ns, distribution 1.265ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.389    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.417 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       2.215     3.632    FFT_TOP/M0_2/clk
    SLICE_X54Y41         FDCE                                         r  FFT_TOP/M0_2/bfly02_re_p_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     3.727 f  FFT_TOP/M0_2/bfly02_re_p_reg[1][12]/Q
                         net (fo=16, routed)          0.249     3.976    FFT_TOP/M0_CBFP/cal_p/i___234_i_116_0[12]
    SLICE_X54Y39         LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.115     4.091 f  FFT_TOP/M0_CBFP/cal_p/i___240_i_3/O
                         net (fo=1, routed)           0.205     4.296    FFT_TOP/M0_CBFP/cal_p/i___240_i_3_n_0
    SLICE_X53Y39         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     4.362 f  FFT_TOP/M0_CBFP/cal_p/i___240_i_2/O
                         net (fo=1, routed)           0.179     4.541    FFT_TOP/M0_CBFP/cal_p/i___240_i_2_n_0
    SLICE_X54Y38         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.038     4.579 f  FFT_TOP/M0_CBFP/cal_p/i___240/O
                         net (fo=3, routed)           0.155     4.734    FFT_TOP/M0_CBFP/cal_p/i___240_n_0
    SLICE_X55Y37         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.100     4.834 r  FFT_TOP/M0_CBFP/cal_p/i___117_i_12/O
                         net (fo=5, routed)           0.172     5.006    FFT_TOP/M0_CBFP/cal_p/i___117_i_12_n_0
    SLICE_X56Y36         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.116     5.122 r  FFT_TOP/M0_CBFP/cal_p/i___234_i_52/O
                         net (fo=1, routed)           0.124     5.246    FFT_TOP/M0_CBFP/cal_p/i___234_i_52_n_0
    SLICE_X56Y36         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.147     5.393 r  FFT_TOP/M0_CBFP/cal_p/i___234_i_21/O
                         net (fo=1, routed)           0.143     5.536    FFT_TOP/M0_CBFP/cal_p/i___234_i_21_n_0
    SLICE_X56Y36         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.182     5.718 f  FFT_TOP/M0_CBFP/cal_p/i___234_i_4/O
                         net (fo=4, routed)           0.207     5.925    FFT_TOP/M0_CBFP/cal_p/i___234_i_4_n_0
    SLICE_X59Y36         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.177     6.102 f  FFT_TOP/M0_CBFP/cal_p/i___234_i_14/O
                         net (fo=1, routed)           0.185     6.287    FFT_TOP/M0_CBFP/cal_p/i___234_i_14_n_0
    SLICE_X60Y36         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     6.464 r  FFT_TOP/M0_CBFP/cal_p/i___234_i_3/O
                         net (fo=7, routed)           0.119     6.583    FFT_TOP/M0_CBFP/cal_p/i___234_i_3_n_0
    SLICE_X61Y36         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.098     6.681 f  FFT_TOP/M0_CBFP/cal_p/i___129_i_1/O
                         net (fo=3, routed)           0.324     7.005    FFT_TOP/M0_CBFP/cal_p/i___129_i_1_n_0
    SLICE_X62Y36         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     7.069 f  FFT_TOP/M0_CBFP/cal_p/i___129/O
                         net (fo=1, routed)           0.123     7.192    FFT_TOP/M0_CBFP/cal_p/i___129_n_0
    SLICE_X62Y37         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     7.370 r  FFT_TOP/M0_CBFP/cal_p/i___232_i_2/O
                         net (fo=5, routed)           0.257     7.627    FFT_TOP/M0_CBFP/cal_p/i___232_i_2_n_0
    SLICE_X64Y38         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.100     7.727 r  FFT_TOP/M0_CBFP/cal_p/i___107_i_3/O
                         net (fo=5, routed)           0.471     8.198    FFT_TOP/M0_CBFP/cal_p/i___107_i_3_n_0
    SLICE_X66Y40         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176     8.374 f  FFT_TOP/M0_CBFP/cal_p/i___107_i_21/O
                         net (fo=1, routed)           0.154     8.528    FFT_TOP/M0_CBFP/cal_p/i___107_i_21_n_0
    SLICE_X66Y40         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038     8.566 r  FFT_TOP/M0_CBFP/cal_p/i___107_i_5/O
                         net (fo=5, routed)           0.060     8.626    FFT_TOP/M0_CBFP/cal_p/i___107_i_5_n_0
    SLICE_X66Y40         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.149     8.775 f  FFT_TOP/M0_CBFP/cal_p/i___241_i_2/O
                         net (fo=3, routed)           0.293     9.068    FFT_TOP/M0_CBFP/cal_p/i___241_i_2_n_0
    SLICE_X68Y43         LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.116     9.184 r  FFT_TOP/M0_CBFP/cal_p/i___241_i_13/O
                         net (fo=1, routed)           0.101     9.285    FFT_TOP/M0_CBFP/cal_p/i___241_i_13_n_0
    SLICE_X68Y43         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.100     9.385 r  FFT_TOP/M0_CBFP/cal_p/i___241_i_4/O
                         net (fo=5, routed)           0.068     9.453    FFT_TOP/M0_CBFP/cal_p/i___241_i_4_n_0
    SLICE_X68Y43         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.148     9.601 f  FFT_TOP/M0_CBFP/cal_p/i___241/O
                         net (fo=6, routed)           0.231     9.832    FFT_TOP/M0_CBFP/cal_p/i___241_n_0
    SLICE_X69Y44         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.100     9.932 r  FFT_TOP/M0_CBFP/cal_p/i___95_i_2/O
                         net (fo=2, routed)           0.058     9.990    FFT_TOP/M0_CBFP/cal_p/i___95_i_2_n_0
    SLICE_X69Y44         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.114    10.104 r  FFT_TOP/M0_CBFP/cal_p/i___95/O
                         net (fo=2, routed)           0.183    10.287    FFT_TOP/M0_CBFP/cal_p/i___95_n_0
    SLICE_X69Y43         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.064    10.351 f  FFT_TOP/M0_CBFP/cal_p/i___246/O
                         net (fo=3, routed)           0.184    10.535    FFT_TOP/M0_CBFP/cal_p/i___246_n_0
    SLICE_X69Y46         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148    10.683 f  FFT_TOP/M0_CBFP/cal_p/i___251_i_2/O
                         net (fo=1, routed)           0.067    10.750    FFT_TOP/M0_CBFP/cal_p/i___251_i_2_n_0
    SLICE_X69Y46         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177    10.927 f  FFT_TOP/M0_CBFP/cal_p/i___251_i_1/O
                         net (fo=3, routed)           0.230    11.157    FFT_TOP/M0_CBFP/cal_p/i___251_i_1_n_0
    SLICE_X68Y46         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064    11.221 r  FFT_TOP/M0_CBFP/cal_p/cal_cnt[0][1]_i_5/O
                         net (fo=7, routed)           0.111    11.332    FFT_TOP/M0_CBFP/cal_p/cal_cnt[0][1]_i_5_n_0
    SLICE_X67Y46         LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.115    11.447 f  FFT_TOP/M0_CBFP/cal_p/cal_cnt[0][2]_i_41/O
                         net (fo=1, routed)           0.178    11.625    FFT_TOP/M0_CBFP/cal_p/cal_cnt[0][2]_i_41_n_0
    SLICE_X67Y47         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.039    11.664 r  FFT_TOP/M0_CBFP/cal_p/cal_cnt[0][2]_i_27/O
                         net (fo=2, routed)           0.204    11.868    FFT_TOP/M0_CBFP/cal_p/cal_cnt[0][2]_i_27_n_0
    SLICE_X68Y48         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.099    11.967 r  FFT_TOP/M0_CBFP/cal_p/cal_cnt[0][2]_i_9/O
                         net (fo=2, routed)           0.157    12.124    FFT_TOP/M0_CBFP/cal_p/cal_cnt[0][2]_i_9_n_0
    SLICE_X69Y48         LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.116    12.240 r  FFT_TOP/M0_CBFP/cal_p/cal_cnt[0][4]_i_5/O
                         net (fo=2, routed)           0.158    12.398    FFT_TOP/M0_CBFP/cal_p/cal_cnt[0][4]_i_5_n_0
    SLICE_X69Y47         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100    12.498 r  FFT_TOP/M0_CBFP/cal_p/cal_cnt[0][3]_i_4/O
                         net (fo=2, routed)           0.114    12.612    FFT_TOP/M0_CBFP/cal_p/cal_cnt[0][3]_i_4_n_0
    SLICE_X69Y48         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116    12.728 r  FFT_TOP/M0_CBFP/cal_p/cal_cnt[0][0]_i_1/O
                         net (fo=1, routed)           0.060    12.788    FFT_TOP/M0_CBFP/cal_p/count_min_lzc_23bit_return[0]
    SLICE_X69Y48         FDCE                                         r  FFT_TOP/M0_CBFP/cal_p/cal_cnt_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AC8                                               0.000     9.999 r  clk_p (IN)
                         net (fo=0)                   0.000     9.999    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637    10.636 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.676    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.676 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    11.039    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.683 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.911    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.935 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       2.086    14.021    FFT_TOP/M0_CBFP/cal_p/clk
    SLICE_X69Y48         FDCE                                         r  FFT_TOP/M0_CBFP/cal_p/cal_cnt_reg[0][0]/C
                         clock pessimism             -0.354    13.667    
                         clock uncertainty           -0.062    13.605    
    SLICE_X69Y48         FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.027    13.632    FFT_TOP/M0_CBFP/cal_p/cal_cnt_reg[0][0]
  -------------------------------------------------------------------
                         required time                         13.632    
                         arrival time                         -12.788    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.852ns  (required time - arrival time)
  Source:                 FFT_TOP/M0_2/bfly02_re_p_reg[1][12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            FFT_TOP/M0_CBFP/cal_p/cal_cnt_reg[0][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.148ns  (logic 3.630ns (39.681%)  route 5.518ns (60.319%))
  Logic Levels:           31  (LUT2=3 LUT3=1 LUT4=3 LUT5=1 LUT6=23)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.022ns = ( 14.021 - 9.999 ) 
    Source Clock Delay      (SCD):    3.632ns
    Clock Pessimism Removal (CPR):    -0.354ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.215ns (routing 0.903ns, distribution 1.312ns)
  Clock Net Delay (Destination): 2.086ns (routing 0.821ns, distribution 1.265ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.389    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.417 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       2.215     3.632    FFT_TOP/M0_2/clk
    SLICE_X54Y41         FDCE                                         r  FFT_TOP/M0_2/bfly02_re_p_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     3.727 f  FFT_TOP/M0_2/bfly02_re_p_reg[1][12]/Q
                         net (fo=16, routed)          0.249     3.976    FFT_TOP/M0_CBFP/cal_p/i___234_i_116_0[12]
    SLICE_X54Y39         LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.115     4.091 f  FFT_TOP/M0_CBFP/cal_p/i___240_i_3/O
                         net (fo=1, routed)           0.205     4.296    FFT_TOP/M0_CBFP/cal_p/i___240_i_3_n_0
    SLICE_X53Y39         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     4.362 f  FFT_TOP/M0_CBFP/cal_p/i___240_i_2/O
                         net (fo=1, routed)           0.179     4.541    FFT_TOP/M0_CBFP/cal_p/i___240_i_2_n_0
    SLICE_X54Y38         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.038     4.579 f  FFT_TOP/M0_CBFP/cal_p/i___240/O
                         net (fo=3, routed)           0.155     4.734    FFT_TOP/M0_CBFP/cal_p/i___240_n_0
    SLICE_X55Y37         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.100     4.834 r  FFT_TOP/M0_CBFP/cal_p/i___117_i_12/O
                         net (fo=5, routed)           0.172     5.006    FFT_TOP/M0_CBFP/cal_p/i___117_i_12_n_0
    SLICE_X56Y36         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.116     5.122 r  FFT_TOP/M0_CBFP/cal_p/i___234_i_52/O
                         net (fo=1, routed)           0.124     5.246    FFT_TOP/M0_CBFP/cal_p/i___234_i_52_n_0
    SLICE_X56Y36         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.147     5.393 r  FFT_TOP/M0_CBFP/cal_p/i___234_i_21/O
                         net (fo=1, routed)           0.143     5.536    FFT_TOP/M0_CBFP/cal_p/i___234_i_21_n_0
    SLICE_X56Y36         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.182     5.718 f  FFT_TOP/M0_CBFP/cal_p/i___234_i_4/O
                         net (fo=4, routed)           0.207     5.925    FFT_TOP/M0_CBFP/cal_p/i___234_i_4_n_0
    SLICE_X59Y36         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.177     6.102 f  FFT_TOP/M0_CBFP/cal_p/i___234_i_14/O
                         net (fo=1, routed)           0.185     6.287    FFT_TOP/M0_CBFP/cal_p/i___234_i_14_n_0
    SLICE_X60Y36         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     6.464 r  FFT_TOP/M0_CBFP/cal_p/i___234_i_3/O
                         net (fo=7, routed)           0.119     6.583    FFT_TOP/M0_CBFP/cal_p/i___234_i_3_n_0
    SLICE_X61Y36         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.098     6.681 f  FFT_TOP/M0_CBFP/cal_p/i___129_i_1/O
                         net (fo=3, routed)           0.324     7.005    FFT_TOP/M0_CBFP/cal_p/i___129_i_1_n_0
    SLICE_X62Y36         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     7.069 f  FFT_TOP/M0_CBFP/cal_p/i___129/O
                         net (fo=1, routed)           0.123     7.192    FFT_TOP/M0_CBFP/cal_p/i___129_n_0
    SLICE_X62Y37         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     7.370 r  FFT_TOP/M0_CBFP/cal_p/i___232_i_2/O
                         net (fo=5, routed)           0.257     7.627    FFT_TOP/M0_CBFP/cal_p/i___232_i_2_n_0
    SLICE_X64Y38         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.100     7.727 r  FFT_TOP/M0_CBFP/cal_p/i___107_i_3/O
                         net (fo=5, routed)           0.471     8.198    FFT_TOP/M0_CBFP/cal_p/i___107_i_3_n_0
    SLICE_X66Y40         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176     8.374 f  FFT_TOP/M0_CBFP/cal_p/i___107_i_21/O
                         net (fo=1, routed)           0.154     8.528    FFT_TOP/M0_CBFP/cal_p/i___107_i_21_n_0
    SLICE_X66Y40         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038     8.566 r  FFT_TOP/M0_CBFP/cal_p/i___107_i_5/O
                         net (fo=5, routed)           0.060     8.626    FFT_TOP/M0_CBFP/cal_p/i___107_i_5_n_0
    SLICE_X66Y40         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.149     8.775 f  FFT_TOP/M0_CBFP/cal_p/i___241_i_2/O
                         net (fo=3, routed)           0.293     9.068    FFT_TOP/M0_CBFP/cal_p/i___241_i_2_n_0
    SLICE_X68Y43         LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.116     9.184 r  FFT_TOP/M0_CBFP/cal_p/i___241_i_13/O
                         net (fo=1, routed)           0.101     9.285    FFT_TOP/M0_CBFP/cal_p/i___241_i_13_n_0
    SLICE_X68Y43         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.100     9.385 r  FFT_TOP/M0_CBFP/cal_p/i___241_i_4/O
                         net (fo=5, routed)           0.068     9.453    FFT_TOP/M0_CBFP/cal_p/i___241_i_4_n_0
    SLICE_X68Y43         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.148     9.601 f  FFT_TOP/M0_CBFP/cal_p/i___241/O
                         net (fo=6, routed)           0.231     9.832    FFT_TOP/M0_CBFP/cal_p/i___241_n_0
    SLICE_X69Y44         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.100     9.932 r  FFT_TOP/M0_CBFP/cal_p/i___95_i_2/O
                         net (fo=2, routed)           0.058     9.990    FFT_TOP/M0_CBFP/cal_p/i___95_i_2_n_0
    SLICE_X69Y44         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.114    10.104 r  FFT_TOP/M0_CBFP/cal_p/i___95/O
                         net (fo=2, routed)           0.183    10.287    FFT_TOP/M0_CBFP/cal_p/i___95_n_0
    SLICE_X69Y43         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.064    10.351 f  FFT_TOP/M0_CBFP/cal_p/i___246/O
                         net (fo=3, routed)           0.184    10.535    FFT_TOP/M0_CBFP/cal_p/i___246_n_0
    SLICE_X69Y46         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148    10.683 f  FFT_TOP/M0_CBFP/cal_p/i___251_i_2/O
                         net (fo=1, routed)           0.067    10.750    FFT_TOP/M0_CBFP/cal_p/i___251_i_2_n_0
    SLICE_X69Y46         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177    10.927 f  FFT_TOP/M0_CBFP/cal_p/i___251_i_1/O
                         net (fo=3, routed)           0.230    11.157    FFT_TOP/M0_CBFP/cal_p/i___251_i_1_n_0
    SLICE_X68Y46         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064    11.221 r  FFT_TOP/M0_CBFP/cal_p/cal_cnt[0][1]_i_5/O
                         net (fo=7, routed)           0.111    11.332    FFT_TOP/M0_CBFP/cal_p/cal_cnt[0][1]_i_5_n_0
    SLICE_X67Y46         LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.115    11.447 f  FFT_TOP/M0_CBFP/cal_p/cal_cnt[0][2]_i_41/O
                         net (fo=1, routed)           0.178    11.625    FFT_TOP/M0_CBFP/cal_p/cal_cnt[0][2]_i_41_n_0
    SLICE_X67Y47         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.039    11.664 r  FFT_TOP/M0_CBFP/cal_p/cal_cnt[0][2]_i_27/O
                         net (fo=2, routed)           0.204    11.868    FFT_TOP/M0_CBFP/cal_p/cal_cnt[0][2]_i_27_n_0
    SLICE_X68Y48         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.099    11.967 r  FFT_TOP/M0_CBFP/cal_p/cal_cnt[0][2]_i_9/O
                         net (fo=2, routed)           0.157    12.124    FFT_TOP/M0_CBFP/cal_p/cal_cnt[0][2]_i_9_n_0
    SLICE_X69Y48         LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.116    12.240 r  FFT_TOP/M0_CBFP/cal_p/cal_cnt[0][4]_i_5/O
                         net (fo=2, routed)           0.158    12.398    FFT_TOP/M0_CBFP/cal_p/cal_cnt[0][4]_i_5_n_0
    SLICE_X69Y47         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100    12.498 r  FFT_TOP/M0_CBFP/cal_p/cal_cnt[0][3]_i_4/O
                         net (fo=2, routed)           0.111    12.609    FFT_TOP/M0_CBFP/cal_p/cal_cnt[0][3]_i_4_n_0
    SLICE_X69Y48         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.114    12.723 r  FFT_TOP/M0_CBFP/cal_p/cal_cnt[0][3]_i_1/O
                         net (fo=1, routed)           0.057    12.780    FFT_TOP/M0_CBFP/cal_p/count_min_lzc_23bit_return[3]
    SLICE_X69Y48         FDCE                                         r  FFT_TOP/M0_CBFP/cal_p/cal_cnt_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AC8                                               0.000     9.999 r  clk_p (IN)
                         net (fo=0)                   0.000     9.999    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637    10.636 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.676    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.676 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    11.039    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.683 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.911    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.935 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       2.086    14.021    FFT_TOP/M0_CBFP/cal_p/clk
    SLICE_X69Y48         FDCE                                         r  FFT_TOP/M0_CBFP/cal_p/cal_cnt_reg[0][3]/C
                         clock pessimism             -0.354    13.667    
                         clock uncertainty           -0.062    13.605    
    SLICE_X69Y48         FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.027    13.632    FFT_TOP/M0_CBFP/cal_p/cal_cnt_reg[0][3]
  -------------------------------------------------------------------
                         required time                         13.632    
                         arrival time                         -12.780    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 FFT_TOP/M0_2/sub_step02_im_pn_nn_reg[1][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            FFT_TOP/M0_2/bfly02_im_n_reg[1][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.973ns  (logic 3.034ns (33.813%)  route 5.939ns (66.187%))
  Logic Levels:           9  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.889ns = ( 13.888 - 9.999 ) 
    Source Clock Delay      (SCD):    3.635ns
    Clock Pessimism Removal (CPR):    -0.356ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.218ns (routing 0.903ns, distribution 1.315ns)
  Clock Net Delay (Destination): 1.953ns (routing 0.821ns, distribution 1.132ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.389    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.417 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       2.218     3.635    FFT_TOP/M0_2/clk
    SLICE_X55Y55         FDCE                                         r  FFT_TOP/M0_2/sub_step02_im_pn_nn_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     3.732 f  FFT_TOP/M0_2/sub_step02_im_pn_nn_reg[1][6]/Q
                         net (fo=2, routed)           2.862     6.594    FFT_TOP/M0_2/p_0_out__80/A[6]
    DSP48E2_X0Y102       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[6]_A2_DATA[6])
                                                      0.241     6.835 r  FFT_TOP/M0_2/p_0_out__80/DSP_A_B_DATA_INST/A2_DATA[6]
                         net (fo=1, routed)           0.000     6.835    FFT_TOP/M0_2/p_0_out__80/DSP_A_B_DATA.A2_DATA<6>
    DSP48E2_X0Y102       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[6]_A2A1[6])
                                                      0.098     6.933 r  FFT_TOP/M0_2/p_0_out__80/DSP_PREADD_DATA_INST/A2A1[6]
                         net (fo=1, routed)           0.000     6.933    FFT_TOP/M0_2/p_0_out__80/DSP_PREADD_DATA.A2A1<6>
    DSP48E2_X0Y102       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[6]_U[27])
                                                      0.647     7.580 f  FFT_TOP/M0_2/p_0_out__80/DSP_MULTIPLIER_INST/U[27]
                         net (fo=1, routed)           0.000     7.580    FFT_TOP/M0_2/p_0_out__80/DSP_MULTIPLIER.U<27>
    DSP48E2_X0Y102       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[27]_U_DATA[27])
                                                      0.059     7.639 r  FFT_TOP/M0_2/p_0_out__80/DSP_M_DATA_INST/U_DATA[27]
                         net (fo=1, routed)           0.000     7.639    FFT_TOP/M0_2/p_0_out__80/DSP_M_DATA.U_DATA<27>
    DSP48E2_X0Y102       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[27]_ALU_OUT[47])
                                                      0.699     8.338 f  FFT_TOP/M0_2/p_0_out__80/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     8.338    FFT_TOP/M0_2/p_0_out__80/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y102       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     8.497 r  FFT_TOP/M0_2/p_0_out__80/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     8.513    FFT_TOP/M0_2/p_1_out__16/PCIN[47]
    DSP48E2_X0Y103       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[14])
                                                      0.698     9.211 f  FFT_TOP/M0_2/p_1_out__16/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     9.211    FFT_TOP/M0_2/p_1_out__16/DSP_ALU.ALU_OUT<14>
    DSP48E2_X0Y103       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.141     9.352 r  FFT_TOP/M0_2/p_1_out__16/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           3.023    12.375    FFT_TOP/M0_2/COUNTER_4/bfly02_im_n_reg[1][22][14]
    SLICE_X54Y27         LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.195    12.570 r  FFT_TOP/M0_2/COUNTER_4/bfly02_im_n[1][14]_i_1/O
                         net (fo=1, routed)           0.038    12.608    FFT_TOP/M0_2/COUNTER_4_n_1297
    SLICE_X54Y27         FDCE                                         r  FFT_TOP/M0_2/bfly02_im_n_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AC8                                               0.000     9.999 r  clk_p (IN)
                         net (fo=0)                   0.000     9.999    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637    10.636 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.676    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.676 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    11.039    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.683 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.911    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.935 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       1.953    13.888    FFT_TOP/M0_2/clk
    SLICE_X54Y27         FDCE                                         r  FFT_TOP/M0_2/bfly02_im_n_reg[1][14]/C
                         clock pessimism             -0.356    13.532    
                         clock uncertainty           -0.062    13.470    
    SLICE_X54Y27         FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    13.497    FFT_TOP/M0_2/bfly02_im_n_reg[1][14]
  -------------------------------------------------------------------
                         required time                         13.497    
                         arrival time                         -12.608    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 FFT_TOP/i___58_i_5/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            FFT_TOP/M1_CBFP/cal_n/cal_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.973ns  (logic 3.494ns (38.939%)  route 5.479ns (61.061%))
  Logic Levels:           29  (LUT2=5 LUT3=1 LUT4=2 LUT6=21)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.164ns = ( 14.163 - 9.999 ) 
    Source Clock Delay      (SCD):    3.929ns
    Clock Pessimism Removal (CPR):    -0.337ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.512ns (routing 0.903ns, distribution 1.609ns)
  Clock Net Delay (Destination): 2.228ns (routing 0.821ns, distribution 1.407ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.389    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.417 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       2.512     3.929    FFT_TOP/clk
    SLICE_X102Y37        FDCE                                         r  FFT_TOP/i___58_i_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y37        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.025 r  FFT_TOP/i___58_i_5/Q
                         net (fo=104, routed)         0.289     4.314    FFT_TOP/M1_2/din_re_shift_reg[8][0]
    SLICE_X103Y35        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.098     4.412 r  FFT_TOP/M1_2/din_re_shift[9][5]_i_1/O
                         net (fo=18, routed)          0.483     4.895    FFT_TOP/M1_CBFP/cal_n/i___105_i_141_0[4]
    SLICE_X102Y29        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.148     5.043 r  FFT_TOP/M1_CBFP/cal_n/i___109_i_17/O
                         net (fo=4, routed)           0.180     5.223    FFT_TOP/M1_CBFP/cal_n/i___109_i_17_n_0
    SLICE_X103Y29        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     5.371 r  FFT_TOP/M1_CBFP/cal_n/i___109_i_12/O
                         net (fo=3, routed)           0.167     5.538    FFT_TOP/M1_CBFP/cal_n/i___109_i_12_n_0
    SLICE_X104Y28        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.147     5.685 r  FFT_TOP/M1_CBFP/cal_n/i___105_i_43/O
                         net (fo=1, routed)           0.256     5.941    FFT_TOP/M1_CBFP/cal_n/i___105_i_43_n_0
    SLICE_X103Y29        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149     6.090 f  FFT_TOP/M1_CBFP/cal_n/i___105_i_13/O
                         net (fo=3, routed)           0.275     6.365    FFT_TOP/M1_CBFP/cal_n/i___105_i_13_n_0
    SLICE_X102Y28        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.147     6.512 r  FFT_TOP/M1_CBFP/cal_n/i___57_i_18/O
                         net (fo=1, routed)           0.055     6.567    FFT_TOP/M1_CBFP/cal_n/i___57_i_18_n_0
    SLICE_X102Y28        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     6.715 r  FFT_TOP/M1_CBFP/cal_n/i___57_i_8/O
                         net (fo=5, routed)           0.319     7.034    FFT_TOP/M1_CBFP/cal_n/i___57_i_8_n_0
    SLICE_X103Y27        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.064     7.098 f  FFT_TOP/M1_CBFP/cal_n/i___68_i_1/O
                         net (fo=4, routed)           0.184     7.282    FFT_TOP/M1_CBFP/cal_n/i___68_i_1_n_0
    SLICE_X104Y27        LUT2 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.125     7.407 f  FFT_TOP/M1_CBFP/cal_n/i___68/O
                         net (fo=1, routed)           0.242     7.649    FFT_TOP/M1_CBFP/cal_n/i___68_n_0
    SLICE_X104Y27        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.062     7.711 r  FFT_TOP/M1_CBFP/cal_n/i___105_i_3/O
                         net (fo=6, routed)           0.106     7.817    FFT_TOP/M1_CBFP/cal_n/i___105_i_3_n_0
    SLICE_X104Y26        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     7.917 f  FFT_TOP/M1_CBFP/cal_n/i___47_i_2/O
                         net (fo=5, routed)           0.235     8.152    FFT_TOP/M1_CBFP/cal_n/i___47_i_2_n_0
    SLICE_X104Y23        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     8.302 f  FFT_TOP/M1_CBFP/cal_n/i___104_i_14/O
                         net (fo=1, routed)           0.119     8.421    FFT_TOP/M1_CBFP/cal_n/i___104_i_14_n_0
    SLICE_X104Y23        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.098     8.519 r  FFT_TOP/M1_CBFP/cal_n/i___104_i_3/O
                         net (fo=5, routed)           0.227     8.746    FFT_TOP/M1_CBFP/cal_n/i___104_i_3_n_0
    SLICE_X104Y19        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.064     8.810 f  FFT_TOP/M1_CBFP/cal_n/i___34_i_2/O
                         net (fo=5, routed)           0.125     8.935    FFT_TOP/M1_CBFP/cal_n/i___34_i_2_n_0
    SLICE_X104Y18        LUT2 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.144     9.079 f  FFT_TOP/M1_CBFP/cal_n/i___99_i_16/O
                         net (fo=1, routed)           0.170     9.249    FFT_TOP/M1_CBFP/cal_n/i___99_i_16_n_0
    SLICE_X104Y18        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.147     9.396 r  FFT_TOP/M1_CBFP/cal_n/i___99_i_4/O
                         net (fo=5, routed)           0.133     9.529    FFT_TOP/M1_CBFP/cal_n/i___99_i_4_n_0
    SLICE_X105Y18        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     9.677 f  FFT_TOP/M1_CBFP/cal_n/i___27_i_2/O
                         net (fo=4, routed)           0.080     9.757    FFT_TOP/M1_CBFP/cal_n/i___27_i_2_n_0
    SLICE_X105Y18        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     9.935 r  FFT_TOP/M1_CBFP/cal_n/i___27/O
                         net (fo=1, routed)           0.160    10.095    FFT_TOP/M1_CBFP/cal_n/i___27_n_0
    SLICE_X106Y18        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.147    10.242 r  FFT_TOP/M1_CBFP/cal_n/i___96_i_2/O
                         net (fo=5, routed)           0.112    10.354    FFT_TOP/M1_CBFP/cal_n/i___96_i_2_n_0
    SLICE_X106Y17        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.063    10.417 r  FFT_TOP/M1_CBFP/cal_n/i___96/O
                         net (fo=4, routed)           0.139    10.556    FFT_TOP/M1_CBFP/cal_n/i___96_n_0
    SLICE_X107Y17        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177    10.733 r  FFT_TOP/M1_CBFP/cal_n/i___90_i_9/O
                         net (fo=1, routed)           0.132    10.865    FFT_TOP/M1_CBFP/cal_n/i___90_i_9_n_0
    SLICE_X109Y17        LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.179    11.044 r  FFT_TOP/M1_CBFP/cal_n/i___90_i_2/O
                         net (fo=4, routed)           0.126    11.170    FFT_TOP/M1_CBFP/cal_n/i___90_i_2_n_0
    SLICE_X109Y17        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100    11.270 r  FFT_TOP/M1_CBFP/cal_n/i___91/O
                         net (fo=5, routed)           0.171    11.441    FFT_TOP/M1_CBFP/cal_n/i___91_n_0
    SLICE_X109Y16        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066    11.507 f  FFT_TOP/M1_CBFP/cal_n/i___89_i_14/O
                         net (fo=1, routed)           0.058    11.565    FFT_TOP/M1_CBFP/cal_n/i___89_i_14_n_0
    SLICE_X109Y16        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.147    11.712 r  FFT_TOP/M1_CBFP/cal_n/i___89_i_2/O
                         net (fo=4, routed)           0.189    11.901    FFT_TOP/M1_CBFP/cal_n/i___89_i_2_n_0
    SLICE_X110Y16        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064    11.965 r  FFT_TOP/M1_CBFP/cal_n/i___87_i_2/O
                         net (fo=4, routed)           0.246    12.211    FFT_TOP/M1_CBFP/cal_n/i___87_i_2_n_0
    SLICE_X111Y17        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.063    12.274 r  FFT_TOP/M1_CBFP/cal_n/i___86_i_14/O
                         net (fo=1, routed)           0.152    12.426    FFT_TOP/M1_CBFP/cal_n/i___86_i_14_n_0
    SLICE_X111Y17        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064    12.490 r  FFT_TOP/M1_CBFP/cal_n/i___86_i_3/O
                         net (fo=9, routed)           0.115    12.605    FFT_TOP/M1_CBFP/cal_n/i___86_i_3_n_0
    SLICE_X111Y17        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.063    12.668 r  FFT_TOP/M1_CBFP/cal_n/cal_cnt[1]_i_1/O
                         net (fo=1, routed)           0.234    12.902    FFT_TOP/M1_CBFP/cal_n/min_val[1]
    SLICE_X111Y17        FDCE                                         r  FFT_TOP/M1_CBFP/cal_n/cal_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AC8                                               0.000     9.999 r  clk_p (IN)
                         net (fo=0)                   0.000     9.999    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637    10.636 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.676    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.676 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    11.039    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.683 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.911    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.935 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       2.228    14.163    FFT_TOP/M1_CBFP/cal_n/clk
    SLICE_X111Y17        FDCE                                         r  FFT_TOP/M1_CBFP/cal_n/cal_cnt_reg[1]/C
                         clock pessimism             -0.337    13.826    
                         clock uncertainty           -0.062    13.764    
    SLICE_X111Y17        FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.027    13.791    FFT_TOP/M1_CBFP/cal_n/cal_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         13.791    
                         arrival time                         -12.902    
  -------------------------------------------------------------------
                         slack                                  0.889    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 FFT_TOP/REORDER/dout_im_reg[10][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            VIO_FFT/inst/PROBE_IN_INST/probe_in_reg_reg[341]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.071ns (21.713%)  route 0.256ns (78.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.970ns
    Source Clock Delay      (SCD):    4.147ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Net Delay (Source):      2.211ns (routing 0.821ns, distribution 1.390ns)
  Clock Net Delay (Destination): 2.553ns (routing 0.903ns, distribution 1.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.677    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.677 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363     1.040    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     1.684 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     1.912    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.936 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       2.211     4.147    FFT_TOP/REORDER/clk
    SLICE_X106Y165       FDCE                                         r  FFT_TOP/REORDER/dout_im_reg[10][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y165       FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     4.218 r  FFT_TOP/REORDER/dout_im_reg[10][3]/Q
                         net (fo=1, routed)           0.256     4.474    VIO_FFT/inst/PROBE_IN_INST/D[341]
    SLICE_X106Y182       FDRE                                         r  VIO_FFT/inst/PROBE_IN_INST/probe_in_reg_reg[341]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.389    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.417 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       2.553     3.970    VIO_FFT/inst/PROBE_IN_INST/clk
    SLICE_X106Y182       FDRE                                         r  VIO_FFT/inst/PROBE_IN_INST/probe_in_reg_reg[341]/C
                         clock pessimism              0.436     4.407    
    SLICE_X106Y182       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     4.462    VIO_FFT/inst/PROBE_IN_INST/probe_in_reg_reg[341]
  -------------------------------------------------------------------
                         required time                         -4.462    
                         arrival time                           4.474    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 FFT_TOP/REORDER/dout_im_reg[14][8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            VIO_FFT/inst/PROBE_IN_INST/probe_in_reg_reg[398]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.070ns (22.152%)  route 0.246ns (77.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.904ns
    Source Clock Delay      (SCD):    4.092ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Net Delay (Source):      2.156ns (routing 0.821ns, distribution 1.335ns)
  Clock Net Delay (Destination): 2.487ns (routing 0.903ns, distribution 1.584ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.677    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.677 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363     1.040    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     1.684 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     1.912    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.936 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       2.156     4.092    FFT_TOP/REORDER/clk
    SLICE_X97Y177        FDCE                                         r  FFT_TOP/REORDER/dout_im_reg[14][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y177        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     4.162 r  FFT_TOP/REORDER/dout_im_reg[14][8]/Q
                         net (fo=1, routed)           0.246     4.408    VIO_FFT/inst/PROBE_IN_INST/D[398]
    SLICE_X97Y196        FDRE                                         r  VIO_FFT/inst/PROBE_IN_INST/probe_in_reg_reg[398]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.389    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.417 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       2.487     3.904    VIO_FFT/inst/PROBE_IN_INST/clk
    SLICE_X97Y196        FDRE                                         r  VIO_FFT/inst/PROBE_IN_INST/probe_in_reg_reg[398]/C
                         clock pessimism              0.436     4.341    
    SLICE_X97Y196        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.053     4.394    VIO_FFT/inst/PROBE_IN_INST/probe_in_reg_reg[398]
  -------------------------------------------------------------------
                         required time                         -4.394    
                         arrival time                           4.408    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 FFT_TOP/REORDER/dout_im_reg[3][12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            VIO_FFT/inst/PROBE_IN_INST/probe_in_reg_reg[259]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.070ns (21.084%)  route 0.262ns (78.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.910ns
    Source Clock Delay      (SCD):    4.084ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Net Delay (Source):      2.148ns (routing 0.821ns, distribution 1.327ns)
  Clock Net Delay (Destination): 2.493ns (routing 0.903ns, distribution 1.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.677    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.677 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363     1.040    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     1.684 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     1.912    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.936 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       2.148     4.084    FFT_TOP/REORDER/clk
    SLICE_X97Y162        FDCE                                         r  FFT_TOP/REORDER/dout_im_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y162        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     4.154 r  FFT_TOP/REORDER/dout_im_reg[3][12]/Q
                         net (fo=1, routed)           0.262     4.416    VIO_FFT/inst/PROBE_IN_INST/D[259]
    SLICE_X97Y183        FDRE                                         r  VIO_FFT/inst/PROBE_IN_INST/probe_in_reg_reg[259]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.389    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.417 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       2.493     3.910    VIO_FFT/inst/PROBE_IN_INST/clk
    SLICE_X97Y183        FDRE                                         r  VIO_FFT/inst/PROBE_IN_INST/probe_in_reg_reg[259]/C
                         clock pessimism              0.436     4.347    
    SLICE_X97Y183        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.055     4.402    VIO_FFT/inst/PROBE_IN_INST/probe_in_reg_reg[259]
  -------------------------------------------------------------------
                         required time                         -4.402    
                         arrival time                           4.416    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 FFT_TOP/M0_1/bfly01_re_n_reg[11][10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            FFT_TOP/M0_2/SR128_RE/shift_din_reg[5][11][10]_srl6_M0_1_SR256_IM_shift_din_reg_c_4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.070ns (44.872%)  route 0.086ns (55.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.805ns
    Source Clock Delay      (SCD):    4.032ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Clock Net Delay (Source):      2.096ns (routing 0.821ns, distribution 1.275ns)
  Clock Net Delay (Destination): 2.388ns (routing 0.903ns, distribution 1.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.677    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.677 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363     1.040    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     1.684 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     1.912    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.936 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       2.096     4.032    FFT_TOP/M0_1/clk
    SLICE_X79Y98         FDCE                                         r  FFT_TOP/M0_1/bfly01_re_n_reg[11][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y98         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.070     4.102 r  FFT_TOP/M0_1/bfly01_re_n_reg[11][10]/Q
                         net (fo=1, routed)           0.086     4.188    FFT_TOP/M0_2/SR128_RE/shift_din_reg[6][11][11]_M0_1_SR256_IM_shift_din_reg_c_5_0[10]
    SLICE_X81Y98         SRL16E                                       r  FFT_TOP/M0_2/SR128_RE/shift_din_reg[5][11][10]_srl6_M0_1_SR256_IM_shift_din_reg_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.389    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.417 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       2.388     3.805    FFT_TOP/M0_2/SR128_RE/clk
    SLICE_X81Y98         SRL16E                                       r  FFT_TOP/M0_2/SR128_RE/shift_din_reg[5][11][10]_srl6_M0_1_SR256_IM_shift_din_reg_c_4/CLK
                         clock pessimism              0.353     4.158    
    SLICE_X81Y98         SRL16E (Hold_E6LUT_SLICEM_CLK_D)
                                                      0.012     4.170    FFT_TOP/M0_2/SR128_RE/shift_din_reg[5][11][10]_srl6_M0_1_SR256_IM_shift_din_reg_c_4
  -------------------------------------------------------------------
                         required time                         -4.170    
                         arrival time                           4.188    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 FFT_TOP/REORDER/dout_re_reg[8][12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            VIO_FFT/inst/PROBE_IN_INST/probe_in_reg_reg[116]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.073ns (23.397%)  route 0.239ns (76.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.945ns
    Source Clock Delay      (SCD):    4.141ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Net Delay (Source):      2.205ns (routing 0.821ns, distribution 1.384ns)
  Clock Net Delay (Destination): 2.528ns (routing 0.903ns, distribution 1.625ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.677    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.677 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363     1.040    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     1.684 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     1.912    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.936 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       2.205     4.141    FFT_TOP/REORDER/clk
    SLICE_X102Y176       FDCE                                         r  FFT_TOP/REORDER/dout_re_reg[8][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y176       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     4.214 r  FFT_TOP/REORDER/dout_re_reg[8][12]/Q
                         net (fo=1, routed)           0.239     4.453    VIO_FFT/inst/PROBE_IN_INST/D[116]
    SLICE_X103Y187       FDRE                                         r  VIO_FFT/inst/PROBE_IN_INST/probe_in_reg_reg[116]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.389    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.417 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       2.528     3.945    VIO_FFT/inst/PROBE_IN_INST/clk
    SLICE_X103Y187       FDRE                                         r  VIO_FFT/inst/PROBE_IN_INST/probe_in_reg_reg[116]/C
                         clock pessimism              0.436     4.382    
    SLICE_X103Y187       FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.053     4.435    VIO_FFT/inst/PROBE_IN_INST/probe_in_reg_reg[116]
  -------------------------------------------------------------------
                         required time                         -4.435    
                         arrival time                           4.453    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 FFT_TOP/REORDER/dout_im_reg[0][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            VIO_FFT/inst/PROBE_IN_INST/probe_in_reg_reg[219]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.070ns (22.436%)  route 0.242ns (77.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.943ns
    Source Clock Delay      (SCD):    4.140ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Net Delay (Source):      2.204ns (routing 0.821ns, distribution 1.383ns)
  Clock Net Delay (Destination): 2.526ns (routing 0.903ns, distribution 1.623ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.677    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.677 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363     1.040    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     1.684 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     1.912    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.936 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       2.204     4.140    FFT_TOP/REORDER/clk
    SLICE_X103Y176       FDCE                                         r  FFT_TOP/REORDER/dout_im_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y176       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     4.210 r  FFT_TOP/REORDER/dout_im_reg[0][11]/Q
                         net (fo=1, routed)           0.242     4.452    VIO_FFT/inst/PROBE_IN_INST/D[219]
    SLICE_X103Y192       FDRE                                         r  VIO_FFT/inst/PROBE_IN_INST/probe_in_reg_reg[219]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.389    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.417 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       2.526     3.943    VIO_FFT/inst/PROBE_IN_INST/clk
    SLICE_X103Y192       FDRE                                         r  VIO_FFT/inst/PROBE_IN_INST/probe_in_reg_reg[219]/C
                         clock pessimism              0.436     4.380    
    SLICE_X103Y192       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.053     4.433    VIO_FFT/inst/PROBE_IN_INST/probe_in_reg_reg[219]
  -------------------------------------------------------------------
                         required time                         -4.433    
                         arrival time                           4.452    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 VIO_FFT/inst/PROBE_IN_INST/data_int_sync2_reg[145]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            VIO_FFT/inst/PROBE_IN_INST/dn_activity_reg[145]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.099ns (50.510%)  route 0.097ns (49.490%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.907ns
    Source Clock Delay      (SCD):    4.131ns
    Clock Pessimism Removal (CPR):    -0.347ns
  Clock Net Delay (Source):      2.195ns (routing 0.821ns, distribution 1.374ns)
  Clock Net Delay (Destination): 2.490ns (routing 0.903ns, distribution 1.587ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.677    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.677 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363     1.040    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     1.684 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     1.912    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.936 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       2.195     4.131    VIO_FFT/inst/PROBE_IN_INST/out
    SLICE_X100Y171       FDRE                                         r  VIO_FFT/inst/PROBE_IN_INST/data_int_sync2_reg[145]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y171       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     4.203 r  VIO_FFT/inst/PROBE_IN_INST/data_int_sync2_reg[145]/Q
                         net (fo=3, routed)           0.072     4.275    VIO_FFT/inst/PROBE_IN_INST/data_int_sync2[145]
    SLICE_X101Y171       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.027     4.302 r  VIO_FFT/inst/PROBE_IN_INST/dn_activity[145]_i_1/O
                         net (fo=1, routed)           0.025     4.327    VIO_FFT/inst/PROBE_IN_INST/dn_activity1433_out
    SLICE_X101Y171       FDRE                                         r  VIO_FFT/inst/PROBE_IN_INST/dn_activity_reg[145]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.389    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.417 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       2.490     3.907    VIO_FFT/inst/PROBE_IN_INST/out
    SLICE_X101Y171       FDRE                                         r  VIO_FFT/inst/PROBE_IN_INST/dn_activity_reg[145]/C
                         clock pessimism              0.347     4.255    
    SLICE_X101Y171       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.053     4.308    VIO_FFT/inst/PROBE_IN_INST/dn_activity_reg[145]
  -------------------------------------------------------------------
                         required time                         -4.308    
                         arrival time                           4.327    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 VIO_FFT/inst/PROBE_IN_INST/data_int_sync1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            VIO_FFT/inst/PROBE_IN_INST/dn_activity_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.063ns (48.461%)  route 0.067ns (51.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    2.276ns
    Clock Pessimism Removal (CPR):    -0.259ns
  Clock Net Delay (Source):      1.283ns (routing 0.465ns, distribution 0.818ns)
  Clock Net Delay (Destination): 1.448ns (routing 0.517ns, distribution 0.931ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.357     0.357 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.397    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.397 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.600    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.830 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.976    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.993 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       1.283     2.276    VIO_FFT/inst/PROBE_IN_INST/out
    SLICE_X100Y193       FDRE                                         r  VIO_FFT/inst/PROBE_IN_INST/data_int_sync1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y193       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.317 f  VIO_FFT/inst/PROBE_IN_INST/data_int_sync1_reg[11]/Q
                         net (fo=3, routed)           0.051     2.368    VIO_FFT/inst/PROBE_IN_INST/data_int_sync1[11]
    SLICE_X101Y193       LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.022     2.390 r  VIO_FFT/inst/PROBE_IN_INST/dn_activity[11]_i_1/O
                         net (fo=1, routed)           0.016     2.406    VIO_FFT/inst/PROBE_IN_INST/dn_activity131_out
    SLICE_X101Y193       FDRE                                         r  VIO_FFT/inst/PROBE_IN_INST/dn_activity_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.462     0.462 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.512    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.512 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.742    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.447 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.613    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.632 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       1.448     2.080    VIO_FFT/inst/PROBE_IN_INST/out
    SLICE_X101Y193       FDRE                                         r  VIO_FFT/inst/PROBE_IN_INST/dn_activity_reg[11]/C
                         clock pessimism              0.259     2.339    
    SLICE_X101Y193       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     2.385    VIO_FFT/inst/PROBE_IN_INST/dn_activity_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.385    
                         arrival time                           2.406    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 FFT_TOP/M0_0/SR_RE/shift_din_reg[15][6][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            FFT_TOP/M0_0/sub_step00_re_reg[6][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.129ns (53.527%)  route 0.112ns (46.473%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.628ns
    Source Clock Delay      (SCD):    3.895ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Net Delay (Source):      1.959ns (routing 0.821ns, distribution 1.138ns)
  Clock Net Delay (Destination): 2.211ns (routing 0.903ns, distribution 1.308ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.677    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.677 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363     1.040    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     1.684 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     1.912    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.936 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       1.959     3.895    FFT_TOP/M0_0/SR_RE/clk
    SLICE_X55Y118        FDCE                                         r  FFT_TOP/M0_0/SR_RE/shift_din_reg[15][6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y118        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.070     3.965 r  FFT_TOP/M0_0/SR_RE/shift_din_reg[15][6][5]/Q
                         net (fo=4, routed)           0.100     4.065    FFT_TOP/M0_0/SR_RE/step00_sr256_out_re[6]_6[5]
    SLICE_X55Y121        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_O[6])
                                                      0.059     4.124 r  FFT_TOP/M0_0/SR_RE/sub_step00_re_reg[6][7]_i_1/O[6]
                         net (fo=1, routed)           0.012     4.136    FFT_TOP/M0_0/SR_RE_n_223
    SLICE_X55Y121        FDCE                                         r  FFT_TOP/M0_0/sub_step00_re_reg[6][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.389    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.417 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       2.211     3.628    FFT_TOP/M0_0/clk
    SLICE_X55Y121        FDCE                                         r  FFT_TOP/M0_0/sub_step00_re_reg[6][6]/C
                         clock pessimism              0.431     4.060    
    SLICE_X55Y121        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.053     4.113    FFT_TOP/M0_0/sub_step00_re_reg[6][6]
  -------------------------------------------------------------------
                         required time                         -4.113    
                         arrival time                           4.136    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 VIO_FFT/inst/PROBE_IN_INST/data_int_sync2_reg[374]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            VIO_FFT/inst/PROBE_IN_INST/up_activity_reg[374]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.020%)  route 0.096ns (48.980%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.967ns
    Source Clock Delay      (SCD):    4.191ns
    Clock Pessimism Removal (CPR):    -0.343ns
  Clock Net Delay (Source):      2.255ns (routing 0.821ns, distribution 1.434ns)
  Clock Net Delay (Destination): 2.550ns (routing 0.903ns, distribution 1.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.677    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.677 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363     1.040    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     1.684 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     1.912    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.936 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       2.255     4.191    VIO_FFT/inst/PROBE_IN_INST/out
    SLICE_X109Y181       FDRE                                         r  VIO_FFT/inst/PROBE_IN_INST/data_int_sync2_reg[374]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y181       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.072     4.263 f  VIO_FFT/inst/PROBE_IN_INST/data_int_sync2_reg[374]/Q
                         net (fo=3, routed)           0.071     4.334    VIO_FFT/inst/PROBE_IN_INST/data_int_sync2[374]
    SLICE_X108Y181       LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.028     4.362 r  VIO_FFT/inst/PROBE_IN_INST/up_activity[374]_i_1/O
                         net (fo=1, routed)           0.025     4.387    VIO_FFT/inst/PROBE_IN_INST/up_activity12368_out
    SLICE_X108Y181       FDRE                                         r  VIO_FFT/inst/PROBE_IN_INST/up_activity_reg[374]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.389    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.417 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       2.550     3.967    VIO_FFT/inst/PROBE_IN_INST/out
    SLICE_X108Y181       FDRE                                         r  VIO_FFT/inst/PROBE_IN_INST/up_activity_reg[374]/C
                         clock pessimism              0.343     4.311    
    SLICE_X108Y181       FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.053     4.364    VIO_FFT/inst/PROBE_IN_INST/up_activity_reg[374]
  -------------------------------------------------------------------
                         required time                         -4.364    
                         arrival time                           4.387    
  -------------------------------------------------------------------
                         slack                                  0.023    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.999 }
Period(ns):         9.999
Sources:            { CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I            n/a            1.499         9.999       8.500      BUFGCE_X1Y85   CLK_GEN_100/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.250         9.999       8.749      MMCM_X1Y3      CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     SRL16E/CLK          n/a            1.146         9.999       8.853      SLICE_X67Y84   FFT_TOP/M0_0/SR_RE/shift_din_reg[13][0][0]_srl14_M0_1_SR256_IM_shift_din_reg_c_12/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         9.999       8.853      SLICE_X54Y89   FFT_TOP/M0_0/SR_RE/shift_din_reg[13][0][1]_srl14_M0_1_SR256_IM_shift_din_reg_c_12/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         9.999       8.853      SLICE_X50Y71   FFT_TOP/M0_0/SR_RE/shift_din_reg[13][0][2]_srl14_M0_1_SR256_IM_shift_din_reg_c_12/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         9.999       8.853      SLICE_X56Y85   FFT_TOP/M0_0/SR_RE/shift_din_reg[13][0][3]_srl14_M0_1_SR256_IM_shift_din_reg_c_12/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         9.999       8.853      SLICE_X50Y79   FFT_TOP/M0_0/SR_RE/shift_din_reg[13][0][4]_srl14_M0_1_SR256_IM_shift_din_reg_c_12/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         9.999       8.853      SLICE_X50Y79   FFT_TOP/M0_0/SR_RE/shift_din_reg[13][0][5]_srl14_M0_1_SR256_IM_shift_din_reg_c_12/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         9.999       8.853      SLICE_X54Y74   FFT_TOP/M0_0/SR_RE/shift_din_reg[13][0][6]_srl14_M0_1_SR256_IM_shift_din_reg_c_12/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         9.999       8.853      SLICE_X56Y70   FFT_TOP/M0_0/SR_RE/shift_din_reg[13][0][7]_srl14_M0_1_SR256_IM_shift_din_reg_c_12/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         4.999       4.426      SLICE_X54Y74   FFT_TOP/M0_0/SR_RE/shift_din_reg[13][0][6]_srl14_M0_1_SR256_IM_shift_din_reg_c_12/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         4.999       4.426      SLICE_X74Y86   FFT_TOP/M0_1/SR128_RE/shift_din_reg[5][14][0]_srl6_M0_1_SR256_IM_shift_din_reg_c_4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         4.999       4.426      SLICE_X74Y86   FFT_TOP/M0_1/SR128_RE/shift_din_reg[5][14][1]_srl6_M0_1_SR256_IM_shift_din_reg_c_4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         4.999       4.426      SLICE_X74Y86   FFT_TOP/M0_1/SR128_RE/shift_din_reg[5][14][3]_srl6_M0_1_SR256_IM_shift_din_reg_c_4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         4.999       4.426      SLICE_X74Y86   FFT_TOP/M0_1/SR128_RE/shift_din_reg[5][14][7]_srl6_M0_1_SR256_IM_shift_din_reg_c_4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         4.999       4.426      SLICE_X74Y86   FFT_TOP/M0_1/SR256_IM/shift_din_reg[13][14][4]_srl14_M0_1_SR256_IM_shift_din_reg_c_12/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         4.999       4.426      SLICE_X79Y72   FFT_TOP/M0_CBFP/im_output_sr_n/buffer_din_reg[26][0]_srl3_M0_1_SR256_IM_shift_din_reg_c_1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         4.999       4.426      SLICE_X79Y72   FFT_TOP/M0_CBFP/im_output_sr_n/buffer_din_reg[26][6]_srl3_M0_1_SR256_IM_shift_din_reg_c_1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         4.999       4.426      SLICE_X57Y53   FFT_TOP/M0_CBFP/im_sr_n/buffer_din_reg[17][22]_srl2_M0_1_SR256_IM_shift_din_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         4.999       4.426      SLICE_X56Y35   FFT_TOP/M0_CBFP/im_sr_n/buffer_din_reg[20][11]_srl2_M0_1_SR256_IM_shift_din_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         4.999       4.426      SLICE_X54Y89   FFT_TOP/M0_0/SR_RE/shift_din_reg[13][0][1]_srl14_M0_1_SR256_IM_shift_din_reg_c_12/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         4.999       4.426      SLICE_X54Y74   FFT_TOP/M0_0/SR_RE/shift_din_reg[13][0][6]_srl14_M0_1_SR256_IM_shift_din_reg_c_12/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         4.999       4.426      SLICE_X56Y70   FFT_TOP/M0_0/SR_RE/shift_din_reg[13][0][7]_srl14_M0_1_SR256_IM_shift_din_reg_c_12/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         4.999       4.426      SLICE_X57Y83   FFT_TOP/M0_0/SR_RE/shift_din_reg[13][0][8]_srl14_M0_1_SR256_IM_shift_din_reg_c_12/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         4.999       4.426      SLICE_X74Y110  FFT_TOP/M0_0/SR_RE/shift_din_reg[13][10][0]_srl14_M0_1_SR256_IM_shift_din_reg_c_12/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         4.999       4.426      SLICE_X74Y110  FFT_TOP/M0_0/SR_RE/shift_din_reg[13][10][0]_srl14_M0_1_SR256_IM_shift_din_reg_c_12/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         4.999       4.426      SLICE_X71Y114  FFT_TOP/M0_0/SR_RE/shift_din_reg[13][10][6]_srl14_M0_1_SR256_IM_shift_din_reg_c_12/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         4.999       4.426      SLICE_X74Y110  FFT_TOP/M0_0/SR_RE/shift_din_reg[13][10][8]_srl14_M0_1_SR256_IM_shift_din_reg_c_12/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         4.999       4.426      SLICE_X74Y110  FFT_TOP/M0_0/SR_RE/shift_din_reg[13][10][8]_srl14_M0_1_SR256_IM_shift_din_reg_c_12/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         4.999       4.426      SLICE_X78Y104  FFT_TOP/M0_0/SR_RE/shift_din_reg[13][11][0]_srl14_M0_1_SR256_IM_shift_din_reg_c_12/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       14.878ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.878ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.000ns  (logic 0.460ns (23.000%)  route 1.540ns (77.000%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -7.887ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    7.887ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.910ns (routing 0.932ns, distribution 0.978ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.649     5.949    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.910     7.887    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X109Y186       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y186       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     7.985 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.438     8.423    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X110Y183       LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.174     8.597 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.066     8.663    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X110Y182       LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     8.812 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.176     8.988    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X110Y183       LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.039     9.027 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.860     9.887    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                          -9.887    
  -------------------------------------------------------------------
                         slack                                 14.878    

Slack (MET) :             20.450ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.463ns  (logic 5.460ns (73.161%)  route 2.003ns (26.839%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.220ns = ( 53.220 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.657ns (routing 0.849ns, distribution 0.808ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.124    31.224    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X109Y188       LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.039    31.263 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.384    31.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X109Y197       LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.147    31.794 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.124    31.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X108Y197       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.174    32.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.371    32.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X109Y198       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.074    51.539    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.563 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.657    53.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X109Y198       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.000    53.220    
                         clock uncertainty           -0.235    52.985    
    SLICE_X109Y198       FDRE (Setup_BFF2_SLICEM_C_R)
                                                     -0.072    52.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         52.913    
                         arrival time                         -32.463    
  -------------------------------------------------------------------
                         slack                                 20.450    

Slack (MET) :             20.450ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.463ns  (logic 5.460ns (73.161%)  route 2.003ns (26.839%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.220ns = ( 53.220 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.657ns (routing 0.849ns, distribution 0.808ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.124    31.224    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X109Y188       LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.039    31.263 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.384    31.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X109Y197       LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.147    31.794 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.124    31.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X108Y197       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.174    32.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.371    32.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X109Y198       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.074    51.539    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.563 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.657    53.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X109Y198       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.000    53.220    
                         clock uncertainty           -0.235    52.985    
    SLICE_X109Y198       FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.072    52.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         52.913    
                         arrival time                         -32.463    
  -------------------------------------------------------------------
                         slack                                 20.450    

Slack (MET) :             20.450ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.463ns  (logic 5.460ns (73.161%)  route 2.003ns (26.839%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.220ns = ( 53.220 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.657ns (routing 0.849ns, distribution 0.808ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.124    31.224    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X109Y188       LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.039    31.263 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.384    31.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X109Y197       LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.147    31.794 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.124    31.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X108Y197       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.174    32.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.371    32.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X109Y198       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.074    51.539    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.563 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.657    53.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X109Y198       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.000    53.220    
                         clock uncertainty           -0.235    52.985    
    SLICE_X109Y198       FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.072    52.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         52.913    
                         arrival time                         -32.463    
  -------------------------------------------------------------------
                         slack                                 20.450    

Slack (MET) :             20.450ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.463ns  (logic 5.460ns (73.161%)  route 2.003ns (26.839%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.220ns = ( 53.220 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.657ns (routing 0.849ns, distribution 0.808ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.124    31.224    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X109Y188       LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.039    31.263 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.384    31.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X109Y197       LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.147    31.794 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.124    31.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X108Y197       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.174    32.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.371    32.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X109Y198       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.074    51.539    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.563 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.657    53.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X109Y198       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.000    53.220    
                         clock uncertainty           -0.235    52.985    
    SLICE_X109Y198       FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.072    52.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         52.913    
                         arrival time                         -32.463    
  -------------------------------------------------------------------
                         slack                                 20.450    

Slack (MET) :             20.450ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.463ns  (logic 5.460ns (73.161%)  route 2.003ns (26.839%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.220ns = ( 53.220 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.657ns (routing 0.849ns, distribution 0.808ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.124    31.224    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X109Y188       LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.039    31.263 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.384    31.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X109Y197       LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.147    31.794 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.124    31.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X108Y197       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.174    32.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.371    32.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X109Y198       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.074    51.539    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.563 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.657    53.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X109Y198       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.000    53.220    
                         clock uncertainty           -0.235    52.985    
    SLICE_X109Y198       FDRE (Setup_CFF2_SLICEM_C_R)
                                                     -0.072    52.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         52.913    
                         arrival time                         -32.463    
  -------------------------------------------------------------------
                         slack                                 20.450    

Slack (MET) :             20.450ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.463ns  (logic 5.460ns (73.161%)  route 2.003ns (26.839%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.220ns = ( 53.220 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.657ns (routing 0.849ns, distribution 0.808ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.124    31.224    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X109Y188       LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.039    31.263 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.384    31.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X109Y197       LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.147    31.794 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.124    31.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X108Y197       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.174    32.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.371    32.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X109Y198       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.074    51.539    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.563 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.657    53.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X109Y198       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.000    53.220    
                         clock uncertainty           -0.235    52.985    
    SLICE_X109Y198       FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.072    52.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         52.913    
                         arrival time                         -32.463    
  -------------------------------------------------------------------
                         slack                                 20.450    

Slack (MET) :             20.586ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.373ns  (logic 5.210ns (81.751%)  route 1.163ns (18.249%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.238ns = ( 52.238 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.956ns (routing 0.477ns, distribution 0.479ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.702    30.802    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X109Y188       LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.021    30.823 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.235    31.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X109Y197       LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.089    31.147 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.226    31.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X107Y197       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.800    51.265    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.956    52.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X107Y197       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/C
                         clock pessimism              0.000    52.238    
                         clock uncertainty           -0.235    52.003    
    SLICE_X107Y197       FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.044    51.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]
  -------------------------------------------------------------------
                         required time                         51.959    
                         arrival time                         -31.373    
  -------------------------------------------------------------------
                         slack                                 20.586    

Slack (MET) :             20.586ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.373ns  (logic 5.210ns (81.751%)  route 1.163ns (18.249%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.238ns = ( 52.238 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.956ns (routing 0.477ns, distribution 0.479ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.702    30.802    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X109Y188       LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.021    30.823 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.235    31.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X109Y197       LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.089    31.147 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.226    31.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X107Y197       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.800    51.265    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.956    52.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X107Y197       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
                         clock pessimism              0.000    52.238    
                         clock uncertainty           -0.235    52.003    
    SLICE_X107Y197       FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.044    51.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]
  -------------------------------------------------------------------
                         required time                         51.959    
                         arrival time                         -31.373    
  -------------------------------------------------------------------
                         slack                                 20.586    

Slack (MET) :             20.586ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.373ns  (logic 5.210ns (81.751%)  route 1.163ns (18.249%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.238ns = ( 52.238 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.956ns (routing 0.477ns, distribution 0.479ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.702    30.802    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X109Y188       LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.021    30.823 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.235    31.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X109Y197       LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.089    31.147 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.226    31.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X107Y197       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.800    51.265    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.956    52.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X107Y197       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                         clock pessimism              0.000    52.238    
                         clock uncertainty           -0.235    52.003    
    SLICE_X107Y197       FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.044    51.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]
  -------------------------------------------------------------------
                         required time                         51.959    
                         arrival time                         -31.373    
  -------------------------------------------------------------------
                         slack                                 20.586    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.070ns (41.916%)  route 0.097ns (58.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.943ns
    Source Clock Delay      (SCD):    3.268ns
    Clock Pessimism Removal (CPR):    4.604ns
  Clock Net Delay (Source):      1.705ns (routing 0.849ns, distribution 0.856ns)
  Clock Net Delay (Destination): 1.966ns (routing 0.932ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.074     1.539    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.563 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.705     3.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X97Y202        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y202        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.070     3.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.097     3.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIG0
    SLICE_X96Y202        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.649     5.949    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.966     7.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X96Y202        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/CLK
                         clock pessimism             -4.604     3.339    
    SLICE_X96Y202        RAMD32 (Hold_G5LUT_SLICEM_CLK_I)
                                                      0.082     3.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG
  -------------------------------------------------------------------
                         required time                         -3.421    
                         arrival time                           3.435    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.069ns (38.548%)  route 0.110ns (61.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.943ns
    Source Clock Delay      (SCD):    3.268ns
    Clock Pessimism Removal (CPR):    4.604ns
  Clock Net Delay (Source):      1.705ns (routing 0.849ns, distribution 0.856ns)
  Clock Net Delay (Destination): 1.966ns (routing 0.932ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.074     1.539    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.563 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.705     3.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X97Y202        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y202        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     3.337 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.110     3.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIF0
    SLICE_X96Y202        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.649     5.949    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.966     7.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X96Y202        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
                         clock pessimism             -4.604     3.339    
    SLICE_X96Y202        RAMD32 (Hold_F5LUT_SLICEM_CLK_I)
                                                      0.081     3.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF
  -------------------------------------------------------------------
                         required time                         -3.420    
                         arrival time                           3.447    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.039ns (38.614%)  route 0.062ns (61.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.446ns
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    4.201ns
  Clock Net Delay (Source):      0.951ns (routing 0.477ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.070ns (routing 0.530ns, distribution 0.540ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.800     1.265    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.951     2.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X108Y202       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y202       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.272 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.062     2.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[2]
    SLICE_X108Y203       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.057     5.357    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.070     6.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X108Y203       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/C
                         clock pessimism             -4.201     2.245    
    SLICE_X108Y203       FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     2.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.292    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.060ns (62.500%)  route 0.036ns (37.500%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.454ns
    Source Clock Delay      (SCD):    2.234ns
    Clock Pessimism Removal (CPR):    4.214ns
  Clock Net Delay (Source):      0.952ns (routing 0.477ns, distribution 0.475ns)
  Clock Net Delay (Destination): 1.078ns (routing 0.530ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.800     1.265    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.952     2.234    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X105Y206       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y206       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/Q
                         net (fo=1, routed)           0.029     2.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/Q[1]
    SLICE_X105Y206       LUT5 (Prop_A5LUT_SLICEM_I4_O)
                                                      0.021     2.323 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[0]_i_1__2/O
                         net (fo=1, routed)           0.007     2.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_15
    SLICE_X105Y206       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.057     5.357    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.078     6.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X105Y206       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/C
                         clock pessimism             -4.214     2.240    
    SLICE_X105Y206       FDCE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     2.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.287    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.464ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    4.213ns
  Clock Net Delay (Source):      0.963ns (routing 0.477ns, distribution 0.486ns)
  Clock Net Delay (Destination): 1.088ns (routing 0.530ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.800     1.265    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.963     2.245    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X110Y186       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y186       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.284 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[7]/Q
                         net (fo=5, routed)           0.027     2.311    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[7]
    SLICE_X110Y186       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.015     2.326 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[7]_i_1/O
                         net (fo=1, routed)           0.015     2.341    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[7]_i_1_n_0
    SLICE_X110Y186       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.057     5.357    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.088     6.464    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X110Y186       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[7]/C
                         clock pessimism             -4.213     2.251    
    SLICE_X110Y186       FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.297    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.297    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.053ns (42.742%)  route 0.071ns (57.258%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.451ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    4.173ns
  Clock Net Delay (Source):      0.962ns (routing 0.477ns, distribution 0.485ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.530ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.800     1.265    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.962     2.244    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X110Y188       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y188       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.283 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[3]/Q
                         net (fo=4, routed)           0.055     2.338    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[3]
    SLICE_X111Y188       LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.014     2.352 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[2]_i_1/O
                         net (fo=1, routed)           0.016     2.368    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[2]_i_1_n_0
    SLICE_X111Y188       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.057     5.357    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.075     6.451    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X111Y188       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[2]/C
                         clock pessimism             -4.173     2.278    
    SLICE_X111Y188       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.324    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.324    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.039ns (35.780%)  route 0.070ns (64.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.494ns
    Source Clock Delay      (SCD):    2.268ns
    Clock Pessimism Removal (CPR):    4.209ns
  Clock Net Delay (Source):      0.986ns (routing 0.477ns, distribution 0.509ns)
  Clock Net Delay (Destination): 1.118ns (routing 0.530ns, distribution 0.588ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.800     1.265    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.986     2.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X97Y206        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y206        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.307 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/Q
                         net (fo=4, routed)           0.070     2.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[2]
    SLICE_X97Y206        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.057     5.357    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.118     6.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X97Y206        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -4.209     2.285    
    SLICE_X97Y206        FDCE (Hold_FFF_SLICEL_C_D)
                                                      0.046     2.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.331    
                         arrival time                           2.377    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.039ns (27.273%)  route 0.104ns (72.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.509ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    4.203ns
  Clock Net Delay (Source):      0.989ns (routing 0.477ns, distribution 0.512ns)
  Clock Net Delay (Destination): 1.133ns (routing 0.530ns, distribution 0.603ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.800     1.265    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.989     2.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X97Y206        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y206        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     2.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=34, routed)          0.104     2.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH3
    SLICE_X96Y203        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.057     5.357    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.133     6.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X96Y203        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK
                         clock pessimism             -4.203     2.306    
    SLICE_X96Y203        RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR3)
                                                      0.062     2.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA
  -------------------------------------------------------------------
                         required time                         -2.368    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.039ns (27.273%)  route 0.104ns (72.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.509ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    4.203ns
  Clock Net Delay (Source):      0.989ns (routing 0.477ns, distribution 0.512ns)
  Clock Net Delay (Destination): 1.133ns (routing 0.530ns, distribution 0.603ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.800     1.265    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.989     2.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X97Y206        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y206        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     2.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=34, routed)          0.104     2.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH3
    SLICE_X96Y203        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.057     5.357    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.133     6.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X96Y203        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/CLK
                         clock pessimism             -4.203     2.306    
    SLICE_X96Y203        RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR3)
                                                      0.062     2.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.368    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.039ns (27.273%)  route 0.104ns (72.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.509ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    4.203ns
  Clock Net Delay (Source):      0.989ns (routing 0.477ns, distribution 0.512ns)
  Clock Net Delay (Destination): 1.133ns (routing 0.530ns, distribution 0.603ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.800     1.265    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.989     2.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X97Y206        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y206        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     2.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=34, routed)          0.104     2.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH3
    SLICE_X96Y203        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.057     5.357    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.133     6.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X96Y203        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/CLK
                         clock pessimism             -4.203     2.306    
    SLICE_X96Y203        RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR3)
                                                      0.062     2.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB
  -------------------------------------------------------------------
                         required time                         -2.368    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.499         50.000      48.501     BUFGCE_X1Y47   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X96Y202  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X96Y202  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X96Y202  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X96Y202  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X96Y202  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X96Y202  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X96Y202  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X96Y202  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X96Y202  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X96Y202  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X96Y202  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X96Y202  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X96Y202  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X96Y202  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X96Y202  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X96Y202  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X96Y202  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X96Y202  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X96Y202  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X96Y203  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X96Y203  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X96Y203  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X96Y203  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X96Y203  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X96Y203  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X96Y203  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X96Y203  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X96Y203  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X96Y203  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       49.216ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.216ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.811ns  (logic 0.096ns (11.837%)  route 0.715ns (88.163%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y207                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X100Y207       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.715     0.811    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X99Y212        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X99Y212        FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.811    
  -------------------------------------------------------------------
                         slack                                 49.216    

Slack (MET) :             49.503ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.524ns  (logic 0.098ns (18.702%)  route 0.426ns (81.298%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y204                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X96Y204        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     0.098 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.426     0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X93Y203        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X93Y203        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.524    
  -------------------------------------------------------------------
                         slack                                 49.503    

Slack (MET) :             49.601ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.426ns  (logic 0.093ns (21.831%)  route 0.333ns (78.169%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y204                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X96Y204        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.093 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.333     0.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X93Y204        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X93Y204        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                 49.601    

Slack (MET) :             49.604ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.423ns  (logic 0.096ns (22.695%)  route 0.327ns (77.305%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y207                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X100Y207       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     0.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.327     0.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X101Y212       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X101Y212       FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                 49.604    

Slack (MET) :             49.615ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.412ns  (logic 0.098ns (23.786%)  route 0.314ns (76.214%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y207                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X99Y207        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.098 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.314     0.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X99Y212        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X99Y212        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                 49.615    

Slack (MET) :             49.670ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.357ns  (logic 0.096ns (26.891%)  route 0.261ns (73.109%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y204                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X96Y204        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.261     0.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X94Y203        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X94Y203        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                 49.670    

Slack (MET) :             49.695ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.332ns  (logic 0.097ns (29.217%)  route 0.235ns (70.783%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y207                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X99Y207        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     0.097 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.235     0.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X99Y209        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X99Y209        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                 49.695    

Slack (MET) :             49.704ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.323ns  (logic 0.095ns (29.412%)  route 0.228ns (70.588%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y204                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X96Y204        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.095 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.228     0.323    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X95Y204        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X95Y204        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                 49.704    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack        9.068ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.068ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.958ns  (logic 0.098ns (10.230%)  route 0.860ns (89.770%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y207                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X100Y207       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.098 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.860     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X100Y207       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X100Y207       FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.027    10.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.026    
                         arrival time                          -0.958    
  -------------------------------------------------------------------
                         slack                                  9.068    

Slack (MET) :             9.367ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.659ns  (logic 0.096ns (14.568%)  route 0.563ns (85.432%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y207                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X100Y207       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.563     0.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X98Y207        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X98Y207        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    10.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.026    
                         arrival time                          -0.659    
  -------------------------------------------------------------------
                         slack                                  9.367    

Slack (MET) :             9.576ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.450ns  (logic 0.097ns (21.556%)  route 0.353ns (78.444%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y207                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X100Y207       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.097 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.353     0.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X100Y207       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X100Y207       FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.027    10.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.026    
                         arrival time                          -0.450    
  -------------------------------------------------------------------
                         slack                                  9.576    

Slack (MET) :             9.654ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.372ns  (logic 0.098ns (26.344%)  route 0.274ns (73.656%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y203                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X95Y203        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.098 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.274     0.372    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X95Y205        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X95Y205        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    10.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.026    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  9.654    

Slack (MET) :             9.700ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.326ns  (logic 0.096ns (29.448%)  route 0.230ns (70.552%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y203                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X95Y203        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.230     0.326    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X95Y205        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X95Y205        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.027    10.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.026    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  9.700    

Slack (MET) :             9.702ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.324ns  (logic 0.093ns (28.704%)  route 0.231ns (71.296%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y203                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X94Y203        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.093 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.231     0.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X95Y204        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X95Y204        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    10.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.026    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  9.702    

Slack (MET) :             9.704ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.322ns  (logic 0.096ns (29.814%)  route 0.226ns (70.186%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y208                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X99Y208        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.226     0.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X99Y208        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X99Y208        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    10.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.026    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  9.704    

Slack (MET) :             9.706ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.320ns  (logic 0.098ns (30.625%)  route 0.222ns (69.375%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y203                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X94Y203        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.098 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.222     0.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X95Y204        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X95Y204        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.027    10.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.026    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  9.706    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.933ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.933ns  (required time - arrival time)
  Source:                 VIO_FFT/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            COS_GEN/cnt1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.595ns  (logic 0.273ns (4.879%)  route 5.322ns (95.121%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.051ns = ( 14.050 - 9.999 ) 
    Source Clock Delay      (SCD):    3.951ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.534ns (routing 0.903ns, distribution 1.631ns)
  Clock Net Delay (Destination): 2.115ns (routing 0.821ns, distribution 1.294ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.389    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.417 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       2.534     3.951    VIO_FFT/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X101Y201       FDRE                                         r  VIO_FFT/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y201       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     4.047 f  VIO_FFT/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           1.391     5.438    COS_GEN/probe_out0[0]
    SLICE_X66Y151        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     5.615 f  COS_GEN/cnt1[3]_i_2/O
                         net (fo=93, routed)          3.931     9.546    COS_GEN/cnt1[3]_i_2_n_0
    SLICE_X78Y13         FDCE                                         f  COS_GEN/cnt1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AC8                                               0.000     9.999 r  clk_p (IN)
                         net (fo=0)                   0.000     9.999    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637    10.636 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.676    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.676 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    11.039    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.683 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.911    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.935 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       2.115    14.050    COS_GEN/clk_out1
    SLICE_X78Y13         FDCE                                         r  COS_GEN/cnt1_reg[3]/C
                         clock pessimism             -0.436    13.613    
                         clock uncertainty           -0.062    13.552    
    SLICE_X78Y13         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.072    13.480    COS_GEN/cnt1_reg[3]
  -------------------------------------------------------------------
                         required time                         13.480    
                         arrival time                          -9.546    
  -------------------------------------------------------------------
                         slack                                  3.933    

Slack (MET) :             3.933ns  (required time - arrival time)
  Source:                 VIO_FFT/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            COS_GEN/din_re_reg[15][3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.595ns  (logic 0.273ns (4.879%)  route 5.322ns (95.121%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.051ns = ( 14.050 - 9.999 ) 
    Source Clock Delay      (SCD):    3.951ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.534ns (routing 0.903ns, distribution 1.631ns)
  Clock Net Delay (Destination): 2.115ns (routing 0.821ns, distribution 1.294ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.389    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.417 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       2.534     3.951    VIO_FFT/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X101Y201       FDRE                                         r  VIO_FFT/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y201       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     4.047 f  VIO_FFT/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           1.391     5.438    COS_GEN/probe_out0[0]
    SLICE_X66Y151        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     5.615 f  COS_GEN/cnt1[3]_i_2/O
                         net (fo=93, routed)          3.931     9.546    COS_GEN/cnt1[3]_i_2_n_0
    SLICE_X78Y13         FDCE                                         f  COS_GEN/din_re_reg[15][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AC8                                               0.000     9.999 r  clk_p (IN)
                         net (fo=0)                   0.000     9.999    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637    10.636 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.676    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.676 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    11.039    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.683 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.911    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.935 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       2.115    14.050    COS_GEN/clk_out1
    SLICE_X78Y13         FDCE                                         r  COS_GEN/din_re_reg[15][3]/C
                         clock pessimism             -0.436    13.613    
                         clock uncertainty           -0.062    13.552    
    SLICE_X78Y13         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.072    13.480    COS_GEN/din_re_reg[15][3]
  -------------------------------------------------------------------
                         required time                         13.480    
                         arrival time                          -9.546    
  -------------------------------------------------------------------
                         slack                                  3.933    

Slack (MET) :             3.935ns  (required time - arrival time)
  Source:                 VIO_FFT/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            COS_GEN/cnt1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.593ns  (logic 0.273ns (4.881%)  route 5.320ns (95.119%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.051ns = ( 14.050 - 9.999 ) 
    Source Clock Delay      (SCD):    3.951ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.534ns (routing 0.903ns, distribution 1.631ns)
  Clock Net Delay (Destination): 2.115ns (routing 0.821ns, distribution 1.294ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.389    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.417 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       2.534     3.951    VIO_FFT/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X101Y201       FDRE                                         r  VIO_FFT/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y201       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     4.047 f  VIO_FFT/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           1.391     5.438    COS_GEN/probe_out0[0]
    SLICE_X66Y151        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     5.615 f  COS_GEN/cnt1[3]_i_2/O
                         net (fo=93, routed)          3.929     9.544    COS_GEN/cnt1[3]_i_2_n_0
    SLICE_X78Y13         FDCE                                         f  COS_GEN/cnt1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AC8                                               0.000     9.999 r  clk_p (IN)
                         net (fo=0)                   0.000     9.999    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637    10.636 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.676    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.676 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    11.039    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.683 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.911    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.935 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       2.115    14.050    COS_GEN/clk_out1
    SLICE_X78Y13         FDCE                                         r  COS_GEN/cnt1_reg[0]/C
                         clock pessimism             -0.436    13.613    
                         clock uncertainty           -0.062    13.552    
    SLICE_X78Y13         FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.072    13.480    COS_GEN/cnt1_reg[0]
  -------------------------------------------------------------------
                         required time                         13.480    
                         arrival time                          -9.544    
  -------------------------------------------------------------------
                         slack                                  3.935    

Slack (MET) :             4.088ns  (required time - arrival time)
  Source:                 VIO_FFT/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            COS_GEN/din_re_reg[13][2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.429ns  (logic 0.273ns (5.029%)  route 5.156ns (94.971%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.040ns = ( 14.039 - 9.999 ) 
    Source Clock Delay      (SCD):    3.951ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.534ns (routing 0.903ns, distribution 1.631ns)
  Clock Net Delay (Destination): 2.104ns (routing 0.821ns, distribution 1.283ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.389    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.417 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       2.534     3.951    VIO_FFT/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X101Y201       FDRE                                         r  VIO_FFT/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y201       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     4.047 f  VIO_FFT/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           1.391     5.438    COS_GEN/probe_out0[0]
    SLICE_X66Y151        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     5.615 f  COS_GEN/cnt1[3]_i_2/O
                         net (fo=93, routed)          3.765     9.380    COS_GEN/cnt1[3]_i_2_n_0
    SLICE_X75Y17         FDCE                                         f  COS_GEN/din_re_reg[13][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AC8                                               0.000     9.999 r  clk_p (IN)
                         net (fo=0)                   0.000     9.999    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637    10.636 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.676    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.676 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    11.039    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.683 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.911    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.935 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       2.104    14.039    COS_GEN/clk_out1
    SLICE_X75Y17         FDCE                                         r  COS_GEN/din_re_reg[13][2]/C
                         clock pessimism             -0.436    13.602    
                         clock uncertainty           -0.062    13.541    
    SLICE_X75Y17         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.072    13.469    COS_GEN/din_re_reg[13][2]
  -------------------------------------------------------------------
                         required time                         13.469    
                         arrival time                          -9.380    
  -------------------------------------------------------------------
                         slack                                  4.088    

Slack (MET) :             4.116ns  (required time - arrival time)
  Source:                 VIO_FFT/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            COS_GEN/cnt1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.409ns  (logic 0.273ns (5.047%)  route 5.136ns (94.953%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.048ns = ( 14.047 - 9.999 ) 
    Source Clock Delay      (SCD):    3.951ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.534ns (routing 0.903ns, distribution 1.631ns)
  Clock Net Delay (Destination): 2.112ns (routing 0.821ns, distribution 1.291ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.389    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.417 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       2.534     3.951    VIO_FFT/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X101Y201       FDRE                                         r  VIO_FFT/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y201       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     4.047 f  VIO_FFT/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           1.391     5.438    COS_GEN/probe_out0[0]
    SLICE_X66Y151        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     5.615 f  COS_GEN/cnt1[3]_i_2/O
                         net (fo=93, routed)          3.745     9.360    COS_GEN/cnt1[3]_i_2_n_0
    SLICE_X78Y17         FDCE                                         f  COS_GEN/cnt1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AC8                                               0.000     9.999 r  clk_p (IN)
                         net (fo=0)                   0.000     9.999    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637    10.636 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.676    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.676 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    11.039    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.683 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.911    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.935 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       2.112    14.047    COS_GEN/clk_out1
    SLICE_X78Y17         FDCE                                         r  COS_GEN/cnt1_reg[2]/C
                         clock pessimism             -0.436    13.610    
                         clock uncertainty           -0.062    13.549    
    SLICE_X78Y17         FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.072    13.477    COS_GEN/cnt1_reg[2]
  -------------------------------------------------------------------
                         required time                         13.477    
                         arrival time                          -9.360    
  -------------------------------------------------------------------
                         slack                                  4.116    

Slack (MET) :             4.116ns  (required time - arrival time)
  Source:                 VIO_FFT/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            COS_GEN/din_re_reg[15][2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.409ns  (logic 0.273ns (5.047%)  route 5.136ns (94.953%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.048ns = ( 14.047 - 9.999 ) 
    Source Clock Delay      (SCD):    3.951ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.534ns (routing 0.903ns, distribution 1.631ns)
  Clock Net Delay (Destination): 2.112ns (routing 0.821ns, distribution 1.291ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.389    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.417 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       2.534     3.951    VIO_FFT/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X101Y201       FDRE                                         r  VIO_FFT/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y201       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     4.047 f  VIO_FFT/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           1.391     5.438    COS_GEN/probe_out0[0]
    SLICE_X66Y151        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     5.615 f  COS_GEN/cnt1[3]_i_2/O
                         net (fo=93, routed)          3.745     9.360    COS_GEN/cnt1[3]_i_2_n_0
    SLICE_X78Y17         FDCE                                         f  COS_GEN/din_re_reg[15][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AC8                                               0.000     9.999 r  clk_p (IN)
                         net (fo=0)                   0.000     9.999    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637    10.636 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.676    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.676 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    11.039    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.683 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.911    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.935 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       2.112    14.047    COS_GEN/clk_out1
    SLICE_X78Y17         FDCE                                         r  COS_GEN/din_re_reg[15][2]/C
                         clock pessimism             -0.436    13.610    
                         clock uncertainty           -0.062    13.549    
    SLICE_X78Y17         FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.072    13.477    COS_GEN/din_re_reg[15][2]
  -------------------------------------------------------------------
                         required time                         13.477    
                         arrival time                          -9.360    
  -------------------------------------------------------------------
                         slack                                  4.116    

Slack (MET) :             4.381ns  (required time - arrival time)
  Source:                 VIO_FFT/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            COS_GEN/cnt1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 0.273ns (5.329%)  route 4.850ns (94.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.027ns = ( 14.026 - 9.999 ) 
    Source Clock Delay      (SCD):    3.951ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.534ns (routing 0.903ns, distribution 1.631ns)
  Clock Net Delay (Destination): 2.091ns (routing 0.821ns, distribution 1.270ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.389    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.417 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       2.534     3.951    VIO_FFT/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X101Y201       FDRE                                         r  VIO_FFT/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y201       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     4.047 f  VIO_FFT/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           1.391     5.438    COS_GEN/probe_out0[0]
    SLICE_X66Y151        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     5.615 f  COS_GEN/cnt1[3]_i_2/O
                         net (fo=93, routed)          3.459     9.074    COS_GEN/cnt1[3]_i_2_n_0
    SLICE_X70Y23         FDCE                                         f  COS_GEN/cnt1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AC8                                               0.000     9.999 r  clk_p (IN)
                         net (fo=0)                   0.000     9.999    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637    10.636 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.676    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.676 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    11.039    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.683 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.911    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.935 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       2.091    14.026    COS_GEN/clk_out1
    SLICE_X70Y23         FDCE                                         r  COS_GEN/cnt1_reg[1]/C
                         clock pessimism             -0.436    13.589    
                         clock uncertainty           -0.062    13.528    
    SLICE_X70Y23         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.072    13.456    COS_GEN/cnt1_reg[1]
  -------------------------------------------------------------------
                         required time                         13.456    
                         arrival time                          -9.074    
  -------------------------------------------------------------------
                         slack                                  4.381    

Slack (MET) :             4.381ns  (required time - arrival time)
  Source:                 VIO_FFT/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            COS_GEN/din_re_reg[14][1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 0.273ns (5.329%)  route 4.850ns (94.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.027ns = ( 14.026 - 9.999 ) 
    Source Clock Delay      (SCD):    3.951ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.534ns (routing 0.903ns, distribution 1.631ns)
  Clock Net Delay (Destination): 2.091ns (routing 0.821ns, distribution 1.270ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.389    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.417 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       2.534     3.951    VIO_FFT/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X101Y201       FDRE                                         r  VIO_FFT/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y201       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     4.047 f  VIO_FFT/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           1.391     5.438    COS_GEN/probe_out0[0]
    SLICE_X66Y151        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     5.615 f  COS_GEN/cnt1[3]_i_2/O
                         net (fo=93, routed)          3.459     9.074    COS_GEN/cnt1[3]_i_2_n_0
    SLICE_X70Y23         FDCE                                         f  COS_GEN/din_re_reg[14][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AC8                                               0.000     9.999 r  clk_p (IN)
                         net (fo=0)                   0.000     9.999    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637    10.636 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.676    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.676 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    11.039    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.683 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.911    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.935 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       2.091    14.026    COS_GEN/clk_out1
    SLICE_X70Y23         FDCE                                         r  COS_GEN/din_re_reg[14][1]/C
                         clock pessimism             -0.436    13.589    
                         clock uncertainty           -0.062    13.528    
    SLICE_X70Y23         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.072    13.456    COS_GEN/din_re_reg[14][1]
  -------------------------------------------------------------------
                         required time                         13.456    
                         arrival time                          -9.074    
  -------------------------------------------------------------------
                         slack                                  4.381    

Slack (MET) :             4.381ns  (required time - arrival time)
  Source:                 VIO_FFT/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            COS_GEN/din_re_reg[15][1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 0.273ns (5.329%)  route 4.850ns (94.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.027ns = ( 14.026 - 9.999 ) 
    Source Clock Delay      (SCD):    3.951ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.534ns (routing 0.903ns, distribution 1.631ns)
  Clock Net Delay (Destination): 2.091ns (routing 0.821ns, distribution 1.270ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.389    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.417 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       2.534     3.951    VIO_FFT/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X101Y201       FDRE                                         r  VIO_FFT/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y201       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     4.047 f  VIO_FFT/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           1.391     5.438    COS_GEN/probe_out0[0]
    SLICE_X66Y151        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     5.615 f  COS_GEN/cnt1[3]_i_2/O
                         net (fo=93, routed)          3.459     9.074    COS_GEN/cnt1[3]_i_2_n_0
    SLICE_X70Y23         FDCE                                         f  COS_GEN/din_re_reg[15][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AC8                                               0.000     9.999 r  clk_p (IN)
                         net (fo=0)                   0.000     9.999    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637    10.636 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.676    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.676 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    11.039    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.683 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.911    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.935 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       2.091    14.026    COS_GEN/clk_out1
    SLICE_X70Y23         FDCE                                         r  COS_GEN/din_re_reg[15][1]/C
                         clock pessimism             -0.436    13.589    
                         clock uncertainty           -0.062    13.528    
    SLICE_X70Y23         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.072    13.456    COS_GEN/din_re_reg[15][1]
  -------------------------------------------------------------------
                         required time                         13.456    
                         arrival time                          -9.074    
  -------------------------------------------------------------------
                         slack                                  4.381    

Slack (MET) :             4.383ns  (required time - arrival time)
  Source:                 VIO_FFT/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            COS_GEN/din_re_reg[13][3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.121ns  (logic 0.273ns (5.331%)  route 4.848ns (94.669%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.027ns = ( 14.026 - 9.999 ) 
    Source Clock Delay      (SCD):    3.951ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.534ns (routing 0.903ns, distribution 1.631ns)
  Clock Net Delay (Destination): 2.091ns (routing 0.821ns, distribution 1.270ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.389    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.417 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       2.534     3.951    VIO_FFT/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X101Y201       FDRE                                         r  VIO_FFT/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y201       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     4.047 f  VIO_FFT/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           1.391     5.438    COS_GEN/probe_out0[0]
    SLICE_X66Y151        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     5.615 f  COS_GEN/cnt1[3]_i_2/O
                         net (fo=93, routed)          3.457     9.072    COS_GEN/cnt1[3]_i_2_n_0
    SLICE_X70Y23         FDCE                                         f  COS_GEN/din_re_reg[13][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AC8                                               0.000     9.999 r  clk_p (IN)
                         net (fo=0)                   0.000     9.999    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637    10.636 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.676    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.676 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    11.039    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.683 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.911    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.935 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       2.091    14.026    COS_GEN/clk_out1
    SLICE_X70Y23         FDCE                                         r  COS_GEN/din_re_reg[13][3]/C
                         clock pessimism             -0.436    13.589    
                         clock uncertainty           -0.062    13.528    
    SLICE_X70Y23         FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.072    13.456    COS_GEN/din_re_reg[13][3]
  -------------------------------------------------------------------
                         required time                         13.456    
                         arrival time                          -9.072    
  -------------------------------------------------------------------
                         slack                                  4.383    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.039ns (36.449%)  route 0.068ns (63.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    2.285ns
    Clock Pessimism Removal (CPR):    -0.219ns
  Clock Net Delay (Source):      1.292ns (routing 0.465ns, distribution 0.827ns)
  Clock Net Delay (Destination): 1.451ns (routing 0.517ns, distribution 0.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.357     0.357 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.397    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.397 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.600    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.830 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.976    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.993 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       1.292     2.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X107Y199       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y199       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.324 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.068     2.392    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X108Y199       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.462     0.462 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.512    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.512 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.742    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.447 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.613    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.632 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       1.451     2.083    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X108Y199       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.219     2.302    
    SLICE_X108Y199       FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     2.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.392    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.040ns (30.769%)  route 0.090ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    2.266ns
    Clock Pessimism Removal (CPR):    -0.226ns
  Clock Net Delay (Source):      1.273ns (routing 0.465ns, distribution 0.808ns)
  Clock Net Delay (Destination): 1.432ns (routing 0.517ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.357     0.357 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.397    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.397 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.600    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.830 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.976    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.993 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       1.273     2.266    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X103Y211       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y211       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.306 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.090     2.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X103Y212       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.462     0.462 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.512    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.512 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.742    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.447 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.613    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.632 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       1.432     2.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X103Y212       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.226     2.291    
    SLICE_X103Y212       FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     2.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.271    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.039ns (30.952%)  route 0.087ns (69.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    2.288ns
    Clock Pessimism Removal (CPR):    -0.219ns
  Clock Net Delay (Source):      1.295ns (routing 0.465ns, distribution 0.830ns)
  Clock Net Delay (Destination): 1.447ns (routing 0.517ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.357     0.357 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.397    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.397 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.600    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.830 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.976    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.993 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       1.295     2.288    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X107Y199       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y199       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.327 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.087     2.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X108Y199       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.462     0.462 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.512    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.512 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.742    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.447 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.613    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.632 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       1.447     2.079    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X108Y199       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism              0.219     2.298    
    SLICE_X108Y199       FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     2.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -2.278    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.039ns (29.771%)  route 0.092ns (70.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    2.274ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Net Delay (Source):      1.281ns (routing 0.465ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.433ns (routing 0.517ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.357     0.357 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.397    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.397 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.600    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.830 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.976    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.993 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       1.281     2.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X102Y212       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y212       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.313 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.092     2.405    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X101Y212       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.462     0.462 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.512    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.512 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.742    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.447 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.613    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.632 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       1.433     2.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X101Y212       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.222     2.287    
    SLICE_X101Y212       FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     2.267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.267    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.039ns (29.771%)  route 0.092ns (70.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    2.274ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Net Delay (Source):      1.281ns (routing 0.465ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.433ns (routing 0.517ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.357     0.357 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.397    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.397 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.600    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.830 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.976    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.993 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       1.281     2.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X102Y212       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y212       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.313 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.092     2.405    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X101Y212       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.462     0.462 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.512    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.512 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.742    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.447 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.613    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.632 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       1.433     2.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X101Y212       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.222     2.287    
    SLICE_X101Y212       FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     2.267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.267    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.039ns (29.771%)  route 0.092ns (70.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    2.274ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Net Delay (Source):      1.281ns (routing 0.465ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.433ns (routing 0.517ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.357     0.357 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.397    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.397 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.600    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.830 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.976    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.993 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       1.281     2.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X102Y212       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y212       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.313 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.092     2.405    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X101Y212       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.462     0.462 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.512    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.512 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.742    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.447 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.613    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.632 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       1.433     2.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X101Y212       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.222     2.287    
    SLICE_X101Y212       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.267    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.039ns (29.771%)  route 0.092ns (70.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    2.274ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Net Delay (Source):      1.281ns (routing 0.465ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.433ns (routing 0.517ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.357     0.357 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.397    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.397 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.600    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.830 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.976    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.993 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       1.281     2.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X102Y212       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y212       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.313 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.092     2.405    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X101Y212       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.462     0.462 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.512    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.512 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.742    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.447 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.613    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.632 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       1.433     2.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X101Y212       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.222     2.287    
    SLICE_X101Y212       FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     2.267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.267    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.039ns (27.660%)  route 0.102ns (72.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    2.241ns
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Net Delay (Source):      1.248ns (routing 0.465ns, distribution 0.783ns)
  Clock Net Delay (Destination): 1.399ns (routing 0.517ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.357     0.357 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.397    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.397 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.600    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.830 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.976    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.993 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       1.248     2.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X93Y205        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y205        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.280 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.102     2.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X93Y204        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.462     0.462 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.512    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.512 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.742    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.447 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.613    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.632 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       1.399     2.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X93Y204        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.229     2.261    
    SLICE_X93Y204        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     2.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.241    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.039ns (27.660%)  route 0.102ns (72.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    2.241ns
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Net Delay (Source):      1.248ns (routing 0.465ns, distribution 0.783ns)
  Clock Net Delay (Destination): 1.399ns (routing 0.517ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.357     0.357 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.397    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.397 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.600    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.830 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.976    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.993 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       1.248     2.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X93Y205        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y205        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.280 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.102     2.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X93Y204        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.462     0.462 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.512    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.512 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.742    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.447 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.613    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.632 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       1.399     2.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X93Y204        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.229     2.261    
    SLICE_X93Y204        FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.020     2.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.241    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.039ns (23.077%)  route 0.130ns (76.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    -0.258ns
  Clock Net Delay (Source):      1.250ns (routing 0.465ns, distribution 0.785ns)
  Clock Net Delay (Destination): 1.399ns (routing 0.517ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.357     0.357 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.397    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.397 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.600    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.830 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.976    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.993 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       1.250     2.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X96Y208        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y208        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.282 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.130     2.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X93Y208        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_GEN_100/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.462     0.462 r  CLK_GEN_100/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.512    CLK_GEN_100/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.512 r  CLK_GEN_100/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.742    CLK_GEN_100/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.447 r  CLK_GEN_100/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.613    CLK_GEN_100/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.632 r  CLK_GEN_100/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=43621, routed)       1.399     2.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X93Y208        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.258     2.290    
    SLICE_X93Y208        FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                     -0.020     2.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.270    
                         arrival time                           2.412    
  -------------------------------------------------------------------
                         slack                                  0.142    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       48.567ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.567ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.354ns (29.500%)  route 0.846ns (70.500%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.222ns = ( 53.222 - 50.000 ) 
    Source Clock Delay      (SCD):    7.886ns
    Clock Pessimism Removal (CPR):    4.539ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.909ns (routing 0.932ns, distribution 0.977ns)
  Clock Net Delay (Destination): 1.659ns (routing 0.849ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.649     5.949    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.909     7.886    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X109Y188       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y188       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     7.979 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.146     8.125    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X109Y188       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.179     8.304 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.067     8.371    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X109Y188       LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.082     8.453 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.633     9.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X108Y197       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.074    51.539    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.563 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.659    53.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X108Y197       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              4.539    57.761    
                         clock uncertainty           -0.035    57.725    
    SLICE_X108Y197       FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.072    57.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         57.653    
                         arrival time                          -9.086    
  -------------------------------------------------------------------
                         slack                                 48.567    

Slack (MET) :             48.567ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.354ns (29.500%)  route 0.846ns (70.500%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.222ns = ( 53.222 - 50.000 ) 
    Source Clock Delay      (SCD):    7.886ns
    Clock Pessimism Removal (CPR):    4.539ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.909ns (routing 0.932ns, distribution 0.977ns)
  Clock Net Delay (Destination): 1.659ns (routing 0.849ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.649     5.949    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.909     7.886    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X109Y188       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y188       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     7.979 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.146     8.125    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X109Y188       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.179     8.304 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.067     8.371    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X109Y188       LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.082     8.453 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.633     9.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X108Y197       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.074    51.539    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.563 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.659    53.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X108Y197       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              4.539    57.761    
                         clock uncertainty           -0.035    57.725    
    SLICE_X108Y197       FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.072    57.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         57.653    
                         arrival time                          -9.086    
  -------------------------------------------------------------------
                         slack                                 48.567    

Slack (MET) :             48.567ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.354ns (29.500%)  route 0.846ns (70.500%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.222ns = ( 53.222 - 50.000 ) 
    Source Clock Delay      (SCD):    7.886ns
    Clock Pessimism Removal (CPR):    4.539ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.909ns (routing 0.932ns, distribution 0.977ns)
  Clock Net Delay (Destination): 1.659ns (routing 0.849ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.649     5.949    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.909     7.886    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X109Y188       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y188       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     7.979 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.146     8.125    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X109Y188       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.179     8.304 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.067     8.371    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X109Y188       LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.082     8.453 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.633     9.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X108Y197       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.074    51.539    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.563 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.659    53.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X108Y197       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              4.539    57.761    
                         clock uncertainty           -0.035    57.725    
    SLICE_X108Y197       FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.072    57.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         57.653    
                         arrival time                          -9.086    
  -------------------------------------------------------------------
                         slack                                 48.567    

Slack (MET) :             48.567ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.354ns (29.500%)  route 0.846ns (70.500%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.222ns = ( 53.222 - 50.000 ) 
    Source Clock Delay      (SCD):    7.886ns
    Clock Pessimism Removal (CPR):    4.539ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.909ns (routing 0.932ns, distribution 0.977ns)
  Clock Net Delay (Destination): 1.659ns (routing 0.849ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.649     5.949    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.909     7.886    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X109Y188       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y188       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     7.979 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.146     8.125    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X109Y188       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.179     8.304 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.067     8.371    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X109Y188       LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.082     8.453 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.633     9.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X108Y197       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.074    51.539    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.563 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.659    53.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X108Y197       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              4.539    57.761    
                         clock uncertainty           -0.035    57.725    
    SLICE_X108Y197       FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.072    57.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         57.653    
                         arrival time                          -9.086    
  -------------------------------------------------------------------
                         slack                                 48.567    

Slack (MET) :             48.567ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.354ns (29.500%)  route 0.846ns (70.500%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.222ns = ( 53.222 - 50.000 ) 
    Source Clock Delay      (SCD):    7.886ns
    Clock Pessimism Removal (CPR):    4.539ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.909ns (routing 0.932ns, distribution 0.977ns)
  Clock Net Delay (Destination): 1.659ns (routing 0.849ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.649     5.949    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.909     7.886    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X109Y188       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y188       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     7.979 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.146     8.125    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X109Y188       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.179     8.304 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.067     8.371    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X109Y188       LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.082     8.453 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.633     9.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X108Y197       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.074    51.539    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.563 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.659    53.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X108Y197       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              4.539    57.761    
                         clock uncertainty           -0.035    57.725    
    SLICE_X108Y197       FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.072    57.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         57.653    
                         arrival time                          -9.086    
  -------------------------------------------------------------------
                         slack                                 48.567    

Slack (MET) :             48.567ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.354ns (29.500%)  route 0.846ns (70.500%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.222ns = ( 53.222 - 50.000 ) 
    Source Clock Delay      (SCD):    7.886ns
    Clock Pessimism Removal (CPR):    4.539ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.909ns (routing 0.932ns, distribution 0.977ns)
  Clock Net Delay (Destination): 1.659ns (routing 0.849ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.649     5.949    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.909     7.886    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X109Y188       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y188       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     7.979 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.146     8.125    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X109Y188       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.179     8.304 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.067     8.371    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X109Y188       LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.082     8.453 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.633     9.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X108Y197       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.074    51.539    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.563 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.659    53.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X108Y197       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              4.539    57.761    
                         clock uncertainty           -0.035    57.725    
    SLICE_X108Y197       FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.072    57.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         57.653    
                         arrival time                          -9.086    
  -------------------------------------------------------------------
                         slack                                 48.567    

Slack (MET) :             48.567ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.354ns (29.500%)  route 0.846ns (70.500%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.222ns = ( 53.222 - 50.000 ) 
    Source Clock Delay      (SCD):    7.886ns
    Clock Pessimism Removal (CPR):    4.539ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.909ns (routing 0.932ns, distribution 0.977ns)
  Clock Net Delay (Destination): 1.659ns (routing 0.849ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.649     5.949    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.909     7.886    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X109Y188       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y188       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     7.979 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.146     8.125    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X109Y188       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.179     8.304 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.067     8.371    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X109Y188       LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.082     8.453 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.633     9.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X108Y197       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.074    51.539    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.563 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.659    53.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X108Y197       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              4.539    57.761    
                         clock uncertainty           -0.035    57.725    
    SLICE_X108Y197       FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.072    57.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         57.653    
                         arrival time                          -9.086    
  -------------------------------------------------------------------
                         slack                                 48.567    

Slack (MET) :             48.567ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.354ns (29.500%)  route 0.846ns (70.500%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.222ns = ( 53.222 - 50.000 ) 
    Source Clock Delay      (SCD):    7.886ns
    Clock Pessimism Removal (CPR):    4.539ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.909ns (routing 0.932ns, distribution 0.977ns)
  Clock Net Delay (Destination): 1.659ns (routing 0.849ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.649     5.949    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.909     7.886    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X109Y188       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y188       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     7.979 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.146     8.125    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X109Y188       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.179     8.304 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.067     8.371    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X109Y188       LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.082     8.453 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.633     9.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X108Y197       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.074    51.539    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.563 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.659    53.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X108Y197       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              4.539    57.761    
                         clock uncertainty           -0.035    57.725    
    SLICE_X108Y197       FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.072    57.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         57.653    
                         arrival time                          -9.086    
  -------------------------------------------------------------------
                         slack                                 48.567    

Slack (MET) :             48.722ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.099ns (8.669%)  route 1.043ns (91.331%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.224ns = ( 53.224 - 50.000 ) 
    Source Clock Delay      (SCD):    7.854ns
    Clock Pessimism Removal (CPR):    4.601ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.877ns (routing 0.932ns, distribution 0.945ns)
  Clock Net Delay (Destination): 1.661ns (routing 0.849ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.649     5.949    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.877     7.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X100Y208       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y208       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     7.953 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          1.043     8.996    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X100Y207       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.074    51.539    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.563 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.661    53.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X100Y207       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              4.601    57.825    
                         clock uncertainty           -0.035    57.790    
    SLICE_X100Y207       FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.072    57.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         57.718    
                         arrival time                          -8.996    
  -------------------------------------------------------------------
                         slack                                 48.722    

Slack (MET) :             48.722ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.099ns (8.669%)  route 1.043ns (91.331%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.224ns = ( 53.224 - 50.000 ) 
    Source Clock Delay      (SCD):    7.854ns
    Clock Pessimism Removal (CPR):    4.601ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.877ns (routing 0.932ns, distribution 0.945ns)
  Clock Net Delay (Destination): 1.661ns (routing 0.849ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.649     5.949    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.877     7.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X100Y208       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y208       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     7.953 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          1.043     8.996    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X100Y207       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.074    51.539    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.563 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.661    53.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X100Y207       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              4.601    57.825    
                         clock uncertainty           -0.035    57.790    
    SLICE_X100Y207       FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.072    57.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         57.718    
                         arrival time                          -8.996    
  -------------------------------------------------------------------
                         slack                                 48.722    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.038ns (19.289%)  route 0.159ns (80.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.495ns
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    4.173ns
  Clock Net Delay (Source):      0.976ns (routing 0.477ns, distribution 0.499ns)
  Clock Net Delay (Destination): 1.119ns (routing 0.530ns, distribution 0.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.800     1.265    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.976     2.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X96Y210        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y210        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.296 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.159     2.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X96Y206        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.057     5.357    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.119     6.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X96Y206        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism             -4.173     2.322    
    SLICE_X96Y206        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     2.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.302    
                         arrival time                           2.455    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.038ns (19.289%)  route 0.159ns (80.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.495ns
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    4.173ns
  Clock Net Delay (Source):      0.976ns (routing 0.477ns, distribution 0.499ns)
  Clock Net Delay (Destination): 1.119ns (routing 0.530ns, distribution 0.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.800     1.265    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.976     2.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X96Y210        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y210        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.296 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.159     2.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X96Y206        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.057     5.357    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.119     6.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X96Y206        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -4.173     2.322    
    SLICE_X96Y206        FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.020     2.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.302    
                         arrival time                           2.455    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.038ns (19.289%)  route 0.159ns (80.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.495ns
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    4.173ns
  Clock Net Delay (Source):      0.976ns (routing 0.477ns, distribution 0.499ns)
  Clock Net Delay (Destination): 1.119ns (routing 0.530ns, distribution 0.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.800     1.265    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.976     2.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X96Y210        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y210        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.296 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.159     2.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X96Y206        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.057     5.357    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.119     6.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X96Y206        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -4.173     2.322    
    SLICE_X96Y206        FDCE (Remov_BFF_SLICEM_C_CLR)
                                                     -0.020     2.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.302    
                         arrival time                           2.455    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.038ns (20.541%)  route 0.147ns (79.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.478ns
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    4.173ns
  Clock Net Delay (Source):      0.976ns (routing 0.477ns, distribution 0.499ns)
  Clock Net Delay (Destination): 1.102ns (routing 0.530ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.800     1.265    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.976     2.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X96Y210        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y210        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.296 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.147     2.443    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X95Y206        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.057     5.357    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.102     6.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X95Y206        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism             -4.173     2.305    
    SLICE_X95Y206        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     2.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.285    
                         arrival time                           2.443    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.039ns (24.224%)  route 0.122ns (75.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.462ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    4.202ns
  Clock Net Delay (Source):      0.958ns (routing 0.477ns, distribution 0.481ns)
  Clock Net Delay (Destination): 1.086ns (routing 0.530ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.800     1.265    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.958     2.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X100Y208       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y208       FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.279 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.122     2.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X100Y206       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.057     5.357    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.086     6.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X100Y206       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -4.202     2.260    
    SLICE_X100Y206       FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     2.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.039ns (24.224%)  route 0.122ns (75.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.462ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    4.202ns
  Clock Net Delay (Source):      0.958ns (routing 0.477ns, distribution 0.481ns)
  Clock Net Delay (Destination): 1.086ns (routing 0.530ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.800     1.265    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.958     2.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X100Y208       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y208       FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.279 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.122     2.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X100Y206       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.057     5.357    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.086     6.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X100Y206       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -4.202     2.260    
    SLICE_X100Y206       FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     2.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.039ns (24.224%)  route 0.122ns (75.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.462ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    4.202ns
  Clock Net Delay (Source):      0.958ns (routing 0.477ns, distribution 0.481ns)
  Clock Net Delay (Destination): 1.086ns (routing 0.530ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.800     1.265    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.958     2.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X100Y208       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y208       FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.279 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.122     2.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X100Y206       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.057     5.357    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.086     6.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X100Y206       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -4.202     2.260    
    SLICE_X100Y206       FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     2.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.039ns (24.224%)  route 0.122ns (75.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.462ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    4.202ns
  Clock Net Delay (Source):      0.958ns (routing 0.477ns, distribution 0.481ns)
  Clock Net Delay (Destination): 1.086ns (routing 0.530ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.800     1.265    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.958     2.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X100Y208       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y208       FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.279 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.122     2.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0[0]
    SLICE_X100Y206       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.057     5.357    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.086     6.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X100Y206       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -4.202     2.260    
    SLICE_X100Y206       FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     2.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.039ns (24.224%)  route 0.122ns (75.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.462ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    4.202ns
  Clock Net Delay (Source):      0.958ns (routing 0.477ns, distribution 0.481ns)
  Clock Net Delay (Destination): 1.086ns (routing 0.530ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.800     1.265    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.958     2.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X100Y208       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y208       FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.279 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.122     2.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0[0]
    SLICE_X100Y206       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.057     5.357    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.086     6.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X100Y206       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -4.202     2.260    
    SLICE_X100Y206       FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     2.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.039ns (20.419%)  route 0.152ns (79.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.479ns
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    4.173ns
  Clock Net Delay (Source):      0.976ns (routing 0.477ns, distribution 0.499ns)
  Clock Net Delay (Destination): 1.103ns (routing 0.530ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.800     1.265    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.976     2.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X96Y208        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y208        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.297 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.152     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X96Y211        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.057     5.357    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.103     6.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X96Y211        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -4.173     2.306    
    SLICE_X96Y211        FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                     -0.020     2.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.286    
                         arrival time                           2.449    
  -------------------------------------------------------------------
                         slack                                  0.163    





