{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1490182176374 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1490182176376 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 22 12:29:36 2017 " "Processing started: Wed Mar 22 12:29:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1490182176376 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490182176376 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BancRegistres -c BancRegistres " "Command: quartus_map --read_settings_files=on --write_settings_files=off BancRegistres -c BancRegistres" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490182176376 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1490182176725 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1490182176726 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"case\";  expecting \"end\", or \"(\", or an identifier (\"case\" is a reserved keyword), or a concurrent statement Descodificador5.vhd(13) " "VHDL syntax error at Descodificador5.vhd(13) near text \"case\";  expecting \"end\", or \"(\", or an identifier (\"case\" is a reserved keyword), or a concurrent statement" {  } { { "../../Descodificador5.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P2/Descodificador5.vhd" 13 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490182203323 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement Descodificador5.vhd(15) " "VHDL syntax error at Descodificador5.vhd(15) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement" {  } { { "../../Descodificador5.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P2/Descodificador5.vhd" 15 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490182203323 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement Descodificador5.vhd(16) " "VHDL syntax error at Descodificador5.vhd(16) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement" {  } { { "../../Descodificador5.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P2/Descodificador5.vhd" 16 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490182203323 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement Descodificador5.vhd(17) " "VHDL syntax error at Descodificador5.vhd(17) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement" {  } { { "../../Descodificador5.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P2/Descodificador5.vhd" 17 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490182203324 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement Descodificador5.vhd(18) " "VHDL syntax error at Descodificador5.vhd(18) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement" {  } { { "../../Descodificador5.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P2/Descodificador5.vhd" 18 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490182203324 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement Descodificador5.vhd(19) " "VHDL syntax error at Descodificador5.vhd(19) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement" {  } { { "../../Descodificador5.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P2/Descodificador5.vhd" 19 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490182203324 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement Descodificador5.vhd(20) " "VHDL syntax error at Descodificador5.vhd(20) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement" {  } { { "../../Descodificador5.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P2/Descodificador5.vhd" 20 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490182203324 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement Descodificador5.vhd(21) " "VHDL syntax error at Descodificador5.vhd(21) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement" {  } { { "../../Descodificador5.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P2/Descodificador5.vhd" 21 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490182203324 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement Descodificador5.vhd(22) " "VHDL syntax error at Descodificador5.vhd(22) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement" {  } { { "../../Descodificador5.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P2/Descodificador5.vhd" 22 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490182203324 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement Descodificador5.vhd(23) " "VHDL syntax error at Descodificador5.vhd(23) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement" {  } { { "../../Descodificador5.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P2/Descodificador5.vhd" 23 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490182203324 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement Descodificador5.vhd(24) " "VHDL syntax error at Descodificador5.vhd(24) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement" {  } { { "../../Descodificador5.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P2/Descodificador5.vhd" 24 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490182203324 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement Descodificador5.vhd(25) " "VHDL syntax error at Descodificador5.vhd(25) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement" {  } { { "../../Descodificador5.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P2/Descodificador5.vhd" 25 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490182203324 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement Descodificador5.vhd(26) " "VHDL syntax error at Descodificador5.vhd(26) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement" {  } { { "../../Descodificador5.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P2/Descodificador5.vhd" 26 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490182203324 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement Descodificador5.vhd(27) " "VHDL syntax error at Descodificador5.vhd(27) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement" {  } { { "../../Descodificador5.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P2/Descodificador5.vhd" 27 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490182203324 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement Descodificador5.vhd(28) " "VHDL syntax error at Descodificador5.vhd(28) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement" {  } { { "../../Descodificador5.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P2/Descodificador5.vhd" 28 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490182203324 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement Descodificador5.vhd(29) " "VHDL syntax error at Descodificador5.vhd(29) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement" {  } { { "../../Descodificador5.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P2/Descodificador5.vhd" 29 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490182203324 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement Descodificador5.vhd(30) " "VHDL syntax error at Descodificador5.vhd(30) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement" {  } { { "../../Descodificador5.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P2/Descodificador5.vhd" 30 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490182203324 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement Descodificador5.vhd(31) " "VHDL syntax error at Descodificador5.vhd(31) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement" {  } { { "../../Descodificador5.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P2/Descodificador5.vhd" 31 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490182203325 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement Descodificador5.vhd(32) " "VHDL syntax error at Descodificador5.vhd(32) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement" {  } { { "../../Descodificador5.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P2/Descodificador5.vhd" 32 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490182203325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/comnu/Documents/Q4/ArquitecturaComputadors/P2/Descodificador5.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /home/comnu/Documents/Q4/ArquitecturaComputadors/P2/Descodificador5.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490182203326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/comnu/Documents/Q4/ArquitecturaComputadors/P2/Registre.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/comnu/Documents/Q4/ArquitecturaComputadors/P2/Registre.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registre-Behavioral " "Found design unit 1: Registre-Behavioral" {  } { { "../../Registre.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P2/Registre.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490182203331 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registre " "Found entity 1: Registre" {  } { { "../../Registre.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P2/Registre.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490182203331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490182203331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/comnu/Documents/Q4/ArquitecturaComputadors/P2/RegistreZero.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/comnu/Documents/Q4/ArquitecturaComputadors/P2/RegistreZero.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegistreZero-Behavioral " "Found design unit 1: RegistreZero-Behavioral" {  } { { "../../RegistreZero.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P2/RegistreZero.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490182203333 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegistreZero " "Found entity 1: RegistreZero" {  } { { "../../RegistreZero.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P2/RegistreZero.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490182203333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490182203333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/comnu/Documents/Q4/ArquitecturaComputadors/P2/RegSortida3Estats.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/comnu/Documents/Q4/ArquitecturaComputadors/P2/RegSortida3Estats.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegSortida3Estats-Behavioral " "Found design unit 1: RegSortida3Estats-Behavioral" {  } { { "../../RegSortida3Estats.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P2/RegSortida3Estats.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490182203335 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegSortida3Estats " "Found entity 1: RegSortida3Estats" {  } { { "../../RegSortida3Estats.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P2/RegSortida3Estats.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490182203335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490182203335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/comnu/Documents/Q4/ArquitecturaComputadors/P2/BancRegistres.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/comnu/Documents/Q4/ArquitecturaComputadors/P2/BancRegistres.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BancRegistres-Behavioral " "Found design unit 1: BancRegistres-Behavioral" {  } { { "../../BancRegistres.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P2/BancRegistres.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490182203338 ""} { "Info" "ISGN_ENTITY_NAME" "1 BancRegistres " "Found entity 1: BancRegistres" {  } { { "../../BancRegistres.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P2/BancRegistres.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490182203338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490182203338 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "952 " "Peak virtual memory: 952 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1490182203501 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 22 12:30:03 2017 " "Processing ended: Wed Mar 22 12:30:03 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1490182203501 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1490182203501 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1490182203501 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1490182203501 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 1  " "Quartus Prime Full Compilation was unsuccessful. 21 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1490182203675 ""}
