

================================================================
== Vitis HLS Report for 'sha_stream_Pipeline_VITIS_LOOP_208_1'
================================================================
* Date:           Thu Apr  3 20:46:15 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SHA
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  2.496 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8194|     8194|  65.552 us|  65.552 us|  8194|  8194|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_208_1  |     8192|     8192|         2|          1|          1|  8192|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      66|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      36|    -|
|Register             |        -|     -|       31|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       31|     102|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln208_fu_89_p2   |         +|   0|  0|  21|          14|           1|
    |add_ln210_fu_95_p2   |         +|   0|  0|  21|          14|          14|
    |icmp_ln208_fu_83_p2  |      icmp|   0|  0|  22|          14|          15|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  66|          43|          32|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1     |   9|          2|   14|         28|
    |j_fu_38                  |   9|          2|   14|         28|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   30|         60|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |j_fu_38                  |  14|   0|   14|          0|
    |zext_ln210_1_reg_121     |  14|   0|   64|         50|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  31|   0|   81|         50|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+-----------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  sha_stream_Pipeline_VITIS_LOOP_208_1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  sha_stream_Pipeline_VITIS_LOOP_208_1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  sha_stream_Pipeline_VITIS_LOOP_208_1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  sha_stream_Pipeline_VITIS_LOOP_208_1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  sha_stream_Pipeline_VITIS_LOOP_208_1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  sha_stream_Pipeline_VITIS_LOOP_208_1|  return value|
|zext_ln210             |   in|   14|     ap_none|                            zext_ln210|        scalar|
|indata_address0        |  out|   14|   ap_memory|                                indata|         array|
|indata_ce0             |  out|    1|   ap_memory|                                indata|         array|
|indata_q0              |   in|    8|   ap_memory|                                indata|         array|
|local_indata_address0  |  out|   14|   ap_memory|                          local_indata|         array|
|local_indata_ce0       |  out|    1|   ap_memory|                          local_indata|         array|
|local_indata_we0       |  out|    1|   ap_memory|                          local_indata|         array|
|local_indata_d0        |  out|    8|   ap_memory|                          local_indata|         array|
+-----------------------+-----+-----+------------+--------------------------------------+--------------+

