/* SPDX-License-Identifier: GPL-2.0-only OR MIT */
/*
 * Copyright 2024 NXP
 */

#ifndef _DT_BINDINGS_NXP_NETC_H
#define _DT_BINDINGS_NXP_NETC_H

#define  NXP_NETC_MII		0x0
#define  NXP_NETC_RMII		0x1
#define  NXP_NETC_RGMII		0x2
#define  NXP_NETC_SERIAL	0x3

#define  NXP_NETC_RMII_CLK_INPUT	0x0
#define  NXP_NETC_RMII_CLK_OUTPUT	0x1

#endif
