@W: BN132 :"c:\users\cheec\desktop\masters\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v":61:0:61:5|Removing sequential instance config_sccb_0.sub_addr[1] because it is equivalent to instance config_sccb_0.ip_addr[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\masters\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v":61:0:61:5|Removing sequential instance config_sccb_0.ip_addr[5] because it is equivalent to instance config_sccb_0.ip_addr[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MT530 :"c:\users\cheec\desktop\masters\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\clock_divider.v":19:0:19:5|Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock which controls 22 sequential elements including config_sccb_0.sccb_clk_0.count[9:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\cheec\desktop\masters\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\coresccb.v":77:0:77:5|Found inferred clock clock_divider_10000000s_300000s_15s_7s|mid_pulse_inferred_clock which controls 67 sequential elements including config_sccb_0.coresccb_0.state[21:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\cheec\desktop\masters\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\clock_divider.v":19:0:19:5|Found inferred clock clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock which controls 2 sequential elements including config_sccb_0.sccb_clk_0.mid_pulse. This clock has no specified timing constraint which may adversely impact design performance. 
