	component ghrd_hps_system_intel_onchip_memory_0 is
		port (
			clk        : in  std_logic                     := 'X';             -- clk
			s1_arid    : in  std_logic_vector(6 downto 0)  := (others => 'X'); -- arid
			s1_araddr  : in  std_logic_vector(12 downto 0) := (others => 'X'); -- araddr
			s1_arlen   : in  std_logic_vector(7 downto 0)  := (others => 'X'); -- arlen
			s1_arsize  : in  std_logic_vector(2 downto 0)  := (others => 'X'); -- arsize
			s1_arburst : in  std_logic_vector(1 downto 0)  := (others => 'X'); -- arburst
			s1_arready : out std_logic;                                        -- arready
			s1_arvalid : in  std_logic                     := 'X';             -- arvalid
			s1_awid    : in  std_logic_vector(6 downto 0)  := (others => 'X'); -- awid
			s1_awaddr  : in  std_logic_vector(12 downto 0) := (others => 'X'); -- awaddr
			s1_awlen   : in  std_logic_vector(7 downto 0)  := (others => 'X'); -- awlen
			s1_awsize  : in  std_logic_vector(2 downto 0)  := (others => 'X'); -- awsize
			s1_awburst : in  std_logic_vector(1 downto 0)  := (others => 'X'); -- awburst
			s1_awready : out std_logic;                                        -- awready
			s1_awvalid : in  std_logic                     := 'X';             -- awvalid
			s1_rid     : out std_logic_vector(6 downto 0);                     -- rid
			s1_rdata   : out std_logic_vector(63 downto 0);                    -- rdata
			s1_rlast   : out std_logic;                                        -- rlast
			s1_rready  : in  std_logic                     := 'X';             -- rready
			s1_rvalid  : out std_logic;                                        -- rvalid
			s1_rresp   : out std_logic_vector(1 downto 0);                     -- rresp
			s1_wdata   : in  std_logic_vector(63 downto 0) := (others => 'X'); -- wdata
			s1_wstrb   : in  std_logic_vector(7 downto 0)  := (others => 'X'); -- wstrb
			s1_wlast   : in  std_logic                     := 'X';             -- wlast
			s1_wready  : out std_logic;                                        -- wready
			s1_wvalid  : in  std_logic                     := 'X';             -- wvalid
			s1_bid     : out std_logic_vector(6 downto 0);                     -- bid
			s1_bresp   : out std_logic_vector(1 downto 0);                     -- bresp
			s1_bready  : in  std_logic                     := 'X';             -- bready
			s1_bvalid  : out std_logic;                                        -- bvalid
			reset      : in  std_logic                     := 'X'              -- reset
		);
	end component ghrd_hps_system_intel_onchip_memory_0;

