VERSION 5.5 ;
NAMESCASESENSITIVE ON ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN CHIP ;

SCANCHAINS 1 ;

- 1
+ START ipad_SI C
+ FLOATING full_ldpc_decoder_1/awrn_gen_1/SIPO_1/count1_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/awrn_gen_1/SIPO_1/count2_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/awrn_gen_1/SIPO_1/count2_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/awrn_gen_1/SIPO_1/count2_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/awrn_gen_1/SIPO_1/count2_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/awrn_gen_1/SIPO_1/count2_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/awrn_gen_1/SIPO_1/count2_reg_5_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/awrn_gen_1/SIPO_1/count2_reg_6_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/awrn_gen_1/SIPO_1/count2_reg_7_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/awrn_gen_1/SIPO_1/count2_reg_8_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/awrn_gen_1/SIPO_1/count2_reg_9_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/awrn_gen_1/SIPO_1/count_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/awrn_gen_1/SIPO_1/count_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/awrn_gen_1/SIPO_1/count_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/awrn_gen_1/SIPO_1/count_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/awrn_gen_1/SIPO_1/count_reg_5_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/awrn_gen_1/SIPO_1/count_reg_6_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/awrn_gen_1/SIPO_1/count_reg_7_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out47_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out47_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out47_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/awrn_gen_1/awgn_1/q2/out_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/awrn_gen_1/awgn_1/q2/out_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/awrn_gen_1/awgn_1/q2/out_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/awrn_gen_1/awgn_1/q2/out_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/awrn_gen_1/awgn_1/q2/out_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/awrn_gen_1/awgn_1/u/register_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/awrn_gen_1/awgn_1/u/register_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/awrn_gen_1/awgn_1/u/register_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/awrn_gen_1/awgn_1/u/register_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/awrn_gen_1/awgn_1/u/register_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/awrn_gen_1/awgn_1/u/register_reg_5_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/awrn_gen_1/awgn_1/u/register_reg_6_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/awrn_gen_1/awgn_1/u/register_reg_7_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/awrn_gen_1/awgn_1/u/register_reg_8_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/awrn_gen_1/awgn_1/u/register_reg_9_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/awrn_gen_1/awgn_1/v/register_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/awrn_gen_1/awgn_1/v/register_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/awrn_gen_1/awgn_1/v/register_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/awrn_gen_1/awgn_1/v/register_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/awrn_gen_1/awgn_1/v/register_reg_5_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/awrn_gen_1/awgn_1/v/register_reg_6_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/awrn_gen_1/awgn_1/v/register_reg_7_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/awrn_gen_1/awgn_1/v/register_reg_8_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/awrn_gen_1/awgn_1/v/register_reg_9_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_1/count_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_1/count_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_1/count_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_1/count_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_1/out1_reg ( IN SI ) ( OUT QN )
           full_ldpc_decoder_1/counter_PISO_1/PISO_1/mux1_1/out_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_PISO_1/PISO_1/mux1_2/out_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_PISO_1/PISO_1/mux1_3/out_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_PISO_1/PISO_1/mux1_4/out_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_PISO_1/PISO_1/mux1_5/out_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_PISO_1/PISO_1/mux1_6/out_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_PISO_1/PISO_1/mux1_7/out_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_PISO_1/PISO_1/mux1_8/out_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_PISO_1/PISO_1/mux1_9/out_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_PISO_1/PISO_1/mux1_10/out_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_PISO_1/PISO_1/mux1_11/out_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_PISO_1/PISO_1/mux1_12/out_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_PISO_1/PISO_1/mux1_13/out_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_PISO_1/PISO_1/mux1_14/out_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_PISO_1/PISO_1/mux1_15/out_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_PISO_1/PISO_1/mux1_16/out_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_PISO_1/PISO_1/mux1_17/out_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_PISO_1/PISO_1/mux1_18/out_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_PISO_1/PISO_1/mux1_19/out_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_PISO_1/PISO_1/mux1_20/out_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_PISO_1/PISO_1/mux1_21/out_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_PISO_1/PISO_1/mux1_22/out_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_PISO_1/PISO_1/mux1_23/out_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_PISO_1/PISO_1/mux1_24/out_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_PISO_1/PISO_1/mux1_25/out_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_PISO_1/PISO_1/mux1_26/out_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_PISO_1/PISO_1/mux1_27/out_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_PISO_1/PISO_1/mux1_28/out_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_PISO_1/PISO_1/mux1_29/out_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_PISO_1/PISO_1/mux1_30/out_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_PISO_1/PISO_1/mux1_31/out_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_PISO_1/PISO_1/mux1_32/out_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_PISO_1/PISO_1/mux1_33/out_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_PISO_1/PISO_1/mux1_34/out_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_PISO_1/PISO_1/mux1_35/out_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_PISO_1/PISO_1/mux1_36/out_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_PISO_1/PISO_1/mux1_37/out_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_PISO_1/PISO_1/mux1_38/out_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_PISO_1/PISO_1/mux1_39/out_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_PISO_1/PISO_1/mux1_40/out_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_PISO_1/PISO_1/mux1_41/out_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_PISO_1/PISO_1/mux1_42/out_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_PISO_1/PISO_1/mux1_43/out_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_PISO_1/PISO_1/mux1_44/out_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_PISO_1/PISO_1/mux1_45/out_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_PISO_1/PISO_1/mux1_46/out_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_PISO_1/PISO_1/mux1_47/out_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_PISO_1/PISO_1/mux1_48/out_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_PISO_1/PISO_1/out_reg ( IN SI ) ( OUT QN )
           full_ldpc_decoder_1/counter_PISO_1/counter_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_PISO_1/counter_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_PISO_1/counter_reg_5_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_PISO_1/counter_reg_6_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_PISO_1/counter_reg_7_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_PISO_1/counter_reg_8_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_PISO_1/counter_reg_9_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_PISO_1/error_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_PISO_1/error_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_PISO_1/error_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_PISO_1/error_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_PISO_1/error_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_PISO_1/error_reg_5_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_PISO_1/error_reg_6_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_PISO_1/error_reg_7_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_PISO_1/error_reg_8_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_PISO_1/error_reg_9_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/counter_PISO_1/hd_end_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/fmod4_1/f1/out_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_1/h_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_1/up1_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_1/up1_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_1/up1_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_1/up1_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_1/up1_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_1/up2_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_1/up2_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_1/up2_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_1/up2_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_1/up2_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_1/up3_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_1/up3_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_1/up3_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_1/up3_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_2/h_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_2/up1_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_2/up1_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_2/up1_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_2/up1_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_2/up2_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_2/up2_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_2/up2_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_2/up2_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_2/up2_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_2/up3_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_2/up3_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_2/up3_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_2/up3_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_3/h_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_3/up1_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_3/up1_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_3/up1_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_3/up1_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_3/up1_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_3/up2_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_3/up2_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_3/up2_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_3/up2_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_3/up2_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_3/up3_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_3/up3_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_3/up3_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_3/up3_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_3/up3_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_4/h_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_4/up1_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_4/up1_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_4/up1_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_4/up1_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_4/up2_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_4/up2_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_4/up2_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_4/up2_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_4/up2_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_4/up3_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_4/up3_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_4/up3_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_4/up3_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_4/up3_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_5/h_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_5/up1_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_5/up1_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_5/up1_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_5/up1_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_5/up1_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_5/up2_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_5/up2_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_5/up2_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_5/up2_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_5/up2_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_5/up3_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_5/up3_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_5/up3_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_5/up3_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_6/h_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_6/up1_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_6/up1_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_6/up1_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_6/up1_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_6/up1_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_6/up2_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_6/up2_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_6/up2_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_6/up2_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_6/up3_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_6/up3_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_6/up3_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_6/up3_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_7/h_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_7/up1_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_7/up1_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_7/up1_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_7/up1_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_7/up2_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_7/up2_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_7/up2_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_7/up2_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_7/up3_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_7/up3_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_7/up3_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_7/up3_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_7/up3_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_8/h_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_8/up1_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_8/up1_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_8/up1_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_8/up1_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_8/up1_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_8/up2_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_8/up2_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_8/up2_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_8/up2_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_8/up3_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_8/up3_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_8/up3_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_8/up3_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_8/up3_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_9/h_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_9/up1_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_9/up1_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_9/up1_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_9/up1_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_9/up1_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_9/up2_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_9/up2_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_9/up2_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_9/up2_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_9/up2_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_9/up3_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_9/up3_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_9/up3_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_9/up3_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_10/h_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_10/up1_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_10/up1_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_10/up1_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_10/up1_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_10/up1_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_10/up2_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_10/up2_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_10/up2_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_10/up2_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_10/up2_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_10/up3_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_10/up3_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_10/up3_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_10/up3_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_11/h_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_11/up1_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_11/up1_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_11/up1_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_11/up1_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_11/up1_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_11/up2_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_11/up2_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_11/up2_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_11/up2_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_11/up2_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_11/up3_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_11/up3_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_11/up3_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_12/h_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_12/up1_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_12/up1_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_12/up1_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_12/up1_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_12/up1_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_12/up2_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_12/up2_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_12/up2_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_12/up2_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_12/up3_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_12/up3_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_12/up3_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_12/up3_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_13/h_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_13/up1_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_13/up1_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_13/up1_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_13/up1_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_13/up1_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_13/up2_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_13/up2_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_13/up2_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_13/up2_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_13/up3_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_13/up3_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_13/up3_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_13/up3_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_13/up3_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_14/h_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_14/up1_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_14/up1_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_14/up1_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_14/up1_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_14/up1_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_14/up2_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_14/up2_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_14/up2_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_14/up2_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_14/up2_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_14/up3_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_14/up3_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_14/up3_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_14/up3_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_14/up3_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_15/h_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_15/up1_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_15/up1_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_15/up1_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_15/up1_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_15/up1_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_15/up2_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_15/up2_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_15/up2_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_15/up2_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_15/up2_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_15/up3_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_15/up3_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_15/up3_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_15/up3_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_15/up3_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_16/h_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_16/up1_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_16/up1_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_16/up1_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_16/up1_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_16/up2_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_16/up2_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_16/up2_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_16/up2_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_16/up2_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_16/up3_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_16/up3_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_16/up3_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_16/up3_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_17/h_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_17/up1_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_17/up1_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_17/up1_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_17/up1_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_17/up1_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_17/up2_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_17/up2_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_17/up2_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_17/up2_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_17/up2_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_17/up3_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_17/up3_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_17/up3_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_17/up3_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_17/up3_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_18/h_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_18/up1_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_18/up1_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_18/up1_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_18/up1_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_18/up1_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_18/up2_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_18/up2_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_18/up2_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_18/up3_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_18/up3_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_18/up3_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_18/up3_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_18/up3_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_19/h_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_19/up1_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_19/up1_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_19/up1_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_19/up1_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_19/up2_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_19/up2_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_19/up2_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_19/up2_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_19/up3_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_19/up3_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_19/up3_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_19/up3_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_19/up3_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_20/h_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_20/up1_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_20/up1_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_20/up1_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_20/up1_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_20/up2_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_20/up2_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_20/up2_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_20/up2_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_20/up2_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_20/up3_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_20/up3_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_20/up3_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_20/up3_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_20/up3_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_21/h_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_21/up1_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_21/up1_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_21/up1_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_21/up1_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_21/up1_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_21/up2_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_21/up2_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_21/up2_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_21/up2_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_21/up2_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_21/up3_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_21/up3_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_21/up3_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_21/up3_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_22/h_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_22/up1_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_22/up1_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_22/up1_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_22/up1_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_22/up1_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_22/up2_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_22/up2_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_22/up2_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_22/up2_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_22/up2_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_22/up3_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_22/up3_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_22/up3_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_22/up3_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_22/up3_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_23/h_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_23/up1_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_23/up1_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_23/up1_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_23/up1_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_23/up1_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_23/up2_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_23/up2_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_23/up2_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_23/up2_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_23/up3_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_23/up3_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_23/up3_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_23/up3_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_24/h_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_24/up1_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_24/up1_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_24/up1_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_24/up1_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_24/up1_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_24/up2_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_24/up2_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_24/up2_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_24/up2_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_24/up2_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_24/up3_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_24/up3_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_24/up3_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_24/up3_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_24/up3_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_25/h_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_25/up1_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_25/up1_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_25/up1_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_25/up1_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_25/up2_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_25/up2_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_25/up2_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_25/up2_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_25/up2_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_25/up3_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_25/up3_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_25/up3_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_26/h_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_26/up1_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_26/up1_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_26/up1_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_26/up1_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_26/up1_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_26/up2_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_26/up2_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_26/up2_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_26/up2_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_26/up2_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_26/up3_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_26/up3_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_26/up3_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_26/up3_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_26/up3_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_27/h_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_27/up1_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_27/up1_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_27/up1_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_27/up1_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_27/up2_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_27/up2_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_27/up2_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_27/up2_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_27/up2_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_27/up3_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_27/up3_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_27/up3_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_27/up3_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_27/up3_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_28/h_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_28/up1_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_28/up1_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_28/up1_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_28/up1_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_28/up1_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_28/up2_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_28/up2_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_28/up2_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_28/up2_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_28/up2_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_28/up3_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_28/up3_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_28/up3_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_28/up3_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_28/up3_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_29/h_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_29/up1_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_29/up1_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_29/up1_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_29/up1_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_29/up1_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_29/up2_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_29/up2_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_29/up2_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_29/up2_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_29/up3_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_29/up3_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_29/up3_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_29/up3_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_29/up3_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_30/h_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_30/up1_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_30/up1_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_30/up1_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_30/up1_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_30/up2_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_30/up2_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_30/up2_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_30/up2_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_30/up2_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_30/up3_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_30/up3_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_30/up3_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_30/up3_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_30/up3_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_31/h_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_31/up1_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_31/up1_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_31/up1_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_31/up1_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_31/up2_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_31/up2_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_31/up2_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_31/up2_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_31/up2_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_31/up3_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_31/up3_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_31/up3_reg_2_ ( IN SI ) ( OUT QN )
           full_ldpc_decoder_1/iter1/total_31/up3_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_31/up3_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_32/h_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_32/up1_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_32/up1_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_32/up1_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_32/up1_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_32/up1_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_32/up2_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_32/up2_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_32/up2_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_32/up2_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_32/up2_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_32/up3_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_32/up3_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_32/up3_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_32/up3_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_32/up3_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_33/h_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_33/up1_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_33/up1_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_33/up1_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_33/up1_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_33/up1_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_33/up2_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_33/up2_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_33/up2_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_33/up2_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_33/up2_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_33/up3_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_33/up3_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_33/up3_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_33/up3_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_33/up3_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_34/h_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_34/up1_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_34/up1_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_34/up1_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_34/up1_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_34/up2_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_34/up2_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_34/up2_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_34/up2_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_34/up2_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_34/up3_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_34/up3_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_34/up3_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_34/up3_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_35/h_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_35/up1_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_35/up1_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_35/up1_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_35/up1_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_35/up1_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_35/up2_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_35/up2_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_35/up2_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_35/up2_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_35/up3_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_35/up3_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_35/up3_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_35/up3_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_35/up3_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_36/h_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_36/up1_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_36/up1_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_36/up1_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_36/up1_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_36/up1_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_36/up2_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_36/up2_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_36/up2_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_36/up2_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_36/up3_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_36/up3_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_36/up3_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_36/up3_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_37/h_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_37/up1_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_37/up1_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_37/up1_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_37/up1_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_37/up1_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_37/up2_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_37/up2_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_37/up2_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_37/up2_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_37/up2_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_37/up3_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_37/up3_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_37/up3_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_37/up3_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_38/h_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_38/up1_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_38/up1_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_38/up1_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_38/up1_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_38/up2_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_38/up2_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_38/up2_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_38/up2_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_38/up3_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_38/up3_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_38/up3_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_38/up3_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_39/h_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_39/up1_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_39/up1_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_39/up1_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_39/up1_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_39/up1_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_39/up2_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_39/up2_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_39/up2_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_39/up2_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_39/up2_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_39/up3_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_39/up3_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_39/up3_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_39/up3_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_39/up3_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_40/h_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_40/up1_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_40/up1_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_40/up1_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_40/up1_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_40/up1_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_40/up2_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_40/up2_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_40/up2_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_40/up2_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_40/up2_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_40/up3_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_40/up3_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_40/up3_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_40/up3_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_40/up3_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_41/h_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_41/up1_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_41/up1_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_41/up1_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_41/up1_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_41/up1_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_41/up2_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_41/up2_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_41/up2_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_41/up2_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_41/up2_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_41/up3_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_41/up3_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_41/up3_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_41/up3_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_42/h_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_42/up1_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_42/up1_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_42/up1_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_42/up1_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_42/up1_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_42/up2_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_42/up2_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_42/up2_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_42/up2_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_42/up2_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_42/up3_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_42/up3_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_42/up3_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_42/up3_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_43/h_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_43/up1_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_43/up1_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_43/up1_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_43/up1_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_43/up1_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_43/up2_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_43/up2_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_43/up2_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_43/up2_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_43/up2_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_43/up3_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_43/up3_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_43/up3_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_43/up3_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_43/up3_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_44/h_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_44/up1_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_44/up1_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_44/up1_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_44/up1_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_44/up1_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_44/up2_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_44/up2_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_44/up2_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_44/up2_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_44/up2_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_44/up3_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_44/up3_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_44/up3_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_44/up3_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_45/h_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_45/up1_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_45/up1_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_45/up1_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_45/up1_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_45/up2_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_45/up2_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_45/up2_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_45/up2_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_45/up2_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_45/up3_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_45/up3_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_45/up3_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_45/up3_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_45/up3_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_46/h_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_46/up1_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_46/up1_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_46/up1_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_46/up1_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_46/up1_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_46/up2_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_46/up2_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_46/up2_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_46/up2_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_46/up2_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_46/up3_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_46/up3_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_46/up3_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_47/h_reg ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_47/up1_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_47/up1_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_47/up1_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_47/up1_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_47/up1_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_47/up2_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_47/up2_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_47/up2_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_47/up2_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_47/up2_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_47/up3_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_47/up3_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_47/up3_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_47/up3_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_47/up3_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_48/up1_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_48/up1_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_48/up1_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_48/up1_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_48/up1_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_48/up2_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_48/up2_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_48/up2_reg_2_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_48/up2_reg_3_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_48/up2_reg_4_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_48/up3_reg_0_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_48/up3_reg_1_ ( IN SI ) ( OUT Q )
           full_ldpc_decoder_1/iter1/total_48/up3_reg_2_ ( IN SI ) ( OUT Q )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/count_reg_0_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1220 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/count_reg_8_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U242 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1222 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1223 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/count_reg_9_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U244 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1225 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1226 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out0_reg_0_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U526 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1915 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1916 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out0_reg_1_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U515 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1924 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1925 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out0_reg_2_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U237 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1918 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1919 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out0_reg_3_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U69 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1921 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1922 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out0_reg_4_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1931 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out1_reg_0_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U558 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1264 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1265 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out1_reg_1_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U587 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1678 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1679 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out1_reg_2_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U234 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1366 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1367 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out1_reg_3_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U78 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1612 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1613 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out1_reg_4_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U598 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1228 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1229 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out2_reg_0_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U137 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1489 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1490 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out2_reg_1_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U148 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1795 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1796 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out2_reg_2_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U231 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1369 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1370 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out2_reg_3_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U106 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1540 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1541 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out2_reg_4_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U47 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1873 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1874 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out3_reg_0_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U561 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1255 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1256 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out3_reg_1_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U586 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1681 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1682 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out3_reg_2_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U229 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1372 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1373 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out3_reg_3_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U121 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1513 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1514 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out3_reg_4_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U168 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1777 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1778 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out4_reg_0_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U557 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1267 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1268 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out4_reg_1_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U585 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1684 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1685 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out4_reg_2_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U227 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1375 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1376 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out4_reg_3_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U120 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1516 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1517 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out4_reg_4_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U597 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1648 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1649 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out5_reg_0_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U556 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1270 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1271 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out5_reg_1_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U35 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1909 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1910 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out5_reg_2_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U226 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1378 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1379 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out5_reg_3_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U105 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1543 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1544 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out5_reg_4_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U45 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1879 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1880 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out6_reg_0_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U555 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1273 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1274 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out6_reg_1_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U142 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1804 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1805 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out6_reg_2_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U225 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1381 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1382 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out6_reg_3_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U104 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1546 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1547 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out6_reg_4_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U43 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1885 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1886 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out7_reg_0_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U554 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1276 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1277 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out7_reg_1_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U584 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1687 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1688 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out7_reg_2_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U224 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1384 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1385 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out7_reg_3_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U103 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1927 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1928 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out7_reg_4_ ( IN SI ) ( OUT QN )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1645 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1646 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out8_reg_0_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U553 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1279 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1280 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out8_reg_1_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U583 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1690 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1691 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out8_reg_2_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U222 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1387 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1388 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out8_reg_3_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U77 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1615 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1616 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out8_reg_4_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U596 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1651 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1652 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out9_reg_0_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U32 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1639 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1640 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out9_reg_1_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U39 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1897 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1898 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out9_reg_2_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U221 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1390 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1391 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out9_reg_3_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U76 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1618 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1619 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out9_reg_4_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U57 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1846 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1847 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out10_reg_0_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U31 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1642 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1643 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out10_reg_1_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U38 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1900 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1901 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out10_reg_2_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U219 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1393 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1394 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out10_reg_3_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U75 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1621 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1622 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out10_reg_4_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U68 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1816 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1817 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out11_reg_0_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U130 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1504 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1505 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out11_reg_1_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U138 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1813 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1814 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out11_reg_2_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U217 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1396 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1397 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out11_reg_3_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U74 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1624 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1625 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out11_reg_4_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U156 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1786 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1787 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out12_reg_0_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U552 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1282 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1283 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out12_reg_1_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U582 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1693 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1694 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out12_reg_2_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U601 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1246 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1247 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out12_reg_3_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U70 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1636 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1637 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out12_reg_4_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U595 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1654 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1655 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out13_reg_0_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U551 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1285 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1286 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out13_reg_1_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U581 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1696 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1697 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out13_reg_2_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U216 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1399 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1400 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out13_reg_3_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U125 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1507 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1508 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out13_reg_4_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U594 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1657 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1658 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out14_reg_0_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U550 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1288 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1289 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out14_reg_1_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U580 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1699 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1700 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out14_reg_2_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U600 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1249 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1250 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out14_reg_3_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U124 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1510 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1511 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out14_reg_4_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U593 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1660 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1661 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out15_reg_0_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U549 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1291 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1292 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out15_reg_1_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U579 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1702 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1703 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out15_reg_2_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U214 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1402 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1403 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out15_reg_3_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U101 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1549 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1550 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out15_reg_4_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U55 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1849 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1850 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out16_reg_0_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U514 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1363 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1364 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out16_reg_1_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U518 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1768 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1769 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out16_reg_2_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U213 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1405 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1406 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out16_reg_3_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U73 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1627 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1628 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out16_reg_4_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U522 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1756 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1757 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out17_reg_0_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U548 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1294 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1295 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out17_reg_1_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U578 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1705 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1706 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out17_reg_2_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U212 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1408 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1409 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out17_reg_3_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U100 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1552 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1553 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out17_reg_4_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U67 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1819 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1820 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out18_reg_0_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U547 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1297 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1298 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out18_reg_1_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U577 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1708 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1709 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out18_reg_2_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U210 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1411 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1412 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out18_reg_3_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U117 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1519 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1520 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out18_reg_4_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U161 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1783 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1784 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out19_reg_0_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U546 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1300 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1301 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out19_reg_1_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U576 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1711 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1712 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out19_reg_2_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U209 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1414 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1415 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out19_reg_3_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U116 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1522 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1523 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out19_reg_4_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U592 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1663 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1664 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out20_reg_0_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U545 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1303 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1304 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out20_reg_1_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U575 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1714 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1715 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out20_reg_2_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U208 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1417 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1418 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out20_reg_3_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U114 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1525 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1526 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out20_reg_4_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U591 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1666 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1667 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out21_reg_0_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U544 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1306 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1307 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out21_reg_1_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U517 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1771 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1772 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out21_reg_2_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U207 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1420 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1421 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out21_reg_3_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U99 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1555 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1556 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out21_reg_4_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U53 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1855 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1856 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out22_reg_0_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U543 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1309 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1310 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out22_reg_1_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U574 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1717 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1718 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out22_reg_2_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U206 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1423 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1424 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out22_reg_3_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U98 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1558 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1559 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out22_reg_4_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U50 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1864 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1865 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out23_reg_0_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U132 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1498 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1499 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out23_reg_1_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U146 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1798 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1799 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out23_reg_2_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U205 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1426 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1427 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out23_reg_3_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U96 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1564 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1565 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out23_reg_4_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U64 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1828 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1829 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out24_reg_0_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U542 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1312 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1313 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out24_reg_1_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U573 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1720 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1721 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out24_reg_2_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U203 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1429 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1430 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out24_reg_3_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U97 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1561 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1562 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out24_reg_4_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U63 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1831 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1832 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out25_reg_0_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U541 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1315 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1316 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out25_reg_1_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U34 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1912 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1913 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out25_reg_2_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U201 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1432 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1433 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out25_reg_3_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U95 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1567 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1568 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out25_reg_4_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U46 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1876 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1877 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out26_reg_0_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U171 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1486 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1487 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out26_reg_1_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U139 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1810 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1811 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out26_reg_2_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U199 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1435 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1436 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out26_reg_3_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U94 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1570 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1571 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out26_reg_4_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U51 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1861 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1862 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out27_reg_0_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U540 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1318 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1319 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out27_reg_1_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U572 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1723 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1724 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out27_reg_2_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U198 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1438 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1439 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out27_reg_3_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U113 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1528 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1529 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out27_reg_4_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U521 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1759 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1760 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out28_reg_0_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U539 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1321 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1322 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out28_reg_1_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U571 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1726 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1727 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out28_reg_2_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U599 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1252 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1253 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out28_reg_3_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U112 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1531 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1532 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out28_reg_4_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U590 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1669 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1670 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out29_reg_0_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U538 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1324 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1325 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out29_reg_1_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U570 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1729 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1730 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out29_reg_2_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U196 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1441 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1442 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out29_reg_3_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U92 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1576 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1577 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out29_reg_4_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U66 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1822 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1823 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out30_reg_0_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U537 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1327 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1328 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out30_reg_1_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U569 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1732 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1733 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out30_reg_2_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U194 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1444 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1445 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out30_reg_3_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U93 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1573 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1574 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out30_reg_4_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U48 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1870 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1871 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out31_reg_0_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U536 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1330 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1331 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out31_reg_1_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U40 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1894 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1895 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out31_reg_2_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U193 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1447 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1448 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out31_reg_3_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U90 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1579 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1580 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out31_reg_4_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U165 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1780 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1781 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out32_reg_0_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U535 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1333 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1334 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out32_reg_1_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U568 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1735 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1736 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out32_reg_2_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U524 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1357 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1358 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out32_reg_3_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U72 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1630 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1631 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out32_reg_4_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U589 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1672 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1673 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out33_reg_0_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U534 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1336 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1337 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out33_reg_1_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U567 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1738 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1739 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out33_reg_2_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U191 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1450 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1451 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out33_reg_3_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U71 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1633 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1634 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out33_reg_4_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U49 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1867 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1868 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out34_reg_0_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U131 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1501 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1502 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out34_reg_1_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U144 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1801 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1802 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out34_reg_2_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U189 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1453 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1454 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out34_reg_3_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U89 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1582 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1583 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out34_reg_4_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U54 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1852 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1853 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out35_reg_0_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U533 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1339 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1340 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out35_reg_1_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U566 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1741 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1742 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out35_reg_2_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U188 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1456 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1457 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out35_reg_3_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U108 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1537 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1538 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out35_reg_4_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U155 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1789 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1790 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out36_reg_0_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U532 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1342 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1343 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out36_reg_1_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U565 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1744 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1745 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out36_reg_2_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U185 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1459 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1460 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out36_reg_3_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U109 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1534 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1535 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out36_reg_4_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U588 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1675 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1676 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out37_reg_0_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U135 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1492 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1493 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out37_reg_1_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U37 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1903 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1904 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out37_reg_2_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U184 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1462 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1463 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out37_reg_3_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U88 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1585 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1586 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out37_reg_4_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U65 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1825 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1826 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out38_reg_0_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U531 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1345 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1346 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out38_reg_1_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U140 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1807 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1808 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out38_reg_2_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U182 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1465 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1466 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out38_reg_3_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U87 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1588 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1589 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out38_reg_4_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U44 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1882 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1883 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out39_reg_0_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U530 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1348 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1349 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out39_reg_1_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U564 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1747 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1748 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out39_reg_2_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U181 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1468 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1469 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out39_reg_3_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U86 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1591 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1592 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out39_reg_4_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U520 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1762 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1763 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out40_reg_0_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U529 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1351 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1352 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out40_reg_1_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U36 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1906 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1907 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out40_reg_2_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U179 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1471 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1472 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out40_reg_3_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U85 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1594 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1595 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out40_reg_4_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U59 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1840 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1841 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out41_reg_0_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U133 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1495 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1496 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out41_reg_1_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U152 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1792 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1793 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out41_reg_2_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U178 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1474 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1475 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out41_reg_3_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U84 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1597 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1598 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out41_reg_4_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U58 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1843 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1844 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out42_reg_0_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U528 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1753 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1754 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out42_reg_1_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U563 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1750 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1751 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out42_reg_2_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U176 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1477 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1478 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out42_reg_3_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U83 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1600 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1601 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out42_reg_4_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U62 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1834 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1835 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out43_reg_0_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U527 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1354 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1355 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out43_reg_1_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U42 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1888 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1889 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out43_reg_2_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U175 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1480 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1481 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out43_reg_3_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U82 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1603 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1604 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out43_reg_4_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U61 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1837 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1838 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out44_reg_0_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U560 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1258 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1259 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out44_reg_1_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U41 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1891 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1892 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out44_reg_2_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U174 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1483 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1484 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out44_reg_3_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U81 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1606 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1607 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out44_reg_4_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U52 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1858 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1859 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out45_reg_0_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U559 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1261 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1262 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out45_reg_1_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U516 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1774 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1775 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out45_reg_2_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U523 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1360 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1361 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out45_reg_3_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U80 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1609 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1610 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out45_reg_4_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U519 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1765 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1766 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out46_reg_0_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U525 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1231 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1232 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out46_reg_1_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U562 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1240 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1241 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out46_reg_2_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U241 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1234 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1235 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out46_reg_3_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U79 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1237 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1238 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out46_reg_4_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U56 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1243 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1244 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out47_reg_1_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1221 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/SIPO_1/out47_reg_2_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/SIPO_1/U1930 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/awrn_gen_1/awgn_1/v/register_reg_0_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/awrn_gen_1/awgn_1/v/U5 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/counter_1/count_reg_1_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/counter_1/U47 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/counter_1/U48 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/counter_1/count_reg_5_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/counter_1/U46 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/counter_1/count_reg_6_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/counter_1/U45 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/counter_PISO_1/counter_reg_1_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/counter_PISO_1/U15 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/counter_PISO_1/U95 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/counter_PISO_1/counter_reg_2_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/counter_PISO_1/U14 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/counter_PISO_1/U94 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/counter_PISO_1/counter_reg_3_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/counter_PISO_1/U16 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/counter_PISO_1/U93 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/iter1/total_1/up3_reg_4_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/iter1/total_1/U50 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/iter1/total_2/up1_reg_3_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/iter1/total_2/U48 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/iter1/total_2/up3_reg_3_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/iter1/total_2/U49 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/iter1/total_4/up1_reg_4_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/iter1/total_4/U46 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/iter1/total_5/up3_reg_4_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/iter1/U49 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/iter1/total_6/up2_reg_3_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/iter1/total_6/U47 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/iter1/total_6/up3_reg_3_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/iter1/total_6/U46 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/iter1/total_7/up1_reg_1_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/iter1/total_7/U39 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/iter1/total_7/up2_reg_4_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/iter1/total_7/U48 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/iter1/total_8/up2_reg_2_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/iter1/total_8/U37 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/iter1/total_9/up3_reg_3_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/iter1/total_9/U49 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/iter1/total_10/up3_reg_3_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/iter1/total_10/U46 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/iter1/total_11/up3_reg_3_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/iter1/total_11/U50 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/iter1/total_11/up3_reg_4_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/iter1/U48 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/iter1/total_12/up2_reg_3_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/iter1/total_12/U46 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/iter1/total_12/U47 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/iter1/total_12/U48 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/iter1/total_12/up3_reg_4_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/iter1/U47 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/iter1/total_13/up2_reg_0_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/iter1/total_13/U47 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/iter1/total_13/U48 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/iter1/total_16/up1_reg_2_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/iter1/total_16/U38 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/iter1/total_16/up3_reg_3_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/iter1/total_16/U47 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/iter1/total_18/up2_reg_1_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/iter1/total_18/U38 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/iter1/total_18/up2_reg_3_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/iter1/total_18/U50 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/iter1/total_19/up1_reg_0_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/iter1/total_19/U38 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/iter1/total_19/up2_reg_0_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/iter1/total_19/U37 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/iter1/total_20/up1_reg_2_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/iter1/total_20/U40 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/iter1/total_21/up3_reg_3_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/iter1/total_21/U48 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/iter1/total_23/up2_reg_3_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/iter1/total_23/U50 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/iter1/total_23/up3_reg_3_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/iter1/total_23/U51 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/iter1/total_25/up1_reg_0_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/iter1/total_25/U39 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/iter1/total_25/up3_reg_3_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/iter1/total_25/U49 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/iter1/total_25/up3_reg_4_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/iter1/total_25/U50 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/iter1/total_27/up1_reg_1_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/iter1/total_27/U48 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/iter1/total_27/U49 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/iter1/total_29/up2_reg_4_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/iter1/total_29/U45 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/iter1/total_29/U46 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/iter1/total_30/up1_reg_3_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/iter1/total_30/U45 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/iter1/total_30/U46 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/iter1/total_31/up1_reg_0_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/iter1/total_31/U43 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/iter1/total_31/U52 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/iter1/total_31/U53 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/iter1/total_34/up1_reg_0_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/iter1/total_34/U47 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/iter1/total_34/U48 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/iter1/total_34/up3_reg_3_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/iter1/total_34/U49 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/iter1/total_35/up2_reg_2_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/iter1/total_35/U49 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/iter1/total_36/up2_reg_3_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/iter1/total_36/U51 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/iter1/total_36/up3_reg_4_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/iter1/total_36/U52 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/iter1/total_37/up3_reg_0_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/iter1/total_37/U37 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/iter1/total_38/up1_reg_2_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/iter1/total_38/U47 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/iter1/total_38/U48 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/iter1/total_38/up2_reg_3_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/iter1/total_38/U49 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/iter1/total_38/up3_reg_3_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/iter1/total_38/U50 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/iter1/total_41/up3_reg_1_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/iter1/total_41/U37 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/iter1/total_42/up3_reg_4_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/iter1/U46 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/iter1/total_44/up3_reg_4_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/iter1/total_44/U47 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/iter1/total_45/up1_reg_1_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/iter1/total_45/U45 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/iter1/total_45/U46 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/iter1/total_46/up3_reg_3_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/iter1/total_46/U51 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/iter1/total_46/up3_reg_4_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/iter1/total_46/U49 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/iter1/total_46/U50 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/iter1/total_48/h_reg ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/iter1/total_48/U50 ( IN A ) ( OUT Y )
          full_ldpc_decoder_1/iter1/total_48/U52 ( IN A ) ( OUT Y )
+ ORDERED full_ldpc_decoder_1/iter1/total_48/up3_reg_3_ ( IN SI ) ( OUT Q )
          full_ldpc_decoder_1/iter1/total_48/U53 ( IN A ) ( OUT Y )
+ PARTITION ex_clk_45_45_0.900000_0.00
+ STOP full_ldpc_decoder_1/iter1/total_48/up3_reg_4_ SI ;

END SCANCHAINS

END DESIGN
