
---------- Begin Simulation Statistics ----------
final_tick                                 2387693583                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 165835                       # Simulator instruction rate (inst/s)
host_mem_usage                                 678536                       # Number of bytes of host memory used
host_op_rate                                   190165                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    33.07                       # Real time elapsed on the host
host_tick_rate                               72209539                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     5483471                       # Number of instructions simulated
sim_ops                                       6288026                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002388                       # Number of seconds simulated
sim_ticks                                  2387693583                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             55.213169                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  516909                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               936206                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             50997                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            749841                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 49                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             224                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              175                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1171817                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  152333                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           77                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5483471                       # Number of instructions committed
system.cpu.committedOps                       6288026                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.307612                       # CPI: cycles per instruction
system.cpu.discardedOps                        130717                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2979350                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1000987                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           491393                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          135287                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.764753                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                          7170251                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4153866     66.06%     66.06% # Class of committed instruction
system.cpu.op_class_0::IntMult                 100220      1.59%     67.65% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.65% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.65% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.65% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.65% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.65% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.65% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.65% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.65% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.65% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.65% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.65% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.65% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.65% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.65% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.65% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.65% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.65% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.65% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.65% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.65% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               21      0.00%     67.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.65% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.65% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.65% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.65% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.65% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.65% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.65% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.65% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.65% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.65% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.65% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.65% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.65% # Class of committed instruction
system.cpu.op_class_0::MemRead                1129584     17.96%     85.62% # Class of committed instruction
system.cpu.op_class_0::MemWrite                904335     14.38%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  6288026                       # Class of committed instruction
system.cpu.tickCycles                         7034964                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          207                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           873                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   2387693583                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                614                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            2                       # Transaction distribution
system.membus.trans_dist::WritebackClean          182                       # Transaction distribution
system.membus.trans_dist::ReadExReq                75                       # Transaction distribution
system.membus.trans_dist::ReadExResp               75                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            503                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           111                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1562                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        43840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        12032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   55872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               689                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.043541                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.204221                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     659     95.65%     95.65% # Request fanout histogram
system.membus.snoop_fanout::1                      30      4.35%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 689                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1976905                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2658926                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1000401                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   2387693583                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          32192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          11904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              44096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        32192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         32192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             503                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             186                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 689                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  2                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          13482467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4985564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              18468031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     13482467                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         13482467                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          53608                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                53608                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          53608                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         13482467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4985564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             18521640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       129.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       436.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       186.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004723086718                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            6                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            6                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2020                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 93                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         689                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        177                       # Number of write requests accepted
system.mem_ctrls.readBursts                       689                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      177                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     67                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    48                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                68                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                44                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                54                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                96                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                84                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               65                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                25                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                27                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      19.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      3767829                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    3110000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                15430329                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6057.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24807.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      500                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      81                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.39                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.79                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   689                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  177                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     518                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      96                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          129                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    327.937984                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   229.793126                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   282.050521                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           25     19.38%     19.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           36     27.91%     47.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           24     18.60%     65.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           17     13.18%     79.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            8      6.20%     85.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            4      3.10%     88.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      2.33%     90.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      0.78%     91.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           11      8.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          129                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            6                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      95.666667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     55.838194                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    137.038194                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31             1     16.67%     16.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             3     50.00%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             1     16.67%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::368-383            1     16.67%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             6                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            6                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.500000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.464893                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.224745                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                5     83.33%     83.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1     16.67%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             6                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  39808                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4288                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    6336                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   44096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                11328                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        16.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         2.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     18.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      4.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2387609667                       # Total gap between requests
system.mem_ctrls.avgGap                    2757055.04                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        27904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        11904                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         6336                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 11686591.696133900434                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4985564.347433269024                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2653606.830085449852                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          503                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          186                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          177                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     10560418                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      4869911                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  47498868370                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     20994.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26182.32                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 268355188.53                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               592620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               299805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             2406180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             255780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     188079840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         53265930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        872018880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1116919035                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        467.781562                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2266562229                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     79560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     41571354                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               406980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               189750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             2034900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             261000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     188079840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         52392690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        872754240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1116119400                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        467.446664                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2268450220                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     79560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     39683363                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON      2387693583                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2387693583                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1931620                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1931620                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1931620                       # number of overall hits
system.cpu.icache.overall_hits::total         1931620                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          503                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            503                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          503                       # number of overall misses
system.cpu.icache.overall_misses::total           503                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     26503803                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     26503803                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     26503803                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     26503803                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1932123                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1932123                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1932123                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1932123                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000260                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000260                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000260                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000260                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 52691.457256                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 52691.457256                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 52691.457256                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 52691.457256                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          182                       # number of writebacks
system.cpu.icache.writebacks::total               182                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          503                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          503                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          503                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          503                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     26086056                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     26086056                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     26086056                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     26086056                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000260                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000260                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000260                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000260                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 51860.946322                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 51860.946322                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 51860.946322                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 51860.946322                       # average overall mshr miss latency
system.cpu.icache.replacements                    182                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1931620                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1931620                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          503                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           503                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     26503803                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     26503803                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1932123                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1932123                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000260                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000260                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 52691.457256                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 52691.457256                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          503                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          503                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     26086056                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     26086056                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000260                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000260                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 51860.946322                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 51860.946322                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2387693583                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           225.415401                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1932123                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               503                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3841.198807                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   225.415401                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.440264                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.440264                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          321                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          171                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.626953                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3864749                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3864749                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2387693583                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   2387693583                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2387693583                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1693794                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1693794                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1693814                       # number of overall hits
system.cpu.dcache.overall_hits::total         1693814                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          238                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            238                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          247                       # number of overall misses
system.cpu.dcache.overall_misses::total           247                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     13974240                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     13974240                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     13974240                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     13974240                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1694032                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1694032                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1694061                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1694061                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000140                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000140                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000146                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000146                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58715.294118                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58715.294118                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56575.870445                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56575.870445                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            2                       # number of writebacks
system.cpu.dcache.writebacks::total                 2                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           59                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           59                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           59                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           59                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          179                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          179                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          185                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          185                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     10369998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     10369998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     10724768                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     10724768                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000106                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000106                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000109                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000109                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 57932.949721                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57932.949721                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 57971.718919                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57971.718919                       # average overall mshr miss latency
system.cpu.dcache.replacements                      2                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       889634                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          889634                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          112                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           112                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      6505183                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      6505183                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       889746                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       889746                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000126                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000126                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58081.991071                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58081.991071                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          104                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          104                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      5986870                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5986870                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000117                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000117                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 57566.057692                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57566.057692                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       804160                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         804160                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          126                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          126                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      7469057                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      7469057                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       804286                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       804286                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000157                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000157                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59278.230159                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59278.230159                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           51                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           51                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           75                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           75                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      4383128                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4383128                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000093                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000093                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58441.706667                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58441.706667                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           20                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            20                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           29                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           29                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.310345                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.310345                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       354770                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       354770                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.206897                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.206897                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 59128.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 59128.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       100019                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       100019                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        55944                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        55944                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       100020                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       100020                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000010                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000010                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        55944                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        55944                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        55237                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        55237                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000010                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        55237                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        55237                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       100020                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       100020                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       100020                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       100020                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2387693583                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           141.541523                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1894039                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               186                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          10183.005376                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            144000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   141.541523                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.138224                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.138224                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          184                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          140                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.179688                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3788388                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3788388                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2387693583                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   2387693583                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
