<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1144" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1144{left:512px;bottom:68px;letter-spacing:0.1px;}
#t2_1144{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1144{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_1144{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_1144{left:69px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_1144{left:359px;bottom:926px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_1144{left:69px;bottom:837px;letter-spacing:0.13px;}
#t8_1144{left:69px;bottom:814px;letter-spacing:-0.14px;word-spacing:-0.54px;}
#t9_1144{left:69px;bottom:797px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ta_1144{left:69px;bottom:774px;letter-spacing:-0.14px;word-spacing:-0.63px;}
#tb_1144{left:69px;bottom:758px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tc_1144{left:69px;bottom:741px;letter-spacing:-0.15px;}
#td_1144{left:69px;bottom:718px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#te_1144{left:69px;bottom:701px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tf_1144{left:69px;bottom:684px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#tg_1144{left:69px;bottom:661px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#th_1144{left:69px;bottom:645px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ti_1144{left:69px;bottom:628px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tj_1144{left:69px;bottom:611px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tk_1144{left:69px;bottom:588px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tl_1144{left:69px;bottom:571px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tm_1144{left:69px;bottom:554px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tn_1144{left:69px;bottom:538px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#to_1144{left:69px;bottom:521px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tp_1144{left:69px;bottom:504px;letter-spacing:-0.15px;word-spacing:-0.97px;}
#tq_1144{left:69px;bottom:481px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tr_1144{left:69px;bottom:458px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ts_1144{left:69px;bottom:418px;letter-spacing:0.13px;}
#tt_1144{left:69px;bottom:394px;letter-spacing:-0.14px;}
#tu_1144{left:69px;bottom:354px;letter-spacing:0.12px;word-spacing:0.03px;}
#tv_1144{left:69px;bottom:331px;letter-spacing:-0.16px;}
#tw_1144{left:69px;bottom:292px;letter-spacing:0.13px;}
#tx_1144{left:91px;bottom:292px;letter-spacing:0.2px;}
#ty_1144{left:112px;bottom:292px;letter-spacing:0.12px;word-spacing:0.02px;}
#tz_1144{left:69px;bottom:267px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t10_1144{left:69px;bottom:227px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t11_1144{left:69px;bottom:206px;letter-spacing:-0.16px;}
#t12_1144{left:210px;bottom:206px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t13_1144{left:69px;bottom:166px;letter-spacing:0.14px;word-spacing:-0.08px;}
#t14_1144{left:69px;bottom:145px;letter-spacing:-0.16px;}
#t15_1144{left:210px;bottom:145px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t16_1144{left:74px;bottom:1056px;letter-spacing:-0.14px;}
#t17_1144{left:74px;bottom:1039px;letter-spacing:-0.12px;}
#t18_1144{left:258px;bottom:1056px;letter-spacing:-0.09px;}
#t19_1144{left:258px;bottom:1039px;letter-spacing:-0.18px;}
#t1a_1144{left:300px;bottom:1056px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t1b_1144{left:300px;bottom:1039px;letter-spacing:-0.14px;}
#t1c_1144{left:300px;bottom:1022px;letter-spacing:-0.14px;}
#t1d_1144{left:380px;bottom:1056px;letter-spacing:-0.12px;}
#t1e_1144{left:380px;bottom:1039px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t1f_1144{left:474px;bottom:1056px;letter-spacing:-0.13px;}
#t1g_1144{left:74px;bottom:999px;letter-spacing:-0.12px;}
#t1h_1144{left:74px;bottom:982px;letter-spacing:-0.15px;}
#t1i_1144{left:258px;bottom:999px;}
#t1j_1144{left:300px;bottom:999px;letter-spacing:-0.16px;}
#t1k_1144{left:380px;bottom:999px;letter-spacing:-0.15px;}
#t1l_1144{left:474px;bottom:999px;letter-spacing:-0.11px;}
#t1m_1144{left:474px;bottom:982px;letter-spacing:-0.12px;}
#t1n_1144{left:83px;bottom:904px;letter-spacing:-0.15px;}
#t1o_1144{left:189px;bottom:904px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t1p_1144{left:364px;bottom:904px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t1q_1144{left:545px;bottom:904px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t1r_1144{left:727px;bottom:904px;letter-spacing:-0.13px;word-spacing:-0.05px;}
#t1s_1144{left:97px;bottom:880px;}
#t1t_1144{left:180px;bottom:880px;letter-spacing:-0.12px;}
#t1u_1144{left:386px;bottom:880px;letter-spacing:-0.16px;}
#t1v_1144{left:566px;bottom:880px;letter-spacing:-0.15px;}
#t1w_1144{left:749px;bottom:880px;letter-spacing:-0.16px;}

.s1_1144{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_1144{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_1144{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_1144{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_1144{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s6_1144{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s7_1144{font-size:15px;font-family:Symbol_5kh;color:#0860A8;}
.s8_1144{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1144" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Symbol_5kh;
	src: url("fonts/Symbol_5kh.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1144Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1144" style="-webkit-user-select: none;"><object width="935" height="1210" data="1144/1144.svg" type="image/svg+xml" id="pdf1144" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1144" class="t s1_1144">PREFETCHW—Prefetch Data Into Caches in Anticipation of a Write </span>
<span id="t2_1144" class="t s2_1144">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_1144" class="t s1_1144">4-410 </span><span id="t4_1144" class="t s1_1144">Vol. 2B </span>
<span id="t5_1144" class="t s3_1144">PREFETCHW—Prefetch Data Into Caches in Anticipation of a Write </span>
<span id="t6_1144" class="t s4_1144">Instruction Operand Encoding </span>
<span id="t7_1144" class="t s4_1144">Description </span>
<span id="t8_1144" class="t s5_1144">Fetches the cache line of data from memory that contains the byte specified with the source operand to a location </span>
<span id="t9_1144" class="t s5_1144">in the 1st or 2nd level cache and invalidates other cached instances of the line. </span>
<span id="ta_1144" class="t s5_1144">The source operand is a byte memory location. If the line selected is already present in the lowest level cache and </span>
<span id="tb_1144" class="t s5_1144">is already in an exclusively owned state, no data movement occurs. Prefetches from non-writeback memory are </span>
<span id="tc_1144" class="t s5_1144">ignored. </span>
<span id="td_1144" class="t s5_1144">The PREFETCHW instruction is merely a hint and does not affect program behavior. If executed, this instruction </span>
<span id="te_1144" class="t s5_1144">moves data closer to the processor and invalidates other cached copies in anticipation of the line being written to </span>
<span id="tf_1144" class="t s5_1144">in the future. </span>
<span id="tg_1144" class="t s5_1144">The characteristic of prefetch locality hints is implementation-dependent, and can be overloaded or ignored by a </span>
<span id="th_1144" class="t s5_1144">processor implementation. The amount of data prefetched is also processor implementation-dependent. It will, </span>
<span id="ti_1144" class="t s5_1144">however, be a minimum of 32 bytes. Additional details of the implementation-dependent locality hints are </span>
<span id="tj_1144" class="t s5_1144">described in Section 7.4 of Intel® 64 and IA-32 Architectures Optimization Reference Manual. </span>
<span id="tk_1144" class="t s5_1144">It should be noted that processors are free to speculatively fetch and cache data with exclusive ownership from </span>
<span id="tl_1144" class="t s5_1144">system memory regions that permit such accesses (that is, the WB memory type). A PREFETCHW instruction is </span>
<span id="tm_1144" class="t s5_1144">considered a hint to this speculative behavior. Because this speculative fetching can occur at any time and is not </span>
<span id="tn_1144" class="t s5_1144">tied to instruction execution, a PREFETCHW instruction is not ordered with respect to the fence instructions </span>
<span id="to_1144" class="t s5_1144">(MFENCE, SFENCE, and LFENCE) or locked memory references. A PREFETCHW instruction is also unordered with </span>
<span id="tp_1144" class="t s5_1144">respect to CLFLUSH and CLFLUSHOPT instructions, other PREFETCHW instructions, or any other general instruction </span>
<span id="tq_1144" class="t s5_1144">It is ordered with respect to serializing instructions such as CPUID, WRMSR, OUT, and MOV CR. </span>
<span id="tr_1144" class="t s5_1144">This instruction's operation is the same in non-64-bit modes and 64-bit mode. </span>
<span id="ts_1144" class="t s4_1144">Operation </span>
<span id="tt_1144" class="t s6_1144">FETCH_WITH_EXCLUSIVE_OWNERSHIP (m8); </span>
<span id="tu_1144" class="t s4_1144">Flags Affected </span>
<span id="tv_1144" class="t s5_1144">None. </span>
<span id="tw_1144" class="t s4_1144">C/C</span><span id="tx_1144" class="t s7_1144">++ </span><span id="ty_1144" class="t s4_1144">Compiler Intrinsic Equivalent </span>
<span id="tz_1144" class="t s6_1144">void _m_prefetchw( void * ); </span>
<span id="t10_1144" class="t s4_1144">Protected Mode Exceptions </span>
<span id="t11_1144" class="t s5_1144">#UD </span><span id="t12_1144" class="t s5_1144">If the LOCK prefix is used. </span>
<span id="t13_1144" class="t s4_1144">Real-Address Mode Exceptions </span>
<span id="t14_1144" class="t s5_1144">#UD </span><span id="t15_1144" class="t s5_1144">If the LOCK prefix is used. </span>
<span id="t16_1144" class="t s8_1144">Opcode/ </span>
<span id="t17_1144" class="t s8_1144">Instruction </span>
<span id="t18_1144" class="t s8_1144">Op/ </span>
<span id="t19_1144" class="t s8_1144">En </span>
<span id="t1a_1144" class="t s8_1144">64/32 bit </span>
<span id="t1b_1144" class="t s8_1144">Mode </span>
<span id="t1c_1144" class="t s8_1144">Support </span>
<span id="t1d_1144" class="t s8_1144">CPUID </span>
<span id="t1e_1144" class="t s8_1144">Feature Flag </span>
<span id="t1f_1144" class="t s8_1144">Description </span>
<span id="t1g_1144" class="t s6_1144">0F 0D /1 </span>
<span id="t1h_1144" class="t s6_1144">PREFETCHW m8 </span>
<span id="t1i_1144" class="t s6_1144">A </span><span id="t1j_1144" class="t s6_1144">V/V </span><span id="t1k_1144" class="t s6_1144">PREFETCHW </span><span id="t1l_1144" class="t s6_1144">Move data from m8 closer to the processor in anticipation of a </span>
<span id="t1m_1144" class="t s6_1144">write. </span>
<span id="t1n_1144" class="t s8_1144">Op/En </span><span id="t1o_1144" class="t s8_1144">Operand 1 </span><span id="t1p_1144" class="t s8_1144">Operand 2 </span><span id="t1q_1144" class="t s8_1144">Operand 3 </span><span id="t1r_1144" class="t s8_1144">Operand 4 </span>
<span id="t1s_1144" class="t s6_1144">M </span><span id="t1t_1144" class="t s6_1144">ModRM:r/m (r) </span><span id="t1u_1144" class="t s6_1144">N/A </span><span id="t1v_1144" class="t s6_1144">N/A </span><span id="t1w_1144" class="t s6_1144">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
