#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon May 10 20:33:50 2021
# Process ID: 32208
# Current directory: C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25548 C:\Users\George\Desktop\Github\Bronco Pong\Final Implementation\ETE4451_BroncoPong\ETE4451_BroncoPong.xpr
# Log file: C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/vivado.log
# Journal file: C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong'
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Game_Top.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 1115.648 ; gain = 0.000
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Game_Top.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Game_Top.v}}
set_property top GameControl_top [current_fileset]
update_compile_order -fileset sources_1
set_property top BP_top [current_fileset]
update_compile_order -fileset sources_1
set_property top GameControl_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'GameControl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj GameControl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControlTimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControlTimer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControl_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Game_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sim_1/new/GameControl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControl_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
"xelab -wto 9d92745112a2444897ff75747fecf591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot GameControl_tb_behav xil_defaultlib.GameControl_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9d92745112a2444897ff75747fecf591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot GameControl_tb_behav xil_defaultlib.GameControl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'LivesCount' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sim_1/new/GameControl_tb.v:47]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'LivesCount' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.GameControl
Compiling module xil_defaultlib.GameControlTimer
Compiling module xil_defaultlib.GameControl_top
Compiling module xil_defaultlib.GameControl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot GameControl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "GameControl_tb_behav -key {Behavioral:sim_1:Functional:GameControl_tb} -tclbatch {GameControl_tb.tcl} -protoinst "protoinst_files/VideoBuffer.protoinst" -protoinst "protoinst_files/DCM.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/VideoBuffer.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/VideoBuffer.protoinst for the following reason(s):
There are no instances of module "VideoBuffer" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/DCM.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/DCM.protoinst for the following reason(s):
There are no instances of module "DCM" in the design.

Time resolution is 1 ps
source GameControl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'GameControl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1117.133 ; gain = 1.484
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'GameControl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj GameControl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControlTimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControlTimer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControl_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Game_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sim_1/new/GameControl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControl_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
"xelab -wto 9d92745112a2444897ff75747fecf591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot GameControl_tb_behav xil_defaultlib.GameControl_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9d92745112a2444897ff75747fecf591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot GameControl_tb_behav xil_defaultlib.GameControl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'LivesCount' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sim_1/new/GameControl_tb.v:47]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'LivesCount' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.GameControl
Compiling module xil_defaultlib.GameControlTimer
Compiling module xil_defaultlib.GameControl_top
Compiling module xil_defaultlib.GameControl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot GameControl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/VideoBuffer.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/VideoBuffer.protoinst for the following reason(s):
There are no instances of module "VideoBuffer" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/DCM.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/DCM.protoinst for the following reason(s):
There are no instances of module "DCM" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1117.133 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'GameControl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj GameControl_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
"xelab -wto 9d92745112a2444897ff75747fecf591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot GameControl_tb_behav xil_defaultlib.GameControl_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9d92745112a2444897ff75747fecf591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot GameControl_tb_behav xil_defaultlib.GameControl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'LivesCount' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sim_1/new/GameControl_tb.v:47]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'LivesCount' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v:46]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/VideoBuffer.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/VideoBuffer.protoinst for the following reason(s):
There are no instances of module "VideoBuffer" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/DCM.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/DCM.protoinst for the following reason(s):
There are no instances of module "DCM" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1121.742 ; gain = 3.520
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'GameControl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj GameControl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControlTimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControlTimer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControl_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Game_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sim_1/new/GameControl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControl_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1123.094 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
"xelab -wto 9d92745112a2444897ff75747fecf591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot GameControl_tb_behav xil_defaultlib.GameControl_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9d92745112a2444897ff75747fecf591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot GameControl_tb_behav xil_defaultlib.GameControl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'LivesCount' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sim_1/new/GameControl_tb.v:47]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'LivesCount' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.GameControl
Compiling module xil_defaultlib.GameControlTimer
Compiling module xil_defaultlib.GameControl_top
Compiling module xil_defaultlib.GameControl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot GameControl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/VideoBuffer.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/VideoBuffer.protoinst for the following reason(s):
There are no instances of module "VideoBuffer" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/DCM.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/DCM.protoinst for the following reason(s):
There are no instances of module "DCM" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1123.621 ; gain = 0.527
export_ip_user_files -of_objects  [get_files {{C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/InputRead.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/InputRead.v}}
add_files -norecurse {{C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameTimer.v}}
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'GameControl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj GameControl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControlTimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControlTimer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControl_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Game_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sim_1/new/GameControl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControl_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1132.812 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
"xelab -wto 9d92745112a2444897ff75747fecf591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot GameControl_tb_behav xil_defaultlib.GameControl_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9d92745112a2444897ff75747fecf591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot GameControl_tb_behav xil_defaultlib.GameControl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'LivesCount' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sim_1/new/GameControl_tb.v:47]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'LivesCount' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.GameControl
Compiling module xil_defaultlib.GameControlTimer
Compiling module xil_defaultlib.GameControl_top
Compiling module xil_defaultlib.GameControl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot GameControl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/VideoBuffer.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/VideoBuffer.protoinst for the following reason(s):
There are no instances of module "VideoBuffer" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/DCM.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/DCM.protoinst for the following reason(s):
There are no instances of module "DCM" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1132.812 ; gain = 0.000
set_property top BP_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
save_wave_config {C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/GameControl_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse {{C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/GameControl_tb_behav.wcfg}}
set_property xsim.view {{C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/GameControl_tb_behav.wcfg}} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/VideoBuffer/ip/VideoBuffer_blk_mem_gen_0_0/sim/VideoBuffer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoBuffer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/VideoBuffer/sim/VideoBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/DCM/ip/DCM_clk_wiz_0_1/DCM_clk_wiz_0_1_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM_clk_wiz_0_1_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/DCM/ip/DCM_clk_wiz_0_1/DCM_clk_wiz_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM_clk_wiz_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/DCM/sim/DCM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/BP_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BP_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/DCM/hdl/DCM_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_top
INFO: [VRFC 10-2458] undeclared symbol TimerEnable, assumed default net type wire [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControlTimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControlTimer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControl_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameTimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameTimer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Game_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_FrameGen_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_FrameGen_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_FrameRead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_FrameRead
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_Out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_Out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_PixelROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_PixelROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_TMDS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_Timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_Timing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Mem_Timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_Timing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Mem_Writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_Writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/TMDS-rev2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TMDS_encoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/VideoBuffer/hdl/VideoBuffer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoBuffer_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sim_1/new/BP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BP_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
"xelab -wto 9d92745112a2444897ff75747fecf591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BP_tb_behav xil_defaultlib.BP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9d92745112a2444897ff75747fecf591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BP_tb_behav xil_defaultlib.BP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'LivesCount' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/BP_top.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'LivesCount' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v:46]
WARNING: [VRFC 10-5021] port 'TimerDigitT' is not connected on this instance [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:94]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.DCM_clk_wiz_0_1_clk_wiz
Compiling module xil_defaultlib.DCM_clk_wiz_0_1
Compiling module xil_defaultlib.DCM
Compiling module xil_defaultlib.DCM_wrapper
Compiling module xil_defaultlib.GameControl
Compiling module xil_defaultlib.GameControlTimer
Compiling module xil_defaultlib.GameControl_top
Compiling module xil_defaultlib.GameTimer
Compiling module xil_defaultlib.Mem_Timing
Compiling module xil_defaultlib.Mem_Writer
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.VideoBuffer_blk_mem_gen_0_0
Compiling module xil_defaultlib.VideoBuffer
Compiling module xil_defaultlib.VideoBuffer_wrapper
Compiling module xil_defaultlib.HDMI_Timing
Compiling module xil_defaultlib.HDMI_FrameRead
Compiling module xil_defaultlib.HDMI_PixelROM
Compiling module xil_defaultlib.HDMI_FrameGen_top
Compiling module xil_defaultlib.TMDS_encoder2
Compiling module xil_defaultlib.HDMI_TMDS
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.HDMI_Out
Compiling module xil_defaultlib.Display_top
Compiling module xil_defaultlib.BP_top
Compiling module xil_defaultlib.BP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BP_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1136.895 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BP_tb_behav -key {Behavioral:sim_1:Functional:BP_tb} -tclbatch {BP_tb.tcl} -protoinst "protoinst_files/VideoBuffer.protoinst" -protoinst "protoinst_files/DCM.protoinst" -view {{C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/GameControl_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/VideoBuffer.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/DCM.protoinst
Time resolution is 1 ps
open_wave_config {C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/GameControl_tb_behav.wcfg}
WARNING: Simulation object /GameControl_tb/UUT/UUT1a/FSM_State was not found in the design.
WARNING: Simulation object /GameControl_tb/UUT/UUT1a/FSM_NextState was not found in the design.
WARNING: Simulation object /GameControl_tb/Clk_100MHz was not found in the design.
WARNING: Simulation object /GameControl_tb/Reset was not found in the design.
WARNING: Simulation object /GameControl_tb/vsync was not found in the design.
WARNING: Simulation object /GameControl_tb/startButton was not found in the design.
WARNING: Simulation object /GameControl_tb/pauseSwitch was not found in the design.
WARNING: Simulation object /GameControl_tb/LivesCount was not found in the design.
WARNING: Simulation object /GameControl_tb/UUT/UUT1a/ControlTimer_Enable was not found in the design.
WARNING: Simulation object /GameControl_tb/Game_Enable was not found in the design.
WARNING: Simulation object /GameControl_tb/GameTimer_Enable was not found in the design.
WARNING: Simulation object /GameControl_tb/GameTimer_Reset was not found in the design.
source BP_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module BP_tb.UUT.UUT4.UUT3.VideoBuffer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BP_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1136.895 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/VideoBuffer/ip/VideoBuffer_blk_mem_gen_0_0/sim/VideoBuffer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoBuffer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/VideoBuffer/sim/VideoBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/DCM/ip/DCM_clk_wiz_0_1/DCM_clk_wiz_0_1_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM_clk_wiz_0_1_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/DCM/ip/DCM_clk_wiz_0_1/DCM_clk_wiz_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM_clk_wiz_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/DCM/sim/DCM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/BP_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BP_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/DCM/hdl/DCM_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_top
INFO: [VRFC 10-2458] undeclared symbol TimerEnable, assumed default net type wire [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControlTimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControlTimer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControl_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameTimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameTimer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Game_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_FrameGen_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_FrameGen_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_FrameRead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_FrameRead
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_Out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_Out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_PixelROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_PixelROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_TMDS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_Timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_Timing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Mem_Timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_Timing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Mem_Writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_Writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/TMDS-rev2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TMDS_encoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/VideoBuffer/hdl/VideoBuffer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoBuffer_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sim_1/new/BP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BP_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
"xelab -wto 9d92745112a2444897ff75747fecf591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BP_tb_behav xil_defaultlib.BP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9d92745112a2444897ff75747fecf591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BP_tb_behav xil_defaultlib.BP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'LivesCount' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/BP_top.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'LivesCount' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v:46]
WARNING: [VRFC 10-5021] port 'TimerDigitT' is not connected on this instance [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:94]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.DCM_clk_wiz_0_1_clk_wiz
Compiling module xil_defaultlib.DCM_clk_wiz_0_1
Compiling module xil_defaultlib.DCM
Compiling module xil_defaultlib.DCM_wrapper
Compiling module xil_defaultlib.GameControl
Compiling module xil_defaultlib.GameControlTimer
Compiling module xil_defaultlib.GameControl_top
Compiling module xil_defaultlib.GameTimer
Compiling module xil_defaultlib.Mem_Timing
Compiling module xil_defaultlib.Mem_Writer
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.VideoBuffer_blk_mem_gen_0_0
Compiling module xil_defaultlib.VideoBuffer
Compiling module xil_defaultlib.VideoBuffer_wrapper
Compiling module xil_defaultlib.HDMI_Timing
Compiling module xil_defaultlib.HDMI_FrameRead
Compiling module xil_defaultlib.HDMI_PixelROM
Compiling module xil_defaultlib.HDMI_FrameGen_top
Compiling module xil_defaultlib.TMDS_encoder2
Compiling module xil_defaultlib.HDMI_TMDS
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.HDMI_Out
Compiling module xil_defaultlib.Display_top
Compiling module xil_defaultlib.BP_top
Compiling module xil_defaultlib.BP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BP_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1136.895 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1136.895 ; gain = 0.000
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/VideoBuffer.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/DCM.protoinst
Time resolution is 1 ps
Block Memory Generator module BP_tb.UUT.UUT4.UUT3.VideoBuffer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1141.332 ; gain = 4.438
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top GameControl_top [current_fileset]
set_property top GameControl_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'GameControl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj GameControl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControlTimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControlTimer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControl_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Game_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sim_1/new/GameControl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControl_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
"xelab -wto 9d92745112a2444897ff75747fecf591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot GameControl_tb_behav xil_defaultlib.GameControl_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9d92745112a2444897ff75747fecf591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot GameControl_tb_behav xil_defaultlib.GameControl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'LivesCount' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sim_1/new/GameControl_tb.v:47]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'LivesCount' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.GameControl
Compiling module xil_defaultlib.GameControlTimer
Compiling module xil_defaultlib.GameControl_top
Compiling module xil_defaultlib.GameControl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot GameControl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "GameControl_tb_behav -key {Behavioral:sim_1:Functional:GameControl_tb} -tclbatch {GameControl_tb.tcl} -protoinst "protoinst_files/VideoBuffer.protoinst" -protoinst "protoinst_files/DCM.protoinst" -view {{C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/GameControl_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/VideoBuffer.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/VideoBuffer.protoinst for the following reason(s):
There are no instances of module "VideoBuffer" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/DCM.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/DCM.protoinst for the following reason(s):
There are no instances of module "DCM" in the design.

Time resolution is 1 ps
open_wave_config {C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/GameControl_tb_behav.wcfg}
source GameControl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'GameControl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1142.367 ; gain = 1.035
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'GameControl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj GameControl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControlTimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControlTimer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControl_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Game_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sim_1/new/GameControl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControl_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
"xelab -wto 9d92745112a2444897ff75747fecf591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot GameControl_tb_behav xil_defaultlib.GameControl_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9d92745112a2444897ff75747fecf591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot GameControl_tb_behav xil_defaultlib.GameControl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'LivesCount' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sim_1/new/GameControl_tb.v:47]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'LivesCount' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.GameControl
Compiling module xil_defaultlib.GameControlTimer
Compiling module xil_defaultlib.GameControl_top
Compiling module xil_defaultlib.GameControl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot GameControl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/VideoBuffer.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/VideoBuffer.protoinst for the following reason(s):
There are no instances of module "VideoBuffer" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/DCM.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/DCM.protoinst for the following reason(s):
There are no instances of module "DCM" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1143.973 ; gain = 0.102
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'GameControl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj GameControl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControlTimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControlTimer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControl_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Game_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sim_1/new/GameControl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControl_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
"xelab -wto 9d92745112a2444897ff75747fecf591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot GameControl_tb_behav xil_defaultlib.GameControl_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9d92745112a2444897ff75747fecf591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot GameControl_tb_behav xil_defaultlib.GameControl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'LivesCount' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sim_1/new/GameControl_tb.v:47]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'LivesCount' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.GameControl
Compiling module xil_defaultlib.GameControlTimer
Compiling module xil_defaultlib.GameControl_top
Compiling module xil_defaultlib.GameControl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot GameControl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/VideoBuffer.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/VideoBuffer.protoinst for the following reason(s):
There are no instances of module "VideoBuffer" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/DCM.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/DCM.protoinst for the following reason(s):
There are no instances of module "DCM" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1144.445 ; gain = 0.453
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'GameControl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj GameControl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControlTimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControlTimer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControl_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Game_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sim_1/new/GameControl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControl_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
"xelab -wto 9d92745112a2444897ff75747fecf591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot GameControl_tb_behav xil_defaultlib.GameControl_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9d92745112a2444897ff75747fecf591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot GameControl_tb_behav xil_defaultlib.GameControl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'LivesCount' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sim_1/new/GameControl_tb.v:47]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'LivesCount' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.GameControl
Compiling module xil_defaultlib.GameControlTimer
Compiling module xil_defaultlib.GameControl_top
Compiling module xil_defaultlib.GameControl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot GameControl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/VideoBuffer.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/VideoBuffer.protoinst for the following reason(s):
There are no instances of module "VideoBuffer" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/DCM.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/DCM.protoinst for the following reason(s):
There are no instances of module "DCM" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1145.422 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'GameControl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj GameControl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControlTimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControlTimer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControl_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Game_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sim_1/new/GameControl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControl_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
"xelab -wto 9d92745112a2444897ff75747fecf591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot GameControl_tb_behav xil_defaultlib.GameControl_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9d92745112a2444897ff75747fecf591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot GameControl_tb_behav xil_defaultlib.GameControl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'LivesCount' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sim_1/new/GameControl_tb.v:47]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'LivesCount' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.GameControl
Compiling module xil_defaultlib.GameControlTimer
Compiling module xil_defaultlib.GameControl_top
Compiling module xil_defaultlib.GameControl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot GameControl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/VideoBuffer.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/VideoBuffer.protoinst for the following reason(s):
There are no instances of module "VideoBuffer" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/DCM.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/DCM.protoinst for the following reason(s):
There are no instances of module "DCM" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1145.688 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: GameControl_top
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1696.402 ; gain = 247.523
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'GameControl_top' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'GameControl' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Game_state.v:21]
	Parameter s0_idle bound to: 0 - type: integer 
	Parameter s1_game_running bound to: 1 - type: integer 
	Parameter s2_game_pause bound to: 2 - type: integer 
	Parameter s3_game_over bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Game_state.v:89]
INFO: [Synth 8-6155] done synthesizing module 'GameControl' (1#1) [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Game_state.v:21]
WARNING: [Synth 8-7071] port 'Game_Enable_R' of module 'GameControl' is unconnected for instance 'UUT1a' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v:39]
WARNING: [Synth 8-7023] instance 'UUT1a' of module 'GameControl' has 12 connections declared, but only 11 given [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v:39]
INFO: [Synth 8-6157] synthesizing module 'GameControlTimer' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControlTimer.v:22]
	Parameter CLK_PERIOD bound to: 4'b1010 
	Parameter OUTPUT_PERIOD bound to: 1000000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'GameControlTimer' (2#1) [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControlTimer.v:22]
INFO: [Synth 8-6155] done synthesizing module 'GameControl_top' (3#1) [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1748.738 ; gain = 299.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1769.637 ; gain = 320.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1769.637 ; gain = 320.758
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1769.637 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/constrs_1/new/test-constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'SysClk'. [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/constrs_1/new/test-constr.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/constrs_1/new/test-constr.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TMDS_N[3]'. [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/constrs_1/new/test-constr.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/constrs_1/new/test-constr.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TMDS_P[3]'. [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/constrs_1/new/test-constr.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/constrs_1/new/test-constr.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TMDS_N[0]'. [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/constrs_1/new/test-constr.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/constrs_1/new/test-constr.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TMDS_P[0]'. [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/constrs_1/new/test-constr.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/constrs_1/new/test-constr.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TMDS_N[1]'. [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/constrs_1/new/test-constr.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/constrs_1/new/test-constr.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TMDS_P[1]'. [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/constrs_1/new/test-constr.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/constrs_1/new/test-constr.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TMDS_N[2]'. [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/constrs_1/new/test-constr.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/constrs_1/new/test-constr.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TMDS_P[2]'. [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/constrs_1/new/test-constr.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/constrs_1/new/test-constr.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/constrs_1/new/test-constr.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1883.688 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2017.055 ; gain = 568.176
10 Infos, 11 Warnings, 9 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2017.055 ; gain = 871.367
close_design
set_property top BP_top [current_fileset]
update_compile_order -fileset sources_1
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/bd/VideoBuffer/VideoBuffer.bd}}]
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/bd/DCM/DCM.bd}}]
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: BP_top
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DCM [c:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/DCM/synth/DCM.v:13]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2023.461 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BP_top' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/BP_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'DCM_wrapper' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/DCM/hdl/DCM_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'DCM' [c:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/DCM/synth/DCM.v:13]
INFO: [Synth 8-6157] synthesizing module 'DCM_clk_wiz_0_1' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/.Xil/Vivado-32208-DESKTOP-MB5IJCE/realtime/DCM_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'DCM_clk_wiz_0_1' (1#1) [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/.Xil/Vivado-32208-DESKTOP-MB5IJCE/realtime/DCM_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'DCM' (2#1) [c:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/DCM/synth/DCM.v:13]
INFO: [Synth 8-6155] done synthesizing module 'DCM_wrapper' (3#1) [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/DCM/hdl/DCM_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'GameControl_top' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'GameControl' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Game_state.v:21]
	Parameter s0_idle bound to: 0 - type: integer 
	Parameter s1_game_running bound to: 1 - type: integer 
	Parameter s2_game_pause bound to: 2 - type: integer 
	Parameter s3_game_over bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Game_state.v:89]
INFO: [Synth 8-6155] done synthesizing module 'GameControl' (4#1) [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Game_state.v:21]
WARNING: [Synth 8-7071] port 'Game_Enable_R' of module 'GameControl' is unconnected for instance 'UUT1a' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v:39]
WARNING: [Synth 8-7023] instance 'UUT1a' of module 'GameControl' has 12 connections declared, but only 11 given [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v:39]
INFO: [Synth 8-6157] synthesizing module 'GameControlTimer' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControlTimer.v:22]
	Parameter CLK_PERIOD bound to: 4'b1010 
	Parameter OUTPUT_PERIOD bound to: 1000000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'GameControlTimer' (5#1) [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControlTimer.v:22]
INFO: [Synth 8-6155] done synthesizing module 'GameControl_top' (6#1) [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'Display_top' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'GameTimer' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameTimer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'GameTimer' (7#1) [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameTimer.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mem_Timing' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Mem_Timing.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mem_Timing' (8#1) [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Mem_Timing.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mem_Writer' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Mem_Writer.v:21]
	Parameter s0_INITIALIZE bound to: 2'b01 
	Parameter s1_IDLE bound to: 2'b00 
	Parameter s2_WRITE bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Mem_Writer.v:407]
INFO: [Synth 8-6155] done synthesizing module 'Mem_Writer' (9#1) [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Mem_Writer.v:21]
WARNING: [Synth 8-7071] port 'TimerDigitT' of module 'Mem_Writer' is unconnected for instance 'UUT2' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:94]
WARNING: [Synth 8-7071] port 'TimerDigitI' of module 'Mem_Writer' is unconnected for instance 'UUT2' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:94]
WARNING: [Synth 8-7071] port 'TimerDigitM' of module 'Mem_Writer' is unconnected for instance 'UUT2' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:94]
WARNING: [Synth 8-7071] port 'TimerDigitM1' of module 'Mem_Writer' is unconnected for instance 'UUT2' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:94]
WARNING: [Synth 8-7071] port 'TimerDigitE' of module 'Mem_Writer' is unconnected for instance 'UUT2' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:94]
WARNING: [Synth 8-7071] port 'TimerDigitSemiColon' of module 'Mem_Writer' is unconnected for instance 'UUT2' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:94]
WARNING: [Synth 8-7023] instance 'UUT2' of module 'Mem_Writer' has 23 connections declared, but only 17 given [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:94]
INFO: [Synth 8-6157] synthesizing module 'VideoBuffer_wrapper' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/VideoBuffer/hdl/VideoBuffer_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'VideoBuffer' [c:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/VideoBuffer/synth/VideoBuffer.v:13]
INFO: [Synth 8-6157] synthesizing module 'VideoBuffer_blk_mem_gen_0_0' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/.Xil/Vivado-32208-DESKTOP-MB5IJCE/realtime/VideoBuffer_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'VideoBuffer_blk_mem_gen_0_0' (10#1) [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/.Xil/Vivado-32208-DESKTOP-MB5IJCE/realtime/VideoBuffer_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'VideoBuffer' (11#1) [c:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/VideoBuffer/synth/VideoBuffer.v:13]
INFO: [Synth 8-6155] done synthesizing module 'VideoBuffer_wrapper' (12#1) [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/VideoBuffer/hdl/VideoBuffer_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'HDMI_Timing' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_Timing.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_Timing' (13#1) [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_Timing.v:23]
INFO: [Synth 8-6157] synthesizing module 'HDMI_FrameGen_top' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_FrameGen_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'HDMI_FrameRead' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_FrameRead.v:23]
	Parameter s0_INITIALIZE bound to: 2'b01 
	Parameter s1_IDLE bound to: 2'b00 
	Parameter s2_ACTIVE bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_FrameRead.v:125]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_FrameRead' (14#1) [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_FrameRead.v:23]
INFO: [Synth 8-6157] synthesizing module 'HDMI_PixelROM' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_PixelROM.v:24]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_PixelROM' (15#1) [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_PixelROM.v:24]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_FrameGen_top' (16#1) [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_FrameGen_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'HDMI_TMDS' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_TX.v:23]
INFO: [Synth 8-6157] synthesizing module 'TMDS_encoder2' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/TMDS-rev2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TMDS_encoder2' (17#1) [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/TMDS-rev2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_TMDS' (18#1) [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_TX.v:23]
INFO: [Synth 8-6157] synthesizing module 'HDMI_Out' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_Out.v:23]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [G:/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46332]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (19#1) [G:/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46332]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_Out' (20#1) [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_Out.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Display_top' (21#1) [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BP_top' (22#1) [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/BP_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2023.461 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2023.461 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2023.461 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/DCM/ip/DCM_clk_wiz_0_1/DCM_clk_wiz_0_1.dcp' for cell 'CLKGEN/DCM_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/VideoBuffer/ip/VideoBuffer_blk_mem_gen_0_0/VideoBuffer_blk_mem_gen_0_0.dcp' for cell 'UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2023.461 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/DCM/ip/DCM_clk_wiz_0_1/DCM_clk_wiz_0_1_board.xdc] for cell 'CLKGEN/DCM_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/DCM/ip/DCM_clk_wiz_0_1/DCM_clk_wiz_0_1_board.xdc] for cell 'CLKGEN/DCM_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/DCM/ip/DCM_clk_wiz_0_1/DCM_clk_wiz_0_1.xdc] for cell 'CLKGEN/DCM_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/DCM/ip/DCM_clk_wiz_0_1/DCM_clk_wiz_0_1.xdc] for cell 'CLKGEN/DCM_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/DCM/ip/DCM_clk_wiz_0_1/DCM_clk_wiz_0_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/BP_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/BP_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/constrs_1/new/test-constr.xdc]
Finished Parsing XDC File [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/constrs_1/new/test-constr.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2023.461 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS: 4 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2023.461 ; gain = 0.000
56 Infos, 9 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2023.461 ; gain = 0.000
set_property top BP_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
save_wave_config {C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/GameControl_tb_behav.wcfg}
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/VideoBuffer/ip/VideoBuffer_blk_mem_gen_0_0/sim/VideoBuffer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoBuffer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/VideoBuffer/sim/VideoBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/DCM/ip/DCM_clk_wiz_0_1/DCM_clk_wiz_0_1_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM_clk_wiz_0_1_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/DCM/ip/DCM_clk_wiz_0_1/DCM_clk_wiz_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM_clk_wiz_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/DCM/sim/DCM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/BP_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BP_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/DCM/hdl/DCM_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_top
INFO: [VRFC 10-2458] undeclared symbol TimerEnable, assumed default net type wire [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControlTimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControlTimer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControl_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameTimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameTimer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Game_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_FrameGen_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_FrameGen_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_FrameRead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_FrameRead
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_Out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_Out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_PixelROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_PixelROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_TMDS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_Timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_Timing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Mem_Timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_Timing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Mem_Writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_Writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/TMDS-rev2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TMDS_encoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/VideoBuffer/hdl/VideoBuffer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoBuffer_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sim_1/new/BP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BP_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
"xelab -wto 9d92745112a2444897ff75747fecf591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BP_tb_behav xil_defaultlib.BP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9d92745112a2444897ff75747fecf591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BP_tb_behav xil_defaultlib.BP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'LivesCount' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/BP_top.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'LivesCount' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v:46]
WARNING: [VRFC 10-5021] port 'TimerDigitT' is not connected on this instance [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:94]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.DCM_clk_wiz_0_1_clk_wiz
Compiling module xil_defaultlib.DCM_clk_wiz_0_1
Compiling module xil_defaultlib.DCM
Compiling module xil_defaultlib.DCM_wrapper
Compiling module xil_defaultlib.GameControl
Compiling module xil_defaultlib.GameControlTimer
Compiling module xil_defaultlib.GameControl_top
Compiling module xil_defaultlib.GameTimer
Compiling module xil_defaultlib.Mem_Timing
Compiling module xil_defaultlib.Mem_Writer
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.VideoBuffer_blk_mem_gen_0_0
Compiling module xil_defaultlib.VideoBuffer
Compiling module xil_defaultlib.VideoBuffer_wrapper
Compiling module xil_defaultlib.HDMI_Timing
Compiling module xil_defaultlib.HDMI_FrameRead
Compiling module xil_defaultlib.HDMI_PixelROM
Compiling module xil_defaultlib.HDMI_FrameGen_top
Compiling module xil_defaultlib.TMDS_encoder2
Compiling module xil_defaultlib.HDMI_TMDS
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.HDMI_Out
Compiling module xil_defaultlib.Display_top
Compiling module xil_defaultlib.BP_top
Compiling module xil_defaultlib.BP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BP_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2075.691 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BP_tb_behav -key {Behavioral:sim_1:Functional:BP_tb} -tclbatch {BP_tb.tcl} -protoinst "protoinst_files/VideoBuffer.protoinst" -protoinst "protoinst_files/DCM.protoinst" -view {{C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/GameControl_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/VideoBuffer.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/DCM.protoinst
Time resolution is 1 ps
open_wave_config {C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/GameControl_tb_behav.wcfg}
WARNING: Simulation object /GameControl_tb/UUT/UUT1a/FSM_State was not found in the design.
WARNING: Simulation object /GameControl_tb/UUT/UUT1a/FSM_NextState was not found in the design.
WARNING: Simulation object /GameControl_tb/Clk_100MHz was not found in the design.
WARNING: Simulation object /GameControl_tb/Reset was not found in the design.
WARNING: Simulation object /GameControl_tb/vsync was not found in the design.
WARNING: Simulation object /GameControl_tb/UUT/UUT1a/vsync_negedge was not found in the design.
WARNING: Simulation object /GameControl_tb/startButton was not found in the design.
WARNING: Simulation object /GameControl_tb/pauseSwitch was not found in the design.
WARNING: Simulation object /GameControl_tb/LivesCount was not found in the design.
WARNING: Simulation object /GameControl_tb/UUT/UUT1a/ControlTimer_Enable was not found in the design.
WARNING: Simulation object /GameControl_tb/Game_Enable was not found in the design.
WARNING: Simulation object /GameControl_tb/GameTimer_Enable was not found in the design.
WARNING: Simulation object /GameControl_tb/GameTimer_Reset was not found in the design.
source BP_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module BP_tb.UUT.UUT4.UUT3.VideoBuffer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BP_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 2075.691 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/VideoBuffer/ip/VideoBuffer_blk_mem_gen_0_0/sim/VideoBuffer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoBuffer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/VideoBuffer/sim/VideoBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/DCM/ip/DCM_clk_wiz_0_1/DCM_clk_wiz_0_1_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM_clk_wiz_0_1_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/DCM/ip/DCM_clk_wiz_0_1/DCM_clk_wiz_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM_clk_wiz_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/DCM/sim/DCM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/BP_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BP_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/DCM/hdl/DCM_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_top
INFO: [VRFC 10-2458] undeclared symbol TimerEnable, assumed default net type wire [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControlTimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControlTimer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControl_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameTimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameTimer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Game_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_FrameGen_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_FrameGen_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_FrameRead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_FrameRead
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_Out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_Out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_PixelROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_PixelROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_TMDS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_Timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_Timing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Mem_Timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_Timing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Mem_Writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_Writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/TMDS-rev2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TMDS_encoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/VideoBuffer/hdl/VideoBuffer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoBuffer_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sim_1/new/BP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BP_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
"xelab -wto 9d92745112a2444897ff75747fecf591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BP_tb_behav xil_defaultlib.BP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9d92745112a2444897ff75747fecf591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BP_tb_behav xil_defaultlib.BP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'LivesCount' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/BP_top.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'LivesCount' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v:46]
WARNING: [VRFC 10-5021] port 'TimerDigitT' is not connected on this instance [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:94]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.DCM_clk_wiz_0_1_clk_wiz
Compiling module xil_defaultlib.DCM_clk_wiz_0_1
Compiling module xil_defaultlib.DCM
Compiling module xil_defaultlib.DCM_wrapper
Compiling module xil_defaultlib.GameControl
Compiling module xil_defaultlib.GameControlTimer
Compiling module xil_defaultlib.GameControl_top
Compiling module xil_defaultlib.GameTimer
Compiling module xil_defaultlib.Mem_Timing
Compiling module xil_defaultlib.Mem_Writer
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.VideoBuffer_blk_mem_gen_0_0
Compiling module xil_defaultlib.VideoBuffer
Compiling module xil_defaultlib.VideoBuffer_wrapper
Compiling module xil_defaultlib.HDMI_Timing
Compiling module xil_defaultlib.HDMI_FrameRead
Compiling module xil_defaultlib.HDMI_PixelROM
Compiling module xil_defaultlib.HDMI_FrameGen_top
Compiling module xil_defaultlib.TMDS_encoder2
Compiling module xil_defaultlib.HDMI_TMDS
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.HDMI_Out
Compiling module xil_defaultlib.Display_top
Compiling module xil_defaultlib.BP_top
Compiling module xil_defaultlib.BP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BP_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2091.102 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2091.102 ; gain = 0.000
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/VideoBuffer.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/DCM.protoinst
Time resolution is 1 ps
Block Memory Generator module BP_tb.UUT.UUT4.UUT3.VideoBuffer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 2091.590 ; gain = 0.488
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BP_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
"xelab -wto 9d92745112a2444897ff75747fecf591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BP_tb_behav xil_defaultlib.BP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9d92745112a2444897ff75747fecf591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BP_tb_behav xil_defaultlib.BP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'LivesCount' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/BP_top.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'LivesCount' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v:46]
WARNING: [VRFC 10-5021] port 'TimerDigitT' is not connected on this instance [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:94]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/VideoBuffer.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/DCM.protoinst
Time resolution is 1 ps
Block Memory Generator module BP_tb.UUT.UUT4.UUT3.VideoBuffer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2092.121 ; gain = 0.062
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/VideoBuffer/ip/VideoBuffer_blk_mem_gen_0_0/sim/VideoBuffer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoBuffer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/VideoBuffer/sim/VideoBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/DCM/ip/DCM_clk_wiz_0_1/DCM_clk_wiz_0_1_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM_clk_wiz_0_1_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/DCM/ip/DCM_clk_wiz_0_1/DCM_clk_wiz_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM_clk_wiz_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/DCM/sim/DCM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/BP_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BP_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/DCM/hdl/DCM_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_top
INFO: [VRFC 10-2458] undeclared symbol TimerEnable, assumed default net type wire [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControlTimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControlTimer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControl_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameTimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameTimer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Game_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_FrameGen_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_FrameGen_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_FrameRead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_FrameRead
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_Out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_Out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_PixelROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_PixelROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_TMDS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_Timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_Timing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Mem_Timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_Timing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Mem_Writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_Writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/TMDS-rev2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TMDS_encoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/VideoBuffer/hdl/VideoBuffer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoBuffer_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sim_1/new/BP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BP_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
"xelab -wto 9d92745112a2444897ff75747fecf591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BP_tb_behav xil_defaultlib.BP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9d92745112a2444897ff75747fecf591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BP_tb_behav xil_defaultlib.BP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'LivesCount' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/BP_top.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'LivesCount' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v:46]
WARNING: [VRFC 10-5021] port 'TimerDigitT' is not connected on this instance [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:94]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.DCM_clk_wiz_0_1_clk_wiz
Compiling module xil_defaultlib.DCM_clk_wiz_0_1
Compiling module xil_defaultlib.DCM
Compiling module xil_defaultlib.DCM_wrapper
Compiling module xil_defaultlib.GameControl
Compiling module xil_defaultlib.GameControlTimer
Compiling module xil_defaultlib.GameControl_top
Compiling module xil_defaultlib.GameTimer
Compiling module xil_defaultlib.Mem_Timing
Compiling module xil_defaultlib.Mem_Writer
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.VideoBuffer_blk_mem_gen_0_0
Compiling module xil_defaultlib.VideoBuffer
Compiling module xil_defaultlib.VideoBuffer_wrapper
Compiling module xil_defaultlib.HDMI_Timing
Compiling module xil_defaultlib.HDMI_FrameRead
Compiling module xil_defaultlib.HDMI_PixelROM
Compiling module xil_defaultlib.HDMI_FrameGen_top
Compiling module xil_defaultlib.TMDS_encoder2
Compiling module xil_defaultlib.HDMI_TMDS
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.HDMI_Out
Compiling module xil_defaultlib.Display_top
Compiling module xil_defaultlib.BP_top
Compiling module xil_defaultlib.BP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BP_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2092.121 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2092.121 ; gain = 0.000
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/VideoBuffer.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/DCM.protoinst
Time resolution is 1 ps
Block Memory Generator module BP_tb.UUT.UUT4.UUT3.VideoBuffer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 2092.449 ; gain = 0.328
run 60 ms
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:35 . Memory (MB): peak = 2093.430 ; gain = 0.980
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/VideoBuffer/ip/VideoBuffer_blk_mem_gen_0_0/sim/VideoBuffer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoBuffer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/VideoBuffer/sim/VideoBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/DCM/ip/DCM_clk_wiz_0_1/DCM_clk_wiz_0_1_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM_clk_wiz_0_1_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/DCM/ip/DCM_clk_wiz_0_1/DCM_clk_wiz_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM_clk_wiz_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/DCM/sim/DCM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/BP_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BP_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/DCM/hdl/DCM_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_top
INFO: [VRFC 10-2458] undeclared symbol TimerEnable, assumed default net type wire [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControlTimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControlTimer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControl_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameTimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameTimer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Game_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_FrameGen_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_FrameGen_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_FrameRead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_FrameRead
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_Out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_Out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_PixelROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_PixelROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_TMDS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_Timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_Timing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Mem_Timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_Timing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Mem_Writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_Writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/TMDS-rev2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TMDS_encoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/VideoBuffer/hdl/VideoBuffer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoBuffer_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sim_1/new/BP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BP_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
"xelab -wto 9d92745112a2444897ff75747fecf591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BP_tb_behav xil_defaultlib.BP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9d92745112a2444897ff75747fecf591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BP_tb_behav xil_defaultlib.BP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'LivesCount' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/BP_top.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'LivesCount' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v:46]
WARNING: [VRFC 10-5021] port 'TimerDigitT' is not connected on this instance [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:94]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.DCM_clk_wiz_0_1_clk_wiz
Compiling module xil_defaultlib.DCM_clk_wiz_0_1
Compiling module xil_defaultlib.DCM
Compiling module xil_defaultlib.DCM_wrapper
Compiling module xil_defaultlib.GameControl
Compiling module xil_defaultlib.GameControlTimer
Compiling module xil_defaultlib.GameControl_top
Compiling module xil_defaultlib.GameTimer
Compiling module xil_defaultlib.Mem_Timing
Compiling module xil_defaultlib.Mem_Writer
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.VideoBuffer_blk_mem_gen_0_0
Compiling module xil_defaultlib.VideoBuffer
Compiling module xil_defaultlib.VideoBuffer_wrapper
Compiling module xil_defaultlib.HDMI_Timing
Compiling module xil_defaultlib.HDMI_FrameRead
Compiling module xil_defaultlib.HDMI_PixelROM
Compiling module xil_defaultlib.HDMI_FrameGen_top
Compiling module xil_defaultlib.TMDS_encoder2
Compiling module xil_defaultlib.HDMI_TMDS
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.HDMI_Out
Compiling module xil_defaultlib.Display_top
Compiling module xil_defaultlib.BP_top
Compiling module xil_defaultlib.BP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BP_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2093.430 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2093.430 ; gain = 0.000
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/VideoBuffer.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/DCM.protoinst
Time resolution is 1 ps
Block Memory Generator module BP_tb.UUT.UUT4.UUT3.VideoBuffer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 2093.430 ; gain = 0.000
run 60 ms
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2095.367 ; gain = 1.938
run all
run: Time (s): cpu = 00:00:44 ; elapsed = 00:02:20 . Memory (MB): peak = 2095.492 ; gain = 0.074
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/VideoBuffer/ip/VideoBuffer_blk_mem_gen_0_0/sim/VideoBuffer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoBuffer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/VideoBuffer/sim/VideoBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/DCM/ip/DCM_clk_wiz_0_1/DCM_clk_wiz_0_1_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM_clk_wiz_0_1_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/DCM/ip/DCM_clk_wiz_0_1/DCM_clk_wiz_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM_clk_wiz_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/DCM/sim/DCM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/BP_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BP_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/DCM/hdl/DCM_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_top
INFO: [VRFC 10-2458] undeclared symbol TimerEnable, assumed default net type wire [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControlTimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControlTimer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControl_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameTimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameTimer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Game_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_FrameGen_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_FrameGen_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_FrameRead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_FrameRead
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_Out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_Out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_PixelROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_PixelROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_TMDS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_Timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_Timing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Mem_Timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_Timing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Mem_Writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_Writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/TMDS-rev2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TMDS_encoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/VideoBuffer/hdl/VideoBuffer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoBuffer_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sim_1/new/BP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BP_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
"xelab -wto 9d92745112a2444897ff75747fecf591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BP_tb_behav xil_defaultlib.BP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9d92745112a2444897ff75747fecf591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BP_tb_behav xil_defaultlib.BP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'LivesCount' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/BP_top.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'LivesCount' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v:46]
WARNING: [VRFC 10-5021] port 'TimerDigitT' is not connected on this instance [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:94]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.DCM_clk_wiz_0_1_clk_wiz
Compiling module xil_defaultlib.DCM_clk_wiz_0_1
Compiling module xil_defaultlib.DCM
Compiling module xil_defaultlib.DCM_wrapper
Compiling module xil_defaultlib.GameControl
Compiling module xil_defaultlib.GameControlTimer
Compiling module xil_defaultlib.GameControl_top
Compiling module xil_defaultlib.GameTimer
Compiling module xil_defaultlib.Mem_Timing
Compiling module xil_defaultlib.Mem_Writer
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.VideoBuffer_blk_mem_gen_0_0
Compiling module xil_defaultlib.VideoBuffer
Compiling module xil_defaultlib.VideoBuffer_wrapper
Compiling module xil_defaultlib.HDMI_Timing
Compiling module xil_defaultlib.HDMI_FrameRead
Compiling module xil_defaultlib.HDMI_PixelROM
Compiling module xil_defaultlib.HDMI_FrameGen_top
Compiling module xil_defaultlib.TMDS_encoder2
Compiling module xil_defaultlib.HDMI_TMDS
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.HDMI_Out
Compiling module xil_defaultlib.Display_top
Compiling module xil_defaultlib.BP_top
Compiling module xil_defaultlib.BP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BP_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2095.492 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2095.492 ; gain = 0.000
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/VideoBuffer.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/DCM.protoinst
Time resolution is 1 ps
Block Memory Generator module BP_tb.UUT.UUT4.UUT3.VideoBuffer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 2095.492 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BP_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
"xelab -wto 9d92745112a2444897ff75747fecf591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BP_tb_behav xil_defaultlib.BP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9d92745112a2444897ff75747fecf591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BP_tb_behav xil_defaultlib.BP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'LivesCount' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/BP_top.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'LivesCount' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v:46]
WARNING: [VRFC 10-5021] port 'TimerDigitT' is not connected on this instance [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:94]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/VideoBuffer.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/DCM.protoinst
Time resolution is 1 ps
Block Memory Generator module BP_tb.UUT.UUT4.UUT3.VideoBuffer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2095.492 ; gain = 0.000
run 1 s
run: Time (s): cpu = 00:00:25 ; elapsed = 00:01:12 . Memory (MB): peak = 2098.738 ; gain = 0.285
run 1 s
run: Time (s): cpu = 00:01:25 ; elapsed = 00:04:47 . Memory (MB): peak = 2098.805 ; gain = 0.066
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BP_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
"xelab -wto 9d92745112a2444897ff75747fecf591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BP_tb_behav xil_defaultlib.BP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9d92745112a2444897ff75747fecf591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BP_tb_behav xil_defaultlib.BP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'LivesCount' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/BP_top.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'LivesCount' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v:46]
WARNING: [VRFC 10-5021] port 'TimerDigitT' is not connected on this instance [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:94]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/VideoBuffer.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/DCM.protoinst
Time resolution is 1 ps
Block Memory Generator module BP_tb.UUT.UUT4.UUT3.VideoBuffer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2100.078 ; gain = 0.000
run 1 s
run: Time (s): cpu = 00:01:00 ; elapsed = 00:03:12 . Memory (MB): peak = 2100.312 ; gain = 0.234
save_wave_config {C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/GameControl_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/VideoBuffer/ip/VideoBuffer_blk_mem_gen_0_0/sim/VideoBuffer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoBuffer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/VideoBuffer/sim/VideoBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/DCM/ip/DCM_clk_wiz_0_1/DCM_clk_wiz_0_1_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM_clk_wiz_0_1_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/DCM/ip/DCM_clk_wiz_0_1/DCM_clk_wiz_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM_clk_wiz_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/DCM/sim/DCM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/BP_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BP_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/DCM/hdl/DCM_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'BRAM_PORTA_0_we' is not allowed [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:61]
INFO: [VRFC 10-2458] undeclared symbol TimerEnable, assumed default net type wire [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:102]
INFO: [VRFC 10-2458] undeclared symbol vsync, assumed default net type wire [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:128]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControlTimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControlTimer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControl_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameTimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameTimer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Game_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_FrameGen_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_FrameGen_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_FrameRead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_FrameRead
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_Out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_Out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_PixelROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_PixelROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_TMDS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_Timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_Timing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Mem_Timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_Timing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Mem_Writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_Writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/TMDS-rev2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TMDS_encoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/VideoBuffer/hdl/VideoBuffer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoBuffer_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sim_1/new/BP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BP_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
"xelab -wto 9d92745112a2444897ff75747fecf591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BP_tb_behav xil_defaultlib.BP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9d92745112a2444897ff75747fecf591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BP_tb_behav xil_defaultlib.BP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'LivesCount' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/BP_top.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'LivesCount' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v:46]
WARNING: [VRFC 10-5021] port 'TimerDigitT' is not connected on this instance [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:94]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.DCM_clk_wiz_0_1_clk_wiz
Compiling module xil_defaultlib.DCM_clk_wiz_0_1
Compiling module xil_defaultlib.DCM
Compiling module xil_defaultlib.DCM_wrapper
Compiling module xil_defaultlib.GameControl
Compiling module xil_defaultlib.GameControlTimer
Compiling module xil_defaultlib.GameControl_top
Compiling module xil_defaultlib.GameTimer
Compiling module xil_defaultlib.Mem_Timing
Compiling module xil_defaultlib.Mem_Writer
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.VideoBuffer_blk_mem_gen_0_0
Compiling module xil_defaultlib.VideoBuffer
Compiling module xil_defaultlib.VideoBuffer_wrapper
Compiling module xil_defaultlib.HDMI_Timing
Compiling module xil_defaultlib.HDMI_FrameRead
Compiling module xil_defaultlib.HDMI_PixelROM
Compiling module xil_defaultlib.HDMI_FrameGen_top
Compiling module xil_defaultlib.TMDS_encoder2
Compiling module xil_defaultlib.HDMI_TMDS
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.HDMI_Out
Compiling module xil_defaultlib.Display_top
Compiling module xil_defaultlib.BP_top
Compiling module xil_defaultlib.BP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BP_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2100.312 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BP_tb_behav -key {Behavioral:sim_1:Functional:BP_tb} -tclbatch {BP_tb.tcl} -protoinst "protoinst_files/VideoBuffer.protoinst" -protoinst "protoinst_files/DCM.protoinst" -view {{C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/GameControl_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/VideoBuffer.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/DCM.protoinst
Time resolution is 1 ps
open_wave_config {C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/GameControl_tb_behav.wcfg}
WARNING: Simulation object /BP_tb/UUT/UUT1/vsync was not found in the design.
open_wave_config: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2100.312 ; gain = 0.000
source BP_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module BP_tb.UUT.UUT4.UUT3.VideoBuffer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2108.613 ; gain = 8.301
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BP_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 2108.613 ; gain = 8.301
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/VideoBuffer/ip/VideoBuffer_blk_mem_gen_0_0/sim/VideoBuffer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoBuffer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/VideoBuffer/sim/VideoBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/DCM/ip/DCM_clk_wiz_0_1/DCM_clk_wiz_0_1_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM_clk_wiz_0_1_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/DCM/ip/DCM_clk_wiz_0_1/DCM_clk_wiz_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM_clk_wiz_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/DCM/sim/DCM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/BP_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BP_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/DCM/hdl/DCM_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_top
INFO: [VRFC 10-2458] undeclared symbol TimerEnable, assumed default net type wire [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:102]
INFO: [VRFC 10-2458] undeclared symbol vsync, assumed default net type wire [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:128]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControlTimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControlTimer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControl_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameTimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameTimer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Game_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_FrameGen_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_FrameGen_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_FrameRead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_FrameRead
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_Out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_Out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_PixelROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_PixelROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_TMDS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_Timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_Timing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Mem_Timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_Timing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Mem_Writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_Writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/TMDS-rev2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TMDS_encoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/VideoBuffer/hdl/VideoBuffer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoBuffer_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sim_1/new/BP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BP_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
"xelab -wto 9d92745112a2444897ff75747fecf591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BP_tb_behav xil_defaultlib.BP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9d92745112a2444897ff75747fecf591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BP_tb_behav xil_defaultlib.BP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'LivesCount' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/BP_top.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'LivesCount' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v:46]
WARNING: [VRFC 10-5021] port 'TimerDigitT' is not connected on this instance [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:94]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.DCM_clk_wiz_0_1_clk_wiz
Compiling module xil_defaultlib.DCM_clk_wiz_0_1
Compiling module xil_defaultlib.DCM
Compiling module xil_defaultlib.DCM_wrapper
Compiling module xil_defaultlib.GameControl
Compiling module xil_defaultlib.GameControlTimer
Compiling module xil_defaultlib.GameControl_top
Compiling module xil_defaultlib.GameTimer
Compiling module xil_defaultlib.Mem_Timing
Compiling module xil_defaultlib.Mem_Writer
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.VideoBuffer_blk_mem_gen_0_0
Compiling module xil_defaultlib.VideoBuffer
Compiling module xil_defaultlib.VideoBuffer_wrapper
Compiling module xil_defaultlib.HDMI_Timing
Compiling module xil_defaultlib.HDMI_FrameRead
Compiling module xil_defaultlib.HDMI_PixelROM
Compiling module xil_defaultlib.HDMI_FrameGen_top
Compiling module xil_defaultlib.TMDS_encoder2
Compiling module xil_defaultlib.HDMI_TMDS
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.HDMI_Out
Compiling module xil_defaultlib.Display_top
Compiling module xil_defaultlib.BP_top
Compiling module xil_defaultlib.BP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BP_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2110.250 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2110.250 ; gain = 0.000
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/VideoBuffer.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/DCM.protoinst
Time resolution is 1 ps
Block Memory Generator module BP_tb.UUT.UUT4.UUT3.VideoBuffer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 2110.250 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/VideoBuffer/ip/VideoBuffer_blk_mem_gen_0_0/sim/VideoBuffer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoBuffer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/VideoBuffer/sim/VideoBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/DCM/ip/DCM_clk_wiz_0_1/DCM_clk_wiz_0_1_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM_clk_wiz_0_1_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/DCM/ip/DCM_clk_wiz_0_1/DCM_clk_wiz_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM_clk_wiz_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/DCM/sim/DCM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/BP_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BP_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/DCM/hdl/DCM_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_top
INFO: [VRFC 10-2458] undeclared symbol TimerEnable, assumed default net type wire [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:102]
INFO: [VRFC 10-2458] undeclared symbol vsync, assumed default net type wire [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:128]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControlTimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControlTimer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControl_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameTimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameTimer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Game_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_FrameGen_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_FrameGen_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_FrameRead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_FrameRead
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_Out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_Out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_PixelROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_PixelROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_TMDS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_Timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_Timing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Mem_Timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_Timing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Mem_Writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_Writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/TMDS-rev2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TMDS_encoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/VideoBuffer/hdl/VideoBuffer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoBuffer_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sim_1/new/BP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BP_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
"xelab -wto 9d92745112a2444897ff75747fecf591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BP_tb_behav xil_defaultlib.BP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9d92745112a2444897ff75747fecf591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BP_tb_behav xil_defaultlib.BP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'BRAM_PORTA_0_we' on this module [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/BP_top.v:91]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/VideoBuffer/ip/VideoBuffer_blk_mem_gen_0_0/sim/VideoBuffer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoBuffer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/VideoBuffer/sim/VideoBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/DCM/ip/DCM_clk_wiz_0_1/DCM_clk_wiz_0_1_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM_clk_wiz_0_1_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/DCM/ip/DCM_clk_wiz_0_1/DCM_clk_wiz_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM_clk_wiz_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/DCM/sim/DCM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/BP_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BP_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/DCM/hdl/DCM_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_top
INFO: [VRFC 10-2458] undeclared symbol TimerEnable, assumed default net type wire [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:102]
INFO: [VRFC 10-2458] undeclared symbol vsync, assumed default net type wire [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:128]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControlTimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControlTimer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControl_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameTimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameTimer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Game_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_FrameGen_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_FrameGen_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_FrameRead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_FrameRead
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_Out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_Out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_PixelROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_PixelROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_TMDS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_Timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_Timing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Mem_Timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_Timing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Mem_Writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_Writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/TMDS-rev2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TMDS_encoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/VideoBuffer/hdl/VideoBuffer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoBuffer_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sim_1/new/BP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BP_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2110.887 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
"xelab -wto 9d92745112a2444897ff75747fecf591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BP_tb_behav xil_defaultlib.BP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9d92745112a2444897ff75747fecf591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BP_tb_behav xil_defaultlib.BP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'LivesCount' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/BP_top.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'LivesCount' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v:46]
WARNING: [VRFC 10-5021] port 'TimerDigitT' is not connected on this instance [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:94]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.DCM_clk_wiz_0_1_clk_wiz
Compiling module xil_defaultlib.DCM_clk_wiz_0_1
Compiling module xil_defaultlib.DCM
Compiling module xil_defaultlib.DCM_wrapper
Compiling module xil_defaultlib.GameControl
Compiling module xil_defaultlib.GameControlTimer
Compiling module xil_defaultlib.GameControl_top
Compiling module xil_defaultlib.GameTimer
Compiling module xil_defaultlib.Mem_Timing
Compiling module xil_defaultlib.Mem_Writer
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.VideoBuffer_blk_mem_gen_0_0
Compiling module xil_defaultlib.VideoBuffer
Compiling module xil_defaultlib.VideoBuffer_wrapper
Compiling module xil_defaultlib.HDMI_Timing
Compiling module xil_defaultlib.HDMI_FrameRead
Compiling module xil_defaultlib.HDMI_PixelROM
Compiling module xil_defaultlib.HDMI_FrameGen_top
Compiling module xil_defaultlib.TMDS_encoder2
Compiling module xil_defaultlib.HDMI_TMDS
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.HDMI_Out
Compiling module xil_defaultlib.Display_top
Compiling module xil_defaultlib.BP_top
Compiling module xil_defaultlib.BP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BP_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2110.887 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2110.887 ; gain = 0.000
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/VideoBuffer.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/DCM.protoinst
Time resolution is 1 ps
Block Memory Generator module BP_tb.UUT.UUT4.UUT3.VideoBuffer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 2110.887 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/VideoBuffer/ip/VideoBuffer_blk_mem_gen_0_0/sim/VideoBuffer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoBuffer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/VideoBuffer/sim/VideoBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/DCM/ip/DCM_clk_wiz_0_1/DCM_clk_wiz_0_1_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM_clk_wiz_0_1_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/DCM/ip/DCM_clk_wiz_0_1/DCM_clk_wiz_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM_clk_wiz_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/DCM/sim/DCM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/BP_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BP_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/DCM/hdl/DCM_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_top
INFO: [VRFC 10-2458] undeclared symbol TimerEnable, assumed default net type wire [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:102]
INFO: [VRFC 10-2458] undeclared symbol vsync, assumed default net type wire [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:128]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControlTimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControlTimer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControl_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameTimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameTimer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Game_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_FrameGen_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_FrameGen_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_FrameRead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_FrameRead
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_Out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_Out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_PixelROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_PixelROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_TMDS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_Timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_Timing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Mem_Timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_Timing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Mem_Writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_Writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/TMDS-rev2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TMDS_encoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/VideoBuffer/hdl/VideoBuffer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoBuffer_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sim_1/new/BP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BP_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
"xelab -wto 9d92745112a2444897ff75747fecf591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BP_tb_behav xil_defaultlib.BP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9d92745112a2444897ff75747fecf591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BP_tb_behav xil_defaultlib.BP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'LivesCount' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/BP_top.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'LivesCount' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v:46]
WARNING: [VRFC 10-5021] port 'TimerDigitT' is not connected on this instance [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:94]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.DCM_clk_wiz_0_1_clk_wiz
Compiling module xil_defaultlib.DCM_clk_wiz_0_1
Compiling module xil_defaultlib.DCM
Compiling module xil_defaultlib.DCM_wrapper
Compiling module xil_defaultlib.GameControl
Compiling module xil_defaultlib.GameControlTimer
Compiling module xil_defaultlib.GameControl_top
Compiling module xil_defaultlib.GameTimer
Compiling module xil_defaultlib.Mem_Timing
Compiling module xil_defaultlib.Mem_Writer
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.VideoBuffer_blk_mem_gen_0_0
Compiling module xil_defaultlib.VideoBuffer
Compiling module xil_defaultlib.VideoBuffer_wrapper
Compiling module xil_defaultlib.HDMI_Timing
Compiling module xil_defaultlib.HDMI_FrameRead
Compiling module xil_defaultlib.HDMI_PixelROM
Compiling module xil_defaultlib.HDMI_FrameGen_top
Compiling module xil_defaultlib.TMDS_encoder2
Compiling module xil_defaultlib.HDMI_TMDS
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.HDMI_Out
Compiling module xil_defaultlib.Display_top
Compiling module xil_defaultlib.BP_top
Compiling module xil_defaultlib.BP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BP_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2111.316 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2111.316 ; gain = 0.000
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/VideoBuffer.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/DCM.protoinst
Time resolution is 1 ps
Block Memory Generator module BP_tb.UUT.UUT4.UUT3.VideoBuffer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 2111.316 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/VideoBuffer/ip/VideoBuffer_blk_mem_gen_0_0/sim/VideoBuffer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoBuffer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/VideoBuffer/sim/VideoBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/DCM/ip/DCM_clk_wiz_0_1/DCM_clk_wiz_0_1_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM_clk_wiz_0_1_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/DCM/ip/DCM_clk_wiz_0_1/DCM_clk_wiz_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM_clk_wiz_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/DCM/sim/DCM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/BP_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BP_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/DCM/hdl/DCM_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_top
INFO: [VRFC 10-2458] undeclared symbol TimerEnable, assumed default net type wire [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:102]
INFO: [VRFC 10-2458] undeclared symbol vsync, assumed default net type wire [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:128]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControlTimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControlTimer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControl_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameTimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameTimer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Game_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_FrameGen_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_FrameGen_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_FrameRead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_FrameRead
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_Out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_Out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_PixelROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_PixelROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_TMDS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_Timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_Timing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Mem_Timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_Timing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Mem_Writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_Writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/TMDS-rev2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TMDS_encoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/VideoBuffer/hdl/VideoBuffer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoBuffer_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sim_1/new/BP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BP_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
"xelab -wto 9d92745112a2444897ff75747fecf591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BP_tb_behav xil_defaultlib.BP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9d92745112a2444897ff75747fecf591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BP_tb_behav xil_defaultlib.BP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'LivesCount' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/BP_top.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'LivesCount' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v:46]
WARNING: [VRFC 10-5021] port 'TimerDigitT' is not connected on this instance [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:94]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.DCM_clk_wiz_0_1_clk_wiz
Compiling module xil_defaultlib.DCM_clk_wiz_0_1
Compiling module xil_defaultlib.DCM
Compiling module xil_defaultlib.DCM_wrapper
Compiling module xil_defaultlib.GameControl
Compiling module xil_defaultlib.GameControlTimer
Compiling module xil_defaultlib.GameControl_top
Compiling module xil_defaultlib.GameTimer
Compiling module xil_defaultlib.Mem_Timing
Compiling module xil_defaultlib.Mem_Writer
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.VideoBuffer_blk_mem_gen_0_0
Compiling module xil_defaultlib.VideoBuffer
Compiling module xil_defaultlib.VideoBuffer_wrapper
Compiling module xil_defaultlib.HDMI_Timing
Compiling module xil_defaultlib.HDMI_FrameRead
Compiling module xil_defaultlib.HDMI_PixelROM
Compiling module xil_defaultlib.HDMI_FrameGen_top
Compiling module xil_defaultlib.TMDS_encoder2
Compiling module xil_defaultlib.HDMI_TMDS
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.HDMI_Out
Compiling module xil_defaultlib.Display_top
Compiling module xil_defaultlib.BP_top
Compiling module xil_defaultlib.BP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BP_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2111.316 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2111.316 ; gain = 0.000
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/VideoBuffer.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/DCM.protoinst
Time resolution is 1 ps
Block Memory Generator module BP_tb.UUT.UUT4.UUT3.VideoBuffer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 2111.316 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/VideoBuffer/ip/VideoBuffer_blk_mem_gen_0_0/sim/VideoBuffer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoBuffer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/VideoBuffer/sim/VideoBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/DCM/ip/DCM_clk_wiz_0_1/DCM_clk_wiz_0_1_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM_clk_wiz_0_1_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/DCM/ip/DCM_clk_wiz_0_1/DCM_clk_wiz_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM_clk_wiz_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/DCM/sim/DCM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/BP_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BP_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/DCM/hdl/DCM_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_top
INFO: [VRFC 10-2458] undeclared symbol TimerEnable, assumed default net type wire [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:102]
INFO: [VRFC 10-2458] undeclared symbol vsync, assumed default net type wire [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:128]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControlTimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControlTimer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControl_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameTimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameTimer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Game_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_FrameGen_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_FrameGen_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_FrameRead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_FrameRead
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_Out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_Out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_PixelROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_PixelROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_TMDS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_Timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_Timing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Mem_Timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_Timing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Mem_Writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_Writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/TMDS-rev2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TMDS_encoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/VideoBuffer/hdl/VideoBuffer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoBuffer_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sim_1/new/BP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BP_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
"xelab -wto 9d92745112a2444897ff75747fecf591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BP_tb_behav xil_defaultlib.BP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9d92745112a2444897ff75747fecf591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BP_tb_behav xil_defaultlib.BP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'game_en' on this module [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:103]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/VideoBuffer/ip/VideoBuffer_blk_mem_gen_0_0/sim/VideoBuffer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoBuffer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/VideoBuffer/sim/VideoBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/DCM/ip/DCM_clk_wiz_0_1/DCM_clk_wiz_0_1_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM_clk_wiz_0_1_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/DCM/ip/DCM_clk_wiz_0_1/DCM_clk_wiz_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM_clk_wiz_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/DCM/sim/DCM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/BP_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BP_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/DCM/hdl/DCM_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_top
INFO: [VRFC 10-2458] undeclared symbol TimerEnable, assumed default net type wire [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:102]
INFO: [VRFC 10-2458] undeclared symbol vsync, assumed default net type wire [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:128]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControlTimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControlTimer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControl_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameTimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameTimer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Game_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_FrameGen_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_FrameGen_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_FrameRead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_FrameRead
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_Out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_Out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_PixelROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_PixelROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_TMDS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_Timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_Timing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Mem_Timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_Timing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Mem_Writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_Writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/TMDS-rev2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TMDS_encoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/VideoBuffer/hdl/VideoBuffer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoBuffer_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sim_1/new/BP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BP_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
"xelab -wto 9d92745112a2444897ff75747fecf591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BP_tb_behav xil_defaultlib.BP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9d92745112a2444897ff75747fecf591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BP_tb_behav xil_defaultlib.BP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'LivesCount' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/BP_top.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'LivesCount' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v:46]
WARNING: [VRFC 10-5021] port 'TimerDigitT' is not connected on this instance [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:94]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.DCM_clk_wiz_0_1_clk_wiz
Compiling module xil_defaultlib.DCM_clk_wiz_0_1
Compiling module xil_defaultlib.DCM
Compiling module xil_defaultlib.DCM_wrapper
Compiling module xil_defaultlib.GameControl
Compiling module xil_defaultlib.GameControlTimer
Compiling module xil_defaultlib.GameControl_top
Compiling module xil_defaultlib.GameTimer
Compiling module xil_defaultlib.Mem_Timing
Compiling module xil_defaultlib.Mem_Writer
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.VideoBuffer_blk_mem_gen_0_0
Compiling module xil_defaultlib.VideoBuffer
Compiling module xil_defaultlib.VideoBuffer_wrapper
Compiling module xil_defaultlib.HDMI_Timing
Compiling module xil_defaultlib.HDMI_FrameRead
Compiling module xil_defaultlib.HDMI_PixelROM
Compiling module xil_defaultlib.HDMI_FrameGen_top
Compiling module xil_defaultlib.TMDS_encoder2
Compiling module xil_defaultlib.HDMI_TMDS
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.HDMI_Out
Compiling module xil_defaultlib.Display_top
Compiling module xil_defaultlib.BP_top
Compiling module xil_defaultlib.BP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BP_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2112.922 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2112.922 ; gain = 0.000
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/VideoBuffer.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/DCM.protoinst
Time resolution is 1 ps
Block Memory Generator module BP_tb.UUT.UUT4.UUT3.VideoBuffer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_xsim_kernel: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2112.922 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 2112.922 ; gain = 0.000
run 1 s
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2113.699 ; gain = 0.066
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/VideoBuffer/ip/VideoBuffer_blk_mem_gen_0_0/sim/VideoBuffer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoBuffer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/VideoBuffer/sim/VideoBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/DCM/ip/DCM_clk_wiz_0_1/DCM_clk_wiz_0_1_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM_clk_wiz_0_1_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/DCM/ip/DCM_clk_wiz_0_1/DCM_clk_wiz_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM_clk_wiz_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/DCM/sim/DCM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/BP_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BP_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/DCM/hdl/DCM_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_top
INFO: [VRFC 10-2458] undeclared symbol TimerEnable, assumed default net type wire [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:102]
INFO: [VRFC 10-2458] undeclared symbol DisplayEnable, assumed default net type wire [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:103]
INFO: [VRFC 10-2458] undeclared symbol vsync, assumed default net type wire [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:128]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControlTimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControlTimer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControl_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameTimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameTimer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Game_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_FrameGen_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_FrameGen_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_FrameRead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_FrameRead
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_Out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_Out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_PixelROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_PixelROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_TMDS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_Timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_Timing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Mem_Timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_Timing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Mem_Writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_Writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/TMDS-rev2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TMDS_encoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/VideoBuffer/hdl/VideoBuffer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoBuffer_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sim_1/new/BP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BP_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2113.785 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
"xelab -wto 9d92745112a2444897ff75747fecf591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BP_tb_behav xil_defaultlib.BP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9d92745112a2444897ff75747fecf591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BP_tb_behav xil_defaultlib.BP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'LivesCount' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/BP_top.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'LivesCount' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v:47]
WARNING: [VRFC 10-5021] port 'TimerDigitT' is not connected on this instance [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:94]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.DCM_clk_wiz_0_1_clk_wiz
Compiling module xil_defaultlib.DCM_clk_wiz_0_1
Compiling module xil_defaultlib.DCM
Compiling module xil_defaultlib.DCM_wrapper
Compiling module xil_defaultlib.GameControl
Compiling module xil_defaultlib.GameControlTimer
Compiling module xil_defaultlib.GameControl_top
Compiling module xil_defaultlib.GameTimer
Compiling module xil_defaultlib.Mem_Timing
Compiling module xil_defaultlib.Mem_Writer
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.VideoBuffer_blk_mem_gen_0_0
Compiling module xil_defaultlib.VideoBuffer
Compiling module xil_defaultlib.VideoBuffer_wrapper
Compiling module xil_defaultlib.HDMI_Timing
Compiling module xil_defaultlib.HDMI_FrameRead
Compiling module xil_defaultlib.HDMI_PixelROM
Compiling module xil_defaultlib.HDMI_FrameGen_top
Compiling module xil_defaultlib.TMDS_encoder2
Compiling module xil_defaultlib.HDMI_TMDS
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.HDMI_Out
Compiling module xil_defaultlib.Display_top
Compiling module xil_defaultlib.BP_top
Compiling module xil_defaultlib.BP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BP_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2113.785 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2113.785 ; gain = 0.000
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/VideoBuffer.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/DCM.protoinst
Time resolution is 1 ps
Block Memory Generator module BP_tb.UUT.UUT4.UUT3.VideoBuffer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 2113.785 ; gain = 0.000
run 1 s
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 2114.801 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/VideoBuffer/ip/VideoBuffer_blk_mem_gen_0_0/sim/VideoBuffer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoBuffer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/VideoBuffer/sim/VideoBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/DCM/ip/DCM_clk_wiz_0_1/DCM_clk_wiz_0_1_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM_clk_wiz_0_1_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/DCM/ip/DCM_clk_wiz_0_1/DCM_clk_wiz_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM_clk_wiz_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/DCM/sim/DCM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/BP_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BP_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/DCM/hdl/DCM_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_top
INFO: [VRFC 10-2458] undeclared symbol TimerEnable, assumed default net type wire [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:103]
INFO: [VRFC 10-2458] undeclared symbol vsync, assumed default net type wire [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:129]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControlTimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControlTimer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControl_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameTimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameTimer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Game_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_FrameGen_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_FrameGen_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_FrameRead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_FrameRead
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_Out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_Out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_PixelROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_PixelROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_TMDS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_Timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_Timing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Mem_Timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_Timing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Mem_Writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_Writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/TMDS-rev2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TMDS_encoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/VideoBuffer/hdl/VideoBuffer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoBuffer_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sim_1/new/BP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BP_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2114.801 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
"xelab -wto 9d92745112a2444897ff75747fecf591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BP_tb_behav xil_defaultlib.BP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9d92745112a2444897ff75747fecf591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BP_tb_behav xil_defaultlib.BP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'LivesCount' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/BP_top.v:75]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'LivesCount' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v:47]
WARNING: [VRFC 10-5021] port 'TimerDigitT' is not connected on this instance [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:95]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.DCM_clk_wiz_0_1_clk_wiz
Compiling module xil_defaultlib.DCM_clk_wiz_0_1
Compiling module xil_defaultlib.DCM
Compiling module xil_defaultlib.DCM_wrapper
Compiling module xil_defaultlib.GameControl
Compiling module xil_defaultlib.GameControlTimer
Compiling module xil_defaultlib.GameControl_top
Compiling module xil_defaultlib.GameTimer
Compiling module xil_defaultlib.Mem_Timing
Compiling module xil_defaultlib.Mem_Writer
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.VideoBuffer_blk_mem_gen_0_0
Compiling module xil_defaultlib.VideoBuffer
Compiling module xil_defaultlib.VideoBuffer_wrapper
Compiling module xil_defaultlib.HDMI_Timing
Compiling module xil_defaultlib.HDMI_FrameRead
Compiling module xil_defaultlib.HDMI_PixelROM
Compiling module xil_defaultlib.HDMI_FrameGen_top
Compiling module xil_defaultlib.TMDS_encoder2
Compiling module xil_defaultlib.HDMI_TMDS
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.HDMI_Out
Compiling module xil_defaultlib.Display_top
Compiling module xil_defaultlib.BP_top
Compiling module xil_defaultlib.BP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BP_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2114.801 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2114.801 ; gain = 0.000
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/VideoBuffer.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/DCM.protoinst
Time resolution is 1 ps
Block Memory Generator module BP_tb.UUT.UUT4.UUT3.VideoBuffer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 2114.801 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/VideoBuffer/ip/VideoBuffer_blk_mem_gen_0_0/sim/VideoBuffer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoBuffer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/VideoBuffer/sim/VideoBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/DCM/ip/DCM_clk_wiz_0_1/DCM_clk_wiz_0_1_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM_clk_wiz_0_1_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/DCM/ip/DCM_clk_wiz_0_1/DCM_clk_wiz_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM_clk_wiz_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/DCM/sim/DCM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/BP_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BP_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/DCM/hdl/DCM_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_top
INFO: [VRFC 10-2458] undeclared symbol TimerEnable, assumed default net type wire [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:103]
INFO: [VRFC 10-2458] undeclared symbol vsync, assumed default net type wire [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:129]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControlTimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControlTimer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControl_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameTimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameTimer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Game_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_FrameGen_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_FrameGen_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_FrameRead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_FrameRead
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_Out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_Out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_PixelROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_PixelROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_TMDS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_Timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_Timing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Mem_Timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_Timing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Mem_Writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_Writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/TMDS-rev2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TMDS_encoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/VideoBuffer/hdl/VideoBuffer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoBuffer_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sim_1/new/BP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BP_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
"xelab -wto 9d92745112a2444897ff75747fecf591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BP_tb_behav xil_defaultlib.BP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9d92745112a2444897ff75747fecf591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BP_tb_behav xil_defaultlib.BP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'LivesCount' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/BP_top.v:75]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'LivesCount' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v:47]
WARNING: [VRFC 10-5021] port 'TimerDigitT' is not connected on this instance [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:95]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.DCM_clk_wiz_0_1_clk_wiz
Compiling module xil_defaultlib.DCM_clk_wiz_0_1
Compiling module xil_defaultlib.DCM
Compiling module xil_defaultlib.DCM_wrapper
Compiling module xil_defaultlib.GameControl
Compiling module xil_defaultlib.GameControlTimer
Compiling module xil_defaultlib.GameControl_top
Compiling module xil_defaultlib.GameTimer
Compiling module xil_defaultlib.Mem_Timing
Compiling module xil_defaultlib.Mem_Writer
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.VideoBuffer_blk_mem_gen_0_0
Compiling module xil_defaultlib.VideoBuffer
Compiling module xil_defaultlib.VideoBuffer_wrapper
Compiling module xil_defaultlib.HDMI_Timing
Compiling module xil_defaultlib.HDMI_FrameRead
Compiling module xil_defaultlib.HDMI_PixelROM
Compiling module xil_defaultlib.HDMI_FrameGen_top
Compiling module xil_defaultlib.TMDS_encoder2
Compiling module xil_defaultlib.HDMI_TMDS
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.HDMI_Out
Compiling module xil_defaultlib.Display_top
Compiling module xil_defaultlib.BP_top
Compiling module xil_defaultlib.BP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BP_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2117.168 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2117.168 ; gain = 0.000
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/VideoBuffer.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/DCM.protoinst
Time resolution is 1 ps
Block Memory Generator module BP_tb.UUT.UUT4.UUT3.VideoBuffer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 2117.168 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/VideoBuffer/ip/VideoBuffer_blk_mem_gen_0_0/sim/VideoBuffer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoBuffer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/VideoBuffer/sim/VideoBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/DCM/ip/DCM_clk_wiz_0_1/DCM_clk_wiz_0_1_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM_clk_wiz_0_1_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/DCM/ip/DCM_clk_wiz_0_1/DCM_clk_wiz_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM_clk_wiz_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/DCM/sim/DCM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/BP_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BP_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/DCM/hdl/DCM_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_top
INFO: [VRFC 10-2458] undeclared symbol TimerEnable, assumed default net type wire [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:103]
INFO: [VRFC 10-2458] undeclared symbol vsync, assumed default net type wire [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:129]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControlTimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControlTimer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControl_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameTimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameTimer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Game_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_FrameGen_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_FrameGen_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_FrameRead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_FrameRead
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_Out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_Out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_PixelROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_PixelROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_TMDS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_Timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_Timing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Mem_Timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_Timing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Mem_Writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_Writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/TMDS-rev2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TMDS_encoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/VideoBuffer/hdl/VideoBuffer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoBuffer_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sim_1/new/BP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BP_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
"xelab -wto 9d92745112a2444897ff75747fecf591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BP_tb_behav xil_defaultlib.BP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9d92745112a2444897ff75747fecf591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BP_tb_behav xil_defaultlib.BP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'LivesCount' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/BP_top.v:75]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'LivesCount' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v:47]
WARNING: [VRFC 10-5021] port 'TimerDigitT' is not connected on this instance [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:95]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.DCM_clk_wiz_0_1_clk_wiz
Compiling module xil_defaultlib.DCM_clk_wiz_0_1
Compiling module xil_defaultlib.DCM
Compiling module xil_defaultlib.DCM_wrapper
Compiling module xil_defaultlib.GameControl
Compiling module xil_defaultlib.GameControlTimer
Compiling module xil_defaultlib.GameControl_top
Compiling module xil_defaultlib.GameTimer
Compiling module xil_defaultlib.Mem_Timing
Compiling module xil_defaultlib.Mem_Writer
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.VideoBuffer_blk_mem_gen_0_0
Compiling module xil_defaultlib.VideoBuffer
Compiling module xil_defaultlib.VideoBuffer_wrapper
Compiling module xil_defaultlib.HDMI_Timing
Compiling module xil_defaultlib.HDMI_FrameRead
Compiling module xil_defaultlib.HDMI_PixelROM
Compiling module xil_defaultlib.HDMI_FrameGen_top
Compiling module xil_defaultlib.TMDS_encoder2
Compiling module xil_defaultlib.HDMI_TMDS
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.HDMI_Out
Compiling module xil_defaultlib.Display_top
Compiling module xil_defaultlib.BP_top
Compiling module xil_defaultlib.BP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BP_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2117.516 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2117.516 ; gain = 0.000
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/VideoBuffer.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/DCM.protoinst
Time resolution is 1 ps
Block Memory Generator module BP_tb.UUT.UUT4.UUT3.VideoBuffer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 2117.516 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/VideoBuffer/ip/VideoBuffer_blk_mem_gen_0_0/sim/VideoBuffer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoBuffer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/VideoBuffer/sim/VideoBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/DCM/ip/DCM_clk_wiz_0_1/DCM_clk_wiz_0_1_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM_clk_wiz_0_1_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/DCM/ip/DCM_clk_wiz_0_1/DCM_clk_wiz_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM_clk_wiz_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.ip_user_files/bd/DCM/sim/DCM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/BP_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BP_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/DCM/hdl/DCM_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCM_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_top
INFO: [VRFC 10-2458] undeclared symbol TimerEnable, assumed default net type wire [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:103]
INFO: [VRFC 10-2458] undeclared symbol vsync, assumed default net type wire [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:129]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControlTimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControlTimer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControl_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameTimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameTimer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Game_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_FrameGen_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_FrameGen_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_FrameRead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_FrameRead
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_Out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_Out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_PixelROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_PixelROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_TMDS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_Timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_Timing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Mem_Timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_Timing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Mem_Writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_Writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/TMDS-rev2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TMDS_encoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/VideoBuffer/hdl/VideoBuffer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoBuffer_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sim_1/new/BP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BP_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.sim/sim_1/behav/xsim'
"xelab -wto 9d92745112a2444897ff75747fecf591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BP_tb_behav xil_defaultlib.BP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9d92745112a2444897ff75747fecf591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BP_tb_behav xil_defaultlib.BP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'LivesCount' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/BP_top.v:75]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'LivesCount' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v:47]
WARNING: [VRFC 10-5021] port 'TimerDigitT' is not connected on this instance [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:95]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.DCM_clk_wiz_0_1_clk_wiz
Compiling module xil_defaultlib.DCM_clk_wiz_0_1
Compiling module xil_defaultlib.DCM
Compiling module xil_defaultlib.DCM_wrapper
Compiling module xil_defaultlib.GameControl
Compiling module xil_defaultlib.GameControlTimer
Compiling module xil_defaultlib.GameControl_top
Compiling module xil_defaultlib.GameTimer
Compiling module xil_defaultlib.Mem_Timing
Compiling module xil_defaultlib.Mem_Writer
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.VideoBuffer_blk_mem_gen_0_0
Compiling module xil_defaultlib.VideoBuffer
Compiling module xil_defaultlib.VideoBuffer_wrapper
Compiling module xil_defaultlib.HDMI_Timing
Compiling module xil_defaultlib.HDMI_FrameRead
Compiling module xil_defaultlib.HDMI_PixelROM
Compiling module xil_defaultlib.HDMI_FrameGen_top
Compiling module xil_defaultlib.TMDS_encoder2
Compiling module xil_defaultlib.HDMI_TMDS
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.HDMI_Out
Compiling module xil_defaultlib.Display_top
Compiling module xil_defaultlib.BP_top
Compiling module xil_defaultlib.BP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BP_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2118.332 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2118.332 ; gain = 0.000
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/VideoBuffer.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/DCM.protoinst
Time resolution is 1 ps
Block Memory Generator module BP_tb.UUT.UUT4.UUT3.VideoBuffer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 2118.332 ; gain = 0.000
run 1 s
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 2118.332 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon May 10 22:59:33 2021] Launched synth_1...
Run output will be captured here: C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.runs/synth_1/runme.log
[Mon May 10 22:59:33 2021] Launched impl_1...
Run output will be captured here: C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.runs/impl_1/runme.log
save_wave_config {C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/GameControl_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon May 10 23:03:28 2021] Launched synth_1...
Run output will be captured here: C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.runs/synth_1/runme.log
[Mon May 10 23:03:28 2021] Launched impl_1...
Run output will be captured here: C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-13:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2120.348 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B04BB2A
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 3638.086 ; gain = 1517.738
set_property PROGRAM.FILE {C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.runs/impl_1/BP_top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.runs/impl_1/BP_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon May 10 23:23:35 2021] Launched synth_1...
Run output will be captured here: C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.runs/synth_1/runme.log
[Mon May 10 23:23:35 2021] Launched impl_1...
Run output will be captured here: C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-13:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3666.484 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B04BB2A
set_property PROGRAM.FILE {C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.runs/impl_1/BP_top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.runs/impl_1/BP_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/bd/VideoBuffer/VideoBuffer.bd}}]
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/bd/DCM/DCM.bd}}]
refresh_design
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DCM [c:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/DCM/synth/DCM.v:13]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3774.594 ; gain = 75.066
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BP_top' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/BP_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'DCM_wrapper' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/DCM/hdl/DCM_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'DCM' [c:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/DCM/synth/DCM.v:13]
INFO: [Synth 8-6157] synthesizing module 'DCM_clk_wiz_0_1' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/.Xil/Vivado-32208-DESKTOP-MB5IJCE/realtime/DCM_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'DCM_clk_wiz_0_1' (1#1) [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/.Xil/Vivado-32208-DESKTOP-MB5IJCE/realtime/DCM_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'DCM' (2#1) [c:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/DCM/synth/DCM.v:13]
INFO: [Synth 8-6155] done synthesizing module 'DCM_wrapper' (3#1) [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/DCM/hdl/DCM_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'GameControl_top' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'GameControl' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Game_state.v:21]
	Parameter s0_idle bound to: 0 - type: integer 
	Parameter s1_game_running bound to: 1 - type: integer 
	Parameter s2_game_pause bound to: 2 - type: integer 
	Parameter s3_game_over bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Game_state.v:89]
INFO: [Synth 8-6155] done synthesizing module 'GameControl' (4#1) [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Game_state.v:21]
INFO: [Synth 8-6157] synthesizing module 'GameControlTimer' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControlTimer.v:22]
	Parameter CLK_PERIOD bound to: 4'b1010 
	Parameter OUTPUT_PERIOD bound to: 1000000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'GameControlTimer' (5#1) [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControlTimer.v:22]
INFO: [Synth 8-6155] done synthesizing module 'GameControl_top' (6#1) [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameControl_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'Display_top' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'GameTimer' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameTimer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'GameTimer' (7#1) [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/GameTimer.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mem_Timing' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Mem_Timing.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mem_Timing' (8#1) [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Mem_Timing.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mem_Writer' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Mem_Writer.v:21]
	Parameter s0_INITIALIZE bound to: 2'b01 
	Parameter s1_IDLE bound to: 2'b00 
	Parameter s2_WRITE bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Mem_Writer.v:410]
INFO: [Synth 8-6155] done synthesizing module 'Mem_Writer' (9#1) [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Mem_Writer.v:21]
INFO: [Synth 8-6157] synthesizing module 'VideoBuffer_wrapper' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/VideoBuffer/hdl/VideoBuffer_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'VideoBuffer' [c:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/VideoBuffer/synth/VideoBuffer.v:13]
INFO: [Synth 8-6157] synthesizing module 'VideoBuffer_blk_mem_gen_0_0' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/.Xil/Vivado-32208-DESKTOP-MB5IJCE/realtime/VideoBuffer_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'VideoBuffer_blk_mem_gen_0_0' (10#1) [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/.Xil/Vivado-32208-DESKTOP-MB5IJCE/realtime/VideoBuffer_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'VideoBuffer' (11#1) [c:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/VideoBuffer/synth/VideoBuffer.v:13]
INFO: [Synth 8-6155] done synthesizing module 'VideoBuffer_wrapper' (12#1) [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/VideoBuffer/hdl/VideoBuffer_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'HDMI_Timing' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_Timing.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_Timing' (13#1) [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_Timing.v:23]
INFO: [Synth 8-6157] synthesizing module 'HDMI_FrameGen_top' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_FrameGen_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'HDMI_FrameRead' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_FrameRead.v:23]
	Parameter s0_INITIALIZE bound to: 2'b01 
	Parameter s1_IDLE bound to: 2'b00 
	Parameter s2_ACTIVE bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_FrameRead.v:125]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_FrameRead' (14#1) [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_FrameRead.v:23]
INFO: [Synth 8-6157] synthesizing module 'HDMI_PixelROM' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_PixelROM.v:24]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_PixelROM' (15#1) [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_PixelROM.v:24]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_FrameGen_top' (16#1) [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_FrameGen_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'HDMI_TMDS' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_TX.v:23]
INFO: [Synth 8-6157] synthesizing module 'TMDS_encoder2' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/TMDS-rev2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TMDS_encoder2' (17#1) [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/TMDS-rev2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_TMDS' (18#1) [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_TX.v:23]
INFO: [Synth 8-6157] synthesizing module 'HDMI_Out' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_Out.v:23]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [G:/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46332]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (19#1) [G:/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46332]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_Out' (20#1) [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/HDMI_Out.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Display_top' (21#1) [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/Display_top.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BP_top' (22#1) [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/new/BP_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3826.984 ; gain = 127.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3847.871 ; gain = 148.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3847.871 ; gain = 148.344
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/DCM/ip/DCM_clk_wiz_0_1/DCM_clk_wiz_0_1.dcp' for cell 'CLKGEN/DCM_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/VideoBuffer/ip/VideoBuffer_blk_mem_gen_0_0/VideoBuffer_blk_mem_gen_0_0.dcp' for cell 'UUT4/UUT3/VideoBuffer_i/blk_mem_gen_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 3868.305 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/DCM/ip/DCM_clk_wiz_0_1/DCM_clk_wiz_0_1_board.xdc] for cell 'CLKGEN/DCM_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/DCM/ip/DCM_clk_wiz_0_1/DCM_clk_wiz_0_1_board.xdc] for cell 'CLKGEN/DCM_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/DCM/ip/DCM_clk_wiz_0_1/DCM_clk_wiz_0_1.xdc] for cell 'CLKGEN/DCM_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/DCM/ip/DCM_clk_wiz_0_1/DCM_clk_wiz_0_1.xdc] for cell 'CLKGEN/DCM_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.gen/sources_1/bd/DCM/ip/DCM_clk_wiz_0_1/DCM_clk_wiz_0_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/BP_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/BP_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/constrs_1/new/test-constr.xdc]
Finished Parsing XDC File [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.srcs/sources_1/constrs_1/new/test-constr.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3868.305 ; gain = 168.777
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue May 11 00:48:58 2021] Launched synth_1...
Run output will be captured here: C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.runs/synth_1/runme.log
[Tue May 11 00:48:58 2021] Launched impl_1...
Run output will be captured here: C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.runs/impl_1/BP_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue May 11 00:56:16 2021] Launched synth_1...
Run output will be captured here: C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.runs/synth_1/runme.log
[Tue May 11 00:56:16 2021] Launched impl_1...
Run output will be captured here: C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.runs/impl_1/BP_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue May 11 01:03:12 2021] Launched synth_1...
Run output will be captured here: C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.runs/synth_1/runme.log
[Tue May 11 01:03:12 2021] Launched impl_1...
Run output will be captured here: C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.runs/impl_1/BP_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue May 11 01:14:38 2021] Launched synth_1...
Run output will be captured here: C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.runs/synth_1/runme.log
[Tue May 11 01:14:38 2021] Launched impl_1...
Run output will be captured here: C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-13:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 3868.305 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B04BB2A
set_property PROGRAM.FILE {C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.runs/impl_1/BP_top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/ETE4451_BroncoPong/ETE4451_BroncoPong.runs/impl_1/BP_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351B04BB2A
close_hw_manager
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 11 09:04:01 2021...
