
*** Running vivado
    with args -log design_1_zynq_ultra_ps_e_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_zynq_ultra_ps_e_0_0.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_zynq_ultra_ps_e_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1500.902 ; gain = 0.000 ; free physical = 11479 ; free virtual = 22428
INFO: [Synth 8-638] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/synth/design_1_zynq_ultra_ps_e_0_0.v:59]
INFO: [Synth 8-638] synthesizing module 'zynq_ultra_ps_e_v3_0_0_zynq_ultra_ps_e' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_0_0.v:329]
INFO: [Synth 8-638] synthesizing module 'BUFG_PS' [/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:796]
INFO: [Synth 8-256] done synthesizing module 'BUFG_PS' (1#1) [/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:796]
INFO: [Synth 8-638] synthesizing module 'PS8' [/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:34773]
INFO: [Synth 8-256] done synthesizing module 'PS8' (2#1) [/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:34773]
INFO: [Synth 8-256] done synthesizing module 'zynq_ultra_ps_e_v3_0_0_zynq_ultra_ps_e' (3#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_0_0.v:329]
INFO: [Synth 8-256] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (4#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/synth/design_1_zynq_ultra_ps_e_0_0.v:59]
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1500.902 ; gain = 0.000 ; free physical = 11072 ; free virtual = 22022
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1500.902 ; gain = 0.000 ; free physical = 11029 ; free virtual = 21979
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-i
Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2007.113 ; gain = 0.000 ; free physical = 9302 ; free virtual = 20265
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2007.113 ; gain = 506.211 ; free physical = 9242 ; free virtual = 20205
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2007.113 ; gain = 506.211 ; free physical = 9241 ; free virtual = 20205
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2007.113 ; gain = 506.211 ; free physical = 9243 ; free virtual = 20206
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2007.113 ; gain = 506.211 ; free physical = 9234 ; free virtual = 20197
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2007.113 ; gain = 506.211 ; free physical = 9209 ; free virtual = 20172
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 3793.027 ; gain = 2292.125 ; free physical = 6268 ; free virtual = 17225
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 3819.035 ; gain = 2318.133 ; free physical = 6247 ; free virtual = 17204
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 3841.785 ; gain = 2340.883 ; free physical = 6140 ; free virtual = 17096
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 3841.785 ; gain = 2340.883 ; free physical = 7919 ; free virtual = 18876
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 3841.785 ; gain = 2340.883 ; free physical = 7919 ; free virtual = 18876
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 3841.785 ; gain = 2340.883 ; free physical = 7919 ; free virtual = 18876
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 3841.785 ; gain = 2340.883 ; free physical = 7919 ; free virtual = 18876
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 3841.785 ; gain = 2340.883 ; free physical = 7919 ; free virtual = 18876
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 3841.785 ; gain = 2340.883 ; free physical = 7919 ; free virtual = 18876

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG_PS |     1|
|2     |LUT1    |   300|
|3     |PS8     |     1|
|4     |FDRE    |     1|
+------+--------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 3841.785 ; gain = 2340.883 ; free physical = 7919 ; free virtual = 18876
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 3856.785 ; gain = 2421.547 ; free physical = 8979 ; free virtual = 19936
