/////////////////////////////////////////////////////////////
// Created by: Synopsys DC Expert(TM) in wire load mode
// Version   : N-2017.09-SP5
// Date      : Mon Dec 10 16:18:22 2018
/////////////////////////////////////////////////////////////


module Segway ( clk, RST_n, LED, INERT_SS_n, INERT_MOSI, INERT_SCLK, 
        INERT_MISO, A2D_SS_n, A2D_MOSI, A2D_SCLK, A2D_MISO, PWM_rev_rght, 
        PWM_frwrd_rght, PWM_rev_lft, PWM_frwrd_lft, piezo_n, piezo, INT, RX );
  output [7:0] LED;
  input clk, RST_n, INERT_MISO, A2D_MISO, INT, RX;
  output INERT_SS_n, INERT_MOSI, INERT_SCLK, A2D_SS_n, A2D_MOSI, A2D_SCLK,
         PWM_rev_rght, PWM_frwrd_rght, PWM_rev_lft, PWM_frwrd_lft, piezo_n,
         piezo;
  wire   rst_n, pwr_up_w, \batt_w[11] , lft_rev, rght_rev, moving_w, \iRST/q1 ,
         \i_Auth_blk/n46 , \i_Auth_blk/rx/baud_cnt[0] ,
         \i_Auth_blk/rx/baud_cnt[1] , \i_Auth_blk/rx/baud_cnt[2] ,
         \i_Auth_blk/rx/baud_cnt[3] , \i_Auth_blk/rx/baud_cnt[4] ,
         \i_Auth_blk/rx/baud_cnt[5] , \i_Auth_blk/rx/baud_cnt[6] ,
         \i_Auth_blk/rx/baud_cnt[7] , \i_Auth_blk/rx/baud_cnt[8] ,
         \i_Auth_blk/rx/baud_cnt[9] , \i_Auth_blk/rx/baud_cnt[10] ,
         \i_Auth_blk/rx/baud_cnt[11] , \i_Auth_blk/rx/rx_shft_reg[8] ,
         \i_Auth_blk/rx/RX_stable , \i_Auth_blk/rx/stable_ff ,
         \i_Auth_blk/rx/N24 , \i_Auth_blk/rx/N25 , \i_Auth_blk/rx/N26 ,
         \i_Auth_blk/rx/N27 , \i_Auth_blk/rx/N28 , \i_Auth_blk/rx/N29 ,
         \i_Auth_blk/rx/N30 , \i_Auth_blk/rx/N31 , \i_Auth_blk/rx/N32 ,
         \i_Auth_blk/rx/N33 , \i_Auth_blk/rx/N34 , \i_Auth_blk/rx/N35 ,
         \i_Auth_blk/rx/bit_cnt[0] , \i_Auth_blk/rx/bit_cnt[1] ,
         \i_Auth_blk/rx/bit_cnt[2] , \i_Auth_blk/rx/bit_cnt[3] ,
         \i_Auth_blk/rx/N48 , \i_Auth_blk/rx/N49 , \i_Auth_blk/rx/N50 ,
         \i_Auth_blk/rx/N51 , \i_Auth_blk/rx/N61 , \i_Auth_blk/rx/state ,
         \i_Auth_blk/rx/nxt_state , \i_Auth_blk/rdy , \i_A2D_intf/n84 ,
         \i_A2D_intf/n83 , \i_A2D_intf/n82 , \i_A2D_intf/n81 ,
         \i_A2D_intf/n80 , \i_A2D_intf/n79 , \i_A2D_intf/n78 ,
         \i_A2D_intf/n77 , \i_A2D_intf/n76 , \i_A2D_intf/n75 ,
         \i_A2D_intf/n74 , \i_A2D_intf/n73 , \i_A2D_intf/n72 ,
         \i_A2D_intf/n71 , \i_A2D_intf/n70 , \i_A2D_intf/n69 ,
         \i_A2D_intf/n68 , \i_A2D_intf/n67 , \i_A2D_intf/n66 ,
         \i_A2D_intf/n65 , \i_A2D_intf/n64 , \i_A2D_intf/n63 ,
         \i_A2D_intf/n62 , \i_A2D_intf/n61 , \i_A2D_intf/n60 ,
         \i_A2D_intf/n59 , \i_A2D_intf/spi_mstr/n19 ,
         \i_A2D_intf/spi_mstr/n20 , \i_A2D_intf/spi_mstr/n21 ,
         \i_A2D_intf/spi_mstr/n22 , \i_A2D_intf/spi_mstr/sclk_reg[0] ,
         \i_A2D_intf/spi_mstr/sclk_reg[1] , \i_A2D_intf/spi_mstr/sclk_reg[2] ,
         \i_A2D_intf/spi_mstr/sclk_reg[3] , \i_A2D_intf/spi_mstr/N14 ,
         \i_A2D_intf/spi_mstr/N15 , \i_A2D_intf/spi_mstr/N16 ,
         \i_A2D_intf/spi_mstr/N17 , \i_A2D_intf/spi_mstr/SCLK_ff1 ,
         \i_A2D_intf/spi_mstr/MISO_smpl , \i_A2D_intf/spi_mstr/state[0] ,
         \i_A2D_intf/spi_mstr/state[1] , \i_A2D_intf/spi_mstr/bit_cnt_reg[0] ,
         \i_A2D_intf/spi_mstr/bit_cnt_reg[1] ,
         \i_A2D_intf/spi_mstr/bit_cnt_reg[2] ,
         \i_A2D_intf/spi_mstr/bit_cnt_reg[3] , \i_A2D_intf/nxt_state[1] ,
         \i_A2D_intf/N64 , \i_A2D_intf/update , \i_A2D_intf/rr_cnt[0] ,
         \i_A2D_intf/N56 , \i_Digital_core/intadd_3/n4 ,
         \i_Digital_core/intadd_3/n5 , \i_Digital_core/intadd_3/SUM[0] ,
         \i_Digital_core/intadd_3/SUM[1] , \i_Digital_core/intadd_3/B[0] ,
         \i_Digital_core/intadd_3/B[1] , \i_Digital_core/intadd_3/A[0] ,
         \i_Digital_core/intadd_3/A[1] , \i_Digital_core/intadd_1/n2 ,
         \i_Digital_core/intadd_1/n3 , \i_Digital_core/intadd_1/n4 ,
         \i_Digital_core/intadd_1/n5 , \i_Digital_core/intadd_1/n6 ,
         \i_Digital_core/intadd_1/n7 , \i_Digital_core/intadd_1/n8 ,
         \i_Digital_core/intadd_1/n9 , \i_Digital_core/intadd_1/n10 ,
         \i_Digital_core/intadd_1/n11 , \i_Digital_core/intadd_1/n12 ,
         \i_Digital_core/intadd_1/B[1] , \i_Digital_core/intadd_1/A[1] ,
         \i_Digital_core/intadd_1/A[2] , \i_Digital_core/intadd_1/A[3] ,
         \i_Digital_core/intadd_1/A[4] , \i_Digital_core/intadd_1/A[5] ,
         \i_Digital_core/intadd_1/A[6] , \i_Digital_core/intadd_1/A[7] ,
         \i_Digital_core/intadd_1/A[8] , \i_Digital_core/intadd_1/A[9] ,
         \i_Digital_core/intadd_1/A[10] , \i_Digital_core/intadd_1/A[11] ,
         \i_Digital_core/intadd_0/n1 , \i_Digital_core/intadd_0/n2 ,
         \i_Digital_core/intadd_0/n3 , \i_Digital_core/intadd_0/n4 ,
         \i_Digital_core/intadd_0/n5 , \i_Digital_core/intadd_0/n6 ,
         \i_Digital_core/intadd_0/n7 , \i_Digital_core/intadd_0/n8 ,
         \i_Digital_core/intadd_0/n9 , \i_Digital_core/intadd_0/n10 ,
         \i_Digital_core/intadd_0/n11 , \i_Digital_core/intadd_0/n12 ,
         \i_Digital_core/intadd_0/n13 , \i_Digital_core/intadd_0/B[1] ,
         \i_Digital_core/intadd_0/B[2] , \i_Digital_core/intadd_0/B[3] ,
         \i_Digital_core/intadd_0/B[4] , \i_Digital_core/intadd_0/B[5] ,
         \i_Digital_core/intadd_0/B[6] , \i_Digital_core/intadd_0/A[2] ,
         \i_Digital_core/intadd_0/A[3] , \i_Digital_core/intadd_0/A[4] ,
         \i_Digital_core/intadd_0/A[5] , \i_Digital_core/intadd_0/A[6] ,
         \i_Digital_core/intadd_0/A[7] , \i_Digital_core/intadd_0/A[8] ,
         \i_Digital_core/intadd_0/A[9] , \i_Digital_core/intadd_0/A[10] ,
         \i_Digital_core/intadd_0/A[11] , \i_Digital_core/intadd_0/A[12] ,
         \i_Digital_core/DP_OP_76J1_129_4001/n3 ,
         \i_Digital_core/DP_OP_76J1_129_4001/n4 ,
         \i_Digital_core/DP_OP_76J1_129_4001/n5 ,
         \i_Digital_core/DP_OP_76J1_129_4001/n6 ,
         \i_Digital_core/DP_OP_76J1_129_4001/n7 ,
         \i_Digital_core/DP_OP_76J1_129_4001/n8 ,
         \i_Digital_core/DP_OP_76J1_129_4001/n9 ,
         \i_Digital_core/DP_OP_76J1_129_4001/n10 ,
         \i_Digital_core/DP_OP_76J1_129_4001/n11 ,
         \i_Digital_core/DP_OP_76J1_129_4001/n12 ,
         \i_Digital_core/DP_OP_76J1_129_4001/n13 ,
         \i_Digital_core/DP_OP_71J1_126_9855/n3 ,
         \i_Digital_core/DP_OP_71J1_126_9855/n4 ,
         \i_Digital_core/DP_OP_71J1_126_9855/n5 ,
         \i_Digital_core/DP_OP_71J1_126_9855/n6 ,
         \i_Digital_core/DP_OP_71J1_126_9855/n7 ,
         \i_Digital_core/DP_OP_71J1_126_9855/n8 ,
         \i_Digital_core/DP_OP_71J1_126_9855/n9 ,
         \i_Digital_core/DP_OP_71J1_126_9855/n10 ,
         \i_Digital_core/DP_OP_71J1_126_9855/n11 ,
         \i_Digital_core/DP_OP_71J1_126_9855/n12 ,
         \i_Digital_core/DP_OP_71J1_126_9855/n13 , \i_Digital_core/n433 ,
         \i_Digital_core/n431 , \i_Digital_core/n430 , \i_Digital_core/n429 ,
         \i_Digital_core/n428 , \i_Digital_core/n427 , \i_Digital_core/n426 ,
         \i_Digital_core/n425 , \i_Digital_core/n424 , \i_Digital_core/n423 ,
         \i_Digital_core/n422 , \i_Digital_core/n421 , \i_Digital_core/n420 ,
         \i_Digital_core/n419 , \i_Digital_core/n418 , \i_Digital_core/n417 ,
         \i_Digital_core/n416 , \i_Digital_core/n415 , \i_Digital_core/n414 ,
         \i_Digital_core/n413 , \i_Digital_core/n412 , \i_Digital_core/n411 ,
         \i_Digital_core/n410 , \i_Digital_core/n409 , \i_Digital_core/n408 ,
         \i_Digital_core/n407 , \i_Digital_core/n406 , \i_Digital_core/n405 ,
         \i_Digital_core/n401 , \i_Digital_core/n398 , \i_Digital_core/n395 ,
         \i_Digital_core/n392 , \i_Digital_core/n389 , \i_Digital_core/n386 ,
         \i_Digital_core/n383 , \i_Digital_core/n379 , \i_Digital_core/n378 ,
         \i_Digital_core/i_inert_intr/inst_SPI/n9 ,
         \i_Digital_core/i_inert_intr/inst_SPI/n10 ,
         \i_Digital_core/i_inert_intr/inst_SPI/n11 ,
         \i_Digital_core/i_inert_intr/inst_SPI/n12 ,
         \i_Digital_core/i_inert_intr/inst_SPI/n13 ,
         \i_Digital_core/i_inert_intr/inst_SPI/n14 ,
         \i_Digital_core/i_inert_intr/inst_SPI/n15 ,
         \i_Digital_core/i_inert_intr/inst_SPI/n16 ,
         \i_Digital_core/i_inert_intr/inst_SPI/sclk_reg[0] ,
         \i_Digital_core/i_inert_intr/inst_SPI/sclk_reg[1] ,
         \i_Digital_core/i_inert_intr/inst_SPI/sclk_reg[2] ,
         \i_Digital_core/i_inert_intr/inst_SPI/sclk_reg[3] ,
         \i_Digital_core/i_inert_intr/inst_SPI/N14 ,
         \i_Digital_core/i_inert_intr/inst_SPI/N15 ,
         \i_Digital_core/i_inert_intr/inst_SPI/N16 ,
         \i_Digital_core/i_inert_intr/inst_SPI/N17 ,
         \i_Digital_core/i_inert_intr/inst_SPI/SCLK_ff1 ,
         \i_Digital_core/i_inert_intr/inst_SPI/MISO_smpl ,
         \i_Digital_core/i_inert_intr/inst_SPI/state[0] ,
         \i_Digital_core/i_inert_intr/inst_SPI/state[1] ,
         \i_Digital_core/i_inert_intr/inst_SPI/bit_cnt_reg[0] ,
         \i_Digital_core/i_inert_intr/inst_SPI/bit_cnt_reg[1] ,
         \i_Digital_core/i_inert_intr/inst_SPI/bit_cnt_reg[2] ,
         \i_Digital_core/i_inert_intr/inst_SPI/bit_cnt_reg[3] ,
         \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_rt_comp[0] ,
         \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int[0] ,
         \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int[1] ,
         \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int[2] ,
         \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int[3] ,
         \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int[4] ,
         \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int[5] ,
         \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int[6] ,
         \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int[7] ,
         \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int[8] ,
         \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int[9] ,
         \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int[10] ,
         \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[0] ,
         \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[1] ,
         \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[2] ,
         \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[3] ,
         \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[4] ,
         \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[5] ,
         \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[6] ,
         \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[7] ,
         \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[8] ,
         \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[9] ,
         \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[10] ,
         \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[11] ,
         \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[12] ,
         \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[13] ,
         \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[14] ,
         \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[15] ,
         \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[16] ,
         \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[17] ,
         \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[18] ,
         \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[19] ,
         \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[20] ,
         \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[21] ,
         \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[22] ,
         \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[23] ,
         \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[24] ,
         \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[25] ,
         \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[26] ,
         \i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_sub[0] ,
         \i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_sub[1] ,
         \i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_sub[2] ,
         \i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_sub[3] ,
         \i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_sub[4] ,
         \i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_sub[5] ,
         \i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_sub[6] ,
         \i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_sub[8] ,
         \i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_sub[9] ,
         \i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_sub[10] ,
         \i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_sub[11] ,
         \i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_sub[12] ,
         \i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_sub[13] ,
         \i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_sub[14] ,
         \i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_sub[15] ,
         \i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp[10] ,
         \i_Digital_core/i_balance_cntr/ptch_P_term_wire[2] ,
         \i_Digital_core/i_balance_cntr/ptch_P_term_wire[3] ,
         \i_Digital_core/i_balance_cntr/ptch_P_term_wire[4] ,
         \i_Digital_core/i_balance_cntr/ptch_P_term_wire[12] ,
         \i_Digital_core/i_balance_cntr/ptch_P_term[1] ,
         \i_Digital_core/i_balance_cntr/ptch_P_term[2] ,
         \i_Digital_core/i_balance_cntr/ptch_P_term[3] ,
         \i_Digital_core/i_balance_cntr/ptch_P_term[4] ,
         \i_Digital_core/i_balance_cntr/ptch_P_term[5] ,
         \i_Digital_core/i_balance_cntr/ptch_P_term[6] ,
         \i_Digital_core/i_balance_cntr/ptch_P_term[7] ,
         \i_Digital_core/i_balance_cntr/ptch_P_term[8] ,
         \i_Digital_core/i_balance_cntr/ptch_P_term[9] ,
         \i_Digital_core/i_balance_cntr/ptch_P_term[10] ,
         \i_Digital_core/i_balance_cntr/ptch_P_term[11] ,
         \i_Digital_core/i_balance_cntr/ptch_P_term[12] ,
         \i_Digital_core/i_balance_cntr/ptch_P_term[14] ,
         \i_Digital_core/i_balance_cntr/integrator_reg[0] ,
         \i_Digital_core/i_balance_cntr/integrator_reg[1] ,
         \i_Digital_core/i_balance_cntr/integrator_reg[2] ,
         \i_Digital_core/i_balance_cntr/integrator_reg[3] ,
         \i_Digital_core/i_balance_cntr/integrator_reg[4] ,
         \i_Digital_core/i_balance_cntr/integrator_reg[5] ,
         \i_Digital_core/i_balance_cntr/integrator_reg[6] ,
         \i_Digital_core/i_balance_cntr/integrator_reg[7] ,
         \i_Digital_core/i_balance_cntr/integrator_reg[8] ,
         \i_Digital_core/i_balance_cntr/integrator_reg[9] ,
         \i_Digital_core/i_balance_cntr/integrator_reg[10] ,
         \i_Digital_core/i_balance_cntr/integrator_reg[11] ,
         \i_Digital_core/i_balance_cntr/integrator_reg[12] ,
         \i_Digital_core/i_balance_cntr/integrator_reg[13] ,
         \i_Digital_core/i_balance_cntr/integrator_reg[14] ,
         \i_Digital_core/i_balance_cntr/integrator_reg[15] ,
         \i_Digital_core/i_balance_cntr/integrator_reg[16] ,
         \i_Digital_core/i_balance_cntr/integrator_reg[17] ,
         \i_Digital_core/i_balance_cntr/integrator_reg_input[0] ,
         \i_Digital_core/i_balance_cntr/integrator_reg_input[1] ,
         \i_Digital_core/i_balance_cntr/integrator_reg_input[2] ,
         \i_Digital_core/i_balance_cntr/integrator_reg_input[3] ,
         \i_Digital_core/i_balance_cntr/integrator_reg_input[4] ,
         \i_Digital_core/i_balance_cntr/integrator_reg_input[5] ,
         \i_Digital_core/i_balance_cntr/integrator_reg_input[6] ,
         \i_Digital_core/i_balance_cntr/integrator_reg_input[7] ,
         \i_Digital_core/i_balance_cntr/integrator_reg_input[8] ,
         \i_Digital_core/i_balance_cntr/integrator_reg_input[9] ,
         \i_Digital_core/i_balance_cntr/integrator_reg_input[10] ,
         \i_Digital_core/i_balance_cntr/integrator_reg_input[11] ,
         \i_Digital_core/i_balance_cntr/integrator_reg_input[12] ,
         \i_Digital_core/i_balance_cntr/integrator_reg_input[13] ,
         \i_Digital_core/i_balance_cntr/integrator_reg_input[14] ,
         \i_Digital_core/i_balance_cntr/integrator_reg_input[15] ,
         \i_Digital_core/i_balance_cntr/integrator_reg_input[16] ,
         \i_Digital_core/i_balance_cntr/integrator_reg_input[17] ,
         \i_Digital_core/i_balance_cntr/ptch_err_sat_delay[0] ,
         \i_Digital_core/i_balance_cntr/ptch_err_sat_delay[1] ,
         \i_Digital_core/i_balance_cntr/ptch_err_sat_delay[2] ,
         \i_Digital_core/i_balance_cntr/ptch_err_sat_delay[3] ,
         \i_Digital_core/i_balance_cntr/ptch_err_sat_delay[4] ,
         \i_Digital_core/i_balance_cntr/ptch_err_sat_delay[5] ,
         \i_Digital_core/i_balance_cntr/ptch_err_sat_delay[6] ,
         \i_Digital_core/i_balance_cntr/ptch_err_sat_delay[7] ,
         \i_Digital_core/i_balance_cntr/ptch_err_sat_delay[8] ,
         \i_Digital_core/i_balance_cntr/ptch_err_sat_delay[9] ,
         \i_Digital_core/i_balance_cntr/prev_ptch_err[0] ,
         \i_Digital_core/i_balance_cntr/prev_ptch_err[1] ,
         \i_Digital_core/i_balance_cntr/prev_ptch_err[2] ,
         \i_Digital_core/i_balance_cntr/prev_ptch_err[3] ,
         \i_Digital_core/i_balance_cntr/prev_ptch_err[4] ,
         \i_Digital_core/i_balance_cntr/prev_ptch_err[5] ,
         \i_Digital_core/i_balance_cntr/prev_ptch_err[6] ,
         \i_Digital_core/i_balance_cntr/prev_ptch_err[7] ,
         \i_Digital_core/i_balance_cntr/prev_ptch_err[8] ,
         \i_Digital_core/i_balance_cntr/prev_ptch_err[9] ,
         \i_Digital_core/i_balance_cntr/ptch_D_term[2] ,
         \i_Digital_core/i_balance_cntr/ptch_D_term[3] ,
         \i_Digital_core/i_balance_cntr/ptch_D_term[4] ,
         \i_Digital_core/i_balance_cntr/ptch_D_term[5] ,
         \i_Digital_core/i_balance_cntr/ptch_D_term[6] ,
         \i_Digital_core/i_balance_cntr/ptch_D_term[7] ,
         \i_Digital_core/i_balance_cntr/ptch_D_term[8] ,
         \i_Digital_core/i_balance_cntr/ptch_D_term[9] ,
         \i_Digital_core/i_balance_cntr/ptch_D_term[10] ,
         \i_Digital_core/i_balance_cntr/ptch_D_term[11] ,
         \i_Digital_core/i_balance_cntr/ptch_D_term_wire[2] ,
         \i_Digital_core/i_balance_cntr/ptch_D_term_wire[3] ,
         \i_Digital_core/i_balance_cntr/ptch_D_term_wire[4] ,
         \i_Digital_core/i_balance_cntr/lft_torque_wire[1] ,
         \i_Digital_core/i_balance_cntr/lft_torque_wire[2] ,
         \i_Digital_core/i_balance_cntr/lft_torque_wire[3] ,
         \i_Digital_core/i_balance_cntr/lft_torque_wire[4] ,
         \i_Digital_core/i_balance_cntr/lft_torque_wire[5] ,
         \i_Digital_core/i_balance_cntr/lft_torque_wire[6] ,
         \i_Digital_core/i_balance_cntr/lft_torque_wire[7] ,
         \i_Digital_core/i_balance_cntr/lft_torque_wire[8] ,
         \i_Digital_core/i_balance_cntr/lft_torque_wire[9] ,
         \i_Digital_core/i_balance_cntr/lft_torque_wire[10] ,
         \i_Digital_core/i_balance_cntr/lft_torque_wire[11] ,
         \i_Digital_core/i_balance_cntr/lft_torque_wire[12] ,
         \i_Digital_core/i_balance_cntr/lft_torque_wire[13] ,
         \i_Digital_core/i_balance_cntr/lft_torque_wire[14] ,
         \i_Digital_core/i_balance_cntr/lft_torque_wire[15] ,
         \i_Digital_core/i_balance_cntr/rght_torque_wire[0] ,
         \i_Digital_core/i_balance_cntr/rght_torque_wire[1] ,
         \i_Digital_core/i_balance_cntr/rght_torque_wire[2] ,
         \i_Digital_core/i_balance_cntr/rght_torque_wire[3] ,
         \i_Digital_core/i_balance_cntr/rght_torque_wire[4] ,
         \i_Digital_core/i_balance_cntr/rght_torque_wire[5] ,
         \i_Digital_core/i_balance_cntr/rght_torque_wire[6] ,
         \i_Digital_core/i_balance_cntr/rght_torque_wire[7] ,
         \i_Digital_core/i_balance_cntr/rght_torque_wire[8] ,
         \i_Digital_core/i_balance_cntr/rght_torque_wire[9] ,
         \i_Digital_core/i_balance_cntr/rght_torque_wire[10] ,
         \i_Digital_core/i_balance_cntr/rght_torque_wire[11] ,
         \i_Digital_core/i_balance_cntr/rght_torque_wire[12] ,
         \i_Digital_core/i_balance_cntr/rght_torque_wire[13] ,
         \i_Digital_core/i_balance_cntr/rght_torque_wire[14] ,
         \i_Digital_core/i_balance_cntr/rght_torque_wire[15] ,
         \i_Digital_core/i_balance_cntr/lft_torque[2] ,
         \i_Digital_core/i_balance_cntr/lft_torque[3] ,
         \i_Digital_core/i_balance_cntr/lft_torque[4] ,
         \i_Digital_core/i_balance_cntr/lft_torque[5] ,
         \i_Digital_core/i_balance_cntr/lft_torque[6] ,
         \i_Digital_core/i_balance_cntr/lft_torque[7] ,
         \i_Digital_core/i_balance_cntr/lft_torque[8] ,
         \i_Digital_core/i_balance_cntr/lft_torque[9] ,
         \i_Digital_core/i_balance_cntr/lft_torque[10] ,
         \i_Digital_core/i_balance_cntr/lft_torque[11] ,
         \i_Digital_core/i_balance_cntr/lft_torque[12] ,
         \i_Digital_core/i_balance_cntr/lft_torque[13] ,
         \i_Digital_core/i_balance_cntr/lft_torque[14] ,
         \i_Digital_core/i_balance_cntr/lft_torque[15] ,
         \i_Digital_core/i_balance_cntr/rght_torque[2] ,
         \i_Digital_core/i_balance_cntr/rght_torque[3] ,
         \i_Digital_core/i_balance_cntr/rght_torque[4] ,
         \i_Digital_core/i_balance_cntr/rght_torque[5] ,
         \i_Digital_core/i_balance_cntr/rght_torque[6] ,
         \i_Digital_core/i_balance_cntr/rght_torque[7] ,
         \i_Digital_core/i_balance_cntr/rght_torque[8] ,
         \i_Digital_core/i_balance_cntr/rght_torque[9] ,
         \i_Digital_core/i_balance_cntr/rght_torque[10] ,
         \i_Digital_core/i_balance_cntr/rght_torque[11] ,
         \i_Digital_core/i_balance_cntr/rght_torque[12] ,
         \i_Digital_core/i_balance_cntr/rght_torque[13] ,
         \i_Digital_core/i_balance_cntr/rght_torque[14] ,
         \i_Digital_core/i_balance_cntr/rght_torque[15] ,
         \i_Digital_core/i_balance_cntr/lft_shaped_w[1] ,
         \i_Digital_core/i_balance_cntr/lft_shaped_w[2] ,
         \i_Digital_core/i_balance_cntr/lft_shaped_w[3] ,
         \i_Digital_core/i_balance_cntr/lft_shaped_w[4] ,
         \i_Digital_core/i_balance_cntr/lft_shaped_w[5] ,
         \i_Digital_core/i_balance_cntr/lft_shaped_w[6] ,
         \i_Digital_core/i_balance_cntr/lft_shaped_w[7] ,
         \i_Digital_core/i_balance_cntr/lft_shaped_w[8] ,
         \i_Digital_core/i_balance_cntr/lft_shaped_w[9] ,
         \i_Digital_core/i_balance_cntr/lft_shaped_w[10] ,
         \i_Digital_core/i_balance_cntr/lft_shaped_w[11] ,
         \i_Digital_core/i_balance_cntr/lft_shaped_w[12] ,
         \i_Digital_core/i_balance_cntr/lft_shaped_w[13] ,
         \i_Digital_core/i_balance_cntr/lft_shaped_w[14] ,
         \i_Digital_core/i_balance_cntr/lft_shaped_w[15] ,
         \i_Digital_core/i_balance_cntr/N144 ,
         \i_Digital_core/i_balance_cntr/N145 ,
         \i_Digital_core/i_balance_cntr/N147 ,
         \i_Digital_core/i_balance_cntr/N148 ,
         \i_Digital_core/i_balance_cntr/N149 ,
         \i_Digital_core/i_balance_cntr/N150 ,
         \i_Digital_core/i_balance_cntr/N151 ,
         \i_Digital_core/i_balance_cntr/N152 ,
         \i_Digital_core/i_balance_cntr/N153 ,
         \i_Digital_core/i_balance_cntr/N154 ,
         \i_Digital_core/i_balance_cntr/N155 ,
         \i_Digital_core/i_balance_cntr/N156 ,
         \i_Digital_core/i_balance_cntr/N157 ,
         \i_Digital_core/i_balance_cntr/N158 ,
         \i_Digital_core/i_balance_cntr/N159 ,
         \i_Digital_core/i_balance_cntr/rght_shaped_w[1] ,
         \i_Digital_core/i_balance_cntr/rght_shaped_w[2] ,
         \i_Digital_core/i_balance_cntr/rght_shaped_w[3] ,
         \i_Digital_core/i_balance_cntr/rght_shaped_w[4] ,
         \i_Digital_core/i_balance_cntr/rght_shaped_w[5] ,
         \i_Digital_core/i_balance_cntr/rght_shaped_w[6] ,
         \i_Digital_core/i_balance_cntr/rght_shaped_w[7] ,
         \i_Digital_core/i_balance_cntr/rght_shaped_w[8] ,
         \i_Digital_core/i_balance_cntr/rght_shaped_w[9] ,
         \i_Digital_core/i_balance_cntr/rght_shaped_w[10] ,
         \i_Digital_core/i_balance_cntr/rght_shaped_w[11] ,
         \i_Digital_core/i_balance_cntr/rght_shaped_w[12] ,
         \i_Digital_core/i_balance_cntr/rght_shaped_w[13] ,
         \i_Digital_core/i_balance_cntr/rght_shaped_w[14] ,
         \i_Digital_core/i_balance_cntr/rght_shaped_w[15] ,
         \i_Digital_core/i_balance_cntr/N211 ,
         \i_Digital_core/i_balance_cntr/N213 ,
         \i_Digital_core/i_balance_cntr/N214 ,
         \i_Digital_core/i_balance_cntr/N215 ,
         \i_Digital_core/i_balance_cntr/N216 ,
         \i_Digital_core/i_balance_cntr/N217 ,
         \i_Digital_core/i_balance_cntr/N218 ,
         \i_Digital_core/i_balance_cntr/N219 ,
         \i_Digital_core/i_balance_cntr/N220 ,
         \i_Digital_core/i_balance_cntr/N221 ,
         \i_Digital_core/i_balance_cntr/N222 ,
         \i_Digital_core/i_balance_cntr/N223 ,
         \i_Digital_core/i_balance_cntr/N224 ,
         \i_Digital_core/i_balance_cntr/N225 ,
         \i_Digital_core/i_balance_cntr/lft_shaped[1] ,
         \i_Digital_core/i_balance_cntr/lft_shaped[2] ,
         \i_Digital_core/i_balance_cntr/lft_shaped[3] ,
         \i_Digital_core/i_balance_cntr/lft_shaped[4] ,
         \i_Digital_core/i_balance_cntr/lft_shaped[5] ,
         \i_Digital_core/i_balance_cntr/lft_shaped[6] ,
         \i_Digital_core/i_balance_cntr/lft_shaped[7] ,
         \i_Digital_core/i_balance_cntr/lft_shaped[8] ,
         \i_Digital_core/i_balance_cntr/lft_shaped[9] ,
         \i_Digital_core/i_balance_cntr/lft_shaped[10] ,
         \i_Digital_core/i_balance_cntr/lft_shaped[11] ,
         \i_Digital_core/i_balance_cntr/lft_shaped[12] ,
         \i_Digital_core/i_balance_cntr/lft_shaped[13] ,
         \i_Digital_core/i_balance_cntr/lft_shaped[14] ,
         \i_Digital_core/i_balance_cntr/rght_shaped[1] ,
         \i_Digital_core/i_balance_cntr/rght_shaped[2] ,
         \i_Digital_core/i_balance_cntr/rght_shaped[3] ,
         \i_Digital_core/i_balance_cntr/rght_shaped[4] ,
         \i_Digital_core/i_balance_cntr/rght_shaped[5] ,
         \i_Digital_core/i_balance_cntr/rght_shaped[6] ,
         \i_Digital_core/i_balance_cntr/rght_shaped[7] ,
         \i_Digital_core/i_balance_cntr/rght_shaped[8] ,
         \i_Digital_core/i_balance_cntr/rght_shaped[9] ,
         \i_Digital_core/i_balance_cntr/rght_shaped[10] ,
         \i_Digital_core/i_balance_cntr/rght_shaped[11] ,
         \i_Digital_core/i_balance_cntr/rght_shaped[12] ,
         \i_Digital_core/i_balance_cntr/rght_shaped[13] ,
         \i_Digital_core/i_balance_cntr/rght_shaped[14] ,
         \i_Digital_core/i_balance_cntr/N243 ,
         \i_Digital_core/i_inert_intr/timer[0] ,
         \i_Digital_core/i_inert_intr/timer[1] ,
         \i_Digital_core/i_inert_intr/timer[2] ,
         \i_Digital_core/i_inert_intr/timer[3] ,
         \i_Digital_core/i_inert_intr/timer[4] ,
         \i_Digital_core/i_inert_intr/timer[5] ,
         \i_Digital_core/i_inert_intr/timer[6] ,
         \i_Digital_core/i_inert_intr/timer[7] ,
         \i_Digital_core/i_inert_intr/timer[8] ,
         \i_Digital_core/i_inert_intr/timer[9] ,
         \i_Digital_core/i_inert_intr/timer[10] ,
         \i_Digital_core/i_inert_intr/timer[11] ,
         \i_Digital_core/i_inert_intr/timer[12] ,
         \i_Digital_core/i_inert_intr/timer[13] ,
         \i_Digital_core/i_inert_intr/timer[14] ,
         \i_Digital_core/i_inert_intr/timer[15] ,
         \i_Digital_core/i_inert_intr/N20 , \i_Digital_core/i_inert_intr/N21 ,
         \i_Digital_core/i_inert_intr/N22 , \i_Digital_core/i_inert_intr/N23 ,
         \i_Digital_core/i_inert_intr/N24 , \i_Digital_core/i_inert_intr/N25 ,
         \i_Digital_core/i_inert_intr/N26 , \i_Digital_core/i_inert_intr/N27 ,
         \i_Digital_core/i_inert_intr/N28 , \i_Digital_core/i_inert_intr/N29 ,
         \i_Digital_core/i_inert_intr/N30 , \i_Digital_core/i_inert_intr/N31 ,
         \i_Digital_core/i_inert_intr/N32 , \i_Digital_core/i_inert_intr/N33 ,
         \i_Digital_core/i_inert_intr/N34 ,
         \i_Digital_core/i_inert_intr/int_ff1 ,
         \i_Digital_core/i_inert_intr/int_ff2 ,
         \i_Digital_core/i_inert_intr/ps[0] ,
         \i_Digital_core/i_inert_intr/ps[1] ,
         \i_Digital_core/i_inert_intr/ps[2] ,
         \i_Digital_core/i_inert_intr/ps[3] ,
         \i_Digital_core/i_inert_intr/done ,
         \i_Digital_core/i_inert_intr/ptchl[0] ,
         \i_Digital_core/i_inert_intr/ptchl[1] ,
         \i_Digital_core/i_inert_intr/ptchl[2] ,
         \i_Digital_core/i_inert_intr/ptchl[3] ,
         \i_Digital_core/i_inert_intr/ptchl[4] ,
         \i_Digital_core/i_inert_intr/ptchl[5] ,
         \i_Digital_core/i_inert_intr/ptchl[6] ,
         \i_Digital_core/i_inert_intr/ptchl[7] ,
         \i_Digital_core/i_inert_intr/ptchh[0] ,
         \i_Digital_core/i_inert_intr/ptchh[1] ,
         \i_Digital_core/i_inert_intr/ptchh[2] ,
         \i_Digital_core/i_inert_intr/ptchh[3] ,
         \i_Digital_core/i_inert_intr/ptchh[4] ,
         \i_Digital_core/i_inert_intr/ptchh[5] ,
         \i_Digital_core/i_inert_intr/ptchh[6] ,
         \i_Digital_core/i_inert_intr/ptchh[7] ,
         \i_Digital_core/i_inert_intr/azl[0] ,
         \i_Digital_core/i_inert_intr/azl[1] ,
         \i_Digital_core/i_inert_intr/azl[2] ,
         \i_Digital_core/i_inert_intr/azl[3] ,
         \i_Digital_core/i_inert_intr/azl[4] ,
         \i_Digital_core/i_inert_intr/azl[5] ,
         \i_Digital_core/i_inert_intr/azl[6] ,
         \i_Digital_core/i_inert_intr/azl[7] ,
         \i_Digital_core/i_inert_intr/azh[0] ,
         \i_Digital_core/i_inert_intr/azh[1] ,
         \i_Digital_core/i_inert_intr/azh[2] ,
         \i_Digital_core/i_inert_intr/azh[3] ,
         \i_Digital_core/i_inert_intr/azh[4] ,
         \i_Digital_core/i_inert_intr/azh[5] ,
         \i_Digital_core/i_inert_intr/azh[6] ,
         \i_Digital_core/i_inert_intr/azh[7] ,
         \i_Digital_core/i_inert_intr/rd_data[0] ,
         \i_Digital_core/i_inert_intr/rd_data[1] ,
         \i_Digital_core/i_inert_intr/rd_data[2] ,
         \i_Digital_core/i_inert_intr/rd_data[3] ,
         \i_Digital_core/i_inert_intr/rd_data[4] ,
         \i_Digital_core/i_inert_intr/rd_data[5] ,
         \i_Digital_core/i_inert_intr/rd_data[6] ,
         \i_Digital_core/i_inert_intr/rd_data[7] ,
         \i_Digital_core/i_inert_intr/ptch_rt[1] ,
         \i_Digital_core/i_inert_intr/ptch_rt[2] ,
         \i_Digital_core/i_inert_intr/ptch_rt[3] ,
         \i_Digital_core/i_inert_intr/ptch_rt[4] ,
         \i_Digital_core/i_inert_intr/ptch_rt[5] ,
         \i_Digital_core/i_inert_intr/ptch_rt[6] ,
         \i_Digital_core/i_inert_intr/ptch_rt[7] ,
         \i_Digital_core/i_inert_intr/ptch_rt[8] ,
         \i_Digital_core/i_inert_intr/ptch_rt[9] ,
         \i_Digital_core/i_inert_intr/ptch_rt[10] ,
         \i_Digital_core/i_inert_intr/ptch_rt[11] ,
         \i_Digital_core/i_inert_intr/ptch_rt[12] ,
         \i_Digital_core/i_inert_intr/ptch_rt[13] ,
         \i_Digital_core/i_inert_intr/ptch_rt[14] ,
         \i_Digital_core/i_inert_intr/ptch_rt[15] ,
         \i_Digital_core/i_inert_intr/az[7] ,
         \i_Digital_core/i_inert_intr/az[8] ,
         \i_Digital_core/i_inert_intr/az[9] ,
         \i_Digital_core/i_inert_intr/az[10] ,
         \i_Digital_core/i_inert_intr/az[11] ,
         \i_Digital_core/i_inert_intr/az[12] ,
         \i_Digital_core/i_inert_intr/az[13] ,
         \i_Digital_core/i_inert_intr/az[14] ,
         \i_Digital_core/i_inert_intr/az[15] , \i_Digital_core/i_steer_en/n5 ,
         \i_Digital_core/i_steer_en/n6 , \i_Digital_core/i_steer_en/ld_add[0] ,
         \i_Digital_core/i_steer_en/ld_add[1] ,
         \i_Digital_core/i_steer_en/ld_add[2] ,
         \i_Digital_core/i_steer_en/ld_add[3] ,
         \i_Digital_core/i_steer_en/ld_add[4] ,
         \i_Digital_core/i_steer_en/ld_add[5] ,
         \i_Digital_core/i_steer_en/ld_add[6] ,
         \i_Digital_core/i_steer_en/ld_add[7] ,
         \i_Digital_core/i_steer_en/ld_add[8] ,
         \i_Digital_core/i_steer_en/ld_add[9] ,
         \i_Digital_core/i_steer_en/ld_add[10] ,
         \i_Digital_core/i_steer_en/ld_add[11] ,
         \i_Digital_core/i_steer_en/ld_cell_diff_w[0] ,
         \i_Digital_core/i_steer_en/ld_cell_diff_w[1] ,
         \i_Digital_core/i_steer_en/ld_cell_diff_w[2] ,
         \i_Digital_core/i_steer_en/ld_cell_diff_w[3] ,
         \i_Digital_core/i_steer_en/ld_cell_diff_w[4] ,
         \i_Digital_core/i_steer_en/ld_cell_diff_w[5] ,
         \i_Digital_core/i_steer_en/ld_cell_diff_w[6] ,
         \i_Digital_core/i_steer_en/ld_cell_diff_w[7] ,
         \i_Digital_core/i_steer_en/ld_cell_diff_w[8] ,
         \i_Digital_core/i_steer_en/ld_cell_diff_w[9] ,
         \i_Digital_core/i_steer_en/ld_cell_diff_w[10] ,
         \i_Digital_core/i_steer_en/ld_cell_diff_w[11] ,
         \i_Digital_core/i_steer_en/ld_add_w[1] ,
         \i_Digital_core/i_steer_en/ld_add_w[2] ,
         \i_Digital_core/i_steer_en/ld_add_w[3] ,
         \i_Digital_core/i_steer_en/ld_add_w[4] ,
         \i_Digital_core/i_steer_en/ld_add_w[5] ,
         \i_Digital_core/i_steer_en/ld_add_w[6] ,
         \i_Digital_core/i_steer_en/ld_add_w[7] ,
         \i_Digital_core/i_steer_en/ld_add_w[8] ,
         \i_Digital_core/i_steer_en/ld_add_w[9] ,
         \i_Digital_core/i_steer_en/ld_add_w[10] ,
         \i_Digital_core/i_steer_en/ld_add_w[11] ,
         \i_Digital_core/i_steer_en/cnt[0] ,
         \i_Digital_core/i_steer_en/cnt[1] ,
         \i_Digital_core/i_steer_en/cnt[2] ,
         \i_Digital_core/i_steer_en/cnt[3] ,
         \i_Digital_core/i_steer_en/cnt[4] ,
         \i_Digital_core/i_steer_en/cnt[5] ,
         \i_Digital_core/i_steer_en/cnt[6] ,
         \i_Digital_core/i_steer_en/cnt[7] ,
         \i_Digital_core/i_steer_en/cnt[8] ,
         \i_Digital_core/i_steer_en/cnt[9] ,
         \i_Digital_core/i_steer_en/cnt[10] ,
         \i_Digital_core/i_steer_en/cnt[11] ,
         \i_Digital_core/i_steer_en/cnt[12] ,
         \i_Digital_core/i_steer_en/cnt[13] ,
         \i_Digital_core/i_steer_en/cnt[14] ,
         \i_Digital_core/i_steer_en/cnt[15] ,
         \i_Digital_core/i_steer_en/cnt[16] ,
         \i_Digital_core/i_steer_en/cnt[17] ,
         \i_Digital_core/i_steer_en/cnt[18] ,
         \i_Digital_core/i_steer_en/cnt[19] ,
         \i_Digital_core/i_steer_en/cnt[20] ,
         \i_Digital_core/i_steer_en/cnt[21] ,
         \i_Digital_core/i_steer_en/cnt[22] ,
         \i_Digital_core/i_steer_en/cnt[23] ,
         \i_Digital_core/i_steer_en/cnt[24] ,
         \i_Digital_core/i_steer_en/cnt[25] , \i_Digital_core/i_steer_en/N78 ,
         \i_Digital_core/i_steer_en/N79 , \i_Digital_core/i_steer_en/N80 ,
         \i_Digital_core/i_steer_en/N81 , \i_Digital_core/i_steer_en/N82 ,
         \i_Digital_core/i_steer_en/N83 , \i_Digital_core/i_steer_en/N84 ,
         \i_Digital_core/i_steer_en/N85 , \i_Digital_core/i_steer_en/N86 ,
         \i_Digital_core/i_steer_en/N87 , \i_Digital_core/i_steer_en/N88 ,
         \i_Digital_core/i_steer_en/N89 , \i_Digital_core/i_steer_en/N90 ,
         \i_Digital_core/i_steer_en/N91 , \i_Digital_core/i_steer_en/N92 ,
         \i_Digital_core/i_steer_en/N93 , \i_Digital_core/i_steer_en/N94 ,
         \i_Digital_core/i_steer_en/N95 , \i_Digital_core/i_steer_en/N96 ,
         \i_Digital_core/i_steer_en/N97 , \i_Digital_core/i_steer_en/N98 ,
         \i_Digital_core/i_steer_en/N99 , \i_Digital_core/i_steer_en/N100 ,
         \i_Digital_core/i_steer_en/N101 , \i_Digital_core/i_steer_en/N102 ,
         \i_Digital_core/i_steer_en/N103 ,
         \i_Digital_core/i_steer_en/state[0] ,
         \i_Digital_core/i_steer_en/state[1] , \i_Digital_core/rght_rev_wire ,
         \i_Digital_core/lft_rev_wire , \i_piezo_drv/N28 , \i_piezo_drv/N27 ,
         \i_piezo_drv/N26 , \i_piezo_drv/N25 , \i_piezo_drv/N24 ,
         \i_piezo_drv/N23 , \i_piezo_drv/N22 , \i_piezo_drv/N21 ,
         \i_piezo_drv/N20 , \i_piezo_drv/N19 , \i_piezo_drv/N18 ,
         \i_piezo_drv/N17 , \i_piezo_drv/N16 , \i_piezo_drv/N15 ,
         \i_piezo_drv/N14 , \i_piezo_drv/N13 , \i_piezo_drv/N12 ,
         \i_piezo_drv/N11 , \i_piezo_drv/N10 , \i_piezo_drv/N9 ,
         \i_piezo_drv/N8 , \i_piezo_drv/N7 , \i_piezo_drv/N6 ,
         \i_piezo_drv/N5 , \i_piezo_drv/N4 , \i_piezo_drv/N3 ,
         \i_mtr_drv/rght_inst/i_srff/N7 , \i_mtr_drv/lft_inst/i_srff/N7 ,
         \i_mtr_drv/rght_inst/count[1] , \i_mtr_drv/rght_inst/count[2] ,
         \i_mtr_drv/rght_inst/count[3] , \i_mtr_drv/rght_inst/count[4] ,
         \i_mtr_drv/rght_inst/count[5] , \i_mtr_drv/rght_inst/count[6] ,
         \i_mtr_drv/rght_inst/count[7] , \i_mtr_drv/rght_inst/count[8] ,
         \i_mtr_drv/rght_inst/count[9] , \i_mtr_drv/rght_inst/count[10] ,
         \i_mtr_drv/rght_inst/N3 , \i_mtr_drv/rght_inst/N4 ,
         \i_mtr_drv/rght_inst/N5 , \i_mtr_drv/rght_inst/N6 ,
         \i_mtr_drv/rght_inst/N7 , \i_mtr_drv/rght_inst/N8 ,
         \i_mtr_drv/rght_inst/N9 , \i_mtr_drv/rght_inst/N10 ,
         \i_mtr_drv/rght_inst/N11 , \i_mtr_drv/rght_inst/N12 ,
         \i_mtr_drv/lft_inst/count[0] , \i_mtr_drv/lft_inst/count[1] ,
         \i_mtr_drv/lft_inst/count[2] , \i_mtr_drv/lft_inst/count[3] ,
         \i_mtr_drv/lft_inst/count[4] , \i_mtr_drv/lft_inst/count[5] ,
         \i_mtr_drv/lft_inst/count[6] , \i_mtr_drv/lft_inst/count[7] ,
         \i_mtr_drv/lft_inst/count[8] , \i_mtr_drv/lft_inst/count[9] ,
         \i_mtr_drv/lft_inst/count[10] , \i_mtr_drv/lft_inst/N3 ,
         \i_mtr_drv/lft_inst/N4 , \i_mtr_drv/lft_inst/N5 ,
         \i_mtr_drv/lft_inst/N6 , \i_mtr_drv/lft_inst/N7 ,
         \i_mtr_drv/lft_inst/N8 , \i_mtr_drv/lft_inst/N9 ,
         \i_mtr_drv/lft_inst/N10 , \i_mtr_drv/lft_inst/N11 ,
         \i_mtr_drv/lft_inst/N12 , \i_mtr_drv/rght_PWM_sig ,
         \i_mtr_drv/lft_PWM_sig , n62, n63, n65, n83, n84, n85, n86, n87, n88,
         n89, n140, n1458, n1460, n1592, n1614, n1617, n1620, n1639, n1641,
         n1643, n1646, n1651, n1660, n4591, n4593, n4584, n4586, n4587, n4588,
         n4589, n4592, n4594, n4590, n1690, n1701, n4585, n1856, n1889, n1917,
         n1920, n1975, n1992, n2340, n2365, n2366, n2367, n2379, n2381, n2385,
         n2386, n2387, n2388, n2389, n2390, n2391, n2393, n2395, n2404, n2405,
         n2406, n2407, n2408, n2409, n2410, n2411, n2412, n2413, n2414, n2415,
         n2416, n2417, n2418, n2419, n2420, n2421, n2422, n2426, n2427, n2428,
         n2429, n2430, n2431, n2432, n2433, n2437, n2438, n2439, n2440, n2441,
         n2443, n2445, n2446, n2448, n2450, n2452, n2454, n2456, n2457, n2458,
         n2459, n2460, n2461, n2462, n2463, n2464, n2465, n2466, n2467, n2468,
         n2469, n2470, n2471, n2473, n2474, n2477, n2478, n2479, n2480, n2481,
         n2482, n2483, n2484, n2485, n2486, n2487, n2488, n2489, n2490, n2491,
         n2492, n2493, n2494, n2495, n2496, n2497, n2498, n2499, n2500, n2501,
         n2502, n2503, n2504, n2505, n2506, n2507, n2508, n2509, n2510, n2511,
         n2512, n2513, n2514, n2515, n2516, n2517, n2518, n2519, n2520, n2521,
         n2522, n2523, n2524, n2525, n2526, n2527, n2528, n2529, n2532, n2533,
         n2534, n2535, n2536, n2537, n2538, n2539, n2540, n2542, n2543, n2544,
         n2545, n2546, n2547, n2548, n2549, n2550, n2551, n2552, n2553, n2554,
         n2555, n2556, n2557, n2558, n2559, n2560, n2561, n2562, n2563, n2564,
         n2565, n2566, n2567, n2568, n2569, n2570, n2571, n2572, n2573, n2574,
         n2575, n2576, n2577, n2578, n2579, n2580, n2581, n2582, n2583, n2584,
         n2585, n2586, n2589, n2590, n2591, n2592, n2593, n2594, n2595, n2596,
         n2597, n2598, n2599, n2600, n2601, n2602, n2603, n2604, n2605, n2606,
         n2607, n2608, n2609, n2610, n2611, n2612, n2614, n2615, n2616, n2618,
         n2619, n2620, n2621, n2622, n2623, n2624, n2625, n2626, n2627, n2628,
         n2629, n2630, n2631, n2632, n2633, n2634, n2635, n2636, n2637, n2638,
         n2639, n2640, n2641, n2642, n2643, n2645, n2646, n2647, n2648, n2649,
         n2650, n2653, n2654, n2655, n2656, n2657, n2658, n2659, n2660, n2661,
         n2662, n2663, n2664, n2665, n2666, n2667, n2668, n2669, n2670, n2671,
         n2672, n2673, n2674, n2675, n2676, n2677, n2678, n2679, n2680, n2681,
         n2682, n2683, n2684, n2685, n2686, n2687, n2690, n2691, n2692, n2707,
         n2709, n2710, n2711, n2712, n2713, n2714, n2715, n2716, n2717, n2718,
         n2719, n2720, n2721, n2722, n2723, n2724, n2733, n2734, n2735, n2736,
         n2737, n2739, n2740, n2751, n2752, n2753, n2754, n2755, n2756, n2757,
         n2758, n2759, n2760, n2761, n2762, n2763, n2764, n2765, n2766, n2767,
         n2768, n2769, n2770, n2771, n2772, n2773, n2774, n2775, n2776, n2777,
         n2779, n2780, n2781, n2782, n2783, n2785, n2786, n2787, n2788, n2790,
         n2791, n2792, n2793, n2794, n2795, n2796, n2797, n2798, n2799, n2800,
         n2802, n2803, n2804, n2805, n2806, n2807, n2808, n2809, n2810, n2811,
         n2812, n2813, n2814, n2815, n2816, n2817, n2818, n2819, n2820, n2821,
         n2822, n2823, n2824, n2825, n2826, n2827, n2828, n2829, n2830, n2831,
         n2832, n2833, n2834, n2835, n2836, n2837, n2838, n2839, n2840, n2841,
         n2842, n2843, n2844, n2845, n2846, n2847, n2848, n2849, n2850, n2851,
         n2852, n2853, n2854, n2855, n2856, n2857, n2858, n2859, n2860, n2861,
         n2862, n2863, n2864, n2865, n2866, n2867, n2868, n2869, n2870, n2871,
         n2872, n2873, n2874, n2875, n2876, n2877, n2878, n2879, n2880, n2881,
         n2882, n2883, n2884, n2885, n2886, n2887, n2888, n2889, n2890, n2891,
         n2892, n2893, n2894, n2895, n2896, n2897, n2898, n2899, n2900, n2901,
         n2902, n2903, n2904, n2905, n2906, n2907, n2908, n2909, n2910, n2911,
         n2912, n2913, n2914, n2915, n2916, n2917, n2918, n2919, n2920, n2921,
         n2922, n2923, n2924, n2925, n2926, n2928, n2929, n2930, n2931, n2932,
         n2933, n2934, n2935, n2936, n2938, n2939, n2940, n2941, n2942, n2943,
         n2944, n2945, n2946, n2947, n2948, n2949, n2950, n2951, n2952, n2953,
         n2954, n2955, n2956, n2957, n2958, n2959, n2960, n2961, n2962, n2963,
         n2964, n2965, n2966, n2967, n2968, n2969, n2970, n2971, n2972, n2973,
         n2974, n2975, n2976, n2977, n2978, n2979, n2980, n2981, n2982, n2983,
         n2984, n2985, n2986, n2987, n2988, n2989, n2990, n2991, n2992, n2993,
         n2994, n2995, n2996, n2997, n2998, n2999, n3000, n3001, n3002, n3003,
         n3004, n3005, n3006, n3007, n3008, n3009, n3010, n3011, n3012, n3013,
         n3014, n3015, n3016, n3017, n3018, n3019, n3020, n3021, n3022, n3023,
         n3024, n3025, n3026, n3027, n3028, n3029, n3030, n3031, n3032, n3033,
         n3034, n3035, n3036, n3037, n3038, n3039, n3040, n3041, n3042, n3043,
         n3044, n3045, n3046, n3047, n3048, n3049, n3050, n3051, n3052, n3053,
         n3054, n3055, n3056, n3057, n3058, n3059, n3060, n3061, n3062, n3063,
         n3064, n3065, n3066, n3067, n3068, n3069, n3070, n3071, n3072, n3073,
         n3074, n3075, n3076, n3077, n3078, n3079, n3080, n3081, n3082, n3083,
         n3084, n3085, n3086, n3087, n3088, n3089, n3090, n3091, n3092, n3093,
         n3094, n3095, n3096, n3097, n3098, n3099, n3100, n3101, n3102, n3103,
         n3104, n3105, n3106, n3107, n3108, n3109, n3110, n3111, n3112, n3113,
         n3114, n3115, n3116, n3117, n3118, n3119, n3120, n3121, n3122, n3123,
         n3124, n3125, n3126, n3127, n3128, n3129, n3130, n3131, n3132, n3133,
         n3134, n3135, n3136, n3137, n3138, n3139, n3140, n3141, n3142, n3143,
         n3144, n3145, n3146, n3147, n3148, n3149, n3150, n3151, n3152, n3153,
         n3154, n3155, n3156, n3157, n3158, n3159, n3160, n3161, n3162, n3163,
         n3164, n3165, n3166, n3167, n3168, n3169, n3170, n3171, n3172, n3173,
         n3174, n3175, n3176, n3177, n3178, n3179, n3180, n3181, n3182, n3183,
         n3184, n3185, n3186, n3187, n3188, n3189, n3190, n3191, n3192, n3193,
         n3194, n3195, n3196, n3197, n3198, n3199, n3200, n3201, n3202, n3203,
         n3204, n3205, n3218, n3249, n3255, n3261, n3262, n3276, n3489, n3490,
         n3491, n3492, n3493, n3494, n3495, n3496, n3497, n3498, n3499, n3500,
         n3501, n3502, n3503, n3504, n3505, n3506, n3507, n3508, n3509, n3510,
         n3511, n3512, n3513, n3514, n3515, n3516, n3517, n3518, n3519, n3520,
         n3521, n3522, n3523, n3524, n3525, n3526, n3527, n3528, n3529, n3530,
         n3531, n3532, n3533, n3534, n3535, n3536, n3537, n3538, n3539, n3540,
         n3541, n3542, n3543, n3544, n3545, n3546, n3547, n3548, n3549, n3550,
         n3551, n3552, n3553, n3554, n3555, n3556, n3557, n3558, n3559, n3560,
         n3561, n3562, n3563, n3564, n3565, n3566, n3567, n3568, n3569, n3570,
         n3571, n3572, n3573, n3574, n3575, n3576, n3577, n3578, n3579, n3580,
         n3581, n3582, n3583, n3584, n3585, n3586, n3587, n3588, n3589, n3590,
         n3591, n3592, n3593, n3594, n3595, n3596, n3597, n3598, n3599, n3600,
         n3601, n3602, n3603, n3604, n3605, n3606, n3607, n3608, n3609, n3610,
         n3611, n3612, n3613, n3614, n3615, n3616, n3617, n3618, n3619, n3620,
         n3621, n3622, n3623, n3624, n3625, n3626, n3627, n3628, n3629, n3630,
         n3631, n3632, n3633, n3634, n3635, n3636, n3637, n3638, n3639, n3640,
         n3641, n3642, n3643, n3644, n3645, n3646, n3647, n3648, n3649, n3650,
         n3651, n3652, n3653, n3654, n3655, n3656, n3657, n3658, n3659, n3660,
         n3661, n3662, n3663, n3664, n3665, n3666, n3667, n3668, n3669, n3670,
         n3671, n3672, n3673, n3674, n3675, n3676, n3677, n3678, n3679, n3680,
         n3681, n3682, n3683, n3684, n3685, n3686, n3687, n3688, n3689, n3690,
         n3692, n3693, n3694, n3695, n3696, n3697, n3698, n3699, n3700, n3701,
         n3702, n3703, n3704, n3705, n3706, n3707, n3708, n3709, n3710, n3711,
         n3713, n3714, n3715, n3716, n3717, n3718, n3719, n3720, n3721, n3722,
         n3723, n3724, n3725, n3726, n3727, n3728, n3729, n3731, n3732, n3733,
         n3734, n3735, n3736, n3737, n3738, n3748, n3749, n3752, n3753, n3754,
         n3755, n3756, n3757, n3762, n3763, n3764, n3765, n3766, n3767, n3768,
         n3769, n3770, n3771, n3772, n3773, n3774, n3775, n3776, n3777, n3778,
         n3779, n3780, n3781, n3782, n3783, n3784, n3785, n3786, n3787, n3788,
         n3789, n3790, n3791, n3792, n3793, n3794, n3795, n3796, n3797, n3798,
         n3799, n3800, n3801, n3802, n3803, n3804, n3805, n3806, n3807, n3808,
         n3809, n3810, n3811, n3812, n3813, n3814, n3815, n3816, n3817, n3818,
         n3819, n3820, n3821, n3822, n3823, n3824, n3825, n3826, n3827, n3828,
         n3829, n3830, n3831, n3832, n3833, n3834, n3835, n3836, n3837, n3838,
         n3839, n3840, n3841, n3842, n3843, n3844, n3845, n3846, n3847, n3848,
         n3849, n3850, n3851, n3852, n3853, n3854, n3855, n3856, n3857, n3858,
         n3859, n3860, n3861, n3862, n3863, n3864, n3865, n3866, n3867, n3868,
         n3869, n3870, n3871, n3872, n3873, n3874, n3875, n3876, n3877, n3878,
         n3879, n3880, n3881, n3882, n3883, n3884, n3885, n3886, n3887, n3888,
         n3889, n3890, n3891, n3892, n3893, n3894, n3895, n3896, n3897, n3898,
         n3899, n3900, n3901, n3902, n3903, n3904, n3905, n3906, n3907, n3908,
         n3909, n3910, n3911, n3912, n3913, n3914, n3915, n3916, n3917, n3918,
         n3919, n3920, n3921, n3922, n3923, n3924, n3925, n3926, n3927, n3928,
         n3929, n3930, n3931, n3932, n3933, n3934, n3935, n3936, n3937, n3938,
         n3939, n3940, n3941, n3942, n3943, n3944, n3945, n3946, n3947, n3948,
         n3949, n3950, n3951, n3952, n3953, n3954, n3955, n3956, n3957, n3958,
         n3959, n3960, n3961, n3962, n3963, n3964, n3965, n3966, n3967, n3968,
         n3969, n3970, n3971, n3972, n3973, n3974, n3975, n3976, n3977, n3978,
         n3979, n3980, n3981, n3982, n3983, n3984, n3985, n3986, n3987, n3988,
         n3989, n3990, n3991, n3992, n3993, n3994, n3995, n3996, n3997, n3998,
         n3999, n4000, n4001, n4002, n4003, n4004, n4005, n4006, n4007, n4008,
         n4009, n4010, n4011, n4012, n4013, n4014, n4015, n4016, n4017, n4018,
         n4019, n4020, n4021, n4022, n4023, n4024, n4027, n4037, n4038, n4039,
         n4040, n4041, n4042, n4043, n4044, n4045, n4046, n4047, n4048, n4049,
         n4050, n4051, n4058, n4059, n4060, n4061, n4062, n4063, n4064, n4065,
         n4066, n4067, n4068, n4069, n4070, n4071, n4072, n4073, n4074, n4075,
         n4076, n4077, n4078, n4079, n4080, n4081, n4082, n4083, n4084, n4085,
         n4086, n4087, n4088, n4089, n4090, n4091, n4092, n4093, n4094, n4095,
         n4096, n4097, n4098, n4099, n4100, n4101, n4102, n4103, n4104, n4105,
         n4106, n4107, n4108, n4109, n4110, n4111, n4112, n4113, n4114, n4115,
         n4116, n4117, n4118, n4119, n4120, n4121, n4122, n4123, n4124, n4125,
         n4126, n4127, n4128, n4129, n4130, n4131, n4132, n4133, n4134, n4135,
         n4136, n4137, n4138, n4139, n4140, n4141, n4142, n4143, n4144, n4145,
         n4146, n4147, n4148, n4149, n4150, n4151, n4152, n4153, n4154, n4155,
         n4156, n4157, n4158, n4159, n4160, n4161, n4162, n4163, n4164, n4165,
         n4166, n4167, n4168, n4169, n4170, n4171, n4172, n4173, n4174, n4175,
         n4176, n4177, n4178, n4179, n4180, n4181, n4182, n4183, n4184, n4185,
         n4186, n4187, n4188, n4189, n4190, n4191, n4192, n4193, n4194, n4195,
         n4196, n4197, n4198, n4199, n4200, n4201, n4202, n4203, n4204, n4205,
         n4206, n4207, n4208, n4209, n4210, n4211, n4212, n4213, n4214, n4215,
         n4216, n4217, n4218, n4219, n4220, n4221, n4222, n4223, n4224, n4225,
         n4226, n4227, n4228, n4229, n4230, n4231, n4232, n4233, n4234, n4235,
         n4236, n4237, n4238, n4239, n4240, n4241, n4242, n4243, n4244, n4245,
         n4246, n4247, n4248, n4249, n4250, n4251, n4252, n4253, n4254, n4255,
         n4256, n4257, n4258, n4259, n4260, n4261, n4262, n4263, n4264, n4265,
         n4266, n4267, n4268, n4269, n4270, n4271, n4272, n4273, n4274, n4275,
         n4276, n4277, n4278, n4279, n4280, n4281, n4282, n4283, n4284, n4285,
         n4286, n4287, n4288, n4289, n4290, n4291, n4292, n4293, n4294, n4295,
         n4296, n4297, n4298, n4299, n4300, n4301, n4302, n4303, n4304, n4305,
         n4306, n4307, n4308, n4309, n4310, n4311, n4312, n4313, n4314, n4315,
         n4316, n4317, n4318, n4319, n4320, n4321, n4322, n4323, n4324, n4325,
         n4326, n4327, n4328, n4329, n4330, n4331, n4332, n4333, n4334, n4335,
         n4336, n4337, n4338, n4339, n4340, n4341, n4342, n4343, n4344, n4345,
         n4346, n4347, n4348, n4349, n4350, n4351, n4352, n4353, n4354, n4355,
         n4356, n4357, n4358, n4359, n4360, n4361, n4362, n4363, n4364, n4365,
         n4366, n4367, n4368, n4369, n4370, n4371, n4372, n4373, n4374, n4375,
         n4376, n4377, n4378, n4379, n4380, n4381, n4382, n4383, n4384, n4385,
         n4386, n4387, n4388, n4389, n4390, n4391, n4392, n4393, n4394, n4395,
         n4396, n4397, n4398, n4399, n4400, n4401, n4402, n4403, n4404, n4405,
         n4406, n4407, n4408, n4409, n4410, n4411, n4412, n4413, n4414, n4415,
         n4416, n4417, n4418, n4419, n4420, n4421, n4422, n4423, n4424, n4425,
         n4426, n4427, n4428, n4429, n4430, n4431, n4432, n4433, n4434, n4435,
         n4436, n4437, n4438, n4439, n4440, n4441, n4442, n4443, n4444, n4445,
         n4446, n4447, n4448, n4449, n4450, n4451, n4452, n4453, n4454, n4455,
         n4456, n4457, n4458, n4459, n4460, n4461, n4462, n4463, n4464, n4465,
         n4466, n4467, n4468, n4469, n4470, n4471, n4472, n4473, n4474, n4475,
         n4476, n4477, n4478, n4479, n4480, n4481, n4482, n4483, n4484, n4485,
         n4486, n4487, n4488, n4489, n4490, n4491, n4492, n4493, n4494, n4495,
         n4496, n4497, n4498, n4499, n4500, n4501, n4502, n4503, n4504, n4505,
         n4506, n4507, n4508, n4509, n4510, n4511, n4512, n4513, n4514, n4515,
         n4516, n4517, n4518, n4519, n4520, n4521, n4522, n4523, n4524, n4525,
         n4526, n4527, n4528, n4529, n4530, n4531, n4532, n4533, n4534, n4535,
         n4536, n4537, n4538, n4539, n4540, n4541, n4542, n4543, n4544, n4545,
         n4546, n4547, n4548, n4549, n4550, n4551, n4552, n4553, n4554, n4555,
         n4556, n4557, n4558, n4559, n4560, n4561, n4562, n4563, n4564, n4565,
         n4566, n4567, n4568, n4569, n4570, n4571, n4572, n4573, n4574, n4575,
         n4576, n4577, n4578, n4579, n4580, n4581, n4582, n4583;
  wire   [11:0] lft_ld_w;
  wire   [11:0] rght_ld_w;
  wire   [10:0] lft_spd_w;
  wire   [10:0] rght_spd_w;
  wire   [1:0] \i_Auth_blk/STATE ;
  wire   [7:0] \i_Auth_blk/rx_data ;
  wire   [2:0] \i_A2D_intf/state ;
  wire   [15:0] \i_A2D_intf/rd_data ;
  wire   [10:0] \i_Digital_core/rght_spd_wire ;
  wire   [10:0] \i_Digital_core/lft_spd_wire ;
  wire   [11:0] \i_Digital_core/ld_cell_diff_reg ;
  wire   [15:0] \i_Digital_core/ptch_w ;
  wire   [11:0] \i_Digital_core/ld_cell_diff_w ;
  wire   [26:0] \i_piezo_drv/counter ;

  DFCNQD4BWP \i_Digital_core/i_balance_cntr/rght_torque_reg[15]  ( .D(
        \i_Digital_core/i_balance_cntr/rght_torque_wire[15] ), .CP(clk), .CDN(
        n4136), .Q(\i_Digital_core/i_balance_cntr/rght_torque[15] ) );
  DFCNQD4BWP \i_Digital_core/i_balance_cntr/lft_torque_reg[15]  ( .D(
        \i_Digital_core/i_balance_cntr/lft_torque_wire[15] ), .CP(clk), .CDN(
        n4136), .Q(\i_Digital_core/i_balance_cntr/lft_torque[15] ) );
  DFCNQD4BWP \i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_reg[10]  ( 
        .D(\i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_sub[10] ), .CP(clk), .CDN(n4136), .Q(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp[10] ) );
  DFCNQD2BWP \i_Digital_core/i_balance_cntr/ptch_D_term_reg[11]  ( .D(n4565), 
        .CP(clk), .CDN(n4124), .Q(
        \i_Digital_core/i_balance_cntr/ptch_D_term[11] ) );
  DFCNQD2BWP \i_Digital_core/i_balance_cntr/rght_torque_reg[10]  ( .D(
        \i_Digital_core/i_balance_cntr/rght_torque_wire[10] ), .CP(clk), .CDN(
        n4128), .Q(\i_Digital_core/i_balance_cntr/rght_torque[10] ) );
  DFCNQD2BWP \i_Digital_core/i_balance_cntr/lft_torque_reg[10]  ( .D(
        \i_Digital_core/i_balance_cntr/lft_torque_wire[10] ), .CP(clk), .CDN(
        n4118), .Q(\i_Digital_core/i_balance_cntr/lft_torque[10] ) );
  DFCNQD2BWP \i_Digital_core/i_balance_cntr/rght_torque_reg[6]  ( .D(
        \i_Digital_core/i_balance_cntr/rght_torque_wire[6] ), .CP(clk), .CDN(
        n4128), .Q(\i_Digital_core/i_balance_cntr/rght_torque[6] ) );
  DFCNQD2BWP \i_Digital_core/i_balance_cntr/lft_torque_reg[6]  ( .D(
        \i_Digital_core/i_balance_cntr/lft_torque_wire[6] ), .CP(clk), .CDN(
        n4118), .Q(\i_Digital_core/i_balance_cntr/lft_torque[6] ) );
  DFCNQD2BWP \i_Digital_core/i_steer_en/ld_add_reg[5]  ( .D(
        \i_Digital_core/i_steer_en/ld_add_w[5] ), .CP(clk), .CDN(n4123), .Q(
        \i_Digital_core/i_steer_en/ld_add[5] ) );
  DFCNQD2BWP \i_Digital_core/i_steer_en/ld_add_reg[8]  ( .D(
        \i_Digital_core/i_steer_en/ld_add_w[8] ), .CP(clk), .CDN(n4124), .Q(
        \i_Digital_core/i_steer_en/ld_add[8] ) );
  DFCNQD2BWP \i_Digital_core/i_steer_en/ld_add_reg[10]  ( .D(
        \i_Digital_core/i_steer_en/ld_add_w[10] ), .CP(clk), .CDN(n4124), .Q(
        \i_Digital_core/i_steer_en/ld_add[10] ) );
  FA1D2BWP \i_Digital_core/intadd_1/U6  ( .A(\i_Digital_core/intadd_1/A[8] ), 
        .B(n2450), .CI(\i_Digital_core/intadd_1/n6 ), .CO(
        \i_Digital_core/intadd_1/n5 ), .S(\i_Digital_core/intadd_0/A[9] ) );
  FA1D2BWP \i_Digital_core/intadd_1/U7  ( .A(\i_Digital_core/intadd_1/A[7] ), 
        .B(n2440), .CI(\i_Digital_core/intadd_1/n7 ), .CO(
        \i_Digital_core/intadd_1/n6 ), .S(\i_Digital_core/intadd_0/A[8] ) );
  BUFTD16BWP \i_A2D_intf/spi_mstr/MOSI_tri  ( .I(\i_A2D_intf/spi_mstr/n19 ), 
        .OE(n2691), .Z(A2D_MOSI) );
  BUFTD16BWP \i_Digital_core/i_inert_intr/inst_SPI/MOSI_tri  ( .I(
        \i_Digital_core/i_inert_intr/inst_SPI/n9 ), .OE(n2692), .Z(INERT_MOSI)
         );
  DFCND4BWP \i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_reg[0]  ( 
        .D(n3848), .CP(clk), .CDN(n4111), .Q(n1643), .QN(n3950) );
  DFCNQD2BWP \i_Digital_core/i_balance_cntr/integrator_reg_reg[4]  ( .D(
        \i_Digital_core/i_balance_cntr/integrator_reg_input[4] ), .CP(clk), 
        .CDN(n4120), .Q(\i_Digital_core/i_balance_cntr/integrator_reg[4] ) );
  DFCNQD2BWP \i_Digital_core/i_inert_intr/inst_SPI/state_reg[1]  ( .D(
        \i_Digital_core/n410 ), .CP(clk), .CDN(n4114), .Q(
        \i_Digital_core/i_inert_intr/inst_SPI/state[1] ) );
  DFCNQD2BWP \i_Digital_core/i_balance_cntr/rght_torque_reg[4]  ( .D(
        \i_Digital_core/i_balance_cntr/rght_torque_wire[4] ), .CP(clk), .CDN(
        n4117), .Q(\i_Digital_core/i_balance_cntr/rght_torque[4] ) );
  DFCNQD2BWP \i_Digital_core/i_balance_cntr/lft_torque_reg[4]  ( .D(
        \i_Digital_core/i_balance_cntr/lft_torque_wire[4] ), .CP(clk), .CDN(
        n4112), .Q(\i_Digital_core/i_balance_cntr/lft_torque[4] ) );
  OR4D1BWP U1864 ( .A1(n2760), .A2(n2761), .A3(
        \i_Digital_core/rght_spd_wire [5]), .A4(
        \i_Digital_core/rght_spd_wire [3]), .Z(n2759) );
  OR4D1BWP U1866 ( .A1(\i_Digital_core/rght_spd_wire [1]), .A2(n2762), .A3(
        \i_Digital_core/rght_spd_wire [0]), .A4(
        \i_Digital_core/rght_spd_wire [2]), .Z(n2760) );
  OR4D1BWP U1867 ( .A1(n2763), .A2(n2764), .A3(
        \i_Digital_core/lft_spd_wire [5]), .A4(
        \i_Digital_core/lft_spd_wire [3]), .Z(n2758) );
  OR4D1BWP U1869 ( .A1(\i_Digital_core/lft_spd_wire [1]), .A2(n2765), .A3(
        \i_Digital_core/lft_spd_wire [0]), .A4(
        \i_Digital_core/lft_spd_wire [2]), .Z(n2763) );
  OAI31D2BWP U2060 ( .A1(n2659), .A2(n4096), .A3(n2920), .B(n2921), .ZN(
        \i_Digital_core/rght_spd_wire [10]) );
  OAI22D2BWP U2122 ( .A1(\i_Digital_core/i_inert_intr/inst_SPI/state[1] ), 
        .A2(\i_Digital_core/i_inert_intr/inst_SPI/state[0] ), .B1(n2962), .B2(
        n2735), .ZN(n2961) );
  NR4D2BWP U2137 ( .A1(n2563), .A2(n2597), .A3(n2603), .A4(n2607), .ZN(n2967)
         );
  OAI21D4BWP U2163 ( .A1(\i_Digital_core/i_inert_intr/inst_SPI/state[1] ), 
        .A2(n2735), .B(n2965), .ZN(\i_Digital_core/n378 ) );
  OAI31D2BWP U2192 ( .A1(n2660), .A2(n4096), .A3(n3006), .B(n3007), .ZN(
        \i_Digital_core/lft_spd_wire [10]) );
  OAI22D2BWP U2270 ( .A1(n3041), .A2(n2716), .B1(rght_ld_w[6]), .B2(n3061), 
        .ZN(n3039) );
  OAI22D2BWP U2274 ( .A1(n3045), .A2(n2717), .B1(rght_ld_w[4]), .B2(n3063), 
        .ZN(n3043) );
  OAI22D2BWP U2278 ( .A1(n3049), .A2(n2718), .B1(rght_ld_w[2]), .B2(n3065), 
        .ZN(n3047) );
  AOI22D2BWP U2313 ( .A1(n3070), .A2(lft_ld_w[7]), .B1(n3082), .B2(
        rght_ld_w[7]), .ZN(n3069) );
  OAI22D2BWP U2315 ( .A1(n3071), .A2(n2716), .B1(n3083), .B2(n2721), .ZN(n3070) );
  AOI22D2BWP U2317 ( .A1(n3072), .A2(lft_ld_w[5]), .B1(n3084), .B2(
        rght_ld_w[5]), .ZN(n3071) );
  OAI22D2BWP U2319 ( .A1(n3073), .A2(n2717), .B1(n3085), .B2(n2722), .ZN(n3072) );
  AOI22D2BWP U2321 ( .A1(n3074), .A2(lft_ld_w[3]), .B1(n3086), .B2(
        rght_ld_w[3]), .ZN(n3073) );
  OAI22D2BWP U2323 ( .A1(n3075), .A2(n2718), .B1(n3087), .B2(n2723), .ZN(n3074) );
  AN2D4BWP U2361 ( .A1(n3117), .A2(n3116), .Z(n3115) );
  NR2XD2BWP U2363 ( .A1(n2418), .A2(n3119), .ZN(n3120) );
  OAI22D2BWP U2364 ( .A1(n3121), .A2(n3122), .B1(
        \i_Digital_core/i_steer_en/ld_add[9] ), .B2(n3123), .ZN(n3119) );
  OAI211D2BWP U2394 ( .A1(\i_Digital_core/ld_cell_diff_w [9]), .A2(n4078), .B(
        n3161), .C(n2648), .ZN(n3117) );
  NR3D2BWP U2440 ( .A1(\i_Digital_core/i_steer_en/n5 ), .A2(
        \i_Digital_core/i_steer_en/n6 ), .A3(
        \i_Digital_core/i_steer_en/ld_add[0] ), .ZN(n3142) );
  MOAI22D1BWP U2443 ( .A1(n3203), .A2(n2664), .B1(n2685), .B2(n3171), .ZN(
        n3164) );
  MAOI22D1BWP U2445 ( .A1(n3199), .A2(\i_Digital_core/i_steer_en/ld_add[10] ), 
        .B1(\i_Digital_core/i_steer_en/ld_add[6] ), .B2(n3204), .ZN(n3171) );
  OAI22D2BWP U2447 ( .A1(\i_Digital_core/i_steer_en/ld_add[5] ), .A2(n3197), 
        .B1(n3205), .B2(n2680), .ZN(n3199) );
  OAI22D2BWP U2865 ( .A1(n3516), .A2(n2608), .B1(
        \i_Digital_core/i_balance_cntr/rght_torque[6] ), .B2(n3531), .ZN(n3514) );
  AOI211XD2BWP U3002 ( .A1(n2410), .A2(\i_Digital_core/intadd_0/A[8] ), .B(
        n3577), .C(n3639), .ZN(n3635) );
  MOAI22D1BWP U3014 ( .A1(\i_Digital_core/ld_cell_diff_reg [9]), .A2(n3642), 
        .B1(n3587), .B2(\i_Digital_core/intadd_0/A[5] ), .ZN(n3584) );
  MOAI22D1BWP U3016 ( .A1(\i_Digital_core/ld_cell_diff_reg [8]), .A2(n3643), 
        .B1(n3590), .B2(\i_Digital_core/intadd_0/A[4] ), .ZN(n3587) );
  MOAI22D1BWP U3018 ( .A1(\i_Digital_core/ld_cell_diff_reg [7]), .A2(n3644), 
        .B1(n3593), .B2(\i_Digital_core/intadd_0/A[3] ), .ZN(n3590) );
  OAI22D2BWP U3020 ( .A1(n3596), .A2(n2643), .B1(
        \i_Digital_core/ld_cell_diff_reg [6]), .B2(n3645), .ZN(n3593) );
  OAI22D2BWP U3063 ( .A1(n3658), .A2(n2609), .B1(
        \i_Digital_core/i_balance_cntr/lft_torque[6] ), .B2(n3673), .ZN(n3656)
         );
  MOAI22D1BWP U3171 ( .A1(n3756), .A2(
        \i_Digital_core/i_balance_cntr/integrator_reg[2] ), .B1(n4066), .B2(
        n3979), .ZN(n3708) );
  AOI21D4BWP U3176 ( .A1(n3983), .A2(\i_Digital_core/ptch_w [0]), .B(n3930), 
        .ZN(n3546) );
  ND2D2BWP U3222 ( .A1(n3833), .A2(n2511), .ZN(n3776) );
  ND2D2BWP U3240 ( .A1(n3800), .A2(n3145), .ZN(n3737) );
  ND4D2BWP U3244 ( .A1(\i_Auth_blk/rx_data [0]), .A2(\i_Auth_blk/rdy ), .A3(
        n3801), .A4(n3802), .ZN(n3764) );
  INR2XD1BWP U3281 ( .A1(n140), .B1(\i_A2D_intf/rr_cnt[0] ), .ZN(n3835) );
  OAI31D2BWP U3284 ( .A1(n3820), .A2(n3815), .A3(n2516), .B(n3810), .ZN(n3819)
         );
  OAI31D2BWP U3285 ( .A1(n3821), .A2(\i_A2D_intf/spi_mstr/bit_cnt_reg[1] ), 
        .A3(\i_A2D_intf/spi_mstr/bit_cnt_reg[0] ), .B(n2690), .ZN(n3820) );
  IND3D4BWP U3304 ( .A1(n3822), .B1(n3810), .B2(n3815), .ZN(\i_A2D_intf/n59 )
         );
  ND2D2BWP U3305 ( .A1(\i_A2D_intf/spi_mstr/state[0] ), .A2(n2604), .ZN(n3815)
         );
  ND2D2BWP U3313 ( .A1(n3809), .A2(n2570), .ZN(n2766) );
  OA22D1BWP U3706 ( .A1(n3165), .A2(n3166), .B1(n3167), .B2(n3168), .Z(n3158)
         );
  DFCND4BWP \i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_reg[5]  ( 
        .D(n3871), .CP(clk), .CDN(n4112), .Q(n3958), .QN(n1920) );
  DFCNQD4BWP \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[23]  ( 
        .D(n4049), .CP(clk), .CDN(n4110), .Q(n1690) );
  EDFCNQD1BWP \i_A2D_intf/lft_ld_reg[11]  ( .D(\i_A2D_intf/rd_data [11]), .E(
        n3834), .CP(clk), .CDN(n4103), .Q(lft_ld_w[11]) );
  EDFCNQD1BWP \i_Digital_core/i_inert_intr/az_reg[15]  ( .D(n3847), .E(n4080), 
        .CP(clk), .CDN(n4105), .Q(\i_Digital_core/i_inert_intr/az[15] ) );
  EDFCNQD1BWP \i_A2D_intf/rght_ld_reg[11]  ( .D(\i_A2D_intf/rd_data [11]), .E(
        n4072), .CP(clk), .CDN(n4101), .Q(rght_ld_w[11]) );
  EDFCNQD1BWP \i_Digital_core/i_inert_intr/az_reg[14]  ( .D(n3872), .E(n4080), 
        .CP(clk), .CDN(n4105), .Q(\i_Digital_core/i_inert_intr/az[14] ) );
  DFCNQD1BWP \i_Digital_core/rght_spd_reg[9]  ( .D(
        \i_Digital_core/rght_spd_wire [9]), .CP(clk), .CDN(n4118), .Q(
        rght_spd_w[9]) );
  DFCNQD1BWP \i_Digital_core/lft_spd_reg[9]  ( .D(
        \i_Digital_core/lft_spd_wire [9]), .CP(clk), .CDN(n4134), .Q(
        lft_spd_w[9]) );
  DFCNQD1BWP \i_Digital_core/i_inert_intr/inst_SPI/shft_reg_reg[11]  ( .D(
        \i_Digital_core/n423 ), .CP(clk), .CDN(n4120), .Q(
        \i_Digital_core/i_inert_intr/inst_SPI/n13 ) );
  DFCNQD1BWP \i_Digital_core/i_inert_intr/inst_SPI/shft_reg_reg[10]  ( .D(
        \i_Digital_core/n422 ), .CP(clk), .CDN(n4120), .Q(
        \i_Digital_core/i_inert_intr/inst_SPI/n14 ) );
  DFCNQD1BWP \i_A2D_intf/spi_mstr/sclk_reg_reg[3]  ( .D(
        \i_A2D_intf/spi_mstr/N16 ), .CP(clk), .CDN(\i_A2D_intf/n59 ), .Q(
        \i_A2D_intf/spi_mstr/sclk_reg[3] ) );
  DFCNQD1BWP \i_Digital_core/i_inert_intr/inst_SPI/sclk_reg_reg[3]  ( .D(
        \i_Digital_core/i_inert_intr/inst_SPI/N16 ), .CP(clk), .CDN(
        \i_Digital_core/n378 ), .Q(
        \i_Digital_core/i_inert_intr/inst_SPI/sclk_reg[3] ) );
  DFCNQD1BWP \i_Digital_core/i_inert_intr/inst_SPI/shft_reg_reg[13]  ( .D(
        \i_Digital_core/n425 ), .CP(clk), .CDN(n4120), .Q(
        \i_Digital_core/i_inert_intr/inst_SPI/n11 ) );
  DFCNQD1BWP \i_A2D_intf/spi_mstr/MISO_smpl_reg  ( .D(\i_A2D_intf/n60 ), .CP(
        clk), .CDN(n4131), .Q(\i_A2D_intf/spi_mstr/MISO_smpl ) );
  DFCNQD1BWP \i_Digital_core/i_inert_intr/inst_SPI/MISO_smpl_reg  ( .D(
        \i_Digital_core/n405 ), .CP(clk), .CDN(n4114), .Q(
        \i_Digital_core/i_inert_intr/inst_SPI/MISO_smpl ) );
  DFCNQD1BWP \i_A2D_intf/spi_mstr/shft_reg_reg[14]  ( .D(\i_A2D_intf/n81 ), 
        .CP(clk), .CDN(n4110), .Q(\i_A2D_intf/spi_mstr/n20 ) );
  DFCNQD1BWP \i_A2D_intf/spi_mstr/shft_reg_reg[13]  ( .D(\i_A2D_intf/n66 ), 
        .CP(clk), .CDN(rst_n), .Q(\i_A2D_intf/spi_mstr/n21 ) );
  DFCNQD1BWP \i_A2D_intf/spi_mstr/shft_reg_reg[12]  ( .D(\i_A2D_intf/n80 ), 
        .CP(clk), .CDN(n4159), .Q(\i_A2D_intf/spi_mstr/n22 ) );
  DFCNQD1BWP \i_Digital_core/i_inert_intr/inst_SPI/shft_reg_reg[14]  ( .D(
        \i_Digital_core/n426 ), .CP(clk), .CDN(n4115), .Q(
        \i_Digital_core/i_inert_intr/inst_SPI/n10 ) );
  DFCNQD1BWP \i_Digital_core/rght_spd_reg[10]  ( .D(
        \i_Digital_core/rght_spd_wire [10]), .CP(clk), .CDN(n4118), .Q(
        rght_spd_w[10]) );
  DFCNQD1BWP \i_Digital_core/lft_spd_reg[10]  ( .D(
        \i_Digital_core/lft_spd_wire [10]), .CP(clk), .CDN(n4133), .Q(
        lft_spd_w[10]) );
  EDFCNQD1BWP \i_Digital_core/i_inert_intr/az_reg[13]  ( .D(n3873), .E(n4080), 
        .CP(clk), .CDN(n4104), .Q(\i_Digital_core/i_inert_intr/az[13] ) );
  EDFCNQD1BWP \i_A2D_intf/rght_ld_reg[10]  ( .D(\i_A2D_intf/rd_data [10]), .E(
        n4072), .CP(clk), .CDN(n4101), .Q(rght_ld_w[10]) );
  DFCNQD1BWP \i_Digital_core/i_inert_intr/ptchl_reg[2]  ( .D(
        \i_Digital_core/n398 ), .CP(clk), .CDN(n4143), .Q(
        \i_Digital_core/i_inert_intr/ptchl[2] ) );
  DFCNQD1BWP \i_Digital_core/i_inert_intr/ptchl_reg[3]  ( .D(
        \i_Digital_core/n395 ), .CP(clk), .CDN(n4148), .Q(
        \i_Digital_core/i_inert_intr/ptchl[3] ) );
  DFCNQD1BWP \i_Digital_core/i_inert_intr/ptchl_reg[4]  ( .D(
        \i_Digital_core/n392 ), .CP(clk), .CDN(n4149), .Q(
        \i_Digital_core/i_inert_intr/ptchl[4] ) );
  DFCNQD1BWP \i_Digital_core/i_inert_intr/ptchl_reg[5]  ( .D(
        \i_Digital_core/n389 ), .CP(clk), .CDN(n4147), .Q(
        \i_Digital_core/i_inert_intr/ptchl[5] ) );
  DFCNQD1BWP \i_Digital_core/i_inert_intr/ptchl_reg[6]  ( .D(
        \i_Digital_core/n386 ), .CP(clk), .CDN(n4120), .Q(
        \i_Digital_core/i_inert_intr/ptchl[6] ) );
  DFCNQD1BWP \i_Digital_core/i_inert_intr/ptchl_reg[7]  ( .D(
        \i_Digital_core/n383 ), .CP(clk), .CDN(n4121), .Q(
        \i_Digital_core/i_inert_intr/ptchl[7] ) );
  DFCNQD1BWP \i_Digital_core/i_inert_intr/ptchl_reg[1]  ( .D(
        \i_Digital_core/n401 ), .CP(clk), .CDN(n4152), .Q(
        \i_Digital_core/i_inert_intr/ptchl[1] ) );
  DFCNQD1BWP \i_Digital_core/i_inert_intr/inst_SPI/shft_reg_reg[9]  ( .D(
        \i_Digital_core/n421 ), .CP(clk), .CDN(n4120), .Q(
        \i_Digital_core/i_inert_intr/inst_SPI/n15 ) );
  DFCNQD1BWP \i_Digital_core/i_inert_intr/inst_SPI/shft_reg_reg[8]  ( .D(
        \i_Digital_core/n420 ), .CP(clk), .CDN(n4115), .Q(
        \i_Digital_core/i_inert_intr/inst_SPI/n16 ) );
  DFCNQD1BWP \i_A2D_intf/spi_mstr/shft_reg_reg[9]  ( .D(\i_A2D_intf/n78 ), 
        .CP(clk), .CDN(n4163), .Q(\i_A2D_intf/rd_data [9]) );
  DFCNQD1BWP \i_A2D_intf/spi_mstr/shft_reg_reg[8]  ( .D(\i_A2D_intf/n77 ), 
        .CP(clk), .CDN(n4115), .Q(\i_A2D_intf/rd_data [8]) );
  DFCNQD1BWP \i_A2D_intf/spi_mstr/shft_reg_reg[7]  ( .D(\i_A2D_intf/n76 ), 
        .CP(clk), .CDN(n4115), .Q(\i_A2D_intf/rd_data [7]) );
  DFCNQD1BWP \i_A2D_intf/spi_mstr/shft_reg_reg[6]  ( .D(\i_A2D_intf/n75 ), 
        .CP(clk), .CDN(n4115), .Q(\i_A2D_intf/rd_data [6]) );
  DFCNQD1BWP \i_A2D_intf/spi_mstr/shft_reg_reg[5]  ( .D(\i_A2D_intf/n74 ), 
        .CP(clk), .CDN(n4115), .Q(\i_A2D_intf/rd_data [5]) );
  DFCNQD1BWP \i_A2D_intf/spi_mstr/shft_reg_reg[4]  ( .D(\i_A2D_intf/n73 ), 
        .CP(clk), .CDN(n4115), .Q(\i_A2D_intf/rd_data [4]) );
  DFCNQD1BWP \i_A2D_intf/spi_mstr/shft_reg_reg[3]  ( .D(\i_A2D_intf/n72 ), 
        .CP(clk), .CDN(n4115), .Q(\i_A2D_intf/rd_data [3]) );
  DFCNQD1BWP \i_A2D_intf/spi_mstr/shft_reg_reg[2]  ( .D(\i_A2D_intf/n71 ), 
        .CP(clk), .CDN(n4115), .Q(\i_A2D_intf/rd_data [2]) );
  DFCNQD1BWP \i_A2D_intf/spi_mstr/shft_reg_reg[1]  ( .D(\i_A2D_intf/n70 ), 
        .CP(clk), .CDN(n4132), .Q(\i_A2D_intf/rd_data [1]) );
  DFCNQD1BWP \i_A2D_intf/spi_mstr/shft_reg_reg[0]  ( .D(\i_A2D_intf/n69 ), 
        .CP(clk), .CDN(n4132), .Q(\i_A2D_intf/rd_data [0]) );
  DFCNQD1BWP \i_A2D_intf/spi_mstr/shft_reg_reg[10]  ( .D(\i_A2D_intf/n79 ), 
        .CP(clk), .CDN(n4161), .Q(\i_A2D_intf/rd_data [10]) );
  DFCNQD1BWP \i_Digital_core/i_inert_intr/inst_SPI/shft_reg_reg[12]  ( .D(
        \i_Digital_core/n424 ), .CP(clk), .CDN(n4120), .Q(
        \i_Digital_core/i_inert_intr/inst_SPI/n12 ) );
  DFCNQD1BWP \i_Digital_core/i_inert_intr/inst_SPI/shft_reg_reg[5]  ( .D(
        \i_Digital_core/n417 ), .CP(clk), .CDN(n4114), .Q(
        \i_Digital_core/i_inert_intr/rd_data[5] ) );
  DFCNQD1BWP \i_Digital_core/i_inert_intr/inst_SPI/shft_reg_reg[4]  ( .D(
        \i_Digital_core/n416 ), .CP(clk), .CDN(n4114), .Q(
        \i_Digital_core/i_inert_intr/rd_data[4] ) );
  DFCNQD1BWP \i_Digital_core/i_inert_intr/inst_SPI/shft_reg_reg[2]  ( .D(
        \i_Digital_core/n414 ), .CP(clk), .CDN(n4114), .Q(
        \i_Digital_core/i_inert_intr/rd_data[2] ) );
  DFCNQD1BWP \i_Digital_core/i_inert_intr/inst_SPI/shft_reg_reg[3]  ( .D(
        \i_Digital_core/n415 ), .CP(clk), .CDN(n4114), .Q(
        \i_Digital_core/i_inert_intr/rd_data[3] ) );
  DFCNQD1BWP \i_Digital_core/i_inert_intr/inst_SPI/shft_reg_reg[6]  ( .D(
        \i_Digital_core/n418 ), .CP(clk), .CDN(n4114), .Q(
        \i_Digital_core/i_inert_intr/rd_data[6] ) );
  DFCNQD1BWP \i_A2D_intf/spi_mstr/shft_reg_reg[11]  ( .D(\i_A2D_intf/n67 ), 
        .CP(clk), .CDN(n4098), .Q(\i_A2D_intf/rd_data [11]) );
  DFCNQD1BWP \i_mtr_drv/rght_inst/count_reg[10]  ( .D(
        \i_mtr_drv/rght_inst/N12 ), .CP(clk), .CDN(n4127), .Q(
        \i_mtr_drv/rght_inst/count[10] ) );
  DFCNQD1BWP \i_mtr_drv/lft_inst/count_reg[10]  ( .D(\i_mtr_drv/lft_inst/N12 ), 
        .CP(clk), .CDN(n4112), .Q(\i_mtr_drv/lft_inst/count[10] ) );
  DFCNQD1BWP \i_Digital_core/i_inert_intr/inst_SPI/shft_reg_reg[0]  ( .D(
        \i_Digital_core/n412 ), .CP(clk), .CDN(n4114), .Q(
        \i_Digital_core/i_inert_intr/rd_data[0] ) );
  DFCNQD1BWP \i_Digital_core/i_inert_intr/inst_SPI/shft_reg_reg[1]  ( .D(
        \i_Digital_core/n413 ), .CP(clk), .CDN(n4114), .Q(
        \i_Digital_core/i_inert_intr/rd_data[1] ) );
  DFCNQD1BWP \i_Digital_core/i_inert_intr/inst_SPI/shft_reg_reg[7]  ( .D(
        \i_Digital_core/n419 ), .CP(clk), .CDN(n4114), .Q(
        \i_Digital_core/i_inert_intr/rd_data[7] ) );
  DFSNQD1BWP \i_A2D_intf/spi_mstr/SCLK_ff1_reg  ( .D(n3869), .CP(clk), .SDN(
        n4137), .Q(\i_A2D_intf/spi_mstr/SCLK_ff1 ) );
  DFSNQD1BWP \i_A2D_intf/batt_reg[11]  ( .D(\i_A2D_intf/N56 ), .CP(clk), .SDN(
        n4137), .Q(\batt_w[11] ) );
  DFSNQD1BWP \i_Digital_core/i_inert_intr/inst_SPI/SCLK_ff1_reg  ( .D(
        INERT_SCLK), .CP(clk), .SDN(n4137), .Q(
        \i_Digital_core/i_inert_intr/inst_SPI/SCLK_ff1 ) );
  DFSNQD1BWP \i_A2D_intf/spi_mstr/sclk_reg_reg[1]  ( .D(
        \i_A2D_intf/spi_mstr/N14 ), .CP(clk), .SDN(\i_A2D_intf/n59 ), .Q(
        \i_A2D_intf/spi_mstr/sclk_reg[1] ) );
  DFSNQD1BWP \i_Digital_core/i_inert_intr/inst_SPI/sclk_reg_reg[1]  ( .D(
        \i_Digital_core/i_inert_intr/inst_SPI/N14 ), .CP(clk), .SDN(
        \i_Digital_core/n378 ), .Q(
        \i_Digital_core/i_inert_intr/inst_SPI/sclk_reg[1] ) );
  DFSNQD1BWP \i_Digital_core/i_inert_intr/timer_reg[11]  ( .D(
        \i_Digital_core/i_inert_intr/N30 ), .CP(clk), .SDN(n4138), .Q(
        \i_Digital_core/i_inert_intr/timer[11] ) );
  DFSNQD1BWP \i_Digital_core/i_inert_intr/timer_reg[10]  ( .D(
        \i_Digital_core/i_inert_intr/N29 ), .CP(clk), .SDN(n4138), .Q(
        \i_Digital_core/i_inert_intr/timer[10] ) );
  DFSNQD1BWP \i_Digital_core/i_inert_intr/timer_reg[8]  ( .D(
        \i_Digital_core/i_inert_intr/N27 ), .CP(clk), .SDN(n4137), .Q(
        \i_Digital_core/i_inert_intr/timer[8] ) );
  DFSNQD1BWP \i_Digital_core/i_inert_intr/timer_reg[7]  ( .D(
        \i_Digital_core/i_inert_intr/N26 ), .CP(clk), .SDN(n4137), .Q(
        \i_Digital_core/i_inert_intr/timer[7] ) );
  DFSNQD1BWP \i_Digital_core/i_inert_intr/timer_reg[6]  ( .D(
        \i_Digital_core/i_inert_intr/N25 ), .CP(clk), .SDN(n4137), .Q(
        \i_Digital_core/i_inert_intr/timer[6] ) );
  DFSNQD1BWP \i_Digital_core/i_inert_intr/timer_reg[5]  ( .D(
        \i_Digital_core/i_inert_intr/N24 ), .CP(clk), .SDN(n4137), .Q(
        \i_Digital_core/i_inert_intr/timer[5] ) );
  DFSNQD1BWP \i_Digital_core/i_inert_intr/timer_reg[4]  ( .D(
        \i_Digital_core/i_inert_intr/N23 ), .CP(clk), .SDN(n4137), .Q(
        \i_Digital_core/i_inert_intr/timer[4] ) );
  DFSNQD1BWP \i_A2D_intf/spi_mstr/sclk_reg_reg[2]  ( .D(
        \i_A2D_intf/spi_mstr/N15 ), .CP(clk), .SDN(\i_A2D_intf/n59 ), .Q(
        \i_A2D_intf/spi_mstr/sclk_reg[2] ) );
  DFSNQD1BWP \i_Digital_core/i_inert_intr/inst_SPI/sclk_reg_reg[2]  ( .D(
        \i_Digital_core/i_inert_intr/inst_SPI/N15 ), .CP(clk), .SDN(
        \i_Digital_core/n378 ), .Q(
        \i_Digital_core/i_inert_intr/inst_SPI/sclk_reg[2] ) );
  DFSNQD1BWP \i_Digital_core/i_inert_intr/timer_reg[9]  ( .D(
        \i_Digital_core/i_inert_intr/N28 ), .CP(clk), .SDN(n4138), .Q(
        \i_Digital_core/i_inert_intr/timer[9] ) );
  DFQD1BWP \i_Auth_blk/rx/baud_cnt_reg[9]  ( .D(\i_Auth_blk/rx/N33 ), .CP(clk), 
        .Q(\i_Auth_blk/rx/baud_cnt[9] ) );
  DFQD1BWP \i_Auth_blk/rx/baud_cnt_reg[5]  ( .D(\i_Auth_blk/rx/N29 ), .CP(clk), 
        .Q(\i_Auth_blk/rx/baud_cnt[5] ) );
  DFQD1BWP \i_Auth_blk/rx/baud_cnt_reg[3]  ( .D(\i_Auth_blk/rx/N27 ), .CP(clk), 
        .Q(\i_Auth_blk/rx/baud_cnt[3] ) );
  DFQD1BWP \i_Auth_blk/rx/baud_cnt_reg[2]  ( .D(\i_Auth_blk/rx/N26 ), .CP(clk), 
        .Q(\i_Auth_blk/rx/baud_cnt[2] ) );
  DFQD1BWP \i_Auth_blk/rx/baud_cnt_reg[8]  ( .D(\i_Auth_blk/rx/N32 ), .CP(clk), 
        .Q(\i_Auth_blk/rx/baud_cnt[8] ) );
  DFQD1BWP \i_Auth_blk/rx/baud_cnt_reg[4]  ( .D(\i_Auth_blk/rx/N28 ), .CP(clk), 
        .Q(\i_Auth_blk/rx/baud_cnt[4] ) );
  DFSNQD1BWP \i_Auth_blk/rx/RX_stable_reg  ( .D(n3874), .CP(clk), .SDN(n4137), 
        .Q(\i_Auth_blk/rx/RX_stable ) );
  EDFCNQD1BWP \i_Digital_core/i_balance_cntr/prev_ptch_err_reg[9]  ( .D(n3875), 
        .E(n4084), .CP(clk), .CDN(n4105), .Q(
        \i_Digital_core/i_balance_cntr/prev_ptch_err[9] ) );
  DFCNQD1BWP \i_Digital_core/rght_spd_reg[8]  ( .D(
        \i_Digital_core/rght_spd_wire [8]), .CP(clk), .CDN(n4118), .Q(
        rght_spd_w[8]) );
  DFCNQD1BWP \i_Digital_core/rght_spd_reg[6]  ( .D(
        \i_Digital_core/rght_spd_wire [6]), .CP(clk), .CDN(n4122), .Q(
        rght_spd_w[6]) );
  DFCNQD1BWP \i_Digital_core/rght_spd_reg[4]  ( .D(
        \i_Digital_core/rght_spd_wire [4]), .CP(clk), .CDN(n4122), .Q(
        rght_spd_w[4]) );
  DFCNQD1BWP \i_Digital_core/rght_spd_reg[2]  ( .D(
        \i_Digital_core/rght_spd_wire [2]), .CP(clk), .CDN(n4122), .Q(
        rght_spd_w[2]) );
  DFCNQD1BWP \i_Digital_core/lft_spd_reg[8]  ( .D(
        \i_Digital_core/lft_spd_wire [8]), .CP(clk), .CDN(n4132), .Q(
        lft_spd_w[8]) );
  DFCNQD1BWP \i_Digital_core/lft_spd_reg[6]  ( .D(
        \i_Digital_core/lft_spd_wire [6]), .CP(clk), .CDN(n4133), .Q(
        lft_spd_w[6]) );
  DFCNQD1BWP \i_Digital_core/lft_spd_reg[4]  ( .D(
        \i_Digital_core/lft_spd_wire [4]), .CP(clk), .CDN(n4132), .Q(
        lft_spd_w[4]) );
  DFCNQD1BWP \i_Digital_core/lft_spd_reg[2]  ( .D(
        \i_Digital_core/lft_spd_wire [2]), .CP(clk), .CDN(n4133), .Q(
        lft_spd_w[2]) );
  EDFCNQD1BWP \i_Digital_core/i_inert_intr/az_reg[7]  ( .D(n3876), .E(n4081), 
        .CP(clk), .CDN(n4106), .Q(\i_Digital_core/i_inert_intr/az[7] ) );
  DFQD1BWP \i_Auth_blk/rx/baud_cnt_reg[10]  ( .D(\i_Auth_blk/rx/N34 ), .CP(clk), .Q(\i_Auth_blk/rx/baud_cnt[10] ) );
  EDFCNQD1BWP \i_Digital_core/i_inert_intr/az_reg[12]  ( .D(n3877), .E(n4081), 
        .CP(clk), .CDN(n4105), .Q(\i_Digital_core/i_inert_intr/az[12] ) );
  EDFCNQD1BWP \i_Digital_core/i_inert_intr/az_reg[11]  ( .D(n3878), .E(n4081), 
        .CP(clk), .CDN(n4105), .Q(\i_Digital_core/i_inert_intr/az[11] ) );
  EDFCNQD1BWP \i_Digital_core/i_inert_intr/az_reg[10]  ( .D(n3879), .E(n4081), 
        .CP(clk), .CDN(n4106), .Q(\i_Digital_core/i_inert_intr/az[10] ) );
  EDFCNQD1BWP \i_Digital_core/i_inert_intr/az_reg[9]  ( .D(n3880), .E(n4081), 
        .CP(clk), .CDN(n4106), .Q(\i_Digital_core/i_inert_intr/az[9] ) );
  DFCNQD1BWP \i_Digital_core/rght_spd_reg[7]  ( .D(
        \i_Digital_core/rght_spd_wire [7]), .CP(clk), .CDN(n4123), .Q(
        rght_spd_w[7]) );
  DFCNQD1BWP \i_Digital_core/rght_spd_reg[5]  ( .D(
        \i_Digital_core/rght_spd_wire [5]), .CP(clk), .CDN(n4123), .Q(
        rght_spd_w[5]) );
  DFCNQD1BWP \i_Digital_core/rght_spd_reg[3]  ( .D(
        \i_Digital_core/rght_spd_wire [3]), .CP(clk), .CDN(n4122), .Q(
        rght_spd_w[3]) );
  DFCNQD1BWP \i_Digital_core/lft_spd_reg[7]  ( .D(
        \i_Digital_core/lft_spd_wire [7]), .CP(clk), .CDN(n4121), .Q(
        lft_spd_w[7]) );
  DFCNQD1BWP \i_Digital_core/lft_spd_reg[5]  ( .D(
        \i_Digital_core/lft_spd_wire [5]), .CP(clk), .CDN(n4134), .Q(
        lft_spd_w[5]) );
  DFCNQD1BWP \i_Digital_core/lft_spd_reg[3]  ( .D(
        \i_Digital_core/lft_spd_wire [3]), .CP(clk), .CDN(n4133), .Q(
        lft_spd_w[3]) );
  DFCNQD1BWP \i_Digital_core/i_inert_intr/timer_reg[14]  ( .D(
        \i_Digital_core/i_inert_intr/N33 ), .CP(clk), .CDN(n4130), .Q(
        \i_Digital_core/i_inert_intr/timer[14] ) );
  DFCNQD1BWP \i_piezo_drv/counter_reg[8]  ( .D(\i_piezo_drv/N10 ), .CP(clk), 
        .CDN(n4129), .Q(\i_piezo_drv/counter [8]) );
  DFCNQD1BWP \i_piezo_drv/counter_reg[16]  ( .D(\i_piezo_drv/N18 ), .CP(clk), 
        .CDN(n4112), .Q(\i_piezo_drv/counter [16]) );
  DFCNQD1BWP \i_piezo_drv/counter_reg[13]  ( .D(\i_piezo_drv/N15 ), .CP(clk), 
        .CDN(n4115), .Q(\i_piezo_drv/counter [13]) );
  DFCNQD1BWP \i_A2D_intf/spi_mstr/bit_cnt_reg_reg[3]  ( .D(\i_A2D_intf/n64 ), 
        .CP(clk), .CDN(n4132), .Q(\i_A2D_intf/spi_mstr/bit_cnt_reg[3] ) );
  DFCNQD1BWP \i_piezo_drv/counter_reg[25]  ( .D(\i_piezo_drv/N27 ), .CP(clk), 
        .CDN(n4127), .Q(\i_piezo_drv/counter [25]) );
  DFCNQD1BWP \i_Digital_core/i_steer_en/cnt_reg[14]  ( .D(
        \i_Digital_core/i_steer_en/N92 ), .CP(clk), .CDN(n4150), .Q(
        \i_Digital_core/i_steer_en/cnt[14] ) );
  DFCNQD1BWP \i_Digital_core/i_steer_en/cnt_reg[16]  ( .D(
        \i_Digital_core/i_steer_en/N94 ), .CP(clk), .CDN(n4129), .Q(
        \i_Digital_core/i_steer_en/cnt[16] ) );
  DFSNQD1BWP \i_A2D_intf/spi_mstr/sclk_reg_reg[0]  ( .D(n3881), .CP(clk), 
        .SDN(\i_A2D_intf/n59 ), .Q(\i_A2D_intf/spi_mstr/sclk_reg[0] ) );
  DFSNQD1BWP \i_Digital_core/i_inert_intr/inst_SPI/sclk_reg_reg[0]  ( .D(n3882), .CP(clk), .SDN(\i_Digital_core/n378 ), .Q(
        \i_Digital_core/i_inert_intr/inst_SPI/sclk_reg[0] ) );
  DFQD1BWP \i_Auth_blk/rx/baud_cnt_reg[7]  ( .D(\i_Auth_blk/rx/N31 ), .CP(clk), 
        .Q(\i_Auth_blk/rx/baud_cnt[7] ) );
  EDFCNQD1BWP \i_Digital_core/i_balance_cntr/prev_ptch_err_reg[8]  ( .D(n3883), 
        .E(n4079), .CP(clk), .CDN(n4105), .Q(
        \i_Digital_core/i_balance_cntr/prev_ptch_err[8] ) );
  DFQD1BWP \i_Auth_blk/rx/bit_cnt_reg[3]  ( .D(\i_Auth_blk/rx/N51 ), .CP(clk), 
        .Q(\i_Auth_blk/rx/bit_cnt[3] ) );
  EDFCNQD1BWP \i_A2D_intf/lft_ld_reg[10]  ( .D(\i_A2D_intf/rd_data [10]), .E(
        n3834), .CP(clk), .CDN(n4103), .Q(lft_ld_w[10]) );
  EDFCNQD1BWP \i_Digital_core/i_inert_intr/az_reg[8]  ( .D(n3885), .E(n4085), 
        .CP(clk), .CDN(n4105), .Q(\i_Digital_core/i_inert_intr/az[8] ) );
  EDFCNQD1BWP \i_A2D_intf/rght_ld_reg[2]  ( .D(\i_A2D_intf/rd_data [2]), .E(
        n4072), .CP(clk), .CDN(n4100), .Q(rght_ld_w[2]) );
  DFCNQD1BWP \i_Digital_core/i_steer_en/ld_add_reg[1]  ( .D(
        \i_Digital_core/i_steer_en/ld_add_w[1] ), .CP(clk), .CDN(n4154), .Q(
        \i_Digital_core/i_steer_en/ld_add[1] ) );
  DFCNQD1BWP \i_Digital_core/i_steer_en/cnt_reg[25]  ( .D(
        \i_Digital_core/i_steer_en/N103 ), .CP(clk), .CDN(n4130), .Q(
        \i_Digital_core/i_steer_en/cnt[25] ) );
  DFCNQD1BWP \i_piezo_drv/counter_reg[26]  ( .D(\i_piezo_drv/N28 ), .CP(clk), 
        .CDN(n4127), .Q(\i_piezo_drv/counter [26]) );
  EDFCNQD1BWP \i_A2D_intf/rght_ld_reg[9]  ( .D(\i_A2D_intf/rd_data [9]), .E(
        n4072), .CP(clk), .CDN(n4101), .Q(rght_ld_w[9]) );
  EDFCNQD1BWP \i_A2D_intf/rght_ld_reg[7]  ( .D(\i_A2D_intf/rd_data [7]), .E(
        n4072), .CP(clk), .CDN(n4101), .Q(rght_ld_w[7]) );
  EDFCNQD1BWP \i_A2D_intf/rght_ld_reg[5]  ( .D(\i_A2D_intf/rd_data [5]), .E(
        n4072), .CP(clk), .CDN(n4100), .Q(rght_ld_w[5]) );
  EDFCNQD1BWP \i_A2D_intf/rght_ld_reg[3]  ( .D(\i_A2D_intf/rd_data [3]), .E(
        n4072), .CP(clk), .CDN(n4100), .Q(rght_ld_w[3]) );
  DFQD1BWP \i_Auth_blk/rx/baud_cnt_reg[1]  ( .D(\i_Auth_blk/rx/N25 ), .CP(clk), 
        .Q(\i_Auth_blk/rx/baud_cnt[1] ) );
  DFCNQD1BWP \i_Digital_core/i_steer_en/cnt_reg[24]  ( .D(
        \i_Digital_core/i_steer_en/N102 ), .CP(clk), .CDN(n4130), .Q(
        \i_Digital_core/i_steer_en/cnt[24] ) );
  DFCNQD1BWP \i_Digital_core/i_inert_intr/timer_reg[12]  ( .D(
        \i_Digital_core/i_inert_intr/N31 ), .CP(clk), .CDN(n4130), .Q(
        \i_Digital_core/i_inert_intr/timer[12] ) );
  DFCNQD1BWP \i_piezo_drv/counter_reg[6]  ( .D(\i_piezo_drv/N8 ), .CP(clk), 
        .CDN(n4128), .Q(\i_piezo_drv/counter [6]) );
  DFCNQD1BWP \i_piezo_drv/counter_reg[9]  ( .D(\i_piezo_drv/N11 ), .CP(clk), 
        .CDN(n4113), .Q(\i_piezo_drv/counter [9]) );
  DFCNQD1BWP \i_piezo_drv/counter_reg[10]  ( .D(\i_piezo_drv/N12 ), .CP(clk), 
        .CDN(n4134), .Q(\i_piezo_drv/counter [10]) );
  DFCNQD1BWP \i_piezo_drv/counter_reg[11]  ( .D(\i_piezo_drv/N13 ), .CP(clk), 
        .CDN(n4112), .Q(\i_piezo_drv/counter [11]) );
  DFCNQD1BWP \i_piezo_drv/counter_reg[17]  ( .D(\i_piezo_drv/N19 ), .CP(clk), 
        .CDN(n4114), .Q(\i_piezo_drv/counter [17]) );
  DFCNQD1BWP \i_piezo_drv/counter_reg[18]  ( .D(\i_piezo_drv/N20 ), .CP(clk), 
        .CDN(n4116), .Q(\i_piezo_drv/counter [18]) );
  DFCNQD1BWP \i_piezo_drv/counter_reg[19]  ( .D(\i_piezo_drv/N21 ), .CP(clk), 
        .CDN(n4112), .Q(\i_piezo_drv/counter [19]) );
  DFCNQD1BWP \i_piezo_drv/counter_reg[20]  ( .D(\i_piezo_drv/N22 ), .CP(clk), 
        .CDN(n4129), .Q(\i_piezo_drv/counter [20]) );
  DFCNQD1BWP \i_piezo_drv/counter_reg[21]  ( .D(\i_piezo_drv/N23 ), .CP(clk), 
        .CDN(n4127), .Q(\i_piezo_drv/counter [21]) );
  DFCNQD1BWP \i_Digital_core/i_inert_intr/timer_reg[3]  ( .D(
        \i_Digital_core/i_inert_intr/N22 ), .CP(clk), .CDN(n4130), .Q(
        \i_Digital_core/i_inert_intr/timer[3] ) );
  DFCNQD1BWP \i_Digital_core/i_inert_intr/timer_reg[2]  ( .D(
        \i_Digital_core/i_inert_intr/N21 ), .CP(clk), .CDN(n4130), .Q(
        \i_Digital_core/i_inert_intr/timer[2] ) );
  DFCNQD1BWP \i_piezo_drv/counter_reg[4]  ( .D(\i_piezo_drv/N6 ), .CP(clk), 
        .CDN(n4135), .Q(\i_piezo_drv/counter [4]) );
  DFCNQD1BWP \i_piezo_drv/counter_reg[5]  ( .D(\i_piezo_drv/N7 ), .CP(clk), 
        .CDN(n4126), .Q(\i_piezo_drv/counter [5]) );
  DFCNQD1BWP \i_mtr_drv/rght_inst/i_srff/q1_reg  ( .D(n3886), .CP(clk), .CDN(
        n4127), .Q(\i_mtr_drv/rght_PWM_sig ) );
  DFCNQD1BWP \i_mtr_drv/lft_inst/i_srff/q1_reg  ( .D(n3887), .CP(clk), .CDN(
        n4127), .Q(\i_mtr_drv/lft_PWM_sig ) );
  DFCNQD1BWP \i_Digital_core/rght_spd_reg[1]  ( .D(
        \i_Digital_core/rght_spd_wire [1]), .CP(clk), .CDN(n4123), .Q(
        rght_spd_w[1]) );
  DFCNQD1BWP \i_Digital_core/lft_spd_reg[1]  ( .D(
        \i_Digital_core/lft_spd_wire [1]), .CP(clk), .CDN(n4133), .Q(
        lft_spd_w[1]) );
  DFCNQD1BWP \i_Digital_core/i_inert_intr/timer_reg[13]  ( .D(
        \i_Digital_core/i_inert_intr/N32 ), .CP(clk), .CDN(n4130), .Q(
        \i_Digital_core/i_inert_intr/timer[13] ) );
  DFCNQD1BWP \i_piezo_drv/counter_reg[7]  ( .D(\i_piezo_drv/N9 ), .CP(clk), 
        .CDN(n4115), .Q(\i_piezo_drv/counter [7]) );
  DFCNQD1BWP \i_piezo_drv/counter_reg[12]  ( .D(\i_piezo_drv/N14 ), .CP(clk), 
        .CDN(n4126), .Q(\i_piezo_drv/counter [12]) );
  DFCNQD1BWP \i_piezo_drv/counter_reg[15]  ( .D(\i_piezo_drv/N17 ), .CP(clk), 
        .CDN(n4120), .Q(\i_piezo_drv/counter [15]) );
  DFCNQD1BWP \i_piezo_drv/counter_reg[22]  ( .D(\i_piezo_drv/N24 ), .CP(clk), 
        .CDN(n4127), .Q(\i_piezo_drv/counter [22]) );
  DFQD1BWP \i_Auth_blk/rx/bit_cnt_reg[0]  ( .D(\i_Auth_blk/rx/N48 ), .CP(clk), 
        .Q(\i_Auth_blk/rx/bit_cnt[0] ) );
  DFQD1BWP \i_Auth_blk/rx/baud_cnt_reg[6]  ( .D(n3888), .CP(clk), .Q(
        \i_Auth_blk/rx/baud_cnt[6] ) );
  EDFCNQD1BWP \i_A2D_intf/rr_cnt_reg[0]  ( .D(n3835), .E(\i_A2D_intf/update ), 
        .CP(clk), .CDN(n4106), .Q(\i_A2D_intf/rr_cnt[0] ) );
  DFQD1BWP \i_Auth_blk/rx/bit_cnt_reg[2]  ( .D(n3889), .CP(clk), .Q(
        \i_Auth_blk/rx/bit_cnt[2] ) );
  DFCNQD1BWP \i_mtr_drv/rght_inst/count_reg[9]  ( .D(\i_mtr_drv/rght_inst/N11 ), .CP(clk), .CDN(n4127), .Q(\i_mtr_drv/rght_inst/count[9] ) );
  DFCNQD1BWP \i_mtr_drv/lft_inst/count_reg[9]  ( .D(\i_mtr_drv/lft_inst/N11 ), 
        .CP(clk), .CDN(n4113), .Q(\i_mtr_drv/lft_inst/count[9] ) );
  DFCNQD1BWP \i_mtr_drv/rght_inst/count_reg[5]  ( .D(\i_mtr_drv/rght_inst/N7 ), 
        .CP(clk), .CDN(n4113), .Q(\i_mtr_drv/rght_inst/count[5] ) );
  DFCNQD1BWP \i_mtr_drv/lft_inst/count_reg[5]  ( .D(\i_mtr_drv/lft_inst/N7 ), 
        .CP(clk), .CDN(n4160), .Q(\i_mtr_drv/lft_inst/count[5] ) );
  DFCNQD1BWP \i_mtr_drv/rght_inst/count_reg[3]  ( .D(\i_mtr_drv/rght_inst/N5 ), 
        .CP(clk), .CDN(n4113), .Q(\i_mtr_drv/rght_inst/count[3] ) );
  DFCNQD1BWP \i_mtr_drv/lft_inst/count_reg[3]  ( .D(\i_mtr_drv/lft_inst/N5 ), 
        .CP(clk), .CDN(n4126), .Q(\i_mtr_drv/lft_inst/count[3] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/ptch_D_term_reg[9]  ( .D(n62), 
        .CP(clk), .CDN(n4124), .Q(
        \i_Digital_core/i_balance_cntr/ptch_D_term[9] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/ptch_D_term_reg[8]  ( .D(n63), 
        .CP(clk), .CDN(n4124), .Q(
        \i_Digital_core/i_balance_cntr/ptch_D_term[8] ) );
  DFCNQD1BWP \i_Digital_core/i_inert_intr/timer_reg[15]  ( .D(
        \i_Digital_core/i_inert_intr/N34 ), .CP(clk), .CDN(n4111), .Q(
        \i_Digital_core/i_inert_intr/timer[15] ) );
  DFCNQD1BWP \i_piezo_drv/counter_reg[23]  ( .D(\i_piezo_drv/N25 ), .CP(clk), 
        .CDN(n4127), .Q(\i_piezo_drv/counter [23]) );
  EDFCNQD1BWP \i_A2D_intf/lft_ld_reg[9]  ( .D(\i_A2D_intf/rd_data [9]), .E(
        n3834), .CP(clk), .CDN(n4102), .Q(lft_ld_w[9]) );
  DFCNQD1BWP \i_mtr_drv/rght_inst/count_reg[1]  ( .D(\i_mtr_drv/rght_inst/N3 ), 
        .CP(clk), .CDN(n4113), .Q(\i_mtr_drv/rght_inst/count[1] ) );
  DFCNQD1BWP \i_mtr_drv/lft_inst/count_reg[1]  ( .D(\i_mtr_drv/lft_inst/N3 ), 
        .CP(clk), .CDN(n4162), .Q(\i_mtr_drv/lft_inst/count[1] ) );
  DFQD1BWP \i_Auth_blk/rx/baud_cnt_reg[0]  ( .D(n3890), .CP(clk), .Q(
        \i_Auth_blk/rx/baud_cnt[0] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/rght_torque_reg[14]  ( .D(
        \i_Digital_core/i_balance_cntr/rght_torque_wire[14] ), .CP(clk), .CDN(
        n4128), .Q(\i_Digital_core/i_balance_cntr/rght_torque[14] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/lft_torque_reg[14]  ( .D(
        \i_Digital_core/i_balance_cntr/lft_torque_wire[14] ), .CP(clk), .CDN(
        n4117), .Q(\i_Digital_core/i_balance_cntr/lft_torque[14] ) );
  DFCNQD1BWP \i_Digital_core/i_steer_en/cnt_reg[13]  ( .D(
        \i_Digital_core/i_steer_en/N91 ), .CP(clk), .CDN(n4129), .Q(
        \i_Digital_core/i_steer_en/cnt[13] ) );
  DFCNQD1BWP \i_Digital_core/i_inert_intr/inst_SPI/bit_cnt_reg_reg[3]  ( .D(
        \i_Digital_core/n409 ), .CP(clk), .CDN(n4120), .Q(
        \i_Digital_core/i_inert_intr/inst_SPI/bit_cnt_reg[3] ) );
  EDFCNQD1BWP \i_A2D_intf/lft_ld_reg[6]  ( .D(\i_A2D_intf/rd_data [6]), .E(
        n3834), .CP(clk), .CDN(n4103), .Q(lft_ld_w[6]) );
  EDFCNQD1BWP \i_A2D_intf/lft_ld_reg[4]  ( .D(\i_A2D_intf/rd_data [4]), .E(
        n3834), .CP(clk), .CDN(n4102), .Q(lft_ld_w[4]) );
  DFCNQD1BWP \i_Digital_core/i_steer_en/cnt_reg[22]  ( .D(
        \i_Digital_core/i_steer_en/N100 ), .CP(clk), .CDN(n4164), .Q(
        \i_Digital_core/i_steer_en/cnt[22] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/ptch_P_term_reg[14]  ( .D(n3973), 
        .CP(clk), .CDN(n4134), .Q(
        \i_Digital_core/i_balance_cntr/ptch_P_term[14] ) );
  DFCNQD1BWP \i_Digital_core/i_steer_en/cnt_reg[15]  ( .D(
        \i_Digital_core/i_steer_en/N93 ), .CP(clk), .CDN(n4129), .Q(
        \i_Digital_core/i_steer_en/cnt[15] ) );
  DFCNQD1BWP \i_Digital_core/ld_cell_diff_reg_reg[10]  ( .D(n3891), .CP(clk), 
        .CDN(rst_n), .Q(\i_Digital_core/ld_cell_diff_reg [10]) );
  DFCNQD1BWP \i_Digital_core/ld_cell_diff_reg_reg[9]  ( .D(n3892), .CP(clk), 
        .CDN(n4146), .Q(\i_Digital_core/ld_cell_diff_reg [9]) );
  DFCNQD1BWP \i_Digital_core/ld_cell_diff_reg_reg[8]  ( .D(n3893), .CP(clk), 
        .CDN(n4144), .Q(\i_Digital_core/ld_cell_diff_reg [8]) );
  EDFCND1BWP \i_A2D_intf/rr_cnt_reg[1]  ( .D(\i_A2D_intf/N64 ), .E(
        \i_A2D_intf/update ), .CP(clk), .CDN(n4110), .QN(n140) );
  DFCNQD1BWP \i_A2D_intf/spi_mstr/bit_cnt_reg_reg[2]  ( .D(\i_A2D_intf/n62 ), 
        .CP(clk), .CDN(n4132), .Q(\i_A2D_intf/spi_mstr/bit_cnt_reg[2] ) );
  DFCNQD1BWP \i_Digital_core/rght_spd_reg[0]  ( .D(
        \i_Digital_core/rght_spd_wire [0]), .CP(clk), .CDN(n4122), .Q(
        rght_spd_w[0]) );
  DFCNQD1BWP \i_Digital_core/lft_spd_reg[0]  ( .D(
        \i_Digital_core/lft_spd_wire [0]), .CP(clk), .CDN(n4125), .Q(
        lft_spd_w[0]) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/rght_torque_reg[1]  ( .D(
        \i_Digital_core/i_balance_cntr/rght_torque_wire[1] ), .CP(clk), .CDN(
        n4117), .Q(\i_Digital_core/i_balance_cntr/N211 ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/lft_torque_reg[1]  ( .D(
        \i_Digital_core/i_balance_cntr/lft_torque_wire[1] ), .CP(clk), .CDN(
        n4135), .Q(\i_Digital_core/i_balance_cntr/N145 ) );
  DFCNQD1BWP \i_Digital_core/i_inert_intr/int_ff2_reg  ( .D(n3894), .CP(clk), 
        .CDN(n4130), .Q(\i_Digital_core/i_inert_intr/int_ff2 ) );
  DFCNQD1BWP \i_A2D_intf/spi_mstr/shft_reg_reg[15]  ( .D(\i_A2D_intf/n82 ), 
        .CP(clk), .CDN(n4103), .Q(\i_A2D_intf/spi_mstr/n19 ) );
  DFCNQD1BWP \i_A2D_intf/spi_mstr/state_reg[1]  ( .D(\i_A2D_intf/n84 ), .CP(
        clk), .CDN(n4131), .Q(\i_A2D_intf/spi_mstr/state[1] ) );
  DFCNQD1BWP \i_piezo_drv/counter_reg[24]  ( .D(\i_piezo_drv/N26 ), .CP(clk), 
        .CDN(n4127), .Q(\i_piezo_drv/counter [24]) );
  DFCNQD1BWP \i_Digital_core/i_steer_en/cnt_reg[23]  ( .D(
        \i_Digital_core/i_steer_en/N101 ), .CP(clk), .CDN(n4129), .Q(
        \i_Digital_core/i_steer_en/cnt[23] ) );
  DFCNQD1BWP \i_mtr_drv/lft_inst/count_reg[0]  ( .D(n2662), .CP(clk), .CDN(
        n4166), .Q(\i_mtr_drv/lft_inst/count[0] ) );
  DFCNQD1BWP \i_piezo_drv/counter_reg[14]  ( .D(\i_piezo_drv/N16 ), .CP(clk), 
        .CDN(n4116), .Q(\i_piezo_drv/counter [14]) );
  DFCNQD1BWP \i_mtr_drv/rght_inst/count_reg[8]  ( .D(\i_mtr_drv/rght_inst/N10 ), .CP(clk), .CDN(n4113), .Q(\i_mtr_drv/rght_inst/count[8] ) );
  DFCNQD1BWP \i_mtr_drv/lft_inst/count_reg[8]  ( .D(\i_mtr_drv/lft_inst/N10 ), 
        .CP(clk), .CDN(n4113), .Q(\i_mtr_drv/lft_inst/count[8] ) );
  DFCNQD1BWP \i_Digital_core/i_inert_intr/inst_SPI/shft_reg_reg[15]  ( .D(
        \i_Digital_core/n427 ), .CP(clk), .CDN(n4120), .Q(
        \i_Digital_core/i_inert_intr/inst_SPI/n9 ) );
  DFCNQD1BWP \i_Digital_core/i_inert_intr/inst_SPI/bit_cnt_reg_reg[2]  ( .D(
        \i_Digital_core/n407 ), .CP(clk), .CDN(n4116), .Q(
        \i_Digital_core/i_inert_intr/inst_SPI/bit_cnt_reg[2] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/rght_torque_reg[12]  ( .D(
        \i_Digital_core/i_balance_cntr/rght_torque_wire[12] ), .CP(clk), .CDN(
        n4124), .Q(\i_Digital_core/i_balance_cntr/rght_torque[12] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/lft_torque_reg[12]  ( .D(
        \i_Digital_core/i_balance_cntr/lft_torque_wire[12] ), .CP(clk), .CDN(
        n4118), .Q(\i_Digital_core/i_balance_cntr/lft_torque[12] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/rght_torque_reg[11]  ( .D(
        \i_Digital_core/i_balance_cntr/rght_torque_wire[11] ), .CP(clk), .CDN(
        n4128), .Q(\i_Digital_core/i_balance_cntr/rght_torque[11] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/lft_torque_reg[11]  ( .D(
        \i_Digital_core/i_balance_cntr/lft_torque_wire[11] ), .CP(clk), .CDN(
        n4117), .Q(\i_Digital_core/i_balance_cntr/lft_torque[11] ) );
  DFCNQD1BWP \i_A2D_intf/state_reg[2]  ( .D(n2565), .CP(clk), .CDN(n4131), .Q(
        \i_A2D_intf/state [2]) );
  DFCNQD1BWP \i_A2D_intf/state_reg[1]  ( .D(\i_A2D_intf/nxt_state[1] ), .CP(
        clk), .CDN(n4132), .Q(\i_A2D_intf/state [1]) );
  DFCNQD1BWP \i_Digital_core/i_steer_en/cnt_reg[20]  ( .D(
        \i_Digital_core/i_steer_en/N98 ), .CP(clk), .CDN(n4139), .Q(
        \i_Digital_core/i_steer_en/cnt[20] ) );
  DFCNQD1BWP \i_Digital_core/i_steer_en/cnt_reg[17]  ( .D(
        \i_Digital_core/i_steer_en/N95 ), .CP(clk), .CDN(n4129), .Q(
        \i_Digital_core/i_steer_en/cnt[17] ) );
  DFCNQD1BWP \i_Digital_core/i_steer_en/cnt_reg[19]  ( .D(
        \i_Digital_core/i_steer_en/N97 ), .CP(clk), .CDN(n4129), .Q(
        \i_Digital_core/i_steer_en/cnt[19] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/rght_torque_reg[5]  ( .D(
        \i_Digital_core/i_balance_cntr/rght_torque_wire[5] ), .CP(clk), .CDN(
        n4128), .Q(\i_Digital_core/i_balance_cntr/rght_torque[5] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/lft_torque_reg[5]  ( .D(
        \i_Digital_core/i_balance_cntr/lft_torque_wire[5] ), .CP(clk), .CDN(
        n4118), .Q(\i_Digital_core/i_balance_cntr/lft_torque[5] ) );
  DFCNQD1BWP \i_A2D_intf/state_reg[0]  ( .D(n3895), .CP(clk), .CDN(n4131), .Q(
        \i_A2D_intf/state [0]) );
  DFCNQD1BWP \i_mtr_drv/rght_inst/count_reg[7]  ( .D(\i_mtr_drv/rght_inst/N9 ), 
        .CP(clk), .CDN(n4113), .Q(\i_mtr_drv/rght_inst/count[7] ) );
  DFCNQD1BWP \i_mtr_drv/lft_inst/count_reg[7]  ( .D(\i_mtr_drv/lft_inst/N9 ), 
        .CP(clk), .CDN(n4136), .Q(\i_mtr_drv/lft_inst/count[7] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/rght_torque_reg[13]  ( .D(
        \i_Digital_core/i_balance_cntr/rght_torque_wire[13] ), .CP(clk), .CDN(
        n4156), .Q(\i_Digital_core/i_balance_cntr/rght_torque[13] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/lft_torque_reg[13]  ( .D(
        \i_Digital_core/i_balance_cntr/lft_torque_wire[13] ), .CP(clk), .CDN(
        n4117), .Q(\i_Digital_core/i_balance_cntr/lft_torque[13] ) );
  DFCNQD1BWP \i_Digital_core/i_steer_en/cnt_reg[18]  ( .D(
        \i_Digital_core/i_steer_en/N96 ), .CP(clk), .CDN(n4129), .Q(
        \i_Digital_core/i_steer_en/cnt[18] ) );
  DFCNQD1BWP \i_Digital_core/i_steer_en/cnt_reg[21]  ( .D(
        \i_Digital_core/i_steer_en/N99 ), .CP(clk), .CDN(n4129), .Q(
        \i_Digital_core/i_steer_en/cnt[21] ) );
  DFCNQD1BWP \i_mtr_drv/rght_inst/count_reg[2]  ( .D(\i_mtr_drv/rght_inst/N4 ), 
        .CP(clk), .CDN(n4113), .Q(\i_mtr_drv/rght_inst/count[2] ) );
  DFCNQD1BWP \i_mtr_drv/lft_inst/count_reg[2]  ( .D(\i_mtr_drv/lft_inst/N4 ), 
        .CP(clk), .CDN(n4145), .Q(\i_mtr_drv/lft_inst/count[2] ) );
  DFCNQD1BWP \i_mtr_drv/rght_inst/count_reg[4]  ( .D(\i_mtr_drv/rght_inst/N6 ), 
        .CP(clk), .CDN(n4113), .Q(\i_mtr_drv/rght_inst/count[4] ) );
  DFCNQD1BWP \i_mtr_drv/lft_inst/count_reg[4]  ( .D(\i_mtr_drv/lft_inst/N6 ), 
        .CP(clk), .CDN(n4126), .Q(\i_mtr_drv/lft_inst/count[4] ) );
  DFCNQD1BWP \i_A2D_intf/spi_mstr/state_reg[0]  ( .D(\i_A2D_intf/n68 ), .CP(
        clk), .CDN(n4130), .Q(\i_A2D_intf/spi_mstr/state[0] ) );
  DFCNQD1BWP \i_mtr_drv/rght_inst/count_reg[6]  ( .D(\i_mtr_drv/rght_inst/N8 ), 
        .CP(clk), .CDN(n4113), .Q(\i_mtr_drv/rght_inst/count[6] ) );
  DFCNQD1BWP \i_mtr_drv/lft_inst/count_reg[6]  ( .D(\i_mtr_drv/lft_inst/N8 ), 
        .CP(clk), .CDN(n4140), .Q(\i_mtr_drv/lft_inst/count[6] ) );
  DFCNQD1BWP \i_Digital_core/i_inert_intr/inst_SPI/bit_cnt_reg_reg[0]  ( .D(
        \i_Digital_core/n408 ), .CP(clk), .CDN(n4116), .Q(
        \i_Digital_core/i_inert_intr/inst_SPI/bit_cnt_reg[0] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/rght_torque_reg[9]  ( .D(
        \i_Digital_core/i_balance_cntr/rght_torque_wire[9] ), .CP(clk), .CDN(
        n4128), .Q(\i_Digital_core/i_balance_cntr/rght_torque[9] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/lft_torque_reg[9]  ( .D(
        \i_Digital_core/i_balance_cntr/lft_torque_wire[9] ), .CP(clk), .CDN(
        n4118), .Q(\i_Digital_core/i_balance_cntr/lft_torque[9] ) );
  DFCNQD1BWP \i_Digital_core/i_inert_intr/ps_reg[3]  ( .D(
        \i_Digital_core/n430 ), .CP(clk), .CDN(n4112), .Q(
        \i_Digital_core/i_inert_intr/ps[3] ) );
  DFCNQD1BWP \i_Auth_blk/rx/state_reg  ( .D(\i_Auth_blk/rx/nxt_state ), .CP(
        clk), .CDN(n4102), .Q(\i_Auth_blk/rx/state ) );
  DFCNQD1BWP \i_A2D_intf/spi_mstr/bit_cnt_reg_reg[0]  ( .D(\i_A2D_intf/n63 ), 
        .CP(clk), .CDN(n4131), .Q(\i_A2D_intf/spi_mstr/bit_cnt_reg[0] ) );
  DFCNQD2BWP \i_Digital_core/i_inert_intr/ps_reg[0]  ( .D(
        \i_Digital_core/n429 ), .CP(clk), .CDN(n4136), .Q(
        \i_Digital_core/i_inert_intr/ps[0] ) );
  EDFQD1BWP \i_Auth_blk/rx/rx_shft_reg_reg[0]  ( .D(n3896), .E(n3833), .CP(clk), .Q(\i_Auth_blk/rx_data [0]) );
  EDFCNQD1BWP \i_Digital_core/i_inert_intr/ptch_rt_reg[15]  ( .D(n3897), .E(
        n4079), .CP(clk), .CDN(n4106), .Q(
        \i_Digital_core/i_inert_intr/ptch_rt[15] ) );
  EDFCNQD1BWP \i_Digital_core/i_inert_intr/ptch_rt_reg[11]  ( .D(n3898), .E(
        n4080), .CP(clk), .CDN(n4108), .Q(
        \i_Digital_core/i_inert_intr/ptch_rt[11] ) );
  EDFCNQD1BWP \i_A2D_intf/lft_ld_reg[0]  ( .D(\i_A2D_intf/rd_data [0]), .E(
        n3834), .CP(clk), .CDN(n4103), .Q(lft_ld_w[0]) );
  EDFCNQD1BWP \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[0]  ( 
        .D(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[0] ), 
        .E(n4082), .CP(clk), .CDN(n4098), .Q(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int[0] ) );
  EDFCNQD1BWP \i_Digital_core/i_balance_cntr/prev_ptch_err_reg[0]  ( .D(n3899), 
        .E(n4086), .CP(clk), .CDN(n4106), .Q(
        \i_Digital_core/i_balance_cntr/prev_ptch_err[0] ) );
  EDFCNQD1BWP \i_Digital_core/i_inert_intr/ptch_rt_reg[2]  ( .D(n3900), .E(
        n4079), .CP(clk), .CDN(n4098), .Q(
        \i_Digital_core/i_inert_intr/ptch_rt[2] ) );
  EDFQD1BWP \i_Auth_blk/rx/rx_shft_reg_reg[1]  ( .D(n3901), .E(n3833), .CP(clk), .Q(\i_Auth_blk/rx_data [1]) );
  EDFCNQD1BWP \i_Digital_core/i_inert_intr/ptch_rt_reg[6]  ( .D(n3902), .E(
        n4079), .CP(clk), .CDN(n4106), .Q(
        \i_Digital_core/i_inert_intr/ptch_rt[6] ) );
  EDFCNQD1BWP \i_Digital_core/i_inert_intr/ptch_rt_reg[7]  ( .D(n3903), .E(
        n4079), .CP(clk), .CDN(n4107), .Q(
        \i_Digital_core/i_inert_intr/ptch_rt[7] ) );
  EDFCNQD1BWP \i_Digital_core/i_inert_intr/ptch_rt_reg[0]  ( .D(n3904), .E(
        n4080), .CP(clk), .CDN(n4098), .Q(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_rt_comp[0] )
         );
  DFCNQD1BWP \i_Digital_core/ld_cell_diff_reg_reg[5]  ( .D(n3905), .CP(clk), 
        .CDN(n4131), .Q(\i_Digital_core/ld_cell_diff_reg [5]) );
  EDFCNQD1BWP \i_Digital_core/i_inert_intr/ptch_rt_reg[8]  ( .D(n3906), .E(
        n4079), .CP(clk), .CDN(n4108), .Q(
        \i_Digital_core/i_inert_intr/ptch_rt[8] ) );
  EDFQD1BWP \i_Auth_blk/rx/rx_shft_reg_reg[5]  ( .D(n3907), .E(n3833), .CP(clk), .Q(\i_Auth_blk/rx_data [5]) );
  EDFCNQD1BWP \i_Digital_core/i_inert_intr/ptch_rt_reg[10]  ( .D(n3908), .E(
        n4080), .CP(clk), .CDN(n4106), .Q(
        \i_Digital_core/i_inert_intr/ptch_rt[10] ) );
  EDFCNQD1BWP \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[5]  ( 
        .D(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[5] ), 
        .E(n4082), .CP(clk), .CDN(n4108), .Q(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int[5] ) );
  EDFCNQD1BWP \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[8]  ( 
        .D(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[8] ), 
        .E(n4082), .CP(clk), .CDN(n4108), .Q(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int[8] ) );
  EDFCNQD1BWP \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[1]  ( 
        .D(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[1] ), 
        .E(n4082), .CP(clk), .CDN(n4107), .Q(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int[1] ) );
  EDFCNQD1BWP \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[3]  ( 
        .D(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[3] ), 
        .E(n4082), .CP(clk), .CDN(n4108), .Q(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int[3] ) );
  EDFCNQD1BWP \i_Digital_core/i_balance_cntr/prev_ptch_err_reg[2]  ( .D(n3909), 
        .E(n4086), .CP(clk), .CDN(n4107), .Q(
        \i_Digital_core/i_balance_cntr/prev_ptch_err[2] ) );
  EDFCNQD1BWP \i_Digital_core/i_balance_cntr/prev_ptch_err_reg[4]  ( .D(n3910), 
        .E(n4086), .CP(clk), .CDN(n4107), .Q(
        \i_Digital_core/i_balance_cntr/prev_ptch_err[4] ) );
  EDFCNQD1BWP \i_Digital_core/i_inert_intr/ptch_rt_reg[14]  ( .D(n3911), .E(
        n4082), .CP(clk), .CDN(n4108), .Q(
        \i_Digital_core/i_inert_intr/ptch_rt[14] ) );
  EDFCNQD1BWP \i_Digital_core/i_balance_cntr/prev_ptch_err_reg[7]  ( .D(n3912), 
        .E(n4086), .CP(clk), .CDN(n4105), .Q(
        \i_Digital_core/i_balance_cntr/prev_ptch_err[7] ) );
  EDFCNQD1BWP \i_Digital_core/i_inert_intr/ptch_rt_reg[3]  ( .D(n3913), .E(
        n4080), .CP(clk), .CDN(n4098), .Q(
        \i_Digital_core/i_inert_intr/ptch_rt[3] ) );
  EDFCNQD1BWP \i_Digital_core/i_balance_cntr/prev_ptch_err_reg[6]  ( .D(n3914), 
        .E(n4086), .CP(clk), .CDN(n4107), .Q(
        \i_Digital_core/i_balance_cntr/prev_ptch_err[6] ) );
  EDFQD1BWP \i_Auth_blk/rx/rx_shft_reg_reg[6]  ( .D(n3915), .E(n3833), .CP(clk), .Q(\i_Auth_blk/rx_data [6]) );
  EDFQD1BWP \i_Auth_blk/rx/rx_shft_reg_reg[2]  ( .D(n3916), .E(n3833), .CP(clk), .Q(\i_Auth_blk/rx_data [2]) );
  EDFQD1BWP \i_Auth_blk/rx/rx_shft_reg_reg[7]  ( .D(n3917), .E(n3833), .CP(clk), .Q(\i_Auth_blk/rx_data [7]) );
  EDFQD1BWP \i_Auth_blk/rx/rx_shft_reg_reg[4]  ( .D(n3918), .E(n3833), .CP(clk), .Q(\i_Auth_blk/rx_data [4]) );
  EDFQD1BWP \i_Auth_blk/rx/rx_shft_reg_reg[3]  ( .D(n3919), .E(n3833), .CP(clk), .Q(\i_Auth_blk/rx_data [3]) );
  EDFCNQD1BWP \i_Digital_core/i_balance_cntr/prev_ptch_err_reg[5]  ( .D(n3920), 
        .E(n4086), .CP(clk), .CDN(n4107), .Q(
        \i_Digital_core/i_balance_cntr/prev_ptch_err[5] ) );
  DFCNQD1BWP \i_Auth_blk/STATE_reg[1]  ( .D(\i_Auth_blk/n46 ), .CP(clk), .CDN(
        n4101), .Q(\i_Auth_blk/STATE [1]) );
  EDFCNQD1BWP \i_A2D_intf/rght_ld_reg[1]  ( .D(\i_A2D_intf/rd_data [1]), .E(
        n4072), .CP(clk), .CDN(n4100), .Q(rght_ld_w[1]) );
  EDFCNQD1BWP \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[6]  ( 
        .D(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[6] ), 
        .E(n4082), .CP(clk), .CDN(n4107), .Q(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int[6] ) );
  EDFCNQD1BWP \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[9]  ( 
        .D(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[9] ), 
        .E(n4083), .CP(clk), .CDN(n4108), .Q(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int[9] ) );
  EDFCNQD1BWP \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[10]  ( 
        .D(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[10] ), 
        .E(n4083), .CP(clk), .CDN(n4109), .Q(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int[10] ) );
  EDFCNQD1BWP \i_Digital_core/i_inert_intr/ptch_rt_reg[13]  ( .D(n3921), .E(
        n4079), .CP(clk), .CDN(n4106), .Q(
        \i_Digital_core/i_inert_intr/ptch_rt[13] ) );
  EDFCNQD1BWP \i_Digital_core/i_inert_intr/ptch_rt_reg[12]  ( .D(n3922), .E(
        n4081), .CP(clk), .CDN(n4108), .Q(
        \i_Digital_core/i_inert_intr/ptch_rt[12] ) );
  DFCNQD1BWP \i_Digital_core/i_steer_en/ld_cell_diff_reg[11]  ( .D(
        \i_Digital_core/i_steer_en/ld_cell_diff_w[11] ), .CP(clk), .CDN(n4136), 
        .Q(\i_Digital_core/ld_cell_diff_w [11]) );
  EDFCNQD1BWP \i_Digital_core/i_inert_intr/ptch_rt_reg[1]  ( .D(n3923), .E(
        n4079), .CP(clk), .CDN(n4104), .Q(
        \i_Digital_core/i_inert_intr/ptch_rt[1] ) );
  EDFCNQD1BWP \i_Digital_core/i_inert_intr/ptch_rt_reg[9]  ( .D(n3924), .E(
        n4079), .CP(clk), .CDN(n4108), .Q(
        \i_Digital_core/i_inert_intr/ptch_rt[9] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/rght_shaped_reg[4]  ( .D(
        \i_Digital_core/i_balance_cntr/rght_shaped_w[4] ), .CP(clk), .CDN(
        n4134), .Q(\i_Digital_core/i_balance_cntr/rght_shaped[4] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/lft_shaped_reg[4]  ( .D(
        \i_Digital_core/i_balance_cntr/lft_shaped_w[4] ), .CP(clk), .CDN(n4126), .Q(\i_Digital_core/i_balance_cntr/lft_shaped[4] ) );
  EDFCNQD1BWP \i_Digital_core/i_balance_cntr/prev_ptch_err_reg[1]  ( .D(n3925), 
        .E(n4086), .CP(clk), .CDN(n4106), .Q(
        \i_Digital_core/i_balance_cntr/prev_ptch_err[1] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/rght_shaped_reg[14]  ( .D(
        \i_Digital_core/i_balance_cntr/rght_shaped_w[14] ), .CP(clk), .CDN(
        n4123), .Q(\i_Digital_core/i_balance_cntr/rght_shaped[14] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/lft_shaped_reg[14]  ( .D(
        \i_Digital_core/i_balance_cntr/lft_shaped_w[14] ), .CP(clk), .CDN(
        n4133), .Q(\i_Digital_core/i_balance_cntr/lft_shaped[14] ) );
  DFCNQD1BWP \i_Digital_core/i_steer_en/ld_cell_diff_reg[10]  ( .D(
        \i_Digital_core/i_steer_en/ld_cell_diff_w[10] ), .CP(clk), .CDN(n4157), 
        .Q(\i_Digital_core/ld_cell_diff_w [10]) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/rght_shaped_reg[13]  ( .D(
        \i_Digital_core/i_balance_cntr/rght_shaped_w[13] ), .CP(clk), .CDN(
        n4122), .Q(\i_Digital_core/i_balance_cntr/rght_shaped[13] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/lft_shaped_reg[13]  ( .D(
        \i_Digital_core/i_balance_cntr/lft_shaped_w[13] ), .CP(clk), .CDN(
        n4132), .Q(\i_Digital_core/i_balance_cntr/lft_shaped[13] ) );
  DFCNQD1BWP \i_Digital_core/i_inert_intr/timer_reg[1]  ( .D(
        \i_Digital_core/i_inert_intr/N20 ), .CP(clk), .CDN(n4130), .Q(
        \i_Digital_core/i_inert_intr/timer[1] ) );
  DFCNQD1BWP \i_piezo_drv/counter_reg[1]  ( .D(\i_piezo_drv/N3 ), .CP(clk), 
        .CDN(n4126), .Q(\i_piezo_drv/counter [1]) );
  DFCNQD1BWP \i_piezo_drv/counter_reg[2]  ( .D(\i_piezo_drv/N4 ), .CP(clk), 
        .CDN(n4126), .Q(\i_piezo_drv/counter [2]) );
  DFCNQD1BWP \i_piezo_drv/counter_reg[3]  ( .D(\i_piezo_drv/N5 ), .CP(clk), 
        .CDN(n4136), .Q(\i_piezo_drv/counter [3]) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/rght_shaped_reg[12]  ( .D(
        \i_Digital_core/i_balance_cntr/rght_shaped_w[12] ), .CP(clk), .CDN(
        n4121), .Q(\i_Digital_core/i_balance_cntr/rght_shaped[12] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/lft_shaped_reg[12]  ( .D(
        \i_Digital_core/i_balance_cntr/lft_shaped_w[12] ), .CP(clk), .CDN(
        n4132), .Q(\i_Digital_core/i_balance_cntr/lft_shaped[12] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/rght_shaped_reg[11]  ( .D(
        \i_Digital_core/i_balance_cntr/rght_shaped_w[11] ), .CP(clk), .CDN(
        n4121), .Q(\i_Digital_core/i_balance_cntr/rght_shaped[11] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/lft_shaped_reg[11]  ( .D(
        \i_Digital_core/i_balance_cntr/lft_shaped_w[11] ), .CP(clk), .CDN(
        n4134), .Q(\i_Digital_core/i_balance_cntr/lft_shaped[11] ) );
  EDFCNQD1BWP \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[7]  ( 
        .D(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[7] ), 
        .E(n4082), .CP(clk), .CDN(n4108), .Q(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int[7] ) );
  EDFCNQD1BWP \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[4]  ( 
        .D(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[4] ), 
        .E(n4082), .CP(clk), .CDN(n4107), .Q(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int[4] ) );
  EDFCNQD1BWP \i_Digital_core/i_balance_cntr/prev_ptch_err_reg[3]  ( .D(n3926), 
        .E(n4086), .CP(clk), .CDN(n4107), .Q(
        \i_Digital_core/i_balance_cntr/prev_ptch_err[3] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/ptch_D_term_reg[7]  ( .D(n65), 
        .CP(clk), .CDN(n4124), .Q(
        \i_Digital_core/i_balance_cntr/ptch_D_term[7] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/ptch_D_term_reg[6]  ( .D(n2457), 
        .CP(clk), .CDN(n4125), .Q(
        \i_Digital_core/i_balance_cntr/ptch_D_term[6] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/ptch_D_term_reg[5]  ( .D(n2458), 
        .CP(clk), .CDN(n4125), .Q(
        \i_Digital_core/i_balance_cntr/ptch_D_term[5] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/ptch_D_term_reg[4]  ( .D(
        \i_Digital_core/i_balance_cntr/ptch_D_term_wire[4] ), .CP(clk), .CDN(
        n4125), .Q(\i_Digital_core/i_balance_cntr/ptch_D_term[4] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/ptch_D_term_reg[3]  ( .D(
        \i_Digital_core/i_balance_cntr/ptch_D_term_wire[3] ), .CP(clk), .CDN(
        n4125), .Q(\i_Digital_core/i_balance_cntr/ptch_D_term[3] ) );
  EDFCNQD1BWP \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[2]  ( 
        .D(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[2] ), 
        .E(n4082), .CP(clk), .CDN(n4107), .Q(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int[2] ) );
  EDFCNQD1BWP \i_A2D_intf/rght_ld_reg[0]  ( .D(\i_A2D_intf/rd_data [0]), .E(
        n4072), .CP(clk), .CDN(n4100), .Q(rght_ld_w[0]) );
  EDFCNQD1BWP \i_A2D_intf/lft_ld_reg[1]  ( .D(\i_A2D_intf/rd_data [1]), .E(
        n3834), .CP(clk), .CDN(n4102), .Q(lft_ld_w[1]) );
  DFCNQD1BWP \i_Digital_core/ld_cell_diff_reg_reg[3]  ( .D(n3840), .CP(clk), 
        .CDN(n4121), .Q(\i_Digital_core/ld_cell_diff_reg [3]) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/integrator_reg_reg[1]  ( .D(
        \i_Digital_core/i_balance_cntr/integrator_reg_input[1] ), .CP(clk), 
        .CDN(n4119), .Q(\i_Digital_core/i_balance_cntr/integrator_reg[1] ) );
  EDFCNQD1BWP \i_A2D_intf/lft_ld_reg[2]  ( .D(\i_A2D_intf/rd_data [2]), .E(
        n3834), .CP(clk), .CDN(n4102), .Q(lft_ld_w[2]) );
  DFCNQD1BWP \i_Digital_core/i_steer_en/ld_add_reg[2]  ( .D(
        \i_Digital_core/i_steer_en/ld_add_w[2] ), .CP(clk), .CDN(n4155), .Q(
        \i_Digital_core/i_steer_en/ld_add[2] ) );
  DFCNQD1BWP \i_Digital_core/i_steer_en/cnt_reg[12]  ( .D(
        \i_Digital_core/i_steer_en/N90 ), .CP(clk), .CDN(n4118), .Q(
        \i_Digital_core/i_steer_en/cnt[12] ) );
  DFCNQD1BWP \i_Digital_core/i_steer_en/cnt_reg[10]  ( .D(
        \i_Digital_core/i_steer_en/N88 ), .CP(clk), .CDN(n4134), .Q(
        \i_Digital_core/i_steer_en/cnt[10] ) );
  DFCNQD1BWP \i_Digital_core/i_steer_en/cnt_reg[8]  ( .D(
        \i_Digital_core/i_steer_en/N86 ), .CP(clk), .CDN(n4132), .Q(
        \i_Digital_core/i_steer_en/cnt[8] ) );
  DFCNQD1BWP \i_Digital_core/i_steer_en/cnt_reg[6]  ( .D(
        \i_Digital_core/i_steer_en/N84 ), .CP(clk), .CDN(n4131), .Q(
        \i_Digital_core/i_steer_en/cnt[6] ) );
  DFCNQD1BWP \i_Digital_core/i_steer_en/cnt_reg[2]  ( .D(
        \i_Digital_core/i_steer_en/N80 ), .CP(clk), .CDN(n4121), .Q(
        \i_Digital_core/i_steer_en/cnt[2] ) );
  DFCNQD1BWP \i_Digital_core/i_steer_en/cnt_reg[4]  ( .D(
        \i_Digital_core/i_steer_en/N82 ), .CP(clk), .CDN(n4135), .Q(
        \i_Digital_core/i_steer_en/cnt[4] ) );
  DFCNQD1BWP \i_Digital_core/i_steer_en/cnt_reg[11]  ( .D(
        \i_Digital_core/i_steer_en/N89 ), .CP(clk), .CDN(n4125), .Q(
        \i_Digital_core/i_steer_en/cnt[11] ) );
  DFCNQD1BWP \i_Digital_core/i_steer_en/cnt_reg[9]  ( .D(
        \i_Digital_core/i_steer_en/N87 ), .CP(clk), .CDN(n4153), .Q(
        \i_Digital_core/i_steer_en/cnt[9] ) );
  DFCNQD1BWP \i_Digital_core/i_steer_en/cnt_reg[7]  ( .D(
        \i_Digital_core/i_steer_en/N85 ), .CP(clk), .CDN(n4128), .Q(
        \i_Digital_core/i_steer_en/cnt[7] ) );
  DFCNQD1BWP \i_Digital_core/i_steer_en/cnt_reg[5]  ( .D(
        \i_Digital_core/i_steer_en/N83 ), .CP(clk), .CDN(n4112), .Q(
        \i_Digital_core/i_steer_en/cnt[5] ) );
  DFCNQD1BWP \i_Digital_core/i_steer_en/cnt_reg[1]  ( .D(
        \i_Digital_core/i_steer_en/N79 ), .CP(clk), .CDN(n4123), .Q(
        \i_Digital_core/i_steer_en/cnt[1] ) );
  DFCNQD1BWP \i_Digital_core/i_steer_en/cnt_reg[3]  ( .D(
        \i_Digital_core/i_steer_en/N81 ), .CP(clk), .CDN(n4124), .Q(
        \i_Digital_core/i_steer_en/cnt[3] ) );
  DFCNQD1BWP \i_Digital_core/i_steer_en/ld_cell_diff_reg[3]  ( .D(
        \i_Digital_core/i_steer_en/ld_cell_diff_w[3] ), .CP(clk), .CDN(n4126), 
        .Q(\i_Digital_core/ld_cell_diff_w [3]) );
  DFCNQD1BWP \i_Digital_core/ld_cell_diff_reg_reg[7]  ( .D(n3867), .CP(clk), 
        .CDN(n4131), .Q(\i_Digital_core/ld_cell_diff_reg [7]) );
  DFCNQD1BWP \i_Digital_core/i_steer_en/ld_cell_diff_reg[7]  ( .D(
        \i_Digital_core/i_steer_en/ld_cell_diff_w[7] ), .CP(clk), .CDN(n4122), 
        .Q(\i_Digital_core/ld_cell_diff_w [7]) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/rght_shaped_reg[9]  ( .D(
        \i_Digital_core/i_balance_cntr/rght_shaped_w[9] ), .CP(clk), .CDN(
        n4122), .Q(\i_Digital_core/i_balance_cntr/rght_shaped[9] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/lft_shaped_reg[9]  ( .D(
        \i_Digital_core/i_balance_cntr/lft_shaped_w[9] ), .CP(clk), .CDN(n4126), .Q(\i_Digital_core/i_balance_cntr/lft_shaped[9] ) );
  DFCNQD1BWP \i_Digital_core/i_steer_en/state_reg[1]  ( .D(moving_w), .CP(clk), 
        .CDN(n4131), .Q(\i_Digital_core/i_steer_en/state[1] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/rght_shaped_reg[8]  ( .D(
        \i_Digital_core/i_balance_cntr/rght_shaped_w[8] ), .CP(clk), .CDN(
        n4121), .Q(\i_Digital_core/i_balance_cntr/rght_shaped[8] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/lft_shaped_reg[8]  ( .D(
        \i_Digital_core/i_balance_cntr/lft_shaped_w[8] ), .CP(clk), .CDN(n4133), .Q(\i_Digital_core/i_balance_cntr/lft_shaped[8] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/rght_shaped_reg[5]  ( .D(
        \i_Digital_core/i_balance_cntr/rght_shaped_w[5] ), .CP(clk), .CDN(
        n4133), .Q(\i_Digital_core/i_balance_cntr/rght_shaped[5] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/lft_shaped_reg[5]  ( .D(
        \i_Digital_core/i_balance_cntr/lft_shaped_w[5] ), .CP(clk), .CDN(n4125), .Q(\i_Digital_core/i_balance_cntr/lft_shaped[5] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/rght_shaped_reg[6]  ( .D(
        \i_Digital_core/i_balance_cntr/rght_shaped_w[6] ), .CP(clk), .CDN(
        n4121), .Q(\i_Digital_core/i_balance_cntr/rght_shaped[6] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/lft_shaped_reg[6]  ( .D(
        \i_Digital_core/i_balance_cntr/lft_shaped_w[6] ), .CP(clk), .CDN(n4125), .Q(\i_Digital_core/i_balance_cntr/lft_shaped[6] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/rght_shaped_reg[3]  ( .D(
        \i_Digital_core/i_balance_cntr/rght_shaped_w[3] ), .CP(clk), .CDN(
        n4134), .Q(\i_Digital_core/i_balance_cntr/rght_shaped[3] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/lft_shaped_reg[3]  ( .D(
        \i_Digital_core/i_balance_cntr/lft_shaped_w[3] ), .CP(clk), .CDN(n4125), .Q(\i_Digital_core/i_balance_cntr/lft_shaped[3] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/rght_shaped_reg[7]  ( .D(
        \i_Digital_core/i_balance_cntr/rght_shaped_w[7] ), .CP(clk), .CDN(
        n4121), .Q(\i_Digital_core/i_balance_cntr/rght_shaped[7] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/lft_shaped_reg[7]  ( .D(
        \i_Digital_core/i_balance_cntr/lft_shaped_w[7] ), .CP(clk), .CDN(n4133), .Q(\i_Digital_core/i_balance_cntr/lft_shaped[7] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/rght_shaped_reg[2]  ( .D(
        \i_Digital_core/i_balance_cntr/rght_shaped_w[2] ), .CP(clk), .CDN(
        n4134), .Q(\i_Digital_core/i_balance_cntr/rght_shaped[2] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/lft_shaped_reg[2]  ( .D(
        \i_Digital_core/i_balance_cntr/lft_shaped_w[2] ), .CP(clk), .CDN(n4133), .Q(\i_Digital_core/i_balance_cntr/lft_shaped[2] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/lft_shaped_reg[0]  ( .D(n3866), 
        .CP(clk), .CDN(n4136), .Q(\i_Digital_core/i_balance_cntr/N243 ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/ptch_D_term_reg[2]  ( .D(
        \i_Digital_core/i_balance_cntr/ptch_D_term_wire[2] ), .CP(clk), .CDN(
        n4128), .Q(\i_Digital_core/i_balance_cntr/ptch_D_term[2] ) );
  DFCNQD1BWP \i_Digital_core/ld_cell_diff_reg_reg[6]  ( .D(n3865), .CP(clk), 
        .CDN(n4126), .Q(\i_Digital_core/ld_cell_diff_reg [6]) );
  DFCNQD1BWP \i_Digital_core/i_steer_en/ld_add_reg[6]  ( .D(
        \i_Digital_core/i_steer_en/ld_add_w[6] ), .CP(clk), .CDN(n4124), .Q(
        \i_Digital_core/i_steer_en/ld_add[6] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/ptch_P_term_reg[1]  ( .D(n4011), 
        .CP(clk), .CDN(n4125), .Q(
        \i_Digital_core/i_balance_cntr/ptch_P_term[1] ) );
  DFCNQD1BWP \i_Digital_core/i_inert_intr/timer_reg[0]  ( .D(n3864), .CP(clk), 
        .CDN(n4129), .Q(\i_Digital_core/i_inert_intr/timer[0] ) );
  DFCNQD1BWP \i_piezo_drv/counter_reg[0]  ( .D(n3863), .CP(clk), .CDN(n4121), 
        .Q(\i_piezo_drv/counter [0]) );
  EDFCNQD2BWP \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[17]  ( 
        .D(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[17] ), 
        .E(n4084), .CP(clk), .CDN(n4099), .Q(\i_Digital_core/ptch_w [6]) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/ptch_P_term_reg[2]  ( .D(
        \i_Digital_core/i_balance_cntr/ptch_P_term_wire[2] ), .CP(clk), .CDN(
        n4125), .Q(\i_Digital_core/i_balance_cntr/ptch_P_term[2] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/rght_shaped_reg[1]  ( .D(
        \i_Digital_core/i_balance_cntr/rght_shaped_w[1] ), .CP(clk), .CDN(
        n4121), .Q(\i_Digital_core/i_balance_cntr/rght_shaped[1] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/lft_shaped_reg[1]  ( .D(
        \i_Digital_core/i_balance_cntr/lft_shaped_w[1] ), .CP(clk), .CDN(n4123), .Q(\i_Digital_core/i_balance_cntr/lft_shaped[1] ) );
  DFCNQD1BWP \i_Digital_core/i_steer_en/state_reg[0]  ( .D(
        \i_Digital_core/n433 ), .CP(clk), .CDN(n4123), .Q(
        \i_Digital_core/i_steer_en/state[0] ) );
  DFCNQD1BWP \i_Digital_core/ld_cell_diff_reg_reg[4]  ( .D(n3868), .CP(clk), 
        .CDN(n4100), .Q(\i_Digital_core/ld_cell_diff_reg [4]) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/integrator_reg_reg[8]  ( .D(
        \i_Digital_core/i_balance_cntr/integrator_reg_input[8] ), .CP(clk), 
        .CDN(n4119), .Q(\i_Digital_core/i_balance_cntr/integrator_reg[8] ) );
  DFCNQD1BWP \i_Digital_core/i_steer_en/ld_cell_diff_reg[1]  ( .D(
        \i_Digital_core/i_steer_en/ld_cell_diff_w[1] ), .CP(clk), .CDN(n4131), 
        .Q(\i_Digital_core/i_steer_en/n6 ) );
  EDFCNQD2BWP \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[14]  ( 
        .D(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[14] ), 
        .E(n4084), .CP(clk), .CDN(n4099), .Q(\i_Digital_core/ptch_w [3]) );
  DFCNQD1BWP \i_Digital_core/i_steer_en/cnt_reg[0]  ( .D(n3846), .CP(clk), 
        .CDN(n4123), .Q(\i_Digital_core/i_steer_en/cnt[0] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/rght_shaped_reg[10]  ( .D(
        \i_Digital_core/i_balance_cntr/rght_shaped_w[10] ), .CP(clk), .CDN(
        n4122), .Q(\i_Digital_core/i_balance_cntr/rght_shaped[10] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/lft_shaped_reg[10]  ( .D(
        \i_Digital_core/i_balance_cntr/lft_shaped_w[10] ), .CP(clk), .CDN(
        n4133), .Q(\i_Digital_core/i_balance_cntr/lft_shaped[10] ) );
  EDFCNQD2BWP \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[11]  ( 
        .D(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[11] ), 
        .E(n4084), .CP(clk), .CDN(n4098), .Q(\i_Digital_core/ptch_w [0]) );
  EDFCNQD2BWP \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[16]  ( 
        .D(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[16] ), 
        .E(n4084), .CP(clk), .CDN(n4098), .Q(\i_Digital_core/ptch_w [5]) );
  DFCNQD1BWP \i_Digital_core/i_steer_en/ld_add_reg[3]  ( .D(
        \i_Digital_core/i_steer_en/ld_add_w[3] ), .CP(clk), .CDN(n4142), .Q(
        \i_Digital_core/i_steer_en/ld_add[3] ) );
  DFCNQD1BWP \i_Digital_core/i_steer_en/ld_cell_diff_reg[8]  ( .D(
        \i_Digital_core/i_steer_en/ld_cell_diff_w[8] ), .CP(clk), .CDN(n4117), 
        .Q(\i_Digital_core/ld_cell_diff_w [8]) );
  DFCNQD1BWP \i_Auth_blk/rx/rdy_reg  ( .D(\i_Auth_blk/rx/N61 ), .CP(clk), 
        .CDN(n4104), .Q(\i_Auth_blk/rdy ) );
  EDFCNQD2BWP \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[18]  ( 
        .D(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[18] ), 
        .E(n4084), .CP(clk), .CDN(n4103), .Q(\i_Digital_core/ptch_w [7]) );
  EDFCNQD2BWP \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[15]  ( 
        .D(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[15] ), 
        .E(n4084), .CP(clk), .CDN(n4098), .Q(\i_Digital_core/ptch_w [4]) );
  DFCNQD1BWP \i_Auth_blk/STATE_reg[0]  ( .D(n1460), .CP(clk), .CDN(n4106), .Q(
        \i_Auth_blk/STATE [0]) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/integrator_reg_reg[7]  ( .D(
        \i_Digital_core/i_balance_cntr/integrator_reg_input[7] ), .CP(clk), 
        .CDN(n4120), .Q(\i_Digital_core/i_balance_cntr/integrator_reg[7] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/integrator_reg_reg[5]  ( .D(
        \i_Digital_core/i_balance_cntr/integrator_reg_input[5] ), .CP(clk), 
        .CDN(n4119), .Q(\i_Digital_core/i_balance_cntr/integrator_reg[5] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/integrator_reg_reg[6]  ( .D(
        \i_Digital_core/i_balance_cntr/integrator_reg_input[6] ), .CP(clk), 
        .CDN(n4119), .Q(\i_Digital_core/i_balance_cntr/integrator_reg[6] ) );
  DFCNQD1BWP \i_Digital_core/i_steer_en/ld_cell_diff_reg[5]  ( .D(
        \i_Digital_core/i_steer_en/ld_cell_diff_w[5] ), .CP(clk), .CDN(n4151), 
        .Q(\i_Digital_core/ld_cell_diff_w [5]) );
  DFCNQD1BWP \i_Digital_core/i_steer_en/ld_cell_diff_reg[9]  ( .D(
        \i_Digital_core/i_steer_en/ld_cell_diff_w[9] ), .CP(clk), .CDN(n4141), 
        .Q(\i_Digital_core/ld_cell_diff_w [9]) );
  FA1D0BWP \i_Digital_core/DP_OP_76J1_129_4001/U3  ( .A(
        \i_Digital_core/i_balance_cntr/rght_torque[15] ), .B(
        \i_Digital_core/i_balance_cntr/rght_torque[14] ), .CI(
        \i_Digital_core/DP_OP_76J1_129_4001/n3 ), .CO(
        \i_Digital_core/i_balance_cntr/N225 ), .S(
        \i_Digital_core/i_balance_cntr/N224 ) );
  FA1D0BWP \i_Digital_core/DP_OP_71J1_126_9855/U3  ( .A(
        \i_Digital_core/i_balance_cntr/lft_torque[15] ), .B(
        \i_Digital_core/i_balance_cntr/lft_torque[14] ), .CI(
        \i_Digital_core/DP_OP_71J1_126_9855/n3 ), .CO(
        \i_Digital_core/i_balance_cntr/N159 ), .S(
        \i_Digital_core/i_balance_cntr/N158 ) );
  FA1D0BWP \i_Digital_core/DP_OP_76J1_129_4001/U5  ( .A(
        \i_Digital_core/i_balance_cntr/rght_torque[15] ), .B(
        \i_Digital_core/i_balance_cntr/rght_torque[12] ), .CI(
        \i_Digital_core/DP_OP_76J1_129_4001/n5 ), .CO(
        \i_Digital_core/DP_OP_76J1_129_4001/n4 ), .S(
        \i_Digital_core/i_balance_cntr/N222 ) );
  FA1D0BWP \i_Digital_core/DP_OP_71J1_126_9855/U5  ( .A(
        \i_Digital_core/i_balance_cntr/lft_torque[15] ), .B(
        \i_Digital_core/i_balance_cntr/lft_torque[12] ), .CI(
        \i_Digital_core/DP_OP_71J1_126_9855/n5 ), .CO(
        \i_Digital_core/DP_OP_71J1_126_9855/n4 ), .S(
        \i_Digital_core/i_balance_cntr/N156 ) );
  FA1D0BWP \i_Digital_core/DP_OP_76J1_129_4001/U6  ( .A(
        \i_Digital_core/i_balance_cntr/rght_torque[15] ), .B(
        \i_Digital_core/i_balance_cntr/rght_torque[11] ), .CI(
        \i_Digital_core/DP_OP_76J1_129_4001/n6 ), .CO(
        \i_Digital_core/DP_OP_76J1_129_4001/n5 ), .S(
        \i_Digital_core/i_balance_cntr/N221 ) );
  FA1D0BWP \i_Digital_core/DP_OP_71J1_126_9855/U6  ( .A(
        \i_Digital_core/i_balance_cntr/lft_torque[15] ), .B(
        \i_Digital_core/i_balance_cntr/lft_torque[11] ), .CI(
        \i_Digital_core/DP_OP_71J1_126_9855/n6 ), .CO(
        \i_Digital_core/DP_OP_71J1_126_9855/n5 ), .S(
        \i_Digital_core/i_balance_cntr/N155 ) );
  FA1D0BWP \i_Digital_core/DP_OP_76J1_129_4001/U4  ( .A(
        \i_Digital_core/i_balance_cntr/rght_torque[15] ), .B(
        \i_Digital_core/i_balance_cntr/rght_torque[13] ), .CI(
        \i_Digital_core/DP_OP_76J1_129_4001/n4 ), .CO(
        \i_Digital_core/DP_OP_76J1_129_4001/n3 ), .S(
        \i_Digital_core/i_balance_cntr/N223 ) );
  FA1D0BWP \i_Digital_core/DP_OP_71J1_126_9855/U4  ( .A(
        \i_Digital_core/i_balance_cntr/lft_torque[15] ), .B(
        \i_Digital_core/i_balance_cntr/lft_torque[13] ), .CI(
        \i_Digital_core/DP_OP_71J1_126_9855/n4 ), .CO(
        \i_Digital_core/DP_OP_71J1_126_9855/n3 ), .S(
        \i_Digital_core/i_balance_cntr/N157 ) );
  FA1D0BWP \i_Digital_core/DP_OP_76J1_129_4001/U8  ( .A(n2366), .B(
        \i_Digital_core/i_balance_cntr/rght_torque[9] ), .CI(
        \i_Digital_core/DP_OP_76J1_129_4001/n8 ), .CO(
        \i_Digital_core/DP_OP_76J1_129_4001/n7 ), .S(
        \i_Digital_core/i_balance_cntr/N219 ) );
  FA1D0BWP \i_Digital_core/DP_OP_71J1_126_9855/U8  ( .A(n2367), .B(
        \i_Digital_core/i_balance_cntr/lft_torque[9] ), .CI(
        \i_Digital_core/DP_OP_71J1_126_9855/n8 ), .CO(
        \i_Digital_core/DP_OP_71J1_126_9855/n7 ), .S(
        \i_Digital_core/i_balance_cntr/N153 ) );
  FA1D0BWP \i_Digital_core/DP_OP_76J1_129_4001/U10  ( .A(n2366), .B(
        \i_Digital_core/i_balance_cntr/rght_torque[7] ), .CI(
        \i_Digital_core/DP_OP_76J1_129_4001/n10 ), .CO(
        \i_Digital_core/DP_OP_76J1_129_4001/n9 ), .S(
        \i_Digital_core/i_balance_cntr/N217 ) );
  FA1D0BWP \i_Digital_core/DP_OP_71J1_126_9855/U10  ( .A(n2367), .B(
        \i_Digital_core/i_balance_cntr/lft_torque[7] ), .CI(
        \i_Digital_core/DP_OP_71J1_126_9855/n10 ), .CO(
        \i_Digital_core/DP_OP_71J1_126_9855/n9 ), .S(
        \i_Digital_core/i_balance_cntr/N151 ) );
  FA1D0BWP \i_Digital_core/DP_OP_76J1_129_4001/U9  ( .A(n2366), .B(
        \i_Digital_core/i_balance_cntr/rght_torque[8] ), .CI(
        \i_Digital_core/DP_OP_76J1_129_4001/n9 ), .CO(
        \i_Digital_core/DP_OP_76J1_129_4001/n8 ), .S(
        \i_Digital_core/i_balance_cntr/N218 ) );
  FA1D0BWP \i_Digital_core/DP_OP_71J1_126_9855/U9  ( .A(n2367), .B(
        \i_Digital_core/i_balance_cntr/lft_torque[8] ), .CI(
        \i_Digital_core/DP_OP_71J1_126_9855/n9 ), .CO(
        \i_Digital_core/DP_OP_71J1_126_9855/n8 ), .S(
        \i_Digital_core/i_balance_cntr/N152 ) );
  FA1D0BWP \i_Digital_core/DP_OP_76J1_129_4001/U11  ( .A(n2366), .B(
        \i_Digital_core/i_balance_cntr/rght_torque[6] ), .CI(
        \i_Digital_core/DP_OP_76J1_129_4001/n11 ), .CO(
        \i_Digital_core/DP_OP_76J1_129_4001/n10 ), .S(
        \i_Digital_core/i_balance_cntr/N216 ) );
  FA1D0BWP \i_Digital_core/DP_OP_71J1_126_9855/U11  ( .A(n2367), .B(
        \i_Digital_core/i_balance_cntr/lft_torque[6] ), .CI(
        \i_Digital_core/DP_OP_71J1_126_9855/n11 ), .CO(
        \i_Digital_core/DP_OP_71J1_126_9855/n10 ), .S(
        \i_Digital_core/i_balance_cntr/N150 ) );
  FA1D0BWP \i_Digital_core/DP_OP_76J1_129_4001/U12  ( .A(
        \i_Digital_core/i_balance_cntr/rght_torque[5] ), .B(
        \i_Digital_core/i_balance_cntr/rght_torque[15] ), .CI(
        \i_Digital_core/DP_OP_76J1_129_4001/n12 ), .CO(
        \i_Digital_core/DP_OP_76J1_129_4001/n11 ), .S(
        \i_Digital_core/i_balance_cntr/N215 ) );
  FA1D0BWP \i_Digital_core/DP_OP_71J1_126_9855/U12  ( .A(
        \i_Digital_core/i_balance_cntr/lft_torque[5] ), .B(
        \i_Digital_core/i_balance_cntr/lft_torque[15] ), .CI(
        \i_Digital_core/DP_OP_71J1_126_9855/n12 ), .CO(
        \i_Digital_core/DP_OP_71J1_126_9855/n11 ), .S(
        \i_Digital_core/i_balance_cntr/N149 ) );
  FA1D0BWP \i_Digital_core/DP_OP_76J1_129_4001/U14  ( .A(
        \i_Digital_core/i_balance_cntr/rght_torque[3] ), .B(
        \i_Digital_core/i_balance_cntr/rght_torque[15] ), .CI(
        \i_Digital_core/i_balance_cntr/rght_torque[2] ), .CO(
        \i_Digital_core/DP_OP_76J1_129_4001/n13 ), .S(
        \i_Digital_core/i_balance_cntr/N213 ) );
  FA1D0BWP \i_Digital_core/DP_OP_71J1_126_9855/U14  ( .A(
        \i_Digital_core/i_balance_cntr/lft_torque[3] ), .B(
        \i_Digital_core/i_balance_cntr/lft_torque[15] ), .CI(
        \i_Digital_core/i_balance_cntr/lft_torque[2] ), .CO(
        \i_Digital_core/DP_OP_71J1_126_9855/n13 ), .S(
        \i_Digital_core/i_balance_cntr/N147 ) );
  FA1D0BWP \i_Digital_core/DP_OP_76J1_129_4001/U7  ( .A(
        \i_Digital_core/i_balance_cntr/rght_torque[15] ), .B(
        \i_Digital_core/i_balance_cntr/rght_torque[10] ), .CI(
        \i_Digital_core/DP_OP_76J1_129_4001/n7 ), .CO(
        \i_Digital_core/DP_OP_76J1_129_4001/n6 ), .S(
        \i_Digital_core/i_balance_cntr/N220 ) );
  FA1D0BWP \i_Digital_core/DP_OP_71J1_126_9855/U7  ( .A(
        \i_Digital_core/i_balance_cntr/lft_torque[15] ), .B(
        \i_Digital_core/i_balance_cntr/lft_torque[10] ), .CI(
        \i_Digital_core/DP_OP_71J1_126_9855/n7 ), .CO(
        \i_Digital_core/DP_OP_71J1_126_9855/n6 ), .S(
        \i_Digital_core/i_balance_cntr/N154 ) );
  FA1D0BWP \i_Digital_core/DP_OP_76J1_129_4001/U13  ( .A(n2366), .B(
        \i_Digital_core/i_balance_cntr/rght_torque[4] ), .CI(
        \i_Digital_core/DP_OP_76J1_129_4001/n13 ), .CO(
        \i_Digital_core/DP_OP_76J1_129_4001/n12 ), .S(
        \i_Digital_core/i_balance_cntr/N214 ) );
  FA1D0BWP \i_Digital_core/DP_OP_71J1_126_9855/U13  ( .A(n2367), .B(
        \i_Digital_core/i_balance_cntr/lft_torque[4] ), .CI(
        \i_Digital_core/DP_OP_71J1_126_9855/n13 ), .CO(
        \i_Digital_core/DP_OP_71J1_126_9855/n12 ), .S(
        \i_Digital_core/i_balance_cntr/N148 ) );
  FA1D0BWP \i_Digital_core/intadd_0/U10  ( .A(\i_Digital_core/intadd_0/A[5] ), 
        .B(\i_Digital_core/intadd_0/B[5] ), .CI(\i_Digital_core/intadd_0/n10 ), 
        .CO(\i_Digital_core/intadd_0/n9 ), .S(
        \i_Digital_core/i_balance_cntr/rght_torque_wire[6] ) );
  FA1D0BWP \i_Digital_core/intadd_0/U9  ( .A(\i_Digital_core/intadd_0/A[6] ), 
        .B(\i_Digital_core/intadd_0/B[6] ), .CI(\i_Digital_core/intadd_0/n9 ), 
        .CO(\i_Digital_core/intadd_0/n8 ), .S(
        \i_Digital_core/i_balance_cntr/rght_torque_wire[7] ) );
  FA1D0BWP \i_Digital_core/intadd_0/U13  ( .A(\i_Digital_core/intadd_0/A[2] ), 
        .B(\i_Digital_core/intadd_0/B[2] ), .CI(\i_Digital_core/intadd_0/n13 ), 
        .CO(\i_Digital_core/intadd_0/n12 ), .S(
        \i_Digital_core/i_balance_cntr/rght_torque_wire[3] ) );
  FA1D0BWP \i_Digital_core/intadd_0/U11  ( .A(\i_Digital_core/intadd_0/A[4] ), 
        .B(\i_Digital_core/intadd_0/B[4] ), .CI(\i_Digital_core/intadd_0/n11 ), 
        .CO(\i_Digital_core/intadd_0/n10 ), .S(
        \i_Digital_core/i_balance_cntr/rght_torque_wire[5] ) );
  FA1D0BWP \i_Digital_core/intadd_0/U12  ( .A(\i_Digital_core/intadd_0/A[3] ), 
        .B(\i_Digital_core/intadd_0/B[3] ), .CI(\i_Digital_core/intadd_0/n12 ), 
        .CO(\i_Digital_core/intadd_0/n11 ), .S(
        \i_Digital_core/i_balance_cntr/rght_torque_wire[4] ) );
  FA1D1BWP \i_Digital_core/intadd_1/U4  ( .A(\i_Digital_core/intadd_1/A[10] ), 
        .B(n2446), .CI(\i_Digital_core/intadd_1/n4 ), .CO(
        \i_Digital_core/intadd_1/n3 ), .S(\i_Digital_core/intadd_0/A[11] ) );
  FA1D0BWP \i_Digital_core/intadd_1/U8  ( .A(\i_Digital_core/intadd_1/A[6] ), 
        .B(n2452), .CI(\i_Digital_core/intadd_1/n8 ), .CO(
        \i_Digital_core/intadd_1/n7 ), .S(\i_Digital_core/intadd_0/A[7] ) );
  FA1D0BWP \i_Digital_core/intadd_1/U13  ( .A(\i_Digital_core/intadd_1/A[1] ), 
        .B(\i_Digital_core/intadd_1/B[1] ), .CI(n2657), .CO(
        \i_Digital_core/intadd_1/n12 ), .S(\i_Digital_core/intadd_0/A[2] ) );
  EDFQD1BWP \i_Auth_blk/rx/rx_shft_reg_reg[8]  ( .D(n3862), .E(n3833), .CP(clk), .Q(\i_Auth_blk/rx/rx_shft_reg[8] ) );
  EDFCNQD1BWP \i_Digital_core/i_inert_intr/ptchh_reg[0]  ( .D(
        \i_Digital_core/i_inert_intr/rd_data[0] ), .E(n1592), .CP(clk), .CDN(
        n4100), .Q(\i_Digital_core/i_inert_intr/ptchh[0] ) );
  EDFCNQD1BWP \i_Digital_core/i_inert_intr/ptchh_reg[7]  ( .D(
        \i_Digital_core/i_inert_intr/rd_data[7] ), .E(n1592), .CP(clk), .CDN(
        n4100), .Q(\i_Digital_core/i_inert_intr/ptchh[7] ) );
  EDFCNQD1BWP \i_Digital_core/i_inert_intr/ptchh_reg[6]  ( .D(
        \i_Digital_core/i_inert_intr/rd_data[6] ), .E(n1592), .CP(clk), .CDN(
        n4100), .Q(\i_Digital_core/i_inert_intr/ptchh[6] ) );
  EDFCNQD1BWP \i_Digital_core/i_inert_intr/ptchh_reg[5]  ( .D(
        \i_Digital_core/i_inert_intr/rd_data[5] ), .E(n1592), .CP(clk), .CDN(
        n4099), .Q(\i_Digital_core/i_inert_intr/ptchh[5] ) );
  EDFCNQD1BWP \i_Digital_core/i_inert_intr/ptchh_reg[4]  ( .D(
        \i_Digital_core/i_inert_intr/rd_data[4] ), .E(n1592), .CP(clk), .CDN(
        n4099), .Q(\i_Digital_core/i_inert_intr/ptchh[4] ) );
  EDFCNQD1BWP \i_Digital_core/i_inert_intr/ptchh_reg[3]  ( .D(
        \i_Digital_core/i_inert_intr/rd_data[3] ), .E(n1592), .CP(clk), .CDN(
        n4099), .Q(\i_Digital_core/i_inert_intr/ptchh[3] ) );
  EDFCNQD1BWP \i_Digital_core/i_inert_intr/ptchh_reg[2]  ( .D(
        \i_Digital_core/i_inert_intr/rd_data[2] ), .E(n1592), .CP(clk), .CDN(
        n4099), .Q(\i_Digital_core/i_inert_intr/ptchh[2] ) );
  EDFCNQD1BWP \i_Digital_core/i_inert_intr/ptchh_reg[1]  ( .D(
        \i_Digital_core/i_inert_intr/rd_data[1] ), .E(n1592), .CP(clk), .CDN(
        n4099), .Q(\i_Digital_core/i_inert_intr/ptchh[1] ) );
  DFQD1BWP \i_Auth_blk/rx/bit_cnt_reg[1]  ( .D(n3845), .CP(clk), .Q(
        \i_Auth_blk/rx/bit_cnt[1] ) );
  DFSNQD1BWP \i_Digital_core/i_inert_intr/inst_SPI/done_reg  ( .D(
        \i_Digital_core/n379 ), .CP(clk), .SDN(n4137), .Q(
        \i_Digital_core/i_inert_intr/done ) );
  DFQD1BWP \i_Auth_blk/rx/baud_cnt_reg[11]  ( .D(\i_Auth_blk/rx/N35 ), .CP(clk), .Q(\i_Auth_blk/rx/baud_cnt[11] ) );
  FA1D0BWP \i_Digital_core/intadd_0/U14  ( .A(n3836), .B(
        \i_Digital_core/intadd_0/B[1] ), .CI(n2618), .CO(
        \i_Digital_core/intadd_0/n13 ), .S(
        \i_Digital_core/i_balance_cntr/rght_torque_wire[2] ) );
  FA1D0BWP \i_Digital_core/intadd_3/U6  ( .A(\i_Digital_core/intadd_3/A[0] ), 
        .B(\i_Digital_core/intadd_3/B[0] ), .CI(n2459), .CO(
        \i_Digital_core/intadd_3/n5 ), .S(\i_Digital_core/intadd_3/SUM[0] ) );
  FA1D0BWP \i_Digital_core/intadd_0/U8  ( .A(n3832), .B(
        \i_Digital_core/intadd_0/A[7] ), .CI(\i_Digital_core/intadd_0/n8 ), 
        .CO(\i_Digital_core/intadd_0/n7 ), .S(
        \i_Digital_core/i_balance_cntr/rght_torque_wire[8] ) );
  FA1D0BWP \i_Digital_core/intadd_0/U3  ( .A(n3832), .B(
        \i_Digital_core/intadd_0/A[12] ), .CI(\i_Digital_core/intadd_0/n3 ), 
        .CO(\i_Digital_core/intadd_0/n2 ), .S(
        \i_Digital_core/i_balance_cntr/rght_torque_wire[13] ) );
  FA1D0BWP \i_Digital_core/intadd_0/U5  ( .A(n3832), .B(
        \i_Digital_core/intadd_0/A[10] ), .CI(\i_Digital_core/intadd_0/n5 ), 
        .CO(\i_Digital_core/intadd_0/n4 ), .S(
        \i_Digital_core/i_balance_cntr/rght_torque_wire[11] ) );
  FA1D0BWP \i_Digital_core/intadd_0/U4  ( .A(n3832), .B(
        \i_Digital_core/intadd_0/A[11] ), .CI(\i_Digital_core/intadd_0/n4 ), 
        .CO(\i_Digital_core/intadd_0/n3 ), .S(
        \i_Digital_core/i_balance_cntr/rght_torque_wire[12] ) );
  FA1D0BWP \i_Digital_core/intadd_0/U7  ( .A(n3832), .B(
        \i_Digital_core/intadd_0/A[8] ), .CI(\i_Digital_core/intadd_0/n7 ), 
        .CO(\i_Digital_core/intadd_0/n6 ), .S(
        \i_Digital_core/i_balance_cntr/rght_torque_wire[9] ) );
  FA1D0BWP \i_Digital_core/intadd_0/U6  ( .A(n3832), .B(
        \i_Digital_core/intadd_0/A[9] ), .CI(\i_Digital_core/intadd_0/n6 ), 
        .CO(\i_Digital_core/intadd_0/n5 ), .S(
        \i_Digital_core/i_balance_cntr/rght_torque_wire[10] ) );
  FA1D0BWP \i_Digital_core/intadd_3/U5  ( .A(\i_Digital_core/intadd_3/A[1] ), 
        .B(\i_Digital_core/intadd_3/B[1] ), .CI(\i_Digital_core/intadd_3/n5 ), 
        .CO(\i_Digital_core/intadd_3/n4 ), .S(\i_Digital_core/intadd_3/SUM[1] ) );
  EDFCNQD1BWP \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[19]  ( 
        .D(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[19] ), 
        .E(n4084), .CP(clk), .CDN(n4099), .Q(\i_Digital_core/ptch_w [8]) );
  EDFCNQD1BWP \i_Digital_core/i_balance_cntr/ptch_err_sat_delay_reg[2]  ( .D(
        n2466), .E(n4085), .CP(clk), .CDN(n4109), .Q(
        \i_Digital_core/i_balance_cntr/ptch_err_sat_delay[2] ) );
  EDFCNQD1BWP \i_Digital_core/i_balance_cntr/ptch_err_sat_delay_reg[3]  ( .D(
        n2464), .E(n4085), .CP(clk), .CDN(n4109), .Q(
        \i_Digital_core/i_balance_cntr/ptch_err_sat_delay[3] ) );
  EDFCNQD1BWP \i_Digital_core/i_balance_cntr/ptch_err_sat_delay_reg[4]  ( .D(
        n2471), .E(n4085), .CP(clk), .CDN(n4109), .Q(
        \i_Digital_core/i_balance_cntr/ptch_err_sat_delay[4] ) );
  EDFCNQD1BWP \i_Digital_core/i_balance_cntr/ptch_err_sat_delay_reg[5]  ( .D(
        n4583), .E(n4085), .CP(clk), .CDN(n4109), .Q(
        \i_Digital_core/i_balance_cntr/ptch_err_sat_delay[5] ) );
  EDFCNQD1BWP \i_Digital_core/i_balance_cntr/ptch_err_sat_delay_reg[0]  ( .D(
        n4011), .E(n4085), .CP(clk), .CDN(n4110), .Q(
        \i_Digital_core/i_balance_cntr/ptch_err_sat_delay[0] ) );
  EDFCNQD1BWP \i_Digital_core/i_inert_intr/ptchl_reg[0]  ( .D(
        \i_Digital_core/i_inert_intr/rd_data[0] ), .E(n2395), .CP(clk), .CDN(
        n4103), .Q(\i_Digital_core/i_inert_intr/ptchl[0] ) );
  EDFCNQD1BWP \i_Digital_core/i_inert_intr/azl_reg[7]  ( .D(
        \i_Digital_core/i_inert_intr/rd_data[7] ), .E(n2385), .CP(clk), .CDN(
        n4102), .Q(\i_Digital_core/i_inert_intr/azl[7] ) );
  EDFCNQD1BWP \i_Digital_core/i_inert_intr/azl_reg[6]  ( .D(
        \i_Digital_core/i_inert_intr/rd_data[6] ), .E(n2385), .CP(clk), .CDN(
        n4102), .Q(\i_Digital_core/i_inert_intr/azl[6] ) );
  EDFCNQD1BWP \i_Digital_core/i_inert_intr/azl_reg[5]  ( .D(
        \i_Digital_core/i_inert_intr/rd_data[5] ), .E(n2385), .CP(clk), .CDN(
        n4102), .Q(\i_Digital_core/i_inert_intr/azl[5] ) );
  EDFCNQD1BWP \i_Digital_core/i_inert_intr/azl_reg[4]  ( .D(
        \i_Digital_core/i_inert_intr/rd_data[4] ), .E(n2385), .CP(clk), .CDN(
        n4101), .Q(\i_Digital_core/i_inert_intr/azl[4] ) );
  EDFCNQD1BWP \i_Digital_core/i_inert_intr/azl_reg[3]  ( .D(
        \i_Digital_core/i_inert_intr/rd_data[3] ), .E(n2385), .CP(clk), .CDN(
        n4101), .Q(\i_Digital_core/i_inert_intr/azl[3] ) );
  EDFCNQD1BWP \i_Digital_core/i_inert_intr/azl_reg[2]  ( .D(
        \i_Digital_core/i_inert_intr/rd_data[2] ), .E(n2385), .CP(clk), .CDN(
        n4101), .Q(\i_Digital_core/i_inert_intr/azl[2] ) );
  EDFCNQD1BWP \i_Digital_core/i_inert_intr/azl_reg[1]  ( .D(
        \i_Digital_core/i_inert_intr/rd_data[1] ), .E(n2385), .CP(clk), .CDN(
        n4101), .Q(\i_Digital_core/i_inert_intr/azl[1] ) );
  EDFCNQD1BWP \i_Digital_core/i_inert_intr/azl_reg[0]  ( .D(
        \i_Digital_core/i_inert_intr/rd_data[0] ), .E(n2385), .CP(clk), .CDN(
        n4101), .Q(\i_Digital_core/i_inert_intr/azl[0] ) );
  EDFCNQD1BWP \i_Digital_core/i_balance_cntr/ptch_err_sat_delay_reg[9]  ( .D(
        n3973), .E(n4084), .CP(clk), .CDN(n4098), .Q(
        \i_Digital_core/i_balance_cntr/ptch_err_sat_delay[9] ) );
  EDFCNQD1BWP \i_A2D_intf/rght_ld_reg[6]  ( .D(\i_A2D_intf/rd_data [6]), .E(
        n4072), .CP(clk), .CDN(n4100), .Q(rght_ld_w[6]) );
  EDFCNQD1BWP \i_A2D_intf/rght_ld_reg[4]  ( .D(\i_A2D_intf/rd_data [4]), .E(
        n4072), .CP(clk), .CDN(n4100), .Q(rght_ld_w[4]) );
  EDFCNQD1BWP \i_A2D_intf/rght_ld_reg[8]  ( .D(\i_A2D_intf/rd_data [8]), .E(
        n4072), .CP(clk), .CDN(n4101), .Q(rght_ld_w[8]) );
  EDFCNQD1BWP \i_A2D_intf/lft_ld_reg[5]  ( .D(\i_A2D_intf/rd_data [5]), .E(
        n3834), .CP(clk), .CDN(n4102), .Q(lft_ld_w[5]) );
  EDFCNQD1BWP \i_A2D_intf/lft_ld_reg[3]  ( .D(\i_A2D_intf/rd_data [3]), .E(
        n3834), .CP(clk), .CDN(n4102), .Q(lft_ld_w[3]) );
  EDFCNQD1BWP \i_A2D_intf/lft_ld_reg[8]  ( .D(\i_A2D_intf/rd_data [8]), .E(
        n3834), .CP(clk), .CDN(n4103), .Q(lft_ld_w[8]) );
  FA1D0BWP \i_Digital_core/intadd_0/U2  ( .A(n3832), .B(n2340), .CI(
        \i_Digital_core/intadd_0/n2 ), .CO(\i_Digital_core/intadd_0/n1 ), .S(
        \i_Digital_core/i_balance_cntr/rght_torque_wire[14] ) );
  DFSNQD1BWP \i_Auth_blk/rx/stable_ff_reg  ( .D(RX), .CP(clk), .SDN(n4137), 
        .Q(\i_Auth_blk/rx/stable_ff ) );
  EDFCNQD1BWP \i_Digital_core/i_balance_cntr/ptch_err_sat_delay_reg[7]  ( .D(
        n2474), .E(n4085), .CP(clk), .CDN(n4109), .Q(
        \i_Digital_core/i_balance_cntr/ptch_err_sat_delay[7] ) );
  EDFCNQD1BWP \i_Digital_core/i_balance_cntr/ptch_err_sat_delay_reg[8]  ( .D(
        n4582), .E(n4085), .CP(clk), .CDN(n4110), .Q(
        \i_Digital_core/i_balance_cntr/ptch_err_sat_delay[8] ) );
  EDFCNQD1BWP \i_Digital_core/i_inert_intr/azh_reg[7]  ( .D(
        \i_Digital_core/i_inert_intr/rd_data[7] ), .E(n4080), .CP(clk), .CDN(
        n4110), .Q(\i_Digital_core/i_inert_intr/azh[7] ) );
  EDFCNQD1BWP \i_Digital_core/i_inert_intr/azh_reg[6]  ( .D(
        \i_Digital_core/i_inert_intr/rd_data[6] ), .E(n4085), .CP(clk), .CDN(
        n4109), .Q(\i_Digital_core/i_inert_intr/azh[6] ) );
  EDFCNQD1BWP \i_Digital_core/i_inert_intr/azh_reg[5]  ( .D(
        \i_Digital_core/i_inert_intr/rd_data[5] ), .E(n4080), .CP(clk), .CDN(
        n4110), .Q(\i_Digital_core/i_inert_intr/azh[5] ) );
  EDFCNQD1BWP \i_Digital_core/i_inert_intr/azh_reg[4]  ( .D(
        \i_Digital_core/i_inert_intr/rd_data[4] ), .E(n4081), .CP(clk), .CDN(
        n4109), .Q(\i_Digital_core/i_inert_intr/azh[4] ) );
  EDFCNQD1BWP \i_Digital_core/i_inert_intr/azh_reg[3]  ( .D(
        \i_Digital_core/i_inert_intr/rd_data[3] ), .E(n4081), .CP(clk), .CDN(
        n4104), .Q(\i_Digital_core/i_inert_intr/azh[3] ) );
  EDFCNQD1BWP \i_Digital_core/i_inert_intr/azh_reg[2]  ( .D(
        \i_Digital_core/i_inert_intr/rd_data[2] ), .E(n4081), .CP(clk), .CDN(
        n4104), .Q(\i_Digital_core/i_inert_intr/azh[2] ) );
  EDFCNQD1BWP \i_Digital_core/i_inert_intr/azh_reg[1]  ( .D(
        \i_Digital_core/i_inert_intr/rd_data[1] ), .E(n4081), .CP(clk), .CDN(
        n4104), .Q(\i_Digital_core/i_inert_intr/azh[1] ) );
  EDFCNQD1BWP \i_Digital_core/i_inert_intr/azh_reg[0]  ( .D(
        \i_Digital_core/i_inert_intr/rd_data[0] ), .E(n4081), .CP(clk), .CDN(
        n4104), .Q(\i_Digital_core/i_inert_intr/azh[0] ) );
  EDFCNQD1BWP \i_Digital_core/i_inert_intr/az_reg[2]  ( .D(n3844), .E(n4085), 
        .CP(clk), .CDN(n4104), .Q(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_sub[2] ) );
  EDFCNQD1BWP \i_Digital_core/i_inert_intr/az_reg[3]  ( .D(n3856), .E(n4080), 
        .CP(clk), .CDN(n4103), .Q(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_sub[3] ) );
  EDFCNQD1BWP \i_Digital_core/i_inert_intr/az_reg[6]  ( .D(n3854), .E(n4081), 
        .CP(clk), .CDN(n4103), .Q(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_sub[6] ) );
  EDFCNQD1BWP \i_Digital_core/i_inert_intr/az_reg[1]  ( .D(n3853), .E(n4086), 
        .CP(clk), .CDN(n4104), .Q(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_sub[1] ) );
  EDFCNQD1BWP \i_Digital_core/i_inert_intr/az_reg[5]  ( .D(n3858), .E(n4084), 
        .CP(clk), .CDN(n4104), .Q(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_sub[5] ) );
  EDFCNQD1BWP \i_Digital_core/i_inert_intr/az_reg[0]  ( .D(n3857), .E(n4082), 
        .CP(clk), .CDN(n4104), .Q(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_sub[0] ) );
  EDFCNQD1BWP \i_Digital_core/i_inert_intr/az_reg[4]  ( .D(n3859), .E(n4082), 
        .CP(clk), .CDN(n4103), .Q(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_sub[4] ) );
  DFCNQD1BWP \i_Digital_core/i_inert_intr/int_ff1_reg  ( .D(INT), .CP(clk), 
        .CDN(n4130), .Q(\i_Digital_core/i_inert_intr/int_ff1 ) );
  FA1D0BWP \i_Digital_core/intadd_1/U5  ( .A(\i_Digital_core/intadd_1/A[9] ), 
        .B(n2448), .CI(\i_Digital_core/intadd_1/n5 ), .CO(
        \i_Digital_core/intadd_1/n4 ), .S(\i_Digital_core/intadd_0/A[10] ) );
  FA1D0BWP \i_Digital_core/intadd_1/U3  ( .A(\i_Digital_core/intadd_1/A[11] ), 
        .B(n2443), .CI(\i_Digital_core/intadd_1/n3 ), .CO(
        \i_Digital_core/intadd_1/n2 ), .S(\i_Digital_core/intadd_0/A[12] ) );
  EDFCNQD1BWP \i_Digital_core/i_inert_intr/ptch_rt_reg[5]  ( .D(n3850), .E(
        n4080), .CP(clk), .CDN(n4098), .Q(
        \i_Digital_core/i_inert_intr/ptch_rt[5] ) );
  DFNCND1BWP \iRST/q1_reg  ( .D(n2751), .CPN(clk), .CDN(RST_n), .Q(\iRST/q1 )
         );
  DFCNQD1BWP \LED_reg[1]  ( .D(n4094), .CP(clk), .CDN(n4107), .Q(n4585) );
  DFSNQD1BWP \i_A2D_intf/spi_mstr/sclk_reg_reg[4]  ( .D(
        \i_A2D_intf/spi_mstr/N17 ), .CP(clk), .SDN(\i_A2D_intf/n59 ), .Q(n4590) );
  DFSNQD1BWP \i_Digital_core/i_inert_intr/inst_SPI/sclk_reg_reg[4]  ( .D(
        \i_Digital_core/i_inert_intr/inst_SPI/N17 ), .CP(clk), .SDN(
        \i_Digital_core/n378 ), .Q(n4588) );
  DFSNQD1BWP \i_A2D_intf/spi_mstr/SS_n_reg  ( .D(\i_A2D_intf/n65 ), .CP(clk), 
        .SDN(n4137), .Q(n4589) );
  DFCNQD1BWP \LED_reg[7]  ( .D(n3831), .CP(clk), .CDN(n4108), .Q(n4584) );
  DFCNQD1BWP \LED_reg[0]  ( .D(n3860), .CP(clk), .CDN(n4109), .Q(n4586) );
  DFSNQD1BWP \i_Digital_core/i_inert_intr/inst_SPI/SS_n_reg  ( .D(
        \i_Digital_core/n379 ), .CP(clk), .SDN(n4137), .Q(n4587) );
  EDFCNQD1BWP \i_Digital_core/i_balance_cntr/ptch_err_sat_delay_reg[1]  ( .D(
        n2468), .E(n4085), .CP(clk), .CDN(n4109), .Q(
        \i_Digital_core/i_balance_cntr/ptch_err_sat_delay[1] ) );
  DFCND2BWP \i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_reg[3]  ( 
        .D(n3839), .CP(clk), .CDN(n4111), .Q(n1620), .QN(n4368) );
  EDFCNQD1BWP \i_Digital_core/i_balance_cntr/ptch_err_sat_delay_reg[6]  ( .D(
        n2473), .E(n4085), .CP(clk), .CDN(n4109), .Q(
        \i_Digital_core/i_balance_cntr/ptch_err_sat_delay[6] ) );
  DFCNQD1BWP \i_Digital_core/lft_rev_reg  ( .D(n3852), .CP(clk), .CDN(n4132), 
        .Q(lft_rev) );
  DFCNQD1BWP \i_Digital_core/rght_rev_reg  ( .D(n3861), .CP(clk), .CDN(n4122), 
        .Q(rght_rev) );
  DFCND2BWP \i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_reg[6]  ( 
        .D(n3855), .CP(clk), .CDN(rst_n), .Q(n1651), .QN(n4359) );
  DFCND2BWP \i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_reg[2]  ( 
        .D(n3851), .CP(clk), .CDN(n4111), .Q(n1641), .QN(n4377) );
  DFCND4BWP \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[22]  ( 
        .D(n4048), .CP(clk), .CDN(n4110), .Q(n4015), .QN(n3935) );
  DFCND4BWP \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]  ( 
        .D(n4047), .CP(clk), .CDN(n4110), .Q(n4003), .QN(n4004) );
  DFCNQD2BWP \i_Digital_core/ld_cell_diff_reg_reg[11]  ( .D(n4078), .CP(clk), 
        .CDN(n4136), .Q(\i_Digital_core/ld_cell_diff_reg [11]) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/ptch_P_term_reg[12]  ( .D(
        \i_Digital_core/i_balance_cntr/ptch_P_term_wire[12] ), .CP(clk), .CDN(
        n4135), .Q(\i_Digital_core/i_balance_cntr/ptch_P_term[12] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/ptch_P_term_reg[11]  ( .D(n83), 
        .CP(clk), .CDN(n4135), .Q(
        \i_Digital_core/i_balance_cntr/ptch_P_term[11] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/ptch_P_term_reg[10]  ( .D(n84), 
        .CP(clk), .CDN(n4135), .Q(
        \i_Digital_core/i_balance_cntr/ptch_P_term[10] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/ptch_P_term_reg[9]  ( .D(n85), 
        .CP(clk), .CDN(n4135), .Q(
        \i_Digital_core/i_balance_cntr/ptch_P_term[9] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/rght_torque_reg[8]  ( .D(
        \i_Digital_core/i_balance_cntr/rght_torque_wire[8] ), .CP(clk), .CDN(
        n4128), .Q(\i_Digital_core/i_balance_cntr/rght_torque[8] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/lft_torque_reg[8]  ( .D(
        \i_Digital_core/i_balance_cntr/lft_torque_wire[8] ), .CP(clk), .CDN(
        n4117), .Q(\i_Digital_core/i_balance_cntr/lft_torque[8] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/rght_torque_reg[7]  ( .D(
        \i_Digital_core/i_balance_cntr/rght_torque_wire[7] ), .CP(clk), .CDN(
        n4128), .Q(\i_Digital_core/i_balance_cntr/rght_torque[7] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/lft_torque_reg[7]  ( .D(
        \i_Digital_core/i_balance_cntr/lft_torque_wire[7] ), .CP(clk), .CDN(
        n4118), .Q(\i_Digital_core/i_balance_cntr/lft_torque[7] ) );
  DFCNQD1BWP \i_Digital_core/i_inert_intr/ps_reg[2]  ( .D(
        \i_Digital_core/n431 ), .CP(clk), .CDN(n4116), .Q(
        \i_Digital_core/i_inert_intr/ps[2] ) );
  DFCNQD1BWP \i_A2D_intf/spi_mstr/bit_cnt_reg_reg[1]  ( .D(\i_A2D_intf/n61 ), 
        .CP(clk), .CDN(n4131), .Q(\i_A2D_intf/spi_mstr/bit_cnt_reg[1] ) );
  DFCNQD1BWP \i_Digital_core/i_inert_intr/inst_SPI/bit_cnt_reg_reg[1]  ( .D(
        \i_Digital_core/n406 ), .CP(clk), .CDN(n4116), .Q(
        \i_Digital_core/i_inert_intr/inst_SPI/bit_cnt_reg[1] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/rght_torque_reg[3]  ( .D(
        \i_Digital_core/i_balance_cntr/rght_torque_wire[3] ), .CP(clk), .CDN(
        n4117), .Q(\i_Digital_core/i_balance_cntr/rght_torque[3] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/lft_torque_reg[3]  ( .D(
        \i_Digital_core/i_balance_cntr/lft_torque_wire[3] ), .CP(clk), .CDN(
        n4136), .Q(\i_Digital_core/i_balance_cntr/lft_torque[3] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/rght_torque_reg[2]  ( .D(
        \i_Digital_core/i_balance_cntr/rght_torque_wire[2] ), .CP(clk), .CDN(
        n4117), .Q(\i_Digital_core/i_balance_cntr/rght_torque[2] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/lft_torque_reg[2]  ( .D(
        \i_Digital_core/i_balance_cntr/lft_torque_wire[2] ), .CP(clk), .CDN(
        n4136), .Q(\i_Digital_core/i_balance_cntr/lft_torque[2] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/lft_torque_reg[0]  ( .D(
        \i_Digital_core/i_balance_cntr/rght_torque_wire[0] ), .CP(clk), .CDN(
        n4136), .Q(\i_Digital_core/i_balance_cntr/N144 ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/ptch_P_term_reg[8]  ( .D(n86), 
        .CP(clk), .CDN(n4134), .Q(
        \i_Digital_core/i_balance_cntr/ptch_P_term[8] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/ptch_P_term_reg[7]  ( .D(n87), 
        .CP(clk), .CDN(n4135), .Q(
        \i_Digital_core/i_balance_cntr/ptch_P_term[7] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/ptch_P_term_reg[6]  ( .D(n88), 
        .CP(clk), .CDN(n4135), .Q(
        \i_Digital_core/i_balance_cntr/ptch_P_term[6] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/ptch_P_term_reg[5]  ( .D(n89), 
        .CP(clk), .CDN(n4134), .Q(
        \i_Digital_core/i_balance_cntr/ptch_P_term[5] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/ptch_P_term_reg[4]  ( .D(
        \i_Digital_core/i_balance_cntr/ptch_P_term_wire[4] ), .CP(clk), .CDN(
        n4135), .Q(\i_Digital_core/i_balance_cntr/ptch_P_term[4] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/ptch_P_term_reg[3]  ( .D(
        \i_Digital_core/i_balance_cntr/ptch_P_term_wire[3] ), .CP(clk), .CDN(
        n4135), .Q(\i_Digital_core/i_balance_cntr/ptch_P_term[3] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/rght_shaped_reg[15]  ( .D(
        \i_Digital_core/i_balance_cntr/rght_shaped_w[15] ), .CP(clk), .CDN(
        n4122), .Q(\i_Digital_core/rght_rev_wire ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/lft_shaped_reg[15]  ( .D(
        \i_Digital_core/i_balance_cntr/lft_shaped_w[15] ), .CP(clk), .CDN(
        n4126), .Q(\i_Digital_core/lft_rev_wire ) );
  DFCNQD1BWP \i_Digital_core/i_steer_en/ld_add_reg[7]  ( .D(
        \i_Digital_core/i_steer_en/ld_add_w[7] ), .CP(clk), .CDN(n4124), .Q(
        \i_Digital_core/i_steer_en/ld_add[7] ) );
  DFCNQD1BWP \i_Digital_core/i_steer_en/ld_add_reg[0]  ( .D(n3841), .CP(clk), 
        .CDN(n4137), .Q(\i_Digital_core/i_steer_en/ld_add[0] ) );
  DFCNQD1BWP \i_Digital_core/i_steer_en/ld_cell_diff_reg[4]  ( .D(
        \i_Digital_core/i_steer_en/ld_cell_diff_w[4] ), .CP(clk), .CDN(n4119), 
        .Q(\i_Digital_core/ld_cell_diff_w [4]) );
  DFCNQD1BWP \i_Digital_core/i_steer_en/ld_cell_diff_reg[2]  ( .D(
        \i_Digital_core/i_steer_en/ld_cell_diff_w[2] ), .CP(clk), .CDN(n4118), 
        .Q(\i_Digital_core/i_steer_en/n5 ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/integrator_reg_reg[2]  ( .D(
        \i_Digital_core/i_balance_cntr/integrator_reg_input[2] ), .CP(clk), 
        .CDN(n4119), .Q(\i_Digital_core/i_balance_cntr/integrator_reg[2] ) );
  DFCNQD1BWP \i_Digital_core/i_steer_en/ld_add_reg[9]  ( .D(
        \i_Digital_core/i_steer_en/ld_add_w[9] ), .CP(clk), .CDN(n4124), .Q(
        \i_Digital_core/i_steer_en/ld_add[9] ) );
  DFCNQD1BWP \i_Digital_core/i_steer_en/ld_cell_diff_reg[6]  ( .D(
        \i_Digital_core/i_steer_en/ld_cell_diff_w[6] ), .CP(clk), .CDN(n4127), 
        .Q(\i_Digital_core/ld_cell_diff_w [6]) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/integrator_reg_reg[3]  ( .D(
        \i_Digital_core/i_balance_cntr/integrator_reg_input[3] ), .CP(clk), 
        .CDN(n4119), .Q(\i_Digital_core/i_balance_cntr/integrator_reg[3] ) );
  DFCNQD1BWP \i_Digital_core/i_steer_en/ld_add_reg[11]  ( .D(
        \i_Digital_core/i_steer_en/ld_add_w[11] ), .CP(clk), .CDN(n4123), .Q(
        \i_Digital_core/i_steer_en/ld_add[11] ) );
  DFCNQD1BWP \i_Digital_core/i_steer_en/ld_add_reg[4]  ( .D(
        \i_Digital_core/i_steer_en/ld_add_w[4] ), .CP(clk), .CDN(n4123), .Q(
        \i_Digital_core/i_steer_en/ld_add[4] ) );
  DFCND2BWP \i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_reg[7]  ( 
        .D(n3870), .CP(clk), .CDN(n4111), .Q(n1614), .QN(n3941) );
  DFCNQD1BWP \i_Digital_core/i_inert_intr/inst_SPI/state_reg[0]  ( .D(
        \i_Digital_core/n411 ), .CP(clk), .CDN(n4119), .Q(
        \i_Digital_core/i_inert_intr/inst_SPI/state[0] ) );
  EDFCNQD1BWP \i_A2D_intf/lft_ld_reg[7]  ( .D(\i_A2D_intf/rd_data [7]), .E(
        n3834), .CP(clk), .CDN(n4102), .Q(lft_ld_w[7]) );
  EDFCNQD2BWP \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[12]  ( 
        .D(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[12] ), 
        .E(n4083), .CP(clk), .CDN(n4099), .Q(\i_Digital_core/ptch_w [1]) );
  DFCNQD2BWP \i_Digital_core/i_inert_intr/ps_reg[1]  ( .D(
        \i_Digital_core/n428 ), .CP(clk), .CDN(n4112), .Q(
        \i_Digital_core/i_inert_intr/ps[1] ) );
  EDFCNQD1BWP \i_Digital_core/i_inert_intr/ptch_rt_reg[4]  ( .D(n3849), .E(
        n4080), .CP(clk), .CDN(n4098), .Q(
        \i_Digital_core/i_inert_intr/ptch_rt[4] ) );
  FA1D0BWP \i_Digital_core/intadd_1/U9  ( .A(\i_Digital_core/intadd_1/A[5] ), 
        .B(n2639), .CI(\i_Digital_core/intadd_1/n9 ), .CO(
        \i_Digital_core/intadd_1/n8 ), .S(\i_Digital_core/intadd_0/A[6] ) );
  FA1D0BWP \i_Digital_core/intadd_1/U11  ( .A(\i_Digital_core/intadd_1/A[3] ), 
        .B(n2641), .CI(\i_Digital_core/intadd_1/n11 ), .CO(
        \i_Digital_core/intadd_1/n10 ), .S(\i_Digital_core/intadd_0/A[4] ) );
  FA1D0BWP \i_Digital_core/intadd_1/U10  ( .A(\i_Digital_core/intadd_1/A[4] ), 
        .B(n2640), .CI(\i_Digital_core/intadd_1/n10 ), .CO(
        \i_Digital_core/intadd_1/n9 ), .S(\i_Digital_core/intadd_0/A[5] ) );
  DFCND2BWP \i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_reg[12]  ( 
        .D(\i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_sub[12] ), .CP(clk), .CDN(n4111), .Q(n4037), .QN(n1975) );
  EDFCNQD2BWP \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[13]  ( 
        .D(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[13] ), 
        .E(n4083), .CP(clk), .CDN(n4099), .Q(\i_Digital_core/ptch_w [2]) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/integrator_reg_reg[9]  ( .D(
        \i_Digital_core/i_balance_cntr/integrator_reg_input[9] ), .CP(clk), 
        .CDN(n4119), .Q(\i_Digital_core/i_balance_cntr/integrator_reg[9] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/integrator_reg_reg[0]  ( .D(
        \i_Digital_core/i_balance_cntr/integrator_reg_input[0] ), .CP(clk), 
        .CDN(n4119), .Q(\i_Digital_core/i_balance_cntr/integrator_reg[0] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/integrator_reg_reg[12]  ( .D(
        \i_Digital_core/i_balance_cntr/integrator_reg_input[12] ), .CP(clk), 
        .CDN(n4116), .Q(\i_Digital_core/i_balance_cntr/integrator_reg[12] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/integrator_reg_reg[14]  ( .D(
        \i_Digital_core/i_balance_cntr/integrator_reg_input[14] ), .CP(clk), 
        .CDN(n4116), .Q(\i_Digital_core/i_balance_cntr/integrator_reg[14] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/integrator_reg_reg[16]  ( .D(
        \i_Digital_core/i_balance_cntr/integrator_reg_input[16] ), .CP(clk), 
        .CDN(n4116), .Q(\i_Digital_core/i_balance_cntr/integrator_reg[16] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/integrator_reg_reg[15]  ( .D(
        \i_Digital_core/i_balance_cntr/integrator_reg_input[15] ), .CP(clk), 
        .CDN(n4117), .Q(\i_Digital_core/i_balance_cntr/integrator_reg[15] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/integrator_reg_reg[13]  ( .D(
        \i_Digital_core/i_balance_cntr/integrator_reg_input[13] ), .CP(clk), 
        .CDN(n4116), .Q(\i_Digital_core/i_balance_cntr/integrator_reg[13] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/integrator_reg_reg[10]  ( .D(
        \i_Digital_core/i_balance_cntr/integrator_reg_input[10] ), .CP(clk), 
        .CDN(n4119), .Q(\i_Digital_core/i_balance_cntr/integrator_reg[10] ) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/integrator_reg_reg[11]  ( .D(
        \i_Digital_core/i_balance_cntr/integrator_reg_input[11] ), .CP(clk), 
        .CDN(n4116), .Q(\i_Digital_core/i_balance_cntr/integrator_reg[11] ) );
  DFCND1BWP \i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_reg[1]  ( 
        .D(n3842), .CP(clk), .CDN(n4111), .Q(n4356), .QN(n1917) );
  DFCNQD4BWP \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[20]  ( 
        .D(n3967), .CP(clk), .CDN(n4110), .Q(n1660) );
  EDFCNQD4BWP \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]  ( 
        .D(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[25] ), 
        .E(n4576), .CP(clk), .CDN(rst_n), .Q(\i_Digital_core/ptch_w [14]) );
  DFNCND2BWP \iRST/rst_n_reg  ( .D(n3838), .CPN(clk), .CDN(RST_n), .Q(rst_n)
         );
  DFCND2BWP \i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_reg[14]  ( 
        .D(\i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_sub[14] ), .CP(clk), .CDN(rst_n), .Q(n4299), .QN(n1856) );
  DFCND2BWP \i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_reg[4]  ( 
        .D(n3837), .CP(clk), .CDN(n4111), .Q(n1639), .QN(n4361) );
  DFCND2BWP \i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_reg[13]  ( 
        .D(\i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_sub[13] ), .CP(clk), .CDN(n4112), .Q(n1617), .QN(n3933) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/integrator_reg_reg[17]  ( .D(
        \i_Digital_core/i_balance_cntr/integrator_reg_input[17] ), .CP(clk), 
        .CDN(n4117), .Q(\i_Digital_core/i_balance_cntr/integrator_reg[17] ) );
  DFCND2BWP \i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_reg[8]  ( 
        .D(\i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_sub[8] ), 
        .CP(clk), .CDN(n4111), .Q(n1701), .QN(n3962) );
  DFCND2BWP \i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_reg[11]  ( 
        .D(\i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_sub[11] ), .CP(clk), .CDN(n4111), .Q(n1646), .QN(n3956) );
  DFCND1BWP \i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_reg[15]  ( 
        .D(\i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_sub[15] ), .CP(clk), .CDN(n4112), .Q(n3938), .QN(n1889) );
  DFCND1BWP \i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_reg[9]  ( 
        .D(\i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_sub[9] ), 
        .CP(clk), .CDN(n4112), .Q(n4337), .QN(n1992) );
  EDFCND1BWP \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[26]  ( 
        .D(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[26] ), 
        .E(n4083), .CP(clk), .CDN(n4105), .Q(n3995), .QN(n3985) );
  DFCNQD1BWP \i_Digital_core/i_balance_cntr/ptch_D_term_reg[10]  ( .D(n2454), 
        .CP(clk), .CDN(n4124), .Q(
        \i_Digital_core/i_balance_cntr/ptch_D_term[10] ) );
  FA1D0BWP \i_Digital_core/intadd_1/U12  ( .A(\i_Digital_core/intadd_1/A[2] ), 
        .B(n2642), .CI(\i_Digital_core/intadd_1/n12 ), .CO(
        \i_Digital_core/intadd_1/n11 ), .S(\i_Digital_core/intadd_0/A[3] ) );
  DFCND4BWP \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[24]  ( 
        .D(n4050), .CP(clk), .CDN(rst_n), .Q(n4000), .QN(n3999) );
  DEL050D1BWP U3709 ( .I(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_sub[4] ), 
        .Z(n3837) );
  BUFFD0BWP U3710 ( .I(\iRST/q1 ), .Z(n3838) );
  DEL050D1BWP U3711 ( .I(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_sub[3] ), 
        .Z(n3839) );
  BUFFD0BWP U3712 ( .I(\i_Digital_core/ld_cell_diff_w [3]), .Z(n3840) );
  CKBD1BWP U3713 ( .I(\i_Digital_core/i_steer_en/ld_cell_diff_w[0] ), .Z(n3841) );
  DEL050D1BWP U3714 ( .I(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_sub[1] ), 
        .Z(n3842) );
  CKBD1BWP U3715 ( .I(\i_Digital_core/i_balance_cntr/integrator_reg[0] ), .Z(
        n3843) );
  CKBD1BWP U3716 ( .I(\i_Digital_core/i_inert_intr/azl[2] ), .Z(n3844) );
  CKBD1BWP U3717 ( .I(\i_Auth_blk/rx/N49 ), .Z(n3845) );
  CKBD1BWP U3718 ( .I(\i_Digital_core/i_steer_en/N78 ), .Z(n3846) );
  NR2XD0BWP U3719 ( .A1(\i_Digital_core/i_steer_en/cnt[0] ), .A2(n3940), .ZN(
        \i_Digital_core/i_steer_en/N78 ) );
  CKBD1BWP U3720 ( .I(\i_Digital_core/i_inert_intr/azh[7] ), .Z(n3847) );
  BUFFD0BWP U3721 ( .I(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_sub[0] ), 
        .Z(n3848) );
  CKBD1BWP U3722 ( .I(\i_Digital_core/i_inert_intr/ptchl[4] ), .Z(n3849) );
  CKBD1BWP U3723 ( .I(\i_Digital_core/i_inert_intr/ptchl[5] ), .Z(n3850) );
  DEL050D1BWP U3724 ( .I(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_sub[2] ), 
        .Z(n3851) );
  CKBD1BWP U3725 ( .I(\i_Digital_core/lft_rev_wire ), .Z(n3852) );
  CKBD1BWP U3726 ( .I(\i_Digital_core/i_inert_intr/azl[1] ), .Z(n3853) );
  CKBD1BWP U3727 ( .I(\i_Digital_core/i_inert_intr/azl[6] ), .Z(n3854) );
  DEL050D1BWP U3728 ( .I(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_sub[6] ), 
        .Z(n3855) );
  CKBD1BWP U3729 ( .I(\i_Digital_core/i_inert_intr/azl[3] ), .Z(n3856) );
  CKBD1BWP U3730 ( .I(\i_Digital_core/i_inert_intr/azl[0] ), .Z(n3857) );
  CKBD1BWP U3731 ( .I(\i_Digital_core/i_inert_intr/azl[5] ), .Z(n3858) );
  CKBD1BWP U3732 ( .I(\i_Digital_core/i_inert_intr/azl[4] ), .Z(n3859) );
  CKBD1BWP U3733 ( .I(n2544), .Z(n3860) );
  CKBD1BWP U3734 ( .I(\i_Digital_core/rght_rev_wire ), .Z(n3861) );
  CKBD1BWP U3735 ( .I(\i_Auth_blk/rx/RX_stable ), .Z(n3862) );
  CKBD1BWP U3736 ( .I(n2670), .Z(n3863) );
  CKBD1BWP U3737 ( .I(n2669), .Z(n3864) );
  CKBD1BWP U3738 ( .I(\i_Digital_core/ld_cell_diff_w [6]), .Z(n3865) );
  CKBD1BWP U3739 ( .I(\i_Digital_core/i_balance_cntr/N144 ), .Z(n3866) );
  BUFFD0BWP U3740 ( .I(\i_Digital_core/ld_cell_diff_w [7]), .Z(n3867) );
  CKBD1BWP U3741 ( .I(\i_Digital_core/ld_cell_diff_w [4]), .Z(n3868) );
  CKBD1BWP U3742 ( .I(n4590), .Z(n3869) );
  CKBD1BWP U3743 ( .I(n4574), .Z(n3870) );
  BUFFD0BWP U3744 ( .I(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_sub[5] ), 
        .Z(n3871) );
  CKBD1BWP U3745 ( .I(\i_Digital_core/i_inert_intr/azh[6] ), .Z(n3872) );
  CKBD1BWP U3746 ( .I(\i_Digital_core/i_inert_intr/azh[5] ), .Z(n3873) );
  DEL050D1BWP U3747 ( .I(\i_Auth_blk/rx/stable_ff ), .Z(n3874) );
  CKBD1BWP U3748 ( .I(\i_Digital_core/i_balance_cntr/ptch_err_sat_delay[9] ), 
        .Z(n3875) );
  CKBD1BWP U3749 ( .I(\i_Digital_core/i_inert_intr/azl[7] ), .Z(n3876) );
  CKBD1BWP U3750 ( .I(\i_Digital_core/i_inert_intr/azh[4] ), .Z(n3877) );
  CKBD1BWP U3751 ( .I(\i_Digital_core/i_inert_intr/azh[3] ), .Z(n3878) );
  CKBD1BWP U3752 ( .I(\i_Digital_core/i_inert_intr/azh[2] ), .Z(n3879) );
  CKBD1BWP U3753 ( .I(\i_Digital_core/i_inert_intr/azh[1] ), .Z(n3880) );
  CKBD1BWP U3754 ( .I(n2532), .Z(n3881) );
  CKBD1BWP U3755 ( .I(n2533), .Z(n3882) );
  CKBD1BWP U3756 ( .I(\i_Digital_core/i_balance_cntr/ptch_err_sat_delay[8] ), 
        .Z(n3883) );
  BUFFD0BWP U3757 ( .I(\i_Auth_blk/rx/bit_cnt[3] ), .Z(n3884) );
  CKBD1BWP U3758 ( .I(\i_Digital_core/i_inert_intr/azh[0] ), .Z(n3885) );
  CKBD1BWP U3759 ( .I(\i_mtr_drv/rght_inst/i_srff/N7 ), .Z(n3886) );
  CKBD1BWP U3760 ( .I(\i_mtr_drv/lft_inst/i_srff/N7 ), .Z(n3887) );
  CKBD1BWP U3761 ( .I(\i_Auth_blk/rx/N30 ), .Z(n3888) );
  CKBD1BWP U3762 ( .I(\i_Auth_blk/rx/N50 ), .Z(n3889) );
  CKBD1BWP U3763 ( .I(\i_Auth_blk/rx/N24 ), .Z(n3890) );
  DEL050D1BWP U3764 ( .I(\i_Digital_core/ld_cell_diff_w [10]), .Z(n3891) );
  CKBD1BWP U3765 ( .I(\i_Digital_core/ld_cell_diff_w [9]), .Z(n3892) );
  CKBD1BWP U3766 ( .I(\i_Digital_core/ld_cell_diff_w [8]), .Z(n3893) );
  DEL050D1BWP U3767 ( .I(\i_Digital_core/i_inert_intr/int_ff1 ), .Z(n3894) );
  CKBD1BWP U3768 ( .I(\i_A2D_intf/n83 ), .Z(n3895) );
  CKBD1BWP U3769 ( .I(\i_Auth_blk/rx_data [1]), .Z(n3896) );
  CKBD1BWP U3770 ( .I(\i_Digital_core/i_inert_intr/ptchh[7] ), .Z(n3897) );
  CKBD1BWP U3771 ( .I(\i_Digital_core/i_inert_intr/ptchh[3] ), .Z(n3898) );
  CKBD1BWP U3772 ( .I(\i_Digital_core/i_balance_cntr/ptch_err_sat_delay[0] ), 
        .Z(n3899) );
  CKBD1BWP U3773 ( .I(\i_Digital_core/i_inert_intr/ptchl[2] ), .Z(n3900) );
  CKBD1BWP U3774 ( .I(\i_Auth_blk/rx_data [2]), .Z(n3901) );
  CKBD1BWP U3775 ( .I(\i_Digital_core/i_inert_intr/ptchl[6] ), .Z(n3902) );
  CKBD1BWP U3776 ( .I(\i_Digital_core/i_inert_intr/ptchl[7] ), .Z(n3903) );
  CKBD1BWP U3777 ( .I(\i_Digital_core/i_inert_intr/ptchl[0] ), .Z(n3904) );
  CKBD1BWP U3778 ( .I(\i_Digital_core/ld_cell_diff_w [5]), .Z(n3905) );
  CKBD1BWP U3779 ( .I(\i_Digital_core/i_inert_intr/ptchh[0] ), .Z(n3906) );
  CKBD1BWP U3780 ( .I(\i_Auth_blk/rx_data [6]), .Z(n3907) );
  CKBD1BWP U3781 ( .I(\i_Digital_core/i_inert_intr/ptchh[2] ), .Z(n3908) );
  CKBD1BWP U3782 ( .I(\i_Digital_core/i_balance_cntr/ptch_err_sat_delay[2] ), 
        .Z(n3909) );
  CKBD1BWP U3783 ( .I(\i_Digital_core/i_balance_cntr/ptch_err_sat_delay[4] ), 
        .Z(n3910) );
  CKBD1BWP U3784 ( .I(\i_Digital_core/i_inert_intr/ptchh[6] ), .Z(n3911) );
  CKBD1BWP U3785 ( .I(\i_Digital_core/i_balance_cntr/ptch_err_sat_delay[7] ), 
        .Z(n3912) );
  CKBD1BWP U3786 ( .I(\i_Digital_core/i_inert_intr/ptchl[3] ), .Z(n3913) );
  CKBD1BWP U3787 ( .I(\i_Digital_core/i_balance_cntr/ptch_err_sat_delay[6] ), 
        .Z(n3914) );
  CKBD1BWP U3788 ( .I(\i_Auth_blk/rx_data [7]), .Z(n3915) );
  CKBD1BWP U3789 ( .I(\i_Auth_blk/rx_data [3]), .Z(n3916) );
  CKBD1BWP U3790 ( .I(\i_Auth_blk/rx/rx_shft_reg[8] ), .Z(n3917) );
  CKBD1BWP U3791 ( .I(\i_Auth_blk/rx_data [5]), .Z(n3918) );
  CKBD1BWP U3792 ( .I(\i_Auth_blk/rx_data [4]), .Z(n3919) );
  CKBD1BWP U3793 ( .I(\i_Digital_core/i_balance_cntr/ptch_err_sat_delay[5] ), 
        .Z(n3920) );
  CKBD1BWP U3794 ( .I(\i_Digital_core/i_inert_intr/ptchh[5] ), .Z(n3921) );
  CKBD1BWP U3795 ( .I(\i_Digital_core/i_inert_intr/ptchh[4] ), .Z(n3922) );
  CKBD1BWP U3796 ( .I(\i_Digital_core/i_inert_intr/ptchl[1] ), .Z(n3923) );
  CKBD1BWP U3797 ( .I(\i_Digital_core/i_inert_intr/ptchh[1] ), .Z(n3924) );
  CKBD1BWP U3798 ( .I(\i_Digital_core/i_balance_cntr/ptch_err_sat_delay[1] ), 
        .Z(n3925) );
  CKBD1BWP U3799 ( .I(\i_Digital_core/i_balance_cntr/ptch_err_sat_delay[3] ), 
        .Z(n3926) );
  INVD4BWP U3800 ( .I(n4505), .ZN(n4468) );
  ND2D2BWP U3801 ( .A1(n3991), .A2(n4366), .ZN(n4369) );
  MOAI22D1BWP U3802 ( .A1(\i_Digital_core/i_balance_cntr/integrator_reg[1] ), 
        .A2(n3757), .B1(n4067), .B2(n4013), .ZN(n3979) );
  FCICOND2BWP U3803 ( .A(n3969), .B(n3973), .CI(
        \i_Digital_core/i_balance_cntr/integrator_reg[11] ), .CON(n2429) );
  INVD2BWP U3804 ( .I(n2430), .ZN(n3969) );
  ND2D3BWP U3805 ( .A1(n1643), .A2(n4359), .ZN(n4358) );
  INVD4BWP U3806 ( .I(n4497), .ZN(n4546) );
  CKND2D8BWP U3807 ( .A1(n3738), .A2(n4079), .ZN(n3736) );
  CKBD12BWP U3808 ( .I(n3689), .Z(n4022) );
  INVD12BWP U3809 ( .I(n4556), .ZN(n3689) );
  CKND2D3BWP U3810 ( .A1(n4468), .A2(n3934), .ZN(n4522) );
  CKND2BWP U3811 ( .I(n3735), .ZN(n2390) );
  XNR3D4BWP U3812 ( .A1(n1646), .A2(n4281), .A3(n4293), .ZN(n4282) );
  ND4D2BWP U3813 ( .A1(n3942), .A2(n4396), .A3(n4395), .A4(n4394), .ZN(n4397)
         );
  CKND2BWP U3814 ( .I(n4350), .ZN(n4351) );
  CKND6BWP U3815 ( .I(n4007), .ZN(n4058) );
  AN3D8BWP U3816 ( .A1(n3736), .A2(n4094), .A3(n2675), .Z(n4007) );
  FCICOND2BWP U3817 ( .A(n2740), .B(n3753), .CI(n2773), .CON(n3993) );
  OAI31D2BWP U3818 ( .A1(n4349), .A2(n4350), .A3(n3958), .B(n4378), .ZN(n4353)
         );
  DCCKND4BWP U3819 ( .I(n3546), .ZN(n2469) );
  BUFFD4BWP U3820 ( .I(n2771), .Z(n4066) );
  OAI211D2BWP U3821 ( .A1(n1620), .A2(n3990), .B(n4365), .C(n4364), .ZN(n4366)
         );
  DEL100D1BWP U3822 ( .I(n3703), .Z(n4046) );
  XOR2D1BWP U3823 ( .A1(n1617), .A2(n4329), .Z(n4327) );
  CKND3BWP U3824 ( .I(n4020), .ZN(n4021) );
  INVD0BWP U3825 ( .I(n3983), .ZN(n4020) );
  DEL100D1BWP U3826 ( .I(n3733), .Z(n3982) );
  INVD2BWP U3827 ( .I(n3690), .ZN(n2432) );
  CKND2D2BWP U3828 ( .A1(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_rt_comp[0] ), 
        .A2(n4185), .ZN(n4186) );
  CKND2D4BWP U3829 ( .A1(n4402), .A2(n3957), .ZN(n4396) );
  INVD1BWP U3830 ( .I(n4334), .ZN(n4402) );
  CKBD16BWP U3831 ( .I(n2768), .Z(n4067) );
  AOI21D2BWP U3832 ( .A1(n3983), .A2(\i_Digital_core/ptch_w [1]), .B(n3930), 
        .ZN(n2768) );
  XNR3D4BWP U3833 ( .A1(\i_Digital_core/ptch_w [3]), .A2(n4306), .A3(n4305), 
        .ZN(n3960) );
  INVD2BWP U3834 ( .I(n4291), .ZN(n4306) );
  INR2XD1BWP U3835 ( .A1(n2986), .B1(
        \i_Digital_core/i_balance_cntr/lft_shaped[8] ), .ZN(n2983) );
  INR2XD1BWP U3836 ( .A1(n2989), .B1(
        \i_Digital_core/i_balance_cntr/lft_shaped[7] ), .ZN(n2986) );
  ND3D4BWP U3837 ( .A1(n4015), .A2(n4014), .A3(n4003), .ZN(n4550) );
  OA21D1BWP U3838 ( .A1(n4464), .A2(n4257), .B(n2381), .Z(n4251) );
  CKND2D3BWP U3839 ( .A1(n4464), .A2(n4257), .ZN(n2381) );
  XNR3D2BWP U3840 ( .A1(n1651), .A2(n4336), .A3(n4335), .ZN(n3957) );
  AN2D2BWP U3841 ( .A1(n3997), .A2(n4424), .Z(n4436) );
  CKND2D3BWP U3842 ( .A1(\i_Digital_core/i_steer_en/cnt[12] ), .A2(n2629), 
        .ZN(n3097) );
  CKND2BWP U3843 ( .I(n3098), .ZN(n2629) );
  CKXOR2D2BWP U3844 ( .A1(n3262), .A2(n2647), .Z(n4480) );
  NR2XD4BWP U3845 ( .A1(n4581), .A2(\i_Digital_core/i_inert_intr/ptch_rt[13] ), 
        .ZN(n3262) );
  INVD4BWP U3846 ( .I(n4058), .ZN(n2391) );
  FCICOND2BWP U3847 ( .A(n4520), .B(\i_Digital_core/ptch_w [3]), .CI(n4519), 
        .CON(n4521) );
  XOR3D1BWP U3848 ( .A1(\i_Digital_core/ptch_w [2]), .A2(n4520), .A3(n4469), 
        .Z(n4473) );
  INVD3BWP U3849 ( .I(n4472), .ZN(n4520) );
  CKND2D1BWP U3850 ( .A1(n2379), .A2(n3249), .ZN(n4536) );
  CKND2BWP U3851 ( .I(n4480), .ZN(n2379) );
  CKND2D3BWP U3852 ( .A1(\i_Digital_core/i_steer_en/cnt[13] ), .A2(n2628), 
        .ZN(n3096) );
  CKND2BWP U3853 ( .I(n3097), .ZN(n2628) );
  NR2D2BWP U3854 ( .A1(\i_Digital_core/i_steer_en/cnt[15] ), .A2(n3095), .ZN(
        n2928) );
  NR2XD2BWP U3855 ( .A1(n2627), .A2(n3096), .ZN(n3095) );
  CKND2D3BWP U3856 ( .A1(\i_Digital_core/i_steer_en/cnt[21] ), .A2(n2623), 
        .ZN(n3088) );
  CKND2BWP U3857 ( .I(n3089), .ZN(n2623) );
  CKND2D2BWP U3858 ( .A1(n3932), .A2(n3960), .ZN(n4412) );
  CKND2D2BWP U3859 ( .A1(n4191), .A2(n4190), .ZN(n4189) );
  OAI21D1BWP U3860 ( .A1(n1643), .A2(n4359), .B(n4358), .ZN(n4367) );
  OAI22D1BWP U3861 ( .A1(n4354), .A2(n4364), .B1(n4353), .B2(n4352), .ZN(n4372) );
  OA21D1BWP U3862 ( .A1(n4389), .A2(n4385), .B(n4384), .Z(n4386) );
  INVD1BWP U3863 ( .I(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp[10] ), .ZN(
        n4329) );
  MAOI222D2BWP U3864 ( .A(n4337), .B(n1639), .C(n1975), .ZN(n4328) );
  MAOI222D2BWP U3865 ( .A(n1856), .B(n1651), .C(n1646), .ZN(n4301) );
  OAI211D2BWP U3866 ( .A1(n4402), .A2(n3957), .B(n4401), .C(n4400), .ZN(n4403)
         );
  OA31D1BWP U3867 ( .A1(n4399), .A2(n3947), .A3(n4398), .B(n4397), .Z(n4400)
         );
  OAI211D2BWP U3868 ( .A1(n3942), .A2(n4395), .B(n4394), .C(n4393), .ZN(n4401)
         );
  IND2D1BWP U3869 ( .A1(n4404), .B1(n4403), .ZN(n4405) );
  MAOI222D2BWP U3870 ( .A(n4280), .B(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp[10] ), .C(
        n4279), .ZN(n4294) );
  OA31D1BWP U3871 ( .A1(n4423), .A2(n4422), .A3(n4421), .B(n4420), .Z(n4424)
         );
  NR2XD0BWP U3872 ( .A1(n2381), .A2(\i_Digital_core/i_inert_intr/ptch_rt[12] ), 
        .ZN(n3276) );
  OAI21D1BWP U3873 ( .A1(n4463), .A2(n4236), .B(n4235), .ZN(n4234) );
  INR2XD1BWP U3874 ( .A1(n4018), .B1(n3690), .ZN(n3748) );
  INVD2BWP U3875 ( .I(n2428), .ZN(n3724) );
  NR2D4BWP U3876 ( .A1(n4067), .A2(n4013), .ZN(n3757) );
  XOR3D1BWP U3877 ( .A1(\i_Digital_core/i_balance_cntr/prev_ptch_err[8] ), 
        .A2(n3565), .A3(n4582), .Z(n3561) );
  CKND0BWP U3878 ( .I(n4203), .ZN(n4202) );
  INVD2BWP U3879 ( .I(n2802), .ZN(n2461) );
  INR2XD0BWP U3880 ( .A1(n3000), .B1(
        \i_Digital_core/i_balance_cntr/lft_shaped[3] ), .ZN(n2997) );
  CKBD0BWP U3881 ( .I(n3724), .Z(n3994) );
  ND2D2BWP U3882 ( .A1(n4514), .A2(n4516), .ZN(n4460) );
  AOI21D2BWP U3883 ( .A1(n4021), .A2(\i_Digital_core/ptch_w [2]), .B(n3971), 
        .ZN(n2771) );
  CKND0BWP U3884 ( .I(n4526), .ZN(n4532) );
  CKND0BWP U3885 ( .I(n3101), .ZN(n2632) );
  CKND2D0BWP U3886 ( .A1(\i_Digital_core/i_steer_en/cnt[9] ), .A2(n2632), .ZN(
        n3100) );
  CKND0BWP U3887 ( .I(n3099), .ZN(n2630) );
  CKND2D1BWP U3888 ( .A1(\i_Digital_core/i_steer_en/cnt[11] ), .A2(n2630), 
        .ZN(n3098) );
  CKND0BWP U3889 ( .I(n3100), .ZN(n2631) );
  ND2D2BWP U3890 ( .A1(\i_Digital_core/i_steer_en/cnt[10] ), .A2(n2631), .ZN(
        n3099) );
  ND2D1BWP U3891 ( .A1(n4205), .A2(n4204), .ZN(n4203) );
  MAOI222D2BWP U3892 ( .A(n4232), .B(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int[8] ), .C(
        n4231), .ZN(n4241) );
  AOI22D1BWP U3893 ( .A1(n4230), .A2(n4229), .B1(n4228), .B2(n4227), .ZN(n4231) );
  MAOI222D2BWP U3894 ( .A(n3952), .B(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int[3] ), .C(
        n4199), .ZN(n4212) );
  NR2XD0BWP U3895 ( .A1(n2661), .A2(n3111), .ZN(n3110) );
  INR2D4BWP U3896 ( .A1(n2997), .B1(
        \i_Digital_core/i_balance_cntr/lft_shaped[4] ), .ZN(n2995) );
  INR2D2BWP U3897 ( .A1(n3565), .B1(n4582), .ZN(n3567) );
  OAI211D2BWP U3898 ( .A1(n4389), .A2(n4388), .B(n4387), .C(n4386), .ZN(n4390)
         );
  XNR3D0BWP U3899 ( .A1(n4074), .A2(n4268), .A3(n4267), .ZN(n3927) );
  INVD2BWP U3900 ( .I(n4254), .ZN(n3928) );
  FCICOND1BWP U3901 ( .A(n4565), .B(n2795), .CI(n2796), .CON(n2794) );
  NR2D1BWP U3902 ( .A1(n3563), .A2(n3943), .ZN(n4027) );
  CKND2D2BWP U3903 ( .A1(n3936), .A2(n4413), .ZN(n4415) );
  INVD2BWP U3904 ( .I(n4514), .ZN(n4459) );
  XOR2D1BWP U3905 ( .A1(n1620), .A2(n4331), .Z(n4332) );
  CKXOR2D1BWP U3906 ( .A1(n1639), .A2(n4315), .Z(n4318) );
  INR2D4BWP U3907 ( .A1(n3564), .B1(n4573), .ZN(n3568) );
  CKND4BWP U3908 ( .I(n4565), .ZN(n2798) );
  OA21D2BWP U3909 ( .A1(n4191), .A2(n4190), .B(n4189), .Z(n4192) );
  XOR2D1BWP U3910 ( .A1(n1975), .A2(n4337), .Z(n4315) );
  AOI22D4BWP U3911 ( .A1(n2773), .A2(n3566), .B1(n3569), .B2(
        \i_Digital_core/i_balance_cntr/prev_ptch_err[6] ), .ZN(n3564) );
  MAOI222D2BWP U3912 ( .A(n3724), .B(n3973), .C(
        \i_Digital_core/i_balance_cntr/integrator_reg[13] ), .ZN(n2427) );
  AN2D4BWP U3913 ( .A1(n3708), .A2(n4065), .Z(n3755) );
  ND2D1BWP U3914 ( .A1(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int[2] ), .A2(
        n4192), .ZN(n4198) );
  OAI22D4BWP U3915 ( .A1(n4583), .A2(n2793), .B1(n3570), .B2(n2616), .ZN(n3566) );
  OA21D1BWP U3916 ( .A1(n4575), .A2(n4188), .B(n4187), .Z(n3952) );
  ND2D2BWP U3917 ( .A1(n4575), .A2(n4188), .ZN(n4187) );
  ND2D2BWP U3918 ( .A1(n4348), .A2(n4381), .ZN(n4376) );
  CKND2D2BWP U3919 ( .A1(n1641), .A2(n4348), .ZN(n4350) );
  CKND2D2BWP U3920 ( .A1(n1701), .A2(n3950), .ZN(n4348) );
  OR2D4BWP U3921 ( .A1(n3566), .A2(n2773), .Z(n3569) );
  CKND1BWP U3922 ( .I(\i_Digital_core/i_inert_intr/ptch_rt[2] ), .ZN(n4190) );
  CKND2BWP U3923 ( .I(n4256), .ZN(n4254) );
  OAI21D1BWP U3924 ( .A1(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int[9] ), .A2(
        n4238), .B(n4237), .ZN(n4239) );
  INVD2BWP U3925 ( .I(n4318), .ZN(n4336) );
  ND2D2BWP U3926 ( .A1(n4376), .A2(n4377), .ZN(n4378) );
  FCICOND1BWP U3927 ( .A(n4436), .B(n4435), .CI(n4434), .CON(n4445) );
  ND2D1BWP U3928 ( .A1(n4507), .A2(n4508), .ZN(n4524) );
  AN4D2BWP U3929 ( .A1(n2928), .A2(n2656), .A3(n2929), .A4(n2930), .Z(n2806)
         );
  CKND2D1BWP U3930 ( .A1(\i_Digital_core/i_steer_en/cnt[23] ), .A2(n3112), 
        .ZN(n3111) );
  CKND0BWP U3931 ( .I(\i_Digital_core/i_balance_cntr/prev_ptch_err[5] ), .ZN(
        n2616) );
  ND2D1BWP U3932 ( .A1(n4371), .A2(n4370), .ZN(n4385) );
  OAI21D0BWP U3933 ( .A1(n1641), .A2(n4329), .B(n1614), .ZN(n4330) );
  CKND0BWP U3934 ( .I(n4305), .ZN(n4288) );
  CKBD0BWP U3935 ( .I(n4307), .Z(n3968) );
  CKXOR2D1BWP U3936 ( .A1(n1646), .A2(n3945), .Z(n4300) );
  XOR2D0BWP U3937 ( .A1(n1617), .A2(n3961), .Z(n4279) );
  CKND2D2BWP U3938 ( .A1(n4000), .A2(n1690), .ZN(n4549) );
  MAOI222D2BWP U3939 ( .A(n3727), .B(n3973), .C(
        \i_Digital_core/i_balance_cntr/integrator_reg[12] ), .ZN(n2428) );
  INVD2BWP U3940 ( .I(n2429), .ZN(n3727) );
  CKND12BWP U3941 ( .I(n4557), .ZN(n3688) );
  IOA22D1BWP U3942 ( .B1(\i_Digital_core/i_balance_cntr/integrator_reg[1] ), 
        .B2(n3757), .A1(n4067), .A2(n4013), .ZN(n3980) );
  CKND0BWP U3943 ( .I(n4385), .ZN(n4375) );
  ND2D2BWP U3944 ( .A1(n1643), .A2(n3962), .ZN(n4381) );
  MAOI222D2BWP U3945 ( .A(n1992), .B(n1651), .C(n1620), .ZN(n4340) );
  XOR2D0BWP U3946 ( .A1(n1920), .A2(n4308), .Z(n4309) );
  OAI21D0BWP U3947 ( .A1(n4303), .A2(n4470), .B(n3959), .ZN(n4304) );
  CKND0BWP U3948 ( .I(n3968), .ZN(n4303) );
  XOR3D0BWP U3949 ( .A1(\i_Digital_core/ptch_w [2]), .A2(n3959), .A3(n3968), 
        .Z(n4324) );
  CKND1BWP U3950 ( .I(n4283), .ZN(n4426) );
  MAOI222D2BWP U3951 ( .A(n4292), .B(n1646), .C(n4276), .ZN(n4428) );
  ND2D2BWP U3952 ( .A1(n3700), .A2(n4069), .ZN(n3754) );
  NR2XD3BWP U3953 ( .A1(n1690), .A2(n4000), .ZN(n3996) );
  CKND0BWP U3954 ( .I(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int[9] ), .ZN(
        n4240) );
  CKND0BWP U3955 ( .I(n4241), .ZN(n4238) );
  INVD2BWP U3956 ( .I(n3937), .ZN(n2462) );
  INVD2BWP U3957 ( .I(n3985), .ZN(n4075) );
  INVD2BWP U3958 ( .I(\i_Digital_core/ptch_w [14]), .ZN(n4017) );
  INVD2BWP U3959 ( .I(n4489), .ZN(n4493) );
  ND2D1BWP U3960 ( .A1(n4045), .A2(n3985), .ZN(n4012) );
  CKBD2BWP U3961 ( .I(n2774), .Z(n4065) );
  CKND0BWP U3962 ( .I(n4008), .ZN(n4009) );
  CKND2D0BWP U3963 ( .A1(\i_Digital_core/i_steer_en/cnt[3] ), .A2(n2638), .ZN(
        n3106) );
  CKND0BWP U3964 ( .I(n3105), .ZN(n2636) );
  CKND2D0BWP U3965 ( .A1(\i_Digital_core/i_steer_en/cnt[5] ), .A2(n2636), .ZN(
        n3104) );
  CKND0BWP U3966 ( .I(n3106), .ZN(n2637) );
  ND2D1BWP U3967 ( .A1(\i_Digital_core/i_steer_en/cnt[4] ), .A2(n2637), .ZN(
        n3105) );
  CKND0BWP U3968 ( .I(n3104), .ZN(n2635) );
  ND2D1BWP U3969 ( .A1(\i_Digital_core/i_steer_en/cnt[6] ), .A2(n2635), .ZN(
        n3103) );
  NR2D3BWP U3970 ( .A1(n4009), .A2(n2614), .ZN(n3558) );
  CKND0BWP U3971 ( .I(n4217), .ZN(n4219) );
  INR2XD1BWP U3972 ( .A1(n2995), .B1(
        \i_Digital_core/i_balance_cntr/lft_shaped[5] ), .ZN(n2992) );
  CKND0BWP U3973 ( .I(n3012), .ZN(n2405) );
  CKBD3BWP U3974 ( .I(n2982), .Z(n4070) );
  CKBD3BWP U3975 ( .I(n2767), .Z(n4068) );
  OAI22D2BWP U3976 ( .A1(n2474), .A2(n3564), .B1(n3568), .B2(n2529), .ZN(n3565) );
  AOI22D0BWP U3977 ( .A1(n3688), .A2(n3970), .B1(n3689), .B2(n3986), .ZN(n3729) );
  AOI22D0BWP U3978 ( .A1(n3688), .A2(n2431), .B1(n3689), .B2(n3982), .ZN(n3732) );
  CKND0BWP U3979 ( .I(\i_Digital_core/i_balance_cntr/integrator_reg[13] ), 
        .ZN(n4569) );
  AOI22D0BWP U3980 ( .A1(n3688), .A2(n2428), .B1(n3689), .B2(n3994), .ZN(n3723) );
  AOI22D0BWP U3981 ( .A1(n3688), .A2(n2426), .B1(n3689), .B2(n4060), .ZN(n3717) );
  AOI22D0BWP U3982 ( .A1(n3688), .A2(n3931), .B1(n3689), .B2(n3715), .ZN(n3714) );
  AOI22D0BWP U3983 ( .A1(n3688), .A2(n4002), .B1(n3689), .B2(n4006), .ZN(n3687) );
  OAI21D2BWP U3984 ( .A1(n4560), .A2(n4551), .B(n4012), .ZN(n2473) );
  OA21D0BWP U3985 ( .A1(n1660), .A2(n4299), .B(n4265), .Z(n3929) );
  AN2D4BWP U3986 ( .A1(n4045), .A2(n3985), .Z(n3930) );
  OAI21D0BWP U3987 ( .A1(n4191), .A2(n4190), .B(n4189), .ZN(n4196) );
  IND2D1BWP U3988 ( .A1(\i_Digital_core/i_balance_cntr/lft_shaped[9] ), .B1(
        n2983), .ZN(n3012) );
  IND2D4BWP U3989 ( .A1(n4019), .B1(n2469), .ZN(n4013) );
  XOR3D2BWP U3990 ( .A1(n1639), .A2(n4344), .A3(n4340), .Z(n4395) );
  CKND4BWP U3991 ( .I(n4558), .ZN(n3973) );
  CKND1BWP U3992 ( .I(n4189), .ZN(n4575) );
  CKAN2D1BWP U3993 ( .A1(\i_piezo_drv/counter [6]), .A2(n2812), .Z(n2810) );
  INR2XD1BWP U3994 ( .A1(n3003), .B1(
        \i_Digital_core/i_balance_cntr/lft_shaped[2] ), .ZN(n3000) );
  OAI22D2BWP U3995 ( .A1(n3158), .A2(n3159), .B1(n3160), .B2(n3117), .ZN(n3154) );
  NR2XD1BWP U3996 ( .A1(n3989), .A2(n4389), .ZN(n4380) );
  NR2XD1BWP U3997 ( .A1(n4375), .A2(n4374), .ZN(n3989) );
  ND4D1BWP U3998 ( .A1(n4418), .A2(n4412), .A3(n4324), .A4(n4323), .ZN(n4425)
         );
  OAI21D1BWP U3999 ( .A1(\i_Digital_core/ptch_w [0]), .A2(n4409), .B(n4408), 
        .ZN(n4410) );
  XOR3D1BWP U4000 ( .A1(n1651), .A2(n1620), .A3(n4337), .Z(n4338) );
  AOI22D4BWP U4001 ( .A1(\i_Digital_core/i_balance_cntr/integrator_reg[5] ), 
        .A2(n3754), .B1(n4583), .B2(n2433), .ZN(n3753) );
  OAI31D2BWP U4002 ( .A1(n1917), .A2(n3950), .A3(n4367), .B(n4363), .ZN(n4365)
         );
  CKND4BWP U4003 ( .I(n3700), .ZN(n2433) );
  OR2D4BWP U4004 ( .A1(n4323), .A2(n4324), .Z(n4411) );
  AOI22D4BWP U4005 ( .A1(n4362), .A2(n4361), .B1(n1920), .B2(n1641), .ZN(n4363) );
  CKND2D3BWP U4006 ( .A1(n1917), .A2(n4360), .ZN(n4362) );
  INR2D4BWP U4007 ( .A1(n2793), .B1(n4069), .ZN(n3570) );
  OAI211D2BWP U4008 ( .A1(n4014), .A2(n4503), .B(n4502), .C(n4501), .ZN(n4504)
         );
  FCICOND2BWP U4009 ( .A(n3951), .B(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int[5] ), .CI(
        n4215), .CON(n4217) );
  OAI21D4BWP U4010 ( .A1(n4377), .A2(n1643), .B(n4368), .ZN(n4360) );
  XOR3D2BWP U4011 ( .A1(n3973), .A2(n4074), .A3(n4504), .Z(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[26] )
         );
  MAOI222D1BWP U4012 ( .A(n2740), .B(n2773), .C(n3753), .ZN(n3698) );
  AOI22D4BWP U4013 ( .A1(n3752), .A2(
        \i_Digital_core/i_balance_cntr/integrator_reg[7] ), .B1(n3993), .B2(
        n2474), .ZN(n3749) );
  OAI22D1BWP U4014 ( .A1(n3716), .A2(n4567), .B1(n3717), .B2(
        \i_Digital_core/i_balance_cntr/integrator_reg[15] ), .ZN(
        \i_Digital_core/i_balance_cntr/integrator_reg_input[15] ) );
  IND2D2BWP U4015 ( .A1(n3698), .B1(n4561), .ZN(n3752) );
  OAI211D2BWP U4016 ( .A1(n4074), .A2(n4547), .B(n4546), .C(n4500), .ZN(n4502)
         );
  OAI22D1BWP U4017 ( .A1(n3731), .A2(n4572), .B1(n3732), .B2(
        \i_Digital_core/i_balance_cntr/integrator_reg[10] ), .ZN(
        \i_Digital_core/i_balance_cntr/integrator_reg_input[10] ) );
  OAI22D1BWP U4018 ( .A1(n3686), .A2(n4018), .B1(n3687), .B2(
        \i_Digital_core/i_balance_cntr/integrator_reg[9] ), .ZN(
        \i_Digital_core/i_balance_cntr/integrator_reg_input[9] ) );
  INVD1BWP U4019 ( .I(n4388), .ZN(n4374) );
  IOA21D1BWP U4020 ( .A1(n4358), .A2(n4357), .B(n4369), .ZN(n4388) );
  XOR3D1BWP U4021 ( .A1(\i_Digital_core/ptch_w [3]), .A2(n2379), .A3(n4472), 
        .Z(n4526) );
  ND2D4BWP U4022 ( .A1(\i_Digital_core/i_inert_intr/ptch_rt[8] ), .A2(n4169), 
        .ZN(n4463) );
  INVD2BWP U4023 ( .I(n4222), .ZN(n4169) );
  XNR3D0BWP U4024 ( .A1(\i_Digital_core/i_balance_cntr/prev_ptch_err[6] ), 
        .A2(n3566), .A3(n2773), .ZN(n3563) );
  CKND0BWP U4025 ( .I(n4284), .ZN(n4280) );
  CKND0BWP U4026 ( .I(\i_Digital_core/i_steer_en/ld_add[4] ), .ZN(n2686) );
  AOI31D1BWP U4027 ( .A1(\i_Digital_core/i_steer_en/ld_add[8] ), .A2(n2686), 
        .A3(n2666), .B(n3197), .ZN(n3180) );
  INVD2BWP U4028 ( .I(n2426), .ZN(n3718) );
  CKND0BWP U4029 ( .I(n1690), .ZN(n4001) );
  ND2D3BWP U4030 ( .A1(n4042), .A2(n4485), .ZN(n4486) );
  OR2D0BWP U4031 ( .A1(\i_Digital_core/ptch_w [7]), .A2(n4503), .Z(n4042) );
  MAOI222D2BWP U4032 ( .A(n2773), .B(n3549), .C(n3973), .ZN(n4563) );
  OR2D0BWP U4033 ( .A1(n3561), .A2(n3562), .Z(n3943) );
  CKND1BWP U4034 ( .I(\i_Digital_core/i_inert_intr/ptch_rt[1] ), .ZN(n4191) );
  BUFFD1BWP U4035 ( .I(n4009), .Z(n4011) );
  CKND2D0BWP U4036 ( .A1(n3958), .A2(n4377), .ZN(n4364) );
  CKND2D0BWP U4037 ( .A1(n1620), .A2(n3990), .ZN(n3991) );
  CKND0BWP U4038 ( .I(n4338), .ZN(n4382) );
  CKND0BWP U4039 ( .I(n4342), .ZN(n4344) );
  CKND0BWP U4040 ( .I(n4345), .ZN(n4333) );
  CKND0BWP U4041 ( .I(n4396), .ZN(n4399) );
  XOR4D0BWP U4042 ( .A1(n1620), .A2(n4346), .A3(n1920), .A4(n4345), .Z(n4398)
         );
  CKND0BWP U4043 ( .I(n4327), .ZN(n4308) );
  CKND0BWP U4044 ( .I(n4346), .ZN(n4331) );
  OAI21D0BWP U4045 ( .A1(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp[10] ), .A2(
        n3958), .B(n3933), .ZN(n4298) );
  XOR4D0BWP U4046 ( .A1(n1646), .A2(n4296), .A3(n4295), .A4(n4294), .Z(n3981)
         );
  ND2D1BWP U4047 ( .A1(n4427), .A2(n4426), .ZN(n4414) );
  ND2D1BWP U4048 ( .A1(\i_Digital_core/i_steer_en/ld_add[0] ), .A2(n4078), 
        .ZN(n3191) );
  ND2D1BWP U4049 ( .A1(n1856), .A2(n3938), .ZN(n4259) );
  OA21D0BWP U4050 ( .A1(n4427), .A2(n4426), .B(n4425), .Z(n3997) );
  XOR3D0BWP U4051 ( .A1(n4038), .A2(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp[10] ), .A3(
        n4432), .Z(n4431) );
  MAOI222D2BWP U4052 ( .A(n3176), .B(n3177), .C(n3178), .ZN(n3173) );
  AOI21D1BWP U4053 ( .A1(n3180), .A2(n3181), .B(n3182), .ZN(n3177) );
  MAOI222D2BWP U4054 ( .A(n3749), .B(n2684), .C(n2780), .ZN(n3690) );
  MAOI222D1BWP U4055 ( .A(n3733), .B(n4075), .C(
        \i_Digital_core/i_balance_cntr/integrator_reg[10] ), .ZN(n2430) );
  CKND1BWP U4056 ( .I(n4234), .ZN(n4464) );
  XOR3D0BWP U4057 ( .A1(\i_Digital_core/ptch_w [0]), .A2(n4251), .A3(n4258), 
        .Z(n4458) );
  OAI21D2BWP U4058 ( .A1(n3276), .A2(n4247), .B(n4246), .ZN(n4472) );
  CKND0BWP U4059 ( .I(n4208), .ZN(n4220) );
  ND2D1BWP U4060 ( .A1(\i_Digital_core/i_inert_intr/ptch_rt[7] ), .A2(n4220), 
        .ZN(n4222) );
  ND2D1BWP U4061 ( .A1(n4202), .A2(n4201), .ZN(n4209) );
  BUFFD1BWP U4062 ( .I(n3930), .Z(n3971) );
  CKND0BWP U4063 ( .I(n4566), .ZN(n3715) );
  CKBD0BWP U4064 ( .I(n3721), .Z(n3987) );
  INR2D0BWP U4065 ( .A1(INERT_SCLK), .B1(
        \i_Digital_core/i_inert_intr/inst_SPI/SCLK_ff1 ), .ZN(n2966) );
  CKND0BWP U4066 ( .I(lft_ld_w[8]), .ZN(n2715) );
  MAOI222D2BWP U4067 ( .A(n2464), .B(n3552), .C(n2773), .ZN(n2779) );
  ND2D2BWP U4068 ( .A1(n4041), .A2(n4487), .ZN(n4488) );
  CKND2D0BWP U4069 ( .A1(n4074), .A2(n4004), .ZN(n4494) );
  CKND0BWP U4070 ( .I(n4458), .ZN(n4516) );
  MAOI222D2BWP U4071 ( .A(n2682), .B(n3984), .C(n4069), .ZN(n3696) );
  OAI211D0BWP U4072 ( .A1(n3153), .A2(n3154), .B(n3152), .C(n3155), .ZN(n3149)
         );
  NR4D0BWP U4073 ( .A1(n2931), .A2(\i_Digital_core/i_steer_en/cnt[20] ), .A3(
        \i_Digital_core/i_steer_en/cnt[22] ), .A4(
        \i_Digital_core/i_steer_en/cnt[21] ), .ZN(n2930) );
  XOR2D0BWP U4074 ( .A1(\i_Digital_core/i_inert_intr/ptch_rt[8] ), .A2(n4222), 
        .Z(n4232) );
  CKND0BWP U4075 ( .I(n4226), .ZN(n4228) );
  CKND0BWP U4076 ( .I(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int[2] ), .ZN(
        n4195) );
  MAOI222D2BWP U4077 ( .A(n2456), .B(n2796), .C(n2799), .ZN(n2786) );
  OAI21D2BWP U4078 ( .A1(n2462), .A2(n3016), .B(n2461), .ZN(
        \i_Digital_core/intadd_3/A[0] ) );
  CKAN2D0BWP U4079 ( .A1(\i_piezo_drv/counter [21]), .A2(n2822), .Z(n2821) );
  ND3D0BWP U4080 ( .A1(\i_A2D_intf/spi_mstr/bit_cnt_reg[1] ), .A2(
        \i_A2D_intf/spi_mstr/bit_cnt_reg[0] ), .A3(
        \i_A2D_intf/spi_mstr/bit_cnt_reg[2] ), .ZN(n3823) );
  ND4D0BWP U4081 ( .A1(\i_Digital_core/i_inert_intr/int_ff2 ), .A2(
        \i_Digital_core/i_inert_intr/ps[0] ), .A3(n2936), .A4(n4580), .ZN(
        n2976) );
  CKND4BWP U4082 ( .I(\i_Digital_core/ld_cell_diff_reg [11]), .ZN(n2410) );
  CKND0BWP U4083 ( .I(n2794), .ZN(n2454) );
  AOI22D1BWP U4084 ( .A1(n2797), .A2(\i_Digital_core/intadd_3/B[1] ), .B1(
        n2798), .B2(n2786), .ZN(n2795) );
  OR2D0BWP U4085 ( .A1(n2786), .A2(n2798), .Z(n2797) );
  CKND1BWP U4086 ( .I(n2934), .ZN(n4576) );
  MUX2D0BWP U4087 ( .I0(n1660), .I1(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[20] ), 
        .S(n4083), .Z(n3967) );
  AOI221D1BWP U4088 ( .A1(n4022), .A2(n4002), .B1(n3688), .B2(n4006), .C(n2391), .ZN(n3686) );
  OAI22D0BWP U4089 ( .A1(n2683), .A2(n3988), .B1(n2390), .B2(n3707), .ZN(
        \i_Digital_core/i_balance_cntr/integrator_reg_input[3] ) );
  MAOI222D1BWP U4090 ( .A(n4563), .B(n3973), .C(n4561), .ZN(n3548) );
  OR3D0BWP U4091 ( .A1(\i_Digital_core/lft_spd_wire [7]), .A2(
        \i_Digital_core/lft_spd_wire [8]), .A3(
        \i_Digital_core/lft_spd_wire [6]), .Z(n2764) );
  CKND1BWP U4092 ( .I(n2780), .ZN(n4582) );
  OAI21D1BWP U4093 ( .A1(n2802), .A2(n3560), .B(n3937), .ZN(
        \i_Digital_core/i_balance_cntr/ptch_D_term_wire[2] ) );
  OAI22D0BWP U4094 ( .A1(n3781), .A2(n3782), .B1(n3774), .B2(
        \i_Auth_blk/rx/baud_cnt[10] ), .ZN(n3780) );
  OAI32D1BWP U4095 ( .A1(n4046), .A2(
        \i_Digital_core/i_balance_cntr/integrator_reg[4] ), .A3(n4068), .B1(
        n2733), .B2(n3705), .ZN(n3704) );
  OAI21D0BWP U4096 ( .A1(n4377), .A2(n4376), .B(n1920), .ZN(n4379) );
  OAI22D1BWP U4097 ( .A1(n1920), .A2(n4381), .B1(n1920), .B2(n4351), .ZN(n4352) );
  CKND0BWP U4098 ( .I(n3715), .ZN(n3931) );
  CKND2D0BWP U4099 ( .A1(n4548), .A2(n4074), .ZN(n4041) );
  ND3D3BWP U4100 ( .A1(n4016), .A2(n3996), .A3(n4548), .ZN(n4045) );
  CKND3BWP U4101 ( .I(n1660), .ZN(n4548) );
  OA21D0BWP U4102 ( .A1(\i_Digital_core/ptch_w [2]), .A2(n3968), .B(n4304), 
        .Z(n3932) );
  XNR3D1BWP U4103 ( .A1(\i_Digital_core/ptch_w [1]), .A2(n4251), .A3(n4469), 
        .ZN(n3934) );
  OA21D0BWP U4104 ( .A1(\i_Digital_core/ptch_w [3]), .A2(n4291), .B(n4290), 
        .Z(n3936) );
  OR2D4BWP U4105 ( .A1(n4027), .A2(n4565), .Z(n3937) );
  OA22D4BWP U4106 ( .A1(n2752), .A2(n2553), .B1(n2753), .B2(n2546), .Z(n3939)
         );
  OR2D2BWP U4107 ( .A1(n4023), .A2(n4024), .Z(n3940) );
  OA21D0BWP U4108 ( .A1(n4356), .A2(n4382), .B(n4339), .Z(n3942) );
  OA21D0BWP U4109 ( .A1(\i_Digital_core/i_inert_intr/ptch_rt[6] ), .A2(n4209), 
        .B(n4208), .Z(n3944) );
  XNR2D0BWP U4110 ( .A1(n1651), .A2(n4299), .ZN(n3945) );
  CKAN2D0BWP U4111 ( .A1(n4522), .A2(n4523), .Z(n3946) );
  OA21D0BWP U4112 ( .A1(n4361), .A2(n4344), .B(n4343), .Z(n3947) );
  CKBD0BWP U4113 ( .I(n3718), .Z(n4060) );
  CKAN2D0BWP U4114 ( .A1(n4450), .A2(n4449), .Z(n3948) );
  XNR2D0BWP U4115 ( .A1(n4003), .A2(n4274), .ZN(n3949) );
  OAI21D0BWP U4116 ( .A1(n4464), .A2(n4257), .B(n2381), .ZN(n4467) );
  OA21D0BWP U4117 ( .A1(n4202), .A2(n4201), .B(n4209), .Z(n3951) );
  CKND2D0BWP U4118 ( .A1(n4379), .A2(n4378), .ZN(n4384) );
  XNR2D0BWP U4119 ( .A1(n1856), .A2(n4441), .ZN(n3953) );
  XNR2D0BWP U4120 ( .A1(n1920), .A2(n4327), .ZN(n3954) );
  XNR2D0BWP U4121 ( .A1(n1614), .A2(n3938), .ZN(n3955) );
  CKND1BWP U4122 ( .I(n4573), .ZN(n2474) );
  CKND0BWP U4123 ( .I(\i_Digital_core/ptch_w [14]), .ZN(n4547) );
  INVD4BWP U4124 ( .I(n4017), .ZN(n4014) );
  XNR3D0BWP U4125 ( .A1(n4302), .A2(n3955), .A3(n4301), .ZN(n3959) );
  XNR2D0BWP U4126 ( .A1(n1701), .A2(n3938), .ZN(n3961) );
  OA211D4BWP U4127 ( .A1(n4015), .A2(n4503), .B(n4495), .C(n4494), .Z(n3963)
         );
  AN2D4BWP U4128 ( .A1(n4483), .A2(n4484), .Z(n3964) );
  AN3D4BWP U4129 ( .A1(n4412), .A2(n4411), .A3(n4410), .Z(n4417) );
  XOR3D1BWP U4130 ( .A1(n4331), .A2(n3945), .A3(n4311), .Z(n4320) );
  ND2D4BWP U4131 ( .A1(n4043), .A2(n3996), .ZN(n4044) );
  ND2D3BWP U4132 ( .A1(n4040), .A2(n4014), .ZN(n4457) );
  CKBD3BWP U4133 ( .I(n2770), .Z(n4069) );
  MAOI222D2BWP U4134 ( .A(n3956), .B(n1617), .C(n4038), .ZN(n4442) );
  MAOI222D2BWP U4135 ( .A(n4271), .B(\i_Digital_core/ptch_w [7]), .C(n4270), 
        .ZN(n4455) );
  XOR2D0BWP U4136 ( .A1(n1856), .A2(n4269), .Z(n4270) );
  OAI21D1BWP U4137 ( .A1(n1620), .A2(n3956), .B(n4316), .ZN(n4335) );
  OAI211D2BWP U4138 ( .A1(n4074), .A2(n3935), .B(n4493), .C(n4492), .ZN(n4495)
         );
  CKND0BWP U4139 ( .I(n3118), .ZN(n3965) );
  CKND0BWP U4140 ( .I(n3965), .ZN(n3966) );
  MAOI22D0BWP U4141 ( .A1(n2658), .A2(n4078), .B1(n3156), .B2(n2658), .ZN(
        n3118) );
  MAOI222D2BWP U4142 ( .A(n1701), .B(n1617), .C(n1889), .ZN(n4293) );
  IOA21D2BWP U4143 ( .A1(n4073), .A2(n1690), .B(n4496), .ZN(n4497) );
  INVD6BWP U4144 ( .I(n4073), .ZN(n4074) );
  OAI221XD4BWP U4145 ( .A1(\i_Digital_core/i_steer_en/ld_add[11] ), .A2(n3115), 
        .B1(n3116), .B2(n3117), .C(n3966), .ZN(n2805) );
  MAOI222D1BWP U4146 ( .A(n4443), .B(n4444), .C(n4445), .ZN(n4446) );
  OAI21D0BWP U4147 ( .A1(n1614), .A2(n4361), .B(n1917), .ZN(n4347) );
  ND2D8BWP U4148 ( .A1(n3735), .A2(n4558), .ZN(n4556) );
  OAI21D1BWP U4149 ( .A1(n1639), .A2(n4342), .B(n4341), .ZN(n4343) );
  OA211D4BWP U4150 ( .A1(n4392), .A2(n4391), .B(n4396), .C(n4390), .Z(n4393)
         );
  CKXOR2D1BWP U4151 ( .A1(n1701), .A2(n3956), .Z(n4346) );
  MAOI222D1BWP U4152 ( .A(n4311), .B(n1701), .C(n4300), .ZN(n4307) );
  AOI22D0BWP U4153 ( .A1(n3688), .A2(n2429), .B1(n3689), .B2(n3727), .ZN(n3726) );
  INVD2BWP U4154 ( .I(n2427), .ZN(n3721) );
  ND2D1BWP U4155 ( .A1(n3947), .A2(n4398), .ZN(n4394) );
  OAI21D0BWP U4156 ( .A1(n4306), .A2(n4289), .B(n4288), .ZN(n4290) );
  CKND2D2BWP U4157 ( .A1(n3975), .A2(n4039), .ZN(n4040) );
  OAI32D1BWP U4158 ( .A1(n2390), .A2(n3843), .A3(n3546), .B1(n2663), .B2(n3734), .ZN(\i_Digital_core/i_balance_cntr/integrator_reg_input[0] ) );
  OAI21D2BWP U4159 ( .A1(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int[10] ), 
        .A2(n3928), .B(n4255), .ZN(n4514) );
  IAO22D1BWP U4160 ( .B1(n3574), .B2(n2615), .A1(n3558), .A2(n4067), .ZN(n3573) );
  ND2D0BWP U4161 ( .A1(n3558), .A2(n4067), .ZN(n3574) );
  XOR3D2BWP U4162 ( .A1(n4005), .A2(n4553), .A3(n4558), .Z(n4010) );
  FCICOND2BWP U4163 ( .A(n3718), .B(n3973), .CI(
        \i_Digital_core/i_balance_cntr/integrator_reg[15] ), .CON(n4566) );
  OAI21D1BWP U4164 ( .A1(n4241), .A2(n4240), .B(n4239), .ZN(n4256) );
  INR2XD4BWP U4165 ( .A1(n2911), .B1(
        \i_Digital_core/i_balance_cntr/rght_shaped[4] ), .ZN(n2909) );
  INR2XD4BWP U4166 ( .A1(n2914), .B1(
        \i_Digital_core/i_balance_cntr/rght_shaped[3] ), .ZN(n2911) );
  IAO21D2BWP U4167 ( .A1(n3927), .A2(n4455), .B(n4446), .ZN(n3976) );
  OAI31D4BWP U4168 ( .A1(n4548), .A2(n4549), .A3(n4550), .B(n3995), .ZN(n3983)
         );
  INVD2BWP U4169 ( .I(n4383), .ZN(n4389) );
  IND2D2BWP U4170 ( .A1(n4372), .B1(n4373), .ZN(n4383) );
  AOI32D2BWP U4171 ( .A1(n2752), .A2(n2544), .A3(\i_piezo_drv/counter [14]), 
        .B1(n2754), .B2(n2755), .ZN(n2753) );
  INVD16BWP U4172 ( .I(piezo), .ZN(piezo_n) );
  INVD2BWP U4173 ( .I(n4564), .ZN(n4573) );
  OAI21D1BWP U4174 ( .A1(n4560), .A2(n4559), .B(n4012), .ZN(n4564) );
  FCICOND1BWP U4175 ( .A(n4294), .B(\i_Digital_core/ptch_w [4]), .CI(n4282), 
        .CON(n4283) );
  CKND16BWP U4176 ( .I(n4075), .ZN(n4558) );
  AOI211XD0BWP U4177 ( .A1(n4067), .A2(n4066), .B(n4011), .C(n4065), .ZN(n3544) );
  INVD2BWP U4178 ( .I(n4074), .ZN(n4503) );
  CKND1BWP U4179 ( .I(n4021), .ZN(n4560) );
  AOI21D2BWP U4180 ( .A1(n3172), .A2(n3173), .B(n3174), .ZN(n3169) );
  OAI22D1BWP U4181 ( .A1(n3722), .A2(n4569), .B1(
        \i_Digital_core/i_balance_cntr/integrator_reg[13] ), .B2(n3723), .ZN(
        \i_Digital_core/i_balance_cntr/integrator_reg_input[13] ) );
  AOI22D1BWP U4182 ( .A1(\i_Digital_core/ptch_w [6]), .A2(n4559), .B1(n4242), 
        .B2(n4482), .ZN(n4484) );
  OAI21D1BWP U4183 ( .A1(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp[10] ), .A2(
        n4377), .B(n4330), .ZN(n4345) );
  NR2XD0BWP U4184 ( .A1(n2468), .A2(n4011), .ZN(n3547) );
  CKND1BWP U4185 ( .I(n4067), .ZN(n2468) );
  OAI22D1BWP U4186 ( .A1(n2780), .A2(n3565), .B1(
        \i_Digital_core/i_balance_cntr/prev_ptch_err[8] ), .B2(n3567), .ZN(
        n2790) );
  AOI21D4BWP U4187 ( .A1(n4074), .A2(n4021), .B(n3974), .ZN(n2780) );
  CKBD2BWP U4188 ( .I(\i_Digital_core/i_steer_en/state[1] ), .Z(n4077) );
  INVD4BWP U4189 ( .I(n4077), .ZN(n2674) );
  XOR3D0BWP U4190 ( .A1(\i_Digital_core/i_balance_cntr/ptch_P_term[8] ), .A2(
        \i_Digital_core/i_balance_cntr/ptch_D_term[8] ), .A3(
        \i_Digital_core/i_balance_cntr/integrator_reg[10] ), .Z(
        \i_Digital_core/intadd_1/A[6] ) );
  CKND0BWP U4191 ( .I(n3023), .ZN(n2452) );
  CKND0BWP U4192 ( .I(n4438), .ZN(n4437) );
  INVD2BWP U4193 ( .I(n4037), .ZN(n4038) );
  XNR2D0BWP U4194 ( .A1(n3194), .A2(\i_Digital_core/ld_cell_diff_w [3]), .ZN(
        n3136) );
  NR3D1BWP U4195 ( .A1(\i_Digital_core/ld_cell_diff_w [5]), .A2(
        \i_Digital_core/ld_cell_diff_w [6]), .A3(n2650), .ZN(n3128) );
  IND2D0BWP U4196 ( .A1(\i_Digital_core/ld_cell_diff_w [7]), .B1(n3128), .ZN(
        n3202) );
  CKND0BWP U4197 ( .I(n4456), .ZN(n4454) );
  AO221D0BWP U4198 ( .A1(n4452), .A2(n4001), .B1(n4448), .B2(n4447), .C(n4266), 
        .Z(n4456) );
  CKND0BWP U4199 ( .I(n4449), .ZN(n4266) );
  CKND1BWP U4200 ( .I(n4078), .ZN(n2415) );
  OR2D0BWP U4201 ( .A1(n3202), .A2(\i_Digital_core/ld_cell_diff_w [8]), .Z(
        n3162) );
  CKND1BWP U4202 ( .I(\i_Digital_core/i_steer_en/ld_add[11] ), .ZN(n2685) );
  CKND0BWP U4203 ( .I(\i_Digital_core/i_steer_en/ld_add[10] ), .ZN(n2687) );
  CKND1BWP U4204 ( .I(\i_Digital_core/i_steer_en/ld_add[9] ), .ZN(n2680) );
  CKND0BWP U4205 ( .I(\i_Digital_core/i_inert_intr/ptch_rt[11] ), .ZN(n4257)
         );
  IND2D1BWP U4206 ( .A1(\i_Digital_core/i_balance_cntr/integrator_reg[17] ), 
        .B1(n4010), .ZN(n4555) );
  OAI22D1BWP U4207 ( .A1(n3635), .A2(n2439), .B1(
        \i_Digital_core/ld_cell_diff_reg [11]), .B2(n3636), .ZN(n3631) );
  NR2D0BWP U4208 ( .A1(\i_Digital_core/intadd_0/A[9] ), .A2(n2408), .ZN(n3636)
         );
  CKND0BWP U4209 ( .I(\i_Digital_core/i_balance_cntr/prev_ptch_err[3] ), .ZN(
        n2620) );
  CKND2D0BWP U4210 ( .A1(\i_Digital_core/i_balance_cntr/ptch_P_term[1] ), .A2(
        \i_Digital_core/i_balance_cntr/integrator_reg[3] ), .ZN(n3601) );
  XNR2D0BWP U4211 ( .A1(\i_Digital_core/i_balance_cntr/ptch_P_term[2] ), .A2(
        \i_Digital_core/i_balance_cntr/ptch_D_term[2] ), .ZN(n3602) );
  NR2D0BWP U4212 ( .A1(lft_ld_w[4]), .A2(n2713), .ZN(n3063) );
  OR2D0BWP U4213 ( .A1(lft_ld_w[5]), .A2(n3072), .Z(n3084) );
  CKND0BWP U4214 ( .I(n3028), .ZN(n2443) );
  XOR2D0BWP U4215 ( .A1(n3030), .A2(
        \i_Digital_core/i_balance_cntr/integrator_reg[15] ), .Z(
        \i_Digital_core/intadd_1/A[11] ) );
  CKND0BWP U4216 ( .I(n3020), .ZN(n2448) );
  XOR3D0BWP U4217 ( .A1(\i_Digital_core/i_balance_cntr/ptch_P_term[11] ), .A2(
        \i_Digital_core/i_balance_cntr/ptch_D_term[11] ), .A3(
        \i_Digital_core/i_balance_cntr/integrator_reg[13] ), .Z(
        \i_Digital_core/intadd_1/A[9] ) );
  CKND1BWP U4218 ( .I(\i_Digital_core/intadd_0/A[11] ), .ZN(n2437) );
  OAI21D2BWP U4219 ( .A1(n2462), .A2(n3013), .B(n2461), .ZN(
        \i_Digital_core/intadd_3/B[1] ) );
  OR3D0BWP U4220 ( .A1(\i_Digital_core/i_balance_cntr/lft_shaped[13] ), .A2(
        \i_Digital_core/i_balance_cntr/lft_shaped[14] ), .A3(
        \i_Digital_core/i_balance_cntr/lft_shaped[12] ), .Z(n3008) );
  ND4D0BWP U4221 ( .A1(\i_Digital_core/i_balance_cntr/lft_shaped[14] ), .A2(
        \i_Digital_core/i_balance_cntr/lft_shaped[13] ), .A3(
        \i_Digital_core/lft_rev_wire ), .A4(n3011), .ZN(n3010) );
  OR3D0BWP U4222 ( .A1(\i_Digital_core/i_balance_cntr/rght_shaped[13] ), .A2(
        \i_Digital_core/i_balance_cntr/rght_shaped[14] ), .A3(
        \i_Digital_core/i_balance_cntr/rght_shaped[12] ), .Z(n2922) );
  ND4D0BWP U4223 ( .A1(\i_Digital_core/i_balance_cntr/rght_shaped[14] ), .A2(
        \i_Digital_core/i_balance_cntr/rght_shaped[13] ), .A3(
        \i_Digital_core/rght_rev_wire ), .A4(n2925), .ZN(n2924) );
  CKND1BWP U4224 ( .I(\i_Digital_core/i_balance_cntr/integrator_reg[4] ), .ZN(
        n2733) );
  AOI22D0BWP U4225 ( .A1(n3081), .A2(n2720), .B1(n3069), .B2(n2715), .ZN(n3080) );
  CKND0BWP U4226 ( .I(rght_ld_w[8]), .ZN(n2720) );
  CKND2D0BWP U4227 ( .A1(lft_ld_w[8]), .A2(n2710), .ZN(n3081) );
  INVD2BWP U4228 ( .I(n2473), .ZN(n2773) );
  CKND0BWP U4229 ( .I(n3032), .ZN(n2668) );
  CKND0BWP U4230 ( .I(n3506), .ZN(n2619) );
  CKND0BWP U4231 ( .I(\i_Digital_core/ld_cell_diff_reg [5]), .ZN(n2672) );
  CKXOR2D1BWP U4232 ( .A1(\i_Digital_core/i_balance_cntr/integrator_reg[3] ), 
        .A2(\i_Digital_core/i_balance_cntr/ptch_P_term[1] ), .Z(n3032) );
  XNR3D0BWP U4233 ( .A1(n3601), .A2(n2733), .A3(n3602), .ZN(n3836) );
  CKAN2D0BWP U4234 ( .A1(\i_Digital_core/i_balance_cntr/ptch_P_term[2] ), .A2(
        \i_Digital_core/i_balance_cntr/ptch_D_term[2] ), .Z(
        \i_Digital_core/intadd_1/B[1] ) );
  CKND0BWP U4235 ( .I(n3017), .ZN(n2657) );
  XOR3D0BWP U4236 ( .A1(\i_Digital_core/i_balance_cntr/ptch_P_term[3] ), .A2(
        \i_Digital_core/i_balance_cntr/ptch_D_term[3] ), .A3(
        \i_Digital_core/i_balance_cntr/integrator_reg[5] ), .Z(
        \i_Digital_core/intadd_1/A[1] ) );
  CKND0BWP U4237 ( .I(n3025), .ZN(n2640) );
  XOR3D0BWP U4238 ( .A1(\i_Digital_core/i_balance_cntr/ptch_P_term[6] ), .A2(
        \i_Digital_core/i_balance_cntr/ptch_D_term[6] ), .A3(
        \i_Digital_core/i_balance_cntr/integrator_reg[8] ), .Z(
        \i_Digital_core/intadd_1/A[4] ) );
  CKND0BWP U4239 ( .I(\i_Digital_core/intadd_0/A[9] ), .ZN(n2439) );
  CKND0BWP U4240 ( .I(n3022), .ZN(n2440) );
  XOR3D0BWP U4241 ( .A1(\i_Digital_core/i_balance_cntr/ptch_P_term[9] ), .A2(
        \i_Digital_core/i_balance_cntr/ptch_D_term[9] ), .A3(
        \i_Digital_core/i_balance_cntr/integrator_reg[11] ), .Z(
        \i_Digital_core/intadd_1/A[7] ) );
  INR2D0BWP U4242 ( .A1(\i_Digital_core/ld_cell_diff_reg [8]), .B1(n2674), 
        .ZN(\i_Digital_core/intadd_0/B[4] ) );
  XOR2D0BWP U4243 ( .A1(\i_Digital_core/ptch_w [0]), .A2(n4407), .Z(n4404) );
  OA21D0BWP U4244 ( .A1(\i_Digital_core/i_steer_en/n6 ), .A2(
        \i_Digital_core/i_steer_en/ld_add[0] ), .B(n4078), .Z(n3141) );
  CKND0BWP U4245 ( .I(\i_Digital_core/i_steer_en/n5 ), .ZN(n2676) );
  CKND0BWP U4246 ( .I(\i_Digital_core/i_steer_en/ld_add[0] ), .ZN(n2671) );
  AOI22D0BWP U4247 ( .A1(n4275), .A2(n3962), .B1(n3938), .B2(n3933), .ZN(n4276) );
  CKND2D0BWP U4248 ( .A1(n1617), .A2(n1889), .ZN(n4275) );
  XOR2D0BWP U4249 ( .A1(n1617), .A2(n4274), .Z(n4262) );
  CKND0BWP U4250 ( .I(n3136), .ZN(n2414) );
  CKAN2D0BWP U4251 ( .A1(n3197), .A2(\i_Digital_core/i_steer_en/ld_add[5] ), 
        .Z(n3205) );
  OAI21D0BWP U4252 ( .A1(lft_spd_w[0]), .A2(n2655), .B(lft_spd_w[1]), .ZN(
        n2884) );
  CKND0BWP U4253 ( .I(lft_spd_w[0]), .ZN(n2538) );
  OAI21D0BWP U4254 ( .A1(rght_spd_w[0]), .A2(n2654), .B(rght_spd_w[1]), .ZN(
        n2855) );
  CKND0BWP U4255 ( .I(rght_spd_w[0]), .ZN(n2537) );
  OAI21D0BWP U4256 ( .A1(n4038), .A2(n3933), .B(n4260), .ZN(n4267) );
  OAI21D0BWP U4257 ( .A1(n1617), .A2(n4037), .B(n1856), .ZN(n4260) );
  CKND0BWP U4258 ( .I(n4262), .ZN(n4268) );
  CKND2D0BWP U4259 ( .A1(n4451), .A2(n3935), .ZN(n4452) );
  OA21D0BWP U4260 ( .A1(\i_Digital_core/ld_cell_diff_w [5]), .A2(n2650), .B(
        n4078), .Z(n3127) );
  CKND0BWP U4261 ( .I(\i_Digital_core/ld_cell_diff_w [6]), .ZN(n2681) );
  XOR3D0BWP U4262 ( .A1(\i_Digital_core/ptch_w [7]), .A2(n3953), .A3(n4442), 
        .Z(n4443) );
  CKND0BWP U4263 ( .I(n4452), .ZN(n4453) );
  OAI22D0BWP U4264 ( .A1(n4448), .A2(n4447), .B1(n3929), .B2(n3949), .ZN(n4450) );
  XOR2D0BWP U4265 ( .A1(\i_Digital_core/ld_cell_diff_w [7]), .A2(n3200), .Z(
        n3122) );
  CKND0BWP U4266 ( .I(n3122), .ZN(n2417) );
  OAI22D1BWP U4267 ( .A1(n3129), .A2(n3130), .B1(
        \i_Digital_core/i_steer_en/ld_add[7] ), .B2(n3131), .ZN(n3124) );
  XNR2D0BWP U4268 ( .A1(n3132), .A2(\i_Digital_core/ld_cell_diff_w [5]), .ZN(
        n3130) );
  IAO22D1BWP U4269 ( .B1(n2876), .B2(\i_mtr_drv/lft_inst/count[4] ), .A1(
        lft_spd_w[4]), .A2(n2877), .ZN(n2874) );
  NR2D0BWP U4270 ( .A1(\i_mtr_drv/lft_inst/count[4] ), .A2(n2876), .ZN(n2877)
         );
  INR2D0BWP U4271 ( .A1(n2878), .B1(\i_mtr_drv/lft_inst/count[3] ), .ZN(n2879)
         );
  IAO22D1BWP U4272 ( .B1(n2847), .B2(\i_mtr_drv/rght_inst/count[4] ), .A1(
        rght_spd_w[4]), .A2(n2848), .ZN(n2845) );
  NR2D0BWP U4273 ( .A1(\i_mtr_drv/rght_inst/count[4] ), .A2(n2847), .ZN(n2848)
         );
  INR2D0BWP U4274 ( .A1(n2849), .B1(\i_mtr_drv/rght_inst/count[3] ), .ZN(n2850) );
  IND2D0BWP U4275 ( .A1(\i_Digital_core/i_steer_en/ld_add[8] ), .B1(n3198), 
        .ZN(n3148) );
  CKND0BWP U4276 ( .I(\i_Digital_core/i_balance_cntr/integrator_reg[9] ), .ZN(
        n4018) );
  CKND0BWP U4277 ( .I(n3151), .ZN(n2648) );
  CKND0BWP U4278 ( .I(\i_Digital_core/i_steer_en/state[0] ), .ZN(n2677) );
  CKND0BWP U4279 ( .I(n3766), .ZN(n2621) );
  CKND0BWP U4280 ( .I(\i_Digital_core/i_inert_intr/ptch_rt[4] ), .ZN(n4204) );
  IND2D0BWP U4281 ( .A1(\i_Digital_core/i_balance_cntr/rght_shaped[9] ), .B1(
        n2897), .ZN(n2926) );
  CKND0BWP U4282 ( .I(pwr_up_w), .ZN(n4097) );
  IND2D0BWP U4283 ( .A1(n1460), .B1(n3762), .ZN(pwr_up_w) );
  OAI21D0BWP U4284 ( .A1(n2621), .A2(n3763), .B(n2675), .ZN(n3762) );
  CKND0BWP U4285 ( .I(\i_Digital_core/i_inert_intr/ptch_rt[12] ), .ZN(n4249)
         );
  CKND0BWP U4286 ( .I(n2381), .ZN(n4250) );
  CKND2D0BWP U4287 ( .A1(\i_Digital_core/i_balance_cntr/integrator_reg[16] ), 
        .A2(n3973), .ZN(n4552) );
  CKND1BWP U4288 ( .I(\i_Digital_core/ptch_w [8]), .ZN(n4073) );
  AN4D0BWP U4289 ( .A1(\i_Auth_blk/rx_data [0]), .A2(\i_Auth_blk/rdy ), .A3(
        n3803), .A4(n3804), .Z(n3765) );
  AN4D0BWP U4290 ( .A1(\i_Auth_blk/rx_data [1]), .A2(\i_Auth_blk/rx_data [4]), 
        .A3(\i_Auth_blk/rx_data [5]), .A4(\i_Auth_blk/rx_data [6]), .Z(n3804)
         );
  CKND1BWP U4291 ( .I(\i_Digital_core/ptch_w [6]), .ZN(n4551) );
  CKND3BWP U4292 ( .I(n4478), .ZN(n4538) );
  CKND0BWP U4293 ( .I(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int[10] ), 
        .ZN(n4253) );
  CKND2D0BWP U4294 ( .A1(\i_Digital_core/i_balance_cntr/lft_torque[4] ), .A2(
        n2577), .ZN(n3671) );
  CKND2D0BWP U4295 ( .A1(\i_Digital_core/i_balance_cntr/rght_torque[4] ), .A2(
        n2574), .ZN(n3529) );
  CKND0BWP U4296 ( .I(\i_Digital_core/i_balance_cntr/N145 ), .ZN(n2602) );
  CKND0BWP U4297 ( .I(\i_Digital_core/i_balance_cntr/N211 ), .ZN(n2600) );
  CKND0BWP U4298 ( .I(n3666), .ZN(n2601) );
  CKND0BWP U4299 ( .I(n3524), .ZN(n2599) );
  MAOI22D2BWP U4300 ( .A1(n3656), .A2(
        \i_Digital_core/i_balance_cntr/lft_torque[3] ), .B1(
        \i_Digital_core/i_balance_cntr/lft_torque[7] ), .B2(n3672), .ZN(n3653)
         );
  MAOI22D2BWP U4301 ( .A1(n3514), .A2(
        \i_Digital_core/i_balance_cntr/rght_torque[3] ), .B1(
        \i_Digital_core/i_balance_cntr/rght_torque[7] ), .B2(n3530), .ZN(n3511) );
  NR2D0BWP U4302 ( .A1(lft_ld_w[6]), .A2(n2712), .ZN(n3061) );
  INR2D0BWP U4303 ( .A1(n3049), .B1(lft_ld_w[2]), .ZN(n3065) );
  INVD2BWP U4304 ( .I(\i_Digital_core/i_balance_cntr/N144 ), .ZN(n2610) );
  MAOI22D2BWP U4305 ( .A1(n3035), .A2(lft_ld_w[9]), .B1(rght_ld_w[9]), .B2(
        n3058), .ZN(n3056) );
  XOR2D0BWP U4306 ( .A1(n4077), .A2(\i_Digital_core/i_steer_en/state[0] ), .Z(
        n3800) );
  INR2XD0BWP U4307 ( .A1(\i_Auth_blk/STATE [1]), .B1(\i_Auth_blk/STATE [0]), 
        .ZN(n3763) );
  AN4D0BWP U4308 ( .A1(\i_Auth_blk/rx_data [1]), .A2(\i_Auth_blk/rx_data [5]), 
        .A3(\i_Auth_blk/rx_data [6]), .A4(\i_Auth_blk/rx_data [2]), .Z(n3802)
         );
  CKND0BWP U4309 ( .I(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int[7] ), .ZN(
        n4227) );
  CKND1BWP U4310 ( .I(n4212), .ZN(n4210) );
  CKND0BWP U4311 ( .I(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int[4] ), .ZN(
        n4211) );
  INR2XD0BWP U4312 ( .A1(n3578), .B1(\i_Digital_core/ld_cell_diff_reg [11]), 
        .ZN(n3577) );
  CKND0BWP U4313 ( .I(\i_Digital_core/intadd_0/A[12] ), .ZN(n2421) );
  NR2D0BWP U4314 ( .A1(n3624), .A2(n2437), .ZN(n3622) );
  NR2D0BWP U4315 ( .A1(\i_Digital_core/intadd_0/A[3] ), .A2(n3593), .ZN(n3644)
         );
  CKND0BWP U4316 ( .I(n3026), .ZN(n2641) );
  XOR3D0BWP U4317 ( .A1(\i_Digital_core/i_balance_cntr/ptch_P_term[5] ), .A2(
        \i_Digital_core/i_balance_cntr/ptch_D_term[5] ), .A3(
        \i_Digital_core/i_balance_cntr/integrator_reg[7] ), .Z(
        \i_Digital_core/intadd_1/A[3] ) );
  CKND0BWP U4318 ( .I(\i_Digital_core/intadd_0/A[10] ), .ZN(n2438) );
  CKND0BWP U4319 ( .I(n3635), .ZN(n2408) );
  CKAN2D0BWP U4320 ( .A1(n3631), .A2(\i_Digital_core/intadd_0/A[10] ), .Z(
        n3628) );
  CKND2D0BWP U4321 ( .A1(n3624), .A2(n2437), .ZN(n3623) );
  CKND0BWP U4322 ( .I(n3029), .ZN(n2446) );
  XOR3D0BWP U4323 ( .A1(\i_Digital_core/i_balance_cntr/ptch_P_term[12] ), .A2(
        \i_Digital_core/i_balance_cntr/ptch_D_term[11] ), .A3(
        \i_Digital_core/i_balance_cntr/integrator_reg[14] ), .Z(
        \i_Digital_core/intadd_1/A[10] ) );
  CKND1BWP U4324 ( .I(\i_Digital_core/i_balance_cntr/N243 ), .ZN(n2406) );
  IAO22D1BWP U4325 ( .B1(n2868), .B2(\i_mtr_drv/lft_inst/count[8] ), .A1(
        lft_spd_w[8]), .A2(n2869), .ZN(n2866) );
  NR2D0BWP U4326 ( .A1(\i_mtr_drv/lft_inst/count[8] ), .A2(n2868), .ZN(n2869)
         );
  CKND0BWP U4327 ( .I(\i_mtr_drv/lft_inst/count[7] ), .ZN(n2556) );
  IAO22D1BWP U4328 ( .B1(n2839), .B2(\i_mtr_drv/rght_inst/count[8] ), .A1(
        rght_spd_w[8]), .A2(n2840), .ZN(n2837) );
  NR2D0BWP U4329 ( .A1(\i_mtr_drv/rght_inst/count[8] ), .A2(n2839), .ZN(n2840)
         );
  CKND0BWP U4330 ( .I(\i_mtr_drv/rght_inst/count[7] ), .ZN(n2554) );
  INR2XD0BWP U4331 ( .A1(n2992), .B1(
        \i_Digital_core/i_balance_cntr/lft_shaped[6] ), .ZN(n2989) );
  INR2XD1BWP U4332 ( .A1(n2917), .B1(
        \i_Digital_core/i_balance_cntr/rght_shaped[2] ), .ZN(n2914) );
  INR2XD0BWP U4333 ( .A1(n2906), .B1(
        \i_Digital_core/i_balance_cntr/rght_shaped[6] ), .ZN(n2903) );
  INR2XD1BWP U4334 ( .A1(n2909), .B1(
        \i_Digital_core/i_balance_cntr/rght_shaped[5] ), .ZN(n2906) );
  INR2XD0BWP U4335 ( .A1(n2903), .B1(
        \i_Digital_core/i_balance_cntr/rght_shaped[7] ), .ZN(n2900) );
  CKND0BWP U4336 ( .I(n2978), .ZN(n2513) );
  ND3D2BWP U4337 ( .A1(n2953), .A2(n2954), .A3(n2389), .ZN(n2959) );
  AN4D0BWP U4338 ( .A1(\i_Digital_core/i_inert_intr/timer[15] ), .A2(n2977), 
        .A3(n4577), .A4(n2586), .Z(n2941) );
  CKND0BWP U4339 ( .I(n4562), .ZN(n4577) );
  ND4D1BWP U4340 ( .A1(n2947), .A2(\i_Digital_core/i_inert_intr/ps[1] ), .A3(
        n2959), .A4(n4578), .ZN(n2956) );
  CKND0BWP U4341 ( .I(n2949), .ZN(n2386) );
  CKND1BWP U4342 ( .I(n2926), .ZN(n2404) );
  NR2XD1BWP U4343 ( .A1(n2961), .A2(n2959), .ZN(n2951) );
  ND2D4BWP U4344 ( .A1(n2387), .A2(n2961), .ZN(n2949) );
  INVD2BWP U4345 ( .I(\i_Digital_core/lft_rev_wire ), .ZN(n2646) );
  INR2XD0BWP U4346 ( .A1(n2900), .B1(
        \i_Digital_core/i_balance_cntr/rght_shaped[8] ), .ZN(n2897) );
  INVD2BWP U4347 ( .I(\i_Digital_core/rght_rev_wire ), .ZN(n2645) );
  CKND0BWP U4348 ( .I(n2959), .ZN(n2387) );
  OR2D0BWP U4349 ( .A1(lft_ld_w[3]), .A2(n3074), .Z(n3086) );
  OR2D0BWP U4350 ( .A1(lft_ld_w[7]), .A2(n3070), .Z(n3082) );
  OR2D0BWP U4351 ( .A1(n2772), .A2(n4583), .Z(n3553) );
  CKND0BWP U4352 ( .I(\i_Digital_core/ld_cell_diff_reg [4]), .ZN(n2667) );
  XOR3D0BWP U4353 ( .A1(\i_Digital_core/i_balance_cntr/integrator_reg[4] ), 
        .A2(n3601), .A3(n3602), .Z(n3646) );
  AOI22D0BWP U4354 ( .A1(\i_Digital_core/ld_cell_diff_reg [4]), .A2(n3648), 
        .B1(n2619), .B2(n2668), .ZN(n3647) );
  CKND0BWP U4355 ( .I(\i_Digital_core/intadd_0/A[2] ), .ZN(n2643) );
  MAOI22D2BWP U4356 ( .A1(n3584), .A2(\i_Digital_core/intadd_0/A[6] ), .B1(
        \i_Digital_core/ld_cell_diff_reg [10]), .B2(n3641), .ZN(n3580) );
  CKND0BWP U4357 ( .I(\i_Digital_core/intadd_0/A[7] ), .ZN(n2441) );
  ND2D1BWP U4358 ( .A1(n3580), .A2(\i_Digital_core/ld_cell_diff_reg [11]), 
        .ZN(n3581) );
  AN3D0BWP U4359 ( .A1(n3578), .A2(n3581), .A3(\i_Digital_core/intadd_0/A[8] ), 
        .Z(n3639) );
  OAI21D2BWP U4360 ( .A1(\i_Digital_core/ld_cell_diff_reg [11]), .A2(n3580), 
        .B(n2441), .ZN(n3578) );
  CKND0BWP U4361 ( .I(n3021), .ZN(n2450) );
  XOR3D0BWP U4362 ( .A1(\i_Digital_core/i_balance_cntr/ptch_P_term[10] ), .A2(
        \i_Digital_core/i_balance_cntr/ptch_D_term[10] ), .A3(
        \i_Digital_core/i_balance_cntr/integrator_reg[12] ), .Z(
        \i_Digital_core/intadd_1/A[8] ) );
  CKND0BWP U4363 ( .I(\i_Digital_core/i_balance_cntr/prev_ptch_err[7] ), .ZN(
        n2529) );
  CKND0BWP U4364 ( .I(n2781), .ZN(n2463) );
  CKND0BWP U4365 ( .I(n2340), .ZN(n2419) );
  XOR3D0BWP U4366 ( .A1(\i_Digital_core/i_balance_cntr/integrator_reg[17] ), 
        .A2(n3606), .A3(n3607), .Z(n3505) );
  AOI21D0BWP U4367 ( .A1(n2422), .A2(n2445), .B(n3611), .ZN(n3606) );
  OAI22D0BWP U4368 ( .A1(n2420), .A2(n3608), .B1(\i_Digital_core/intadd_1/n2 ), 
        .B2(n3609), .ZN(n3607) );
  INR2D0BWP U4369 ( .A1(n3608), .B1(n3610), .ZN(n3609) );
  NR2XD4BWP U4370 ( .A1(n2410), .A2(n2674), .ZN(n3832) );
  OR3D0BWP U4371 ( .A1(\i_Digital_core/rght_spd_wire [7]), .A2(
        \i_Digital_core/rght_spd_wire [8]), .A3(
        \i_Digital_core/rght_spd_wire [6]), .Z(n2761) );
  INVD2BWP U4372 ( .I(n4069), .ZN(n4583) );
  OAI22D0BWP U4373 ( .A1(n4533), .A2(n4532), .B1(n4531), .B2(n4530), .ZN(n4534) );
  XOR2D0BWP U4374 ( .A1(n3262), .A2(\i_Digital_core/i_inert_intr/ptch_rt[14] ), 
        .Z(n4519) );
  MAOI222D1BWP U4375 ( .A(n2460), .B(n2788), .C(n4565), .ZN(n2787) );
  INR2D0BWP U4376 ( .A1(\i_Digital_core/ld_cell_diff_reg [7]), .B1(n2674), 
        .ZN(\i_Digital_core/intadd_0/B[3] ) );
  NR2D0BWP U4377 ( .A1(n2674), .A2(n2672), .ZN(\i_Digital_core/intadd_0/B[1] )
         );
  CKND0BWP U4378 ( .I(n3031), .ZN(n2618) );
  INR2D0BWP U4379 ( .A1(\i_Digital_core/ld_cell_diff_reg [10]), .B1(n2674), 
        .ZN(\i_Digital_core/intadd_0/B[6] ) );
  CKND0BWP U4380 ( .I(n4381), .ZN(n4349) );
  CKND0BWP U4381 ( .I(n4357), .ZN(n4370) );
  XOR3D0BWP U4382 ( .A1(n1639), .A2(n1614), .A3(n4356), .Z(n4357) );
  CKND0BWP U4383 ( .I(n4367), .ZN(n3990) );
  XOR3D0BWP U4384 ( .A1(n1641), .A2(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp[10] ), .A3(
        n3941), .Z(n4342) );
  CKND2D0BWP U4385 ( .A1(n4355), .A2(n4372), .ZN(n4387) );
  MAOI222D1BWP U4386 ( .A(n4333), .B(n1920), .C(n4332), .ZN(n4334) );
  CKND0BWP U4387 ( .I(n4340), .ZN(n4341) );
  OAI21D1BWP U4388 ( .A1(n4287), .A2(n4337), .B(n4286), .ZN(n4305) );
  OAI21D0BWP U4389 ( .A1(n1992), .A2(n4301), .B(n4285), .ZN(n4286) );
  XOR2D0BWP U4390 ( .A1(n4038), .A2(n3955), .Z(n4285) );
  XNR2D0BWP U4391 ( .A1(n4293), .A2(n4292), .ZN(n4296) );
  CKND0BWP U4392 ( .I(\i_Digital_core/ptch_w [4]), .ZN(n4295) );
  OAI21D0BWP U4393 ( .A1(n1975), .A2(n3941), .B(n3938), .ZN(n4278) );
  MAOI222D2BWP U4394 ( .A(n4310), .B(n1614), .C(n4309), .ZN(n4321) );
  CKND0BWP U4395 ( .I(n4404), .ZN(n3992) );
  XOR3D0BWP U4396 ( .A1(\i_Digital_core/ptch_w [1]), .A2(n4322), .A3(n4321), 
        .Z(n4408) );
  CKND0BWP U4397 ( .I(n4320), .ZN(n4322) );
  OAI21D0BWP U4398 ( .A1(n1651), .A2(n4318), .B(n4317), .ZN(n4319) );
  XNR2D0BWP U4399 ( .A1(\i_Digital_core/i_steer_en/ld_add[5] ), .A2(n2686), 
        .ZN(n3190) );
  CKND0BWP U4400 ( .I(n3198), .ZN(n2666) );
  IND2D0BWP U4401 ( .A1(\i_Digital_core/ld_cell_diff_w [3]), .B1(n3142), .ZN(
        n3196) );
  INVD2BWP U4402 ( .I(n4297), .ZN(n4418) );
  CKND0BWP U4403 ( .I(n4414), .ZN(n4423) );
  CKND2D0BWP U4404 ( .A1(n4412), .A2(n4407), .ZN(n4422) );
  CKND0BWP U4405 ( .I(n3179), .ZN(n2650) );
  CKND0BWP U4406 ( .I(\i_Digital_core/i_steer_en/ld_add[6] ), .ZN(n2679) );
  AOI221D2BWP U4407 ( .A1(n2416), .A2(n2665), .B1(n2414), .B2(n3183), .C(n3184), .ZN(n3182) );
  CKND0BWP U4408 ( .I(n3180), .ZN(n2665) );
  OA221D0BWP U4409 ( .A1(n3185), .A2(n3186), .B1(n3183), .B2(n2414), .C(n3187), 
        .Z(n3184) );
  IOA21D0BWP U4410 ( .A1(n3193), .A2(\i_Digital_core/i_steer_en/ld_add[7] ), 
        .B(n2666), .ZN(n3183) );
  OAI21D1BWP U4411 ( .A1(n4078), .A2(\i_Digital_core/ld_cell_diff_w [4]), .B(
        n3195), .ZN(n3181) );
  AOI31D0BWP U4412 ( .A1(n4078), .A2(n3196), .A3(
        \i_Digital_core/ld_cell_diff_w [4]), .B(n3179), .ZN(n3195) );
  CKND2D0BWP U4413 ( .A1(n3192), .A2(n2679), .ZN(n3193) );
  CKND2D0BWP U4414 ( .A1(\i_Digital_core/i_balance_cntr/lft_torque[10] ), .A2(
        \i_Digital_core/i_balance_cntr/N144 ), .ZN(n3685) );
  AOI21D0BWP U4415 ( .A1(\i_Digital_core/i_balance_cntr/lft_torque[10] ), .A2(
        n3666), .B(n2606), .ZN(n3684) );
  CKND2D0BWP U4416 ( .A1(\i_Digital_core/i_balance_cntr/rght_torque[10] ), 
        .A2(\i_Digital_core/i_balance_cntr/N144 ), .ZN(n3543) );
  AOI21D0BWP U4417 ( .A1(\i_Digital_core/i_balance_cntr/rght_torque[10] ), 
        .A2(n3524), .B(n2605), .ZN(n3542) );
  CKND2D0BWP U4418 ( .A1(\i_Digital_core/ptch_w [5]), .A2(n4428), .ZN(n4430)
         );
  XOR3D0BWP U4419 ( .A1(\i_Digital_core/ptch_w [6]), .A2(n4437), .A3(n4433), 
        .Z(n4434) );
  XOR2D0BWP U4420 ( .A1(n1646), .A2(n4441), .Z(n4438) );
  CKND2D0BWP U4421 ( .A1(n4437), .A2(n4551), .ZN(n4440) );
  XOR2D0BWP U4422 ( .A1(n1617), .A2(n4037), .Z(n4441) );
  CKND2D0BWP U4423 ( .A1(n3929), .A2(n3949), .ZN(n4449) );
  OAI21D0BWP U4424 ( .A1(n4074), .A2(n4262), .B(n4261), .ZN(n4263) );
  CKND0BWP U4425 ( .I(n4267), .ZN(n4261) );
  XOR3D0BWP U4426 ( .A1(n1660), .A2(n1856), .A3(n4264), .Z(n4448) );
  OAI22D1BWP U4427 ( .A1(n3135), .A2(n3136), .B1(
        \i_Digital_core/i_steer_en/ld_add[5] ), .B2(n3137), .ZN(n3133) );
  INR2D0BWP U4428 ( .A1(n3135), .B1(n2414), .ZN(n3137) );
  IAO22D1BWP U4429 ( .B1(n3138), .B2(n3139), .A1(
        \i_Digital_core/i_steer_en/ld_add[4] ), .A2(n3140), .ZN(n3135) );
  CKND0BWP U4430 ( .I(n3181), .ZN(n2416) );
  XOR3D0BWP U4431 ( .A1(n2679), .A2(n2687), .A3(n3199), .Z(n3172) );
  CKND0BWP U4432 ( .I(n3128), .ZN(n2649) );
  XOR2D0BWP U4433 ( .A1(\i_Digital_core/ld_cell_diff_w [5]), .A2(n3132), .Z(
        n3178) );
  XOR3D0BWP U4434 ( .A1(\i_Digital_core/i_steer_en/ld_add[9] ), .A2(
        \i_Digital_core/i_steer_en/ld_add[5] ), .A3(n3197), .Z(n3176) );
  NR2D0BWP U4435 ( .A1(\i_Digital_core/i_steer_en/ld_add[10] ), .A2(n3199), 
        .ZN(n3204) );
  IAO22D1BWP U4436 ( .B1(n2880), .B2(\i_mtr_drv/lft_inst/count[2] ), .A1(
        lft_spd_w[2]), .A2(n2881), .ZN(n2878) );
  NR2D0BWP U4437 ( .A1(\i_mtr_drv/lft_inst/count[2] ), .A2(n2880), .ZN(n2881)
         );
  IND2D0BWP U4438 ( .A1(n2882), .B1(n2883), .ZN(n2880) );
  IAO22D1BWP U4439 ( .B1(n2851), .B2(\i_mtr_drv/rght_inst/count[2] ), .A1(
        rght_spd_w[2]), .A2(n2852), .ZN(n2849) );
  NR2D0BWP U4440 ( .A1(\i_mtr_drv/rght_inst/count[2] ), .A2(n2851), .ZN(n2852)
         );
  IND2D0BWP U4441 ( .A1(n2853), .B1(n2854), .ZN(n2851) );
  OA221D0BWP U4442 ( .A1(\i_Digital_core/i_balance_cntr/lft_torque[3] ), .A2(
        n2737), .B1(\i_Digital_core/i_balance_cntr/lft_torque[4] ), .B2(n2612), 
        .C(n3681), .Z(n3680) );
  AOI221D1BWP U4443 ( .A1(\i_Digital_core/i_balance_cntr/lft_torque[10] ), 
        .A2(n2612), .B1(n3682), .B2(n3683), .C(n3684), .ZN(n3681) );
  XOR2D0BWP U4444 ( .A1(\i_Digital_core/i_balance_cntr/lft_torque[2] ), .A2(
        \i_Digital_core/i_balance_cntr/lft_torque[15] ), .Z(n3682) );
  XOR2D0BWP U4445 ( .A1(n3685), .A2(n2602), .Z(n3683) );
  OA221D0BWP U4446 ( .A1(\i_Digital_core/i_balance_cntr/rght_torque[3] ), .A2(
        n2736), .B1(\i_Digital_core/i_balance_cntr/rght_torque[4] ), .B2(n2611), .C(n3539), .Z(n3538) );
  AOI221D1BWP U4447 ( .A1(\i_Digital_core/i_balance_cntr/rght_torque[10] ), 
        .A2(n2611), .B1(n3540), .B2(n3541), .C(n3542), .ZN(n3539) );
  XOR2D0BWP U4448 ( .A1(\i_Digital_core/i_balance_cntr/rght_torque[2] ), .A2(
        \i_Digital_core/i_balance_cntr/rght_torque[15] ), .Z(n3540) );
  XOR2D0BWP U4449 ( .A1(n3543), .A2(n2600), .Z(n3541) );
  CKND0BWP U4450 ( .I(\i_Digital_core/i_balance_cntr/integrator_reg[17] ), 
        .ZN(n4005) );
  CKND0BWP U4451 ( .I(\i_Digital_core/i_inert_intr/ptch_rt[14] ), .ZN(n2647)
         );
  INR2D0BWP U4452 ( .A1(n3166), .B1(n2418), .ZN(n3167) );
  ND3D0BWP U4453 ( .A1(n4078), .A2(n3202), .A3(
        \i_Digital_core/ld_cell_diff_w [8]), .ZN(n3201) );
  CKND0BWP U4454 ( .I(\i_Digital_core/i_inert_intr/ptch_rt[9] ), .ZN(n4236) );
  CKND0BWP U4455 ( .I(\i_Digital_core/i_inert_intr/ptch_rt[10] ), .ZN(n4235)
         );
  AOI222D2BWP U4456 ( .A1(\i_Digital_core/i_balance_cntr/lft_torque[13] ), 
        .A2(n2572), .B1(n3678), .B2(n2576), .C1(
        \i_Digital_core/i_balance_cntr/lft_torque[8] ), .C2(n3679), .ZN(n3677)
         );
  OAI21D0BWP U4457 ( .A1(n3680), .A2(n2578), .B(n2590), .ZN(n3678) );
  OAI21D0BWP U4458 ( .A1(\i_Digital_core/i_balance_cntr/lft_torque[6] ), .A2(
        n3680), .B(\i_Digital_core/i_balance_cntr/lft_torque[7] ), .ZN(n3679)
         );
  CKND0BWP U4459 ( .I(\i_Digital_core/i_balance_cntr/lft_torque[6] ), .ZN(
        n2578) );
  AOI22D0BWP U4460 ( .A1(\i_Digital_core/i_balance_cntr/lft_torque[10] ), .A2(
        n2367), .B1(\i_Digital_core/i_balance_cntr/lft_torque[15] ), .B2(n2592), .ZN(n3676) );
  AOI222D2BWP U4461 ( .A1(\i_Digital_core/i_balance_cntr/rght_torque[13] ), 
        .A2(n2571), .B1(n3536), .B2(n2573), .C1(
        \i_Digital_core/i_balance_cntr/rght_torque[8] ), .C2(n3537), .ZN(n3535) );
  OAI21D0BWP U4462 ( .A1(n3538), .A2(n2575), .B(n2589), .ZN(n3536) );
  OAI21D0BWP U4463 ( .A1(\i_Digital_core/i_balance_cntr/rght_torque[6] ), .A2(
        n3538), .B(\i_Digital_core/i_balance_cntr/rght_torque[7] ), .ZN(n3537)
         );
  CKND0BWP U4464 ( .I(\i_Digital_core/i_balance_cntr/rght_torque[6] ), .ZN(
        n2575) );
  AOI22D0BWP U4465 ( .A1(\i_Digital_core/i_balance_cntr/rght_torque[10] ), 
        .A2(n2366), .B1(\i_Digital_core/i_balance_cntr/rght_torque[15] ), .B2(
        n2591), .ZN(n3534) );
  CKBD0BWP U4466 ( .I(rst_n), .Z(n4165) );
  CKBD0BWP U4467 ( .I(rst_n), .Z(n4166) );
  CKND0BWP U4468 ( .I(n3737), .ZN(n2675) );
  NR2D0BWP U4469 ( .A1(\i_Digital_core/i_balance_cntr/ptch_P_term[14] ), .A2(
        \i_Digital_core/i_balance_cntr/ptch_D_term[11] ), .ZN(n3618) );
  CKND0BWP U4470 ( .I(n4542), .ZN(n4242) );
  AOI211XD2BWP U4471 ( .A1(n3976), .A2(n4454), .B(n3977), .C(n3978), .ZN(n3975) );
  AO32D0BWP U4472 ( .A1(n4455), .A2(n3927), .A3(n4454), .B1(n4453), .B2(n3948), 
        .Z(n3978) );
  CKND2D0BWP U4473 ( .A1(n4474), .A2(n4473), .ZN(n4517) );
  CKND1BWP U4474 ( .I(n3165), .ZN(n2418) );
  IAO22D1BWP U4475 ( .B1(n3124), .B2(n3125), .A1(
        \i_Digital_core/i_steer_en/ld_add[8] ), .A2(n3126), .ZN(n3121) );
  CKND0BWP U4476 ( .I(\i_Digital_core/ld_cell_diff_w [10]), .ZN(n2658) );
  CKND0BWP U4477 ( .I(lft_ld_w[2]), .ZN(n2718) );
  CKND0BWP U4478 ( .I(\i_Digital_core/i_balance_cntr/integrator_reg[0] ), .ZN(
        n4019) );
  CKND2D0BWP U4479 ( .A1(\i_Digital_core/i_inert_intr/ptch_rt[6] ), .A2(n4209), 
        .ZN(n4208) );
  CKND0BWP U4480 ( .I(\i_Digital_core/i_inert_intr/ptch_rt[3] ), .ZN(n4188) );
  CKND0BWP U4481 ( .I(\i_Digital_core/i_inert_intr/ptch_rt[5] ), .ZN(n4201) );
  CKND0BWP U4482 ( .I(\i_A2D_intf/spi_mstr/SCLK_ff1 ), .ZN(n2516) );
  MAOI222D2BWP U4483 ( .A(\i_Digital_core/i_balance_cntr/prev_ptch_err[2] ), 
        .B(n3573), .C(n4066), .ZN(n2803) );
  CKND0BWP U4484 ( .I(\i_Digital_core/i_balance_cntr/prev_ptch_err[1] ), .ZN(
        n2615) );
  IAO22D1BWP U4485 ( .B1(n2872), .B2(\i_mtr_drv/lft_inst/count[6] ), .A1(
        lft_spd_w[6]), .A2(n2873), .ZN(n2870) );
  NR2D0BWP U4486 ( .A1(\i_mtr_drv/lft_inst/count[6] ), .A2(n2872), .ZN(n2873)
         );
  INR2D0BWP U4487 ( .A1(n2874), .B1(\i_mtr_drv/lft_inst/count[5] ), .ZN(n2875)
         );
  INR2D0BWP U4488 ( .A1(n2870), .B1(\i_mtr_drv/lft_inst/count[7] ), .ZN(n2871)
         );
  IAO22D1BWP U4489 ( .B1(n2843), .B2(\i_mtr_drv/rght_inst/count[6] ), .A1(
        rght_spd_w[6]), .A2(n2844), .ZN(n2841) );
  NR2D0BWP U4490 ( .A1(\i_mtr_drv/rght_inst/count[6] ), .A2(n2843), .ZN(n2844)
         );
  INR2D0BWP U4491 ( .A1(n2845), .B1(\i_mtr_drv/rght_inst/count[5] ), .ZN(n2846) );
  INR2D0BWP U4492 ( .A1(n2841), .B1(\i_mtr_drv/rght_inst/count[7] ), .ZN(n2842) );
  OAI211D0BWP U4493 ( .A1(n3146), .A2(n2680), .B(n2687), .C(n2685), .ZN(n3114)
         );
  OR2D0BWP U4494 ( .A1(\i_Digital_core/i_steer_en/ld_add[2] ), .A2(
        \i_Digital_core/i_steer_en/ld_add[3] ), .Z(n3147) );
  NR2D0BWP U4495 ( .A1(n2559), .A2(n3823), .ZN(n3818) );
  CKND2D0BWP U4496 ( .A1(n2569), .A2(n2559), .ZN(n3821) );
  CKND0BWP U4497 ( .I(\i_A2D_intf/spi_mstr/state[0] ), .ZN(n2579) );
  AO211D0BWP U4498 ( .A1(\i_Digital_core/lft_rev_wire ), .A2(
        \i_Digital_core/i_balance_cntr/lft_shaped[10] ), .B(n3006), .C(
        \i_Digital_core/i_balance_cntr/lft_shaped[11] ), .Z(n3009) );
  AO211D0BWP U4499 ( .A1(\i_Digital_core/rght_rev_wire ), .A2(
        \i_Digital_core/i_balance_cntr/rght_shaped[10] ), .B(n2920), .C(
        \i_Digital_core/i_balance_cntr/rght_shaped[11] ), .Z(n2923) );
  CKBD0BWP U4500 ( .I(n4165), .Z(n4159) );
  CKND2D0BWP U4501 ( .A1(n2966), .A2(n2734), .ZN(n2974) );
  CKBD0BWP U4502 ( .I(n4166), .Z(n4160) );
  CKND0BWP U4503 ( .I(lft_ld_w[4]), .ZN(n2717) );
  CKND0BWP U4504 ( .I(rght_ld_w[2]), .ZN(n2723) );
  CKND0BWP U4505 ( .I(lft_ld_w[6]), .ZN(n2716) );
  CKBD0BWP U4506 ( .I(n3649), .Z(n4090) );
  ND4D0BWP U4507 ( .A1(n3674), .A2(n3675), .A3(n3676), .A4(n3677), .ZN(n3649)
         );
  AOI22D0BWP U4508 ( .A1(\i_Digital_core/i_balance_cntr/lft_torque[12] ), .A2(
        n2590), .B1(\i_Digital_core/i_balance_cntr/lft_torque[7] ), .B2(n2595), 
        .ZN(n3674) );
  AOI22D0BWP U4509 ( .A1(\i_Digital_core/i_balance_cntr/lft_torque[11] ), .A2(
        n2583), .B1(\i_Digital_core/i_balance_cntr/lft_torque[9] ), .B2(n2585), 
        .ZN(n3675) );
  CKBD0BWP U4510 ( .I(n3507), .Z(n4093) );
  ND4D0BWP U4511 ( .A1(n3532), .A2(n3533), .A3(n3534), .A4(n3535), .ZN(n3507)
         );
  AOI22D0BWP U4512 ( .A1(\i_Digital_core/i_balance_cntr/rght_torque[12] ), 
        .A2(n2589), .B1(\i_Digital_core/i_balance_cntr/rght_torque[7] ), .B2(
        n2594), .ZN(n3532) );
  AOI22D0BWP U4513 ( .A1(\i_Digital_core/i_balance_cntr/rght_torque[11] ), 
        .A2(n2582), .B1(\i_Digital_core/i_balance_cntr/rght_torque[9] ), .B2(
        n2584), .ZN(n3533) );
  CKAN2D0BWP U4514 ( .A1(\i_Digital_core/i_balance_cntr/ptch_P_term[1] ), .A2(
        \i_Digital_core/i_balance_cntr/integrator_reg[3] ), .Z(n3019) );
  XOR2D0BWP U4515 ( .A1(\i_Digital_core/i_balance_cntr/ptch_P_term[2] ), .A2(
        \i_Digital_core/i_balance_cntr/ptch_D_term[2] ), .Z(n3018) );
  CKBD0BWP U4516 ( .I(n4166), .Z(n4163) );
  CKND1BWP U4517 ( .I(\i_Digital_core/i_inert_intr/ps[0] ), .ZN(n4578) );
  CKBD0BWP U4518 ( .I(n4165), .Z(n4162) );
  CKBD0BWP U4519 ( .I(n4166), .Z(n4161) );
  CKBD0BWP U4520 ( .I(n4110), .Z(n4164) );
  CKAN2D0BWP U4521 ( .A1(\i_Digital_core/i_balance_cntr/ptch_P_term[14] ), 
        .A2(\i_Digital_core/i_balance_cntr/ptch_D_term[11] ), .Z(n3611) );
  CKND0BWP U4522 ( .I(n3618), .ZN(n2422) );
  CKND0BWP U4523 ( .I(n3610), .ZN(n2420) );
  XOR2D0BWP U4524 ( .A1(n3030), .A2(
        \i_Digital_core/i_balance_cntr/integrator_reg[16] ), .Z(n3608) );
  INVD2BWP U4525 ( .I(n4590), .ZN(n2690) );
  CKBD0BWP U4526 ( .I(n2432), .Z(n4002) );
  CKND0BWP U4527 ( .I(n4178), .ZN(n4182) );
  CKND2D0BWP U4528 ( .A1(\i_Digital_core/i_inert_intr/az[11] ), .A2(n4182), 
        .ZN(n4181) );
  CKND2D0BWP U4529 ( .A1(n4574), .A2(n4170), .ZN(n4177) );
  CKND0BWP U4530 ( .I(\i_Digital_core/i_inert_intr/az[8] ), .ZN(n4170) );
  CKND2D0BWP U4531 ( .A1(\i_Digital_core/i_inert_intr/az[9] ), .A2(n4177), 
        .ZN(n4176) );
  CKND0BWP U4532 ( .I(\i_Digital_core/i_inert_intr/az[13] ), .ZN(n4173) );
  CKND0BWP U4533 ( .I(\i_Digital_core/i_inert_intr/az[14] ), .ZN(n4172) );
  OR3D0BWP U4534 ( .A1(n4172), .A2(n4173), .A3(n4183), .Z(n4174) );
  MAOI222D2BWP U4535 ( .A(n4469), .B(\i_Digital_core/ptch_w [1]), .C(n4251), 
        .ZN(n4507) );
  CKND0BWP U4536 ( .I(n4473), .ZN(n4508) );
  CKND1BWP U4537 ( .I(n3782), .ZN(n2518) );
  CKND0BWP U4538 ( .I(\i_Auth_blk/rx/bit_cnt[1] ), .ZN(n2593) );
  OAI22D2BWP U4539 ( .A1(n3037), .A2(n2715), .B1(rght_ld_w[8]), .B2(n3059), 
        .ZN(n3035) );
  NR2D0BWP U4540 ( .A1(lft_ld_w[8]), .A2(n2711), .ZN(n3059) );
  CKND0BWP U4541 ( .I(\i_Digital_core/i_balance_cntr/integrator_reg[6] ), .ZN(
        n2740) );
  CKND0BWP U4542 ( .I(\i_Digital_core/i_balance_cntr/integrator_reg[5] ), .ZN(
        n2682) );
  CKND0BWP U4543 ( .I(n4181), .ZN(n4180) );
  CKND0BWP U4544 ( .I(n3969), .ZN(n3970) );
  IND2D0BWP U4545 ( .A1(\i_Auth_blk/STATE [1]), .B1(\i_Auth_blk/STATE [0]), 
        .ZN(n3766) );
  XNR2D0BWP U4546 ( .A1(\i_Digital_core/ptch_w [4]), .A2(n4479), .ZN(n4244) );
  CKND2D0BWP U4547 ( .A1(\i_Digital_core/ptch_w [5]), .A2(n4551), .ZN(n4542)
         );
  MAOI22D2BWP U4548 ( .A1(n3039), .A2(lft_ld_w[7]), .B1(rght_ld_w[7]), .B2(
        n3060), .ZN(n3037) );
  NR2D0BWP U4549 ( .A1(lft_ld_w[7]), .A2(n3039), .ZN(n3060) );
  CKND0BWP U4550 ( .I(\i_Digital_core/i_balance_cntr/lft_torque[9] ), .ZN(
        n2583) );
  CKND0BWP U4551 ( .I(\i_Digital_core/i_balance_cntr/rght_torque[9] ), .ZN(
        n2582) );
  OAI21D0BWP U4552 ( .A1(n4520), .A2(n4470), .B(n4469), .ZN(n4471) );
  CKND0BWP U4553 ( .I(\i_Digital_core/i_balance_cntr/integrator_reg[8] ), .ZN(
        n2684) );
  CKND0BWP U4554 ( .I(\i_Digital_core/i_balance_cntr/integrator_reg[7] ), .ZN(
        n2739) );
  CKND0BWP U4555 ( .I(n2807), .ZN(n2673) );
  CKND2D0BWP U4556 ( .A1(n4540), .A2(n4539), .ZN(n4543) );
  CKND0BWP U4557 ( .I(\i_Digital_core/i_balance_cntr/prev_ptch_err[0] ), .ZN(
        n2614) );
  CKND0BWP U4558 ( .I(\i_Digital_core/i_balance_cntr/lft_torque[3] ), .ZN(
        n2606) );
  CKND0BWP U4559 ( .I(\i_Digital_core/i_balance_cntr/rght_torque[3] ), .ZN(
        n2605) );
  CKND0BWP U4560 ( .I(\i_Digital_core/i_balance_cntr/lft_torque[2] ), .ZN(
        n2609) );
  CKND0BWP U4561 ( .I(\i_Digital_core/i_balance_cntr/rght_torque[2] ), .ZN(
        n2608) );
  OR3D0BWP U4562 ( .A1(\i_Digital_core/i_steer_en/cnt[25] ), .A2(
        \i_Digital_core/i_steer_en/cnt[24] ), .A3(
        \i_Digital_core/i_steer_en/cnt[23] ), .Z(n2931) );
  CKND1BWP U4563 ( .I(\i_Digital_core/i_balance_cntr/lft_torque[5] ), .ZN(
        n2612) );
  CKND0BWP U4564 ( .I(\i_Digital_core/i_balance_cntr/lft_torque[8] ), .ZN(
        n2576) );
  CKND0BWP U4565 ( .I(\i_Digital_core/i_balance_cntr/lft_torque[4] ), .ZN(
        n2737) );
  CKND1BWP U4566 ( .I(\i_Digital_core/i_balance_cntr/rght_torque[5] ), .ZN(
        n2611) );
  CKND0BWP U4567 ( .I(\i_Digital_core/i_balance_cntr/rght_torque[8] ), .ZN(
        n2573) );
  CKND0BWP U4568 ( .I(\i_Digital_core/i_balance_cntr/rght_torque[4] ), .ZN(
        n2736) );
  XOR2D0BWP U4569 ( .A1(lft_ld_w[3]), .A2(rght_ld_w[3]), .Z(n3048) );
  CKND0BWP U4570 ( .I(n3107), .ZN(n2638) );
  CKND2D0BWP U4571 ( .A1(\i_Digital_core/i_steer_en/cnt[1] ), .A2(
        \i_Digital_core/i_steer_en/cnt[0] ), .ZN(n3108) );
  CKND0BWP U4572 ( .I(n3103), .ZN(n2634) );
  CKND2D0BWP U4573 ( .A1(\i_Digital_core/i_steer_en/cnt[7] ), .A2(n2634), .ZN(
        n3102) );
  CKND0BWP U4574 ( .I(n3108), .ZN(n2653) );
  CKND2D0BWP U4575 ( .A1(\i_Digital_core/i_steer_en/cnt[2] ), .A2(n2653), .ZN(
        n3107) );
  CKND0BWP U4576 ( .I(n3102), .ZN(n2633) );
  CKND2D0BWP U4577 ( .A1(\i_Digital_core/i_steer_en/cnt[8] ), .A2(n2633), .ZN(
        n3101) );
  IND2D0BWP U4578 ( .A1(\i_Digital_core/intadd_3/A[1] ), .B1(
        \i_Digital_core/i_balance_cntr/ptch_D_term_wire[2] ), .ZN(
        \i_Digital_core/intadd_3/B[0] ) );
  CKND0BWP U4579 ( .I(\i_Digital_core/intadd_3/n4 ), .ZN(n2456) );
  CKND0BWP U4580 ( .I(\i_Digital_core/i_balance_cntr/lft_torque[10] ), .ZN(
        n2572) );
  CKND0BWP U4581 ( .I(\i_Digital_core/i_balance_cntr/rght_torque[10] ), .ZN(
        n2571) );
  CKND0BWP U4582 ( .I(\i_Digital_core/i_balance_cntr/lft_torque[11] ), .ZN(
        n2592) );
  CKND0BWP U4583 ( .I(\i_Digital_core/i_balance_cntr/rght_torque[11] ), .ZN(
        n2591) );
  CKAN2D0BWP U4584 ( .A1(\i_piezo_drv/counter [2]), .A2(n2816), .Z(n2815) );
  CKAN2D0BWP U4585 ( .A1(\i_piezo_drv/counter [1]), .A2(
        \i_piezo_drv/counter [0]), .Z(n2816) );
  CKND0BWP U4586 ( .I(\i_Digital_core/i_balance_cntr/lft_torque[12] ), .ZN(
        n2585) );
  CKND0BWP U4587 ( .I(\i_Digital_core/i_balance_cntr/rght_torque[12] ), .ZN(
        n2584) );
  CKND0BWP U4588 ( .I(\i_Digital_core/i_balance_cntr/lft_torque[13] ), .ZN(
        n2595) );
  CKND0BWP U4589 ( .I(\i_Digital_core/i_balance_cntr/rght_torque[13] ), .ZN(
        n2594) );
  XOR2D0BWP U4590 ( .A1(\i_Digital_core/i_inert_intr/ptch_rt[9] ), .A2(n4463), 
        .Z(n4237) );
  CKND2D0BWP U4591 ( .A1(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int[7] ), .A2(
        n4226), .ZN(n4230) );
  AOI22D0BWP U4592 ( .A1(n4214), .A2(n4213), .B1(n4212), .B2(n4211), .ZN(n4215) );
  CKND2D0BWP U4593 ( .A1(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int[4] ), .A2(
        n4210), .ZN(n4214) );
  CKND2D0BWP U4594 ( .A1(n3765), .A2(n2621), .ZN(n3770) );
  CKBD0BWP U4595 ( .I(n4164), .Z(n4158) );
  CKND0BWP U4596 ( .I(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int[0] ), .ZN(
        n4185) );
  CKBD0BWP U4597 ( .I(n4159), .Z(n4153) );
  CKND0BWP U4598 ( .I(\i_Digital_core/i_inert_intr/done ), .ZN(n2580) );
  OR3D0BWP U4599 ( .A1(\i_Digital_core/i_inert_intr/ps[2] ), .A2(
        \i_Digital_core/i_inert_intr/ps[1] ), .A3(
        \i_Digital_core/i_inert_intr/ps[0] ), .Z(n4562) );
  CKND0BWP U4600 ( .I(\i_Digital_core/i_inert_intr/ps[3] ), .ZN(n2586) );
  ND2D1BWP U4601 ( .A1(n4590), .A2(n2516), .ZN(n3817) );
  CKND0BWP U4602 ( .I(n3093), .ZN(n2626) );
  CKND2D0BWP U4603 ( .A1(\i_Digital_core/i_steer_en/cnt[18] ), .A2(n2626), 
        .ZN(n3091) );
  CKAN2D0BWP U4604 ( .A1(n2887), .A2(\i_mtr_drv/lft_inst/count[6] ), .Z(n2885)
         );
  CKAN2D0BWP U4605 ( .A1(n2858), .A2(\i_mtr_drv/rght_inst/count[6] ), .Z(n2856) );
  CKND1BWP U4606 ( .I(\i_A2D_intf/state [0]), .ZN(n2566) );
  CKND0BWP U4607 ( .I(n3091), .ZN(n2625) );
  CKND2D0BWP U4608 ( .A1(\i_Digital_core/i_steer_en/cnt[19] ), .A2(n2625), 
        .ZN(n3090) );
  CKND2D0BWP U4609 ( .A1(\i_Digital_core/i_steer_en/cnt[17] ), .A2(n3092), 
        .ZN(n3093) );
  CKND0BWP U4610 ( .I(n3090), .ZN(n2624) );
  CKND2D0BWP U4611 ( .A1(\i_Digital_core/i_steer_en/cnt[20] ), .A2(n2624), 
        .ZN(n3089) );
  CKND0BWP U4612 ( .I(\i_A2D_intf/state [1]), .ZN(n2567) );
  CKND2D0BWP U4613 ( .A1(n4076), .A2(n2410), .ZN(n3626) );
  CKND1BWP U4614 ( .I(\i_Digital_core/i_balance_cntr/integrator_reg[16] ), 
        .ZN(n2445) );
  CKND0BWP U4615 ( .I(n2952), .ZN(n2389) );
  CKND0BWP U4616 ( .I(n2943), .ZN(n2581) );
  CKND0BWP U4617 ( .I(\i_mtr_drv/lft_inst/count[8] ), .ZN(n2548) );
  NR2D0BWP U4618 ( .A1(n2886), .A2(n2548), .ZN(n2892) );
  CKND0BWP U4619 ( .I(\i_mtr_drv/rght_inst/count[8] ), .ZN(n2547) );
  NR2D0BWP U4620 ( .A1(n2857), .A2(n2547), .ZN(n2863) );
  CKND0BWP U4621 ( .I(n3818), .ZN(n2558) );
  CKND0BWP U4622 ( .I(n3806), .ZN(n2512) );
  CKND1BWP U4623 ( .I(\i_A2D_intf/spi_mstr/state[1] ), .ZN(n2604) );
  CKND2D0BWP U4624 ( .A1(\i_Digital_core/ld_cell_diff_reg [4]), .A2(n4077), 
        .ZN(n3503) );
  CKND0BWP U4625 ( .I(\i_A2D_intf/spi_mstr/bit_cnt_reg[2] ), .ZN(n2569) );
  CKND0BWP U4626 ( .I(\i_Digital_core/i_steer_en/cnt[22] ), .ZN(n2622) );
  CKND0BWP U4627 ( .I(\i_Digital_core/i_inert_intr/inst_SPI/bit_cnt_reg[3] ), 
        .ZN(n2563) );
  OA21D0BWP U4628 ( .A1(n2967), .A2(n2974), .B(\i_Digital_core/n378 ), .Z(
        n2971) );
  ND3D0BWP U4629 ( .A1(\i_Digital_core/i_inert_intr/inst_SPI/bit_cnt_reg[1] ), 
        .A2(\i_Digital_core/i_inert_intr/inst_SPI/bit_cnt_reg[0] ), .A3(n2968), 
        .ZN(n2969) );
  CKND0BWP U4630 ( .I(\i_Digital_core/i_inert_intr/inst_SPI/bit_cnt_reg[2] ), 
        .ZN(n2597) );
  INVD6BWP U4631 ( .I(n3940), .ZN(n2412) );
  CKND0BWP U4632 ( .I(\i_mtr_drv/lft_inst/count[1] ), .ZN(n2655) );
  CKND0BWP U4633 ( .I(\i_mtr_drv/rght_inst/count[1] ), .ZN(n2654) );
  CKND0BWP U4634 ( .I(\i_piezo_drv/counter [23]), .ZN(n2596) );
  OR2D0BWP U4635 ( .A1(n2785), .A2(\i_Digital_core/intadd_3/A[0] ), .Z(n2791)
         );
  CKND0BWP U4636 ( .I(\i_mtr_drv/lft_inst/count[3] ), .ZN(n2561) );
  CKND2D0BWP U4637 ( .A1(n2882), .A2(\i_mtr_drv/lft_inst/count[2] ), .ZN(n2890) );
  CKND0BWP U4638 ( .I(\i_mtr_drv/rght_inst/count[3] ), .ZN(n2560) );
  CKND2D0BWP U4639 ( .A1(n2853), .A2(\i_mtr_drv/rght_inst/count[2] ), .ZN(
        n2861) );
  CKND2D0BWP U4640 ( .A1(n2889), .A2(\i_mtr_drv/lft_inst/count[4] ), .ZN(n2888) );
  CKND0BWP U4641 ( .I(\i_mtr_drv/lft_inst/count[5] ), .ZN(n2557) );
  CKND2D0BWP U4642 ( .A1(n2860), .A2(\i_mtr_drv/rght_inst/count[4] ), .ZN(
        n2859) );
  CKND0BWP U4643 ( .I(\i_mtr_drv/rght_inst/count[5] ), .ZN(n2555) );
  CKND0BWP U4644 ( .I(n2892), .ZN(n2543) );
  CKND0BWP U4645 ( .I(n2863), .ZN(n2542) );
  CKND1BWP U4646 ( .I(\i_A2D_intf/state [2]), .ZN(n2570) );
  CKND1BWP U4647 ( .I(n3833), .ZN(n2521) );
  CKND0BWP U4648 ( .I(\i_Auth_blk/rx/bit_cnt[0] ), .ZN(n2707) );
  CKND2D0BWP U4649 ( .A1(\i_piezo_drv/counter [22]), .A2(n2821), .ZN(n2820) );
  CKAN2D0BWP U4650 ( .A1(n2829), .A2(\i_piezo_drv/counter [14]), .Z(n2828) );
  CKND0BWP U4651 ( .I(\i_mtr_drv/lft_inst/count[9] ), .ZN(n2550) );
  CKND0BWP U4652 ( .I(\i_mtr_drv/rght_inst/count[9] ), .ZN(n2549) );
  CKAN2D0BWP U4653 ( .A1(\i_piezo_drv/counter [3]), .A2(n2815), .Z(n2814) );
  CKAN2D0BWP U4654 ( .A1(\i_piezo_drv/counter [4]), .A2(n2814), .Z(n2813) );
  CKAN2D0BWP U4655 ( .A1(\i_Digital_core/i_inert_intr/timer[1] ), .A2(
        \i_Digital_core/i_inert_intr/timer[0] ), .Z(n3502) );
  CKAN2D0BWP U4656 ( .A1(\i_Digital_core/i_inert_intr/timer[2] ), .A2(n3502), 
        .Z(n3501) );
  CKAN2D0BWP U4657 ( .A1(\i_piezo_drv/counter [20]), .A2(n2823), .Z(n2822) );
  CKAN2D0BWP U4658 ( .A1(\i_piezo_drv/counter [19]), .A2(n2824), .Z(n2823) );
  CKAN2D0BWP U4659 ( .A1(\i_piezo_drv/counter [18]), .A2(n2825), .Z(n2824) );
  CKAN2D0BWP U4660 ( .A1(\i_piezo_drv/counter [17]), .A2(n2826), .Z(n2825) );
  CKAN2D0BWP U4661 ( .A1(\i_piezo_drv/counter [11]), .A2(n2832), .Z(n2831) );
  CKAN2D0BWP U4662 ( .A1(\i_piezo_drv/counter [10]), .A2(n2833), .Z(n2832) );
  CKAN2D0BWP U4663 ( .A1(\i_piezo_drv/counter [9]), .A2(n2834), .Z(n2833) );
  CKAN2D0BWP U4664 ( .A1(\i_piezo_drv/counter [5]), .A2(n2813), .Z(n2812) );
  CKAN2D0BWP U4665 ( .A1(\i_Digital_core/i_inert_intr/timer[12] ), .A2(n3493), 
        .Z(n3492) );
  CKND0BWP U4666 ( .I(\i_Digital_core/i_steer_en/cnt[24] ), .ZN(n2661) );
  INVD2BWP U4667 ( .I(\i_Auth_blk/rx/nxt_state ), .ZN(n2509) );
  CKND0BWP U4668 ( .I(n3797), .ZN(n2528) );
  CKND0BWP U4669 ( .I(rght_ld_w[0]), .ZN(n2724) );
  XOR2D0BWP U4670 ( .A1(lft_ld_w[1]), .A2(rght_ld_w[1]), .Z(n3052) );
  CKND0BWP U4671 ( .I(\i_Auth_blk/rx/bit_cnt[3] ), .ZN(n2519) );
  ND3D0BWP U4672 ( .A1(n2510), .A2(\i_Auth_blk/rx/bit_cnt[1] ), .A3(
        \i_Auth_blk/rx/bit_cnt[0] ), .ZN(n3771) );
  CKND0BWP U4673 ( .I(n3786), .ZN(n2522) );
  CKND0BWP U4674 ( .I(\i_Auth_blk/rx/baud_cnt[6] ), .ZN(n2564) );
  CKND2D0BWP U4675 ( .A1(\i_Digital_core/i_steer_en/cnt[15] ), .A2(n3095), 
        .ZN(n3094) );
  CKND0BWP U4676 ( .I(\i_Digital_core/i_steer_en/cnt[16] ), .ZN(n2656) );
  CKND0BWP U4677 ( .I(\i_Digital_core/i_steer_en/cnt[14] ), .ZN(n2627) );
  CKND2D0BWP U4678 ( .A1(n2819), .A2(\i_piezo_drv/counter [24]), .ZN(n2818) );
  CKND0BWP U4679 ( .I(\i_piezo_drv/counter [25]), .ZN(n2562) );
  CKND0BWP U4680 ( .I(\i_A2D_intf/spi_mstr/bit_cnt_reg[3] ), .ZN(n2559) );
  OA31D0BWP U4681 ( .A1(n3817), .A2(\i_A2D_intf/spi_mstr/state[1] ), .A3(n3818), .B(\i_A2D_intf/n59 ), .Z(n3825) );
  CKND0BWP U4682 ( .I(\i_piezo_drv/counter [13]), .ZN(n2553) );
  CKND2D0BWP U4683 ( .A1(\i_piezo_drv/counter [12]), .A2(n2831), .ZN(n2830) );
  CKND0BWP U4684 ( .I(\i_piezo_drv/counter [16]), .ZN(n2552) );
  CKND2D0BWP U4685 ( .A1(\i_piezo_drv/counter [15]), .A2(n2828), .ZN(n2827) );
  CKND2D0BWP U4686 ( .A1(\i_piezo_drv/counter [7]), .A2(n2810), .ZN(n2811) );
  CKND0BWP U4687 ( .I(\i_piezo_drv/counter [8]), .ZN(n2540) );
  CKBD0BWP U4688 ( .I(n4163), .Z(n4143) );
  CKND2D0BWP U4689 ( .A1(\i_Digital_core/i_inert_intr/timer[13] ), .A2(n3492), 
        .ZN(n3491) );
  CKND0BWP U4690 ( .I(\i_Digital_core/i_inert_intr/timer[14] ), .ZN(n2539) );
  XOR2D0BWP U4691 ( .A1(n2996), .A2(
        \i_Digital_core/i_balance_cntr/lft_shaped[4] ), .Z(n2765) );
  XOR2D0BWP U4692 ( .A1(n2910), .A2(
        \i_Digital_core/i_balance_cntr/rght_shaped[4] ), .Z(n2762) );
  CKND0BWP U4693 ( .I(n3793), .ZN(n2526) );
  INVD2BWP U4694 ( .I(n3774), .ZN(n2511) );
  NR3D1BWP U4695 ( .A1(\i_Auth_blk/rx/baud_cnt[6] ), .A2(
        \i_Auth_blk/rx/baud_cnt[7] ), .A3(n3789), .ZN(n3786) );
  NR2XD0BWP U4696 ( .A1(\i_Auth_blk/rx/baud_cnt[0] ), .A2(
        \i_Auth_blk/rx/baud_cnt[1] ), .ZN(n3797) );
  INVD2BWP U4697 ( .I(n3779), .ZN(n2517) );
  CKND0BWP U4698 ( .I(n3776), .ZN(n2510) );
  CKND0BWP U4699 ( .I(\i_Auth_blk/rx/baud_cnt[2] ), .ZN(n2534) );
  CKND0BWP U4700 ( .I(\i_Auth_blk/rx/baud_cnt[3] ), .ZN(n2527) );
  CKND0BWP U4701 ( .I(\i_Auth_blk/rx/baud_cnt[4] ), .ZN(n2536) );
  CKND0BWP U4702 ( .I(\i_Auth_blk/rx/baud_cnt[5] ), .ZN(n2525) );
  CKND0BWP U4703 ( .I(\i_Auth_blk/rx/baud_cnt[8] ), .ZN(n2535) );
  CKND0BWP U4704 ( .I(\i_Auth_blk/rx/baud_cnt[9] ), .ZN(n2524) );
  ND2D3BWP U4705 ( .A1(n2518), .A2(n2521), .ZN(n3779) );
  CKAN2D0BWP U4706 ( .A1(\i_Digital_core/i_inert_intr/timer[3] ), .A2(n3501), 
        .Z(n3500) );
  CKAN2D0BWP U4707 ( .A1(\i_Digital_core/i_inert_intr/timer[4] ), .A2(n3500), 
        .Z(n3499) );
  CKAN2D0BWP U4708 ( .A1(\i_Digital_core/i_inert_intr/timer[5] ), .A2(n3499), 
        .Z(n3498) );
  CKAN2D0BWP U4709 ( .A1(\i_Digital_core/i_inert_intr/timer[6] ), .A2(n3498), 
        .Z(n3497) );
  CKAN2D0BWP U4710 ( .A1(\i_Digital_core/i_inert_intr/timer[7] ), .A2(n3497), 
        .Z(n3496) );
  CKAN2D0BWP U4711 ( .A1(\i_Digital_core/i_inert_intr/timer[8] ), .A2(n3496), 
        .Z(n3495) );
  CKAN2D0BWP U4712 ( .A1(\i_Digital_core/i_inert_intr/timer[10] ), .A2(n2513), 
        .Z(n3494) );
  CKAN2D0BWP U4713 ( .A1(\i_Digital_core/i_inert_intr/timer[11] ), .A2(n3494), 
        .Z(n3493) );
  CKAN2D0BWP U4714 ( .A1(\i_Digital_core/i_inert_intr/inst_SPI/sclk_reg[1] ), 
        .A2(\i_Digital_core/i_inert_intr/inst_SPI/sclk_reg[0] ), .Z(n3490) );
  CKAN2D0BWP U4715 ( .A1(\i_A2D_intf/spi_mstr/sclk_reg[1] ), .A2(
        \i_A2D_intf/spi_mstr/sclk_reg[0] ), .Z(n3807) );
  CKBD0BWP U4716 ( .I(n4164), .Z(n4139) );
  CKND0BWP U4717 ( .I(\i_Digital_core/i_inert_intr/ps[2] ), .ZN(n4579) );
  CKND0BWP U4718 ( .I(\i_Digital_core/i_inert_intr/rd_data[0] ), .ZN(n2502) );
  CKAN2D0BWP U4719 ( .A1(n2938), .A2(n2945), .Z(n2953) );
  CKND0BWP U4720 ( .I(\i_A2D_intf/rd_data [10]), .ZN(n2499) );
  CKND0BWP U4721 ( .I(\i_A2D_intf/rd_data [0]), .ZN(n2498) );
  CKND0BWP U4722 ( .I(\i_A2D_intf/rd_data [1]), .ZN(n2497) );
  CKND0BWP U4723 ( .I(\i_A2D_intf/rd_data [2]), .ZN(n2496) );
  CKND0BWP U4724 ( .I(\i_A2D_intf/rd_data [3]), .ZN(n2495) );
  CKND0BWP U4725 ( .I(\i_A2D_intf/rd_data [4]), .ZN(n2494) );
  CKND0BWP U4726 ( .I(\i_A2D_intf/rd_data [5]), .ZN(n2493) );
  CKND0BWP U4727 ( .I(\i_A2D_intf/rd_data [6]), .ZN(n2492) );
  CKND0BWP U4728 ( .I(\i_A2D_intf/rd_data [7]), .ZN(n2491) );
  CKND0BWP U4729 ( .I(\i_A2D_intf/rd_data [9]), .ZN(n2489) );
  CKND0BWP U4730 ( .I(\i_A2D_intf/rd_data [8]), .ZN(n2490) );
  CKND0BWP U4731 ( .I(\i_Digital_core/i_inert_intr/rd_data[1] ), .ZN(n2505) );
  CKND0BWP U4732 ( .I(\i_Digital_core/i_inert_intr/rd_data[7] ), .ZN(n2506) );
  CKND0BWP U4733 ( .I(\i_Digital_core/i_inert_intr/rd_data[6] ), .ZN(n2508) );
  CKND0BWP U4734 ( .I(\i_Digital_core/i_inert_intr/rd_data[5] ), .ZN(n2500) );
  CKND0BWP U4735 ( .I(\i_Digital_core/i_inert_intr/rd_data[4] ), .ZN(n2501) );
  CKND0BWP U4736 ( .I(\i_Digital_core/i_inert_intr/rd_data[3] ), .ZN(n2507) );
  CKND0BWP U4737 ( .I(\i_Digital_core/i_inert_intr/rd_data[2] ), .ZN(n2503) );
  CKND0BWP U4738 ( .I(\i_Digital_core/i_inert_intr/inst_SPI/n10 ), .ZN(n2487)
         );
  CKND0BWP U4739 ( .I(\i_A2D_intf/rd_data [11]), .ZN(n2504) );
  CKND0BWP U4740 ( .I(\i_A2D_intf/spi_mstr/n22 ), .ZN(n2486) );
  CKND0BWP U4741 ( .I(\i_A2D_intf/spi_mstr/n21 ), .ZN(n2485) );
  CKND0BWP U4742 ( .I(\i_A2D_intf/spi_mstr/n20 ), .ZN(n2484) );
  CKND0BWP U4743 ( .I(\i_Digital_core/i_inert_intr/inst_SPI/MISO_smpl ), .ZN(
        n2483) );
  CKND0BWP U4744 ( .I(\i_A2D_intf/spi_mstr/MISO_smpl ), .ZN(n2482) );
  CKND2D0BWP U4745 ( .A1(n4062), .A2(n2976), .ZN(n2952) );
  CKND0BWP U4746 ( .I(\i_Digital_core/i_inert_intr/inst_SPI/n11 ), .ZN(n2481)
         );
  CKND0BWP U4747 ( .I(\i_Digital_core/i_inert_intr/inst_SPI/sclk_reg[3] ), 
        .ZN(n2480) );
  ND2D1BWP U4748 ( .A1(\i_Digital_core/i_inert_intr/inst_SPI/sclk_reg[2] ), 
        .A2(n3490), .ZN(n2975) );
  ND2D1BWP U4749 ( .A1(\i_A2D_intf/spi_mstr/state[1] ), .A2(n2579), .ZN(n3810)
         );
  ND2D1BWP U4750 ( .A1(\i_A2D_intf/spi_mstr/sclk_reg[2] ), .A2(n3807), .ZN(
        n3806) );
  CKND0BWP U4751 ( .I(\i_A2D_intf/spi_mstr/sclk_reg[3] ), .ZN(n2479) );
  CKND0BWP U4752 ( .I(\i_Digital_core/i_inert_intr/inst_SPI/n13 ), .ZN(n2477)
         );
  CKND0BWP U4753 ( .I(\i_Digital_core/i_inert_intr/inst_SPI/n14 ), .ZN(n2478)
         );
  CKBD0BWP U4754 ( .I(n4159), .Z(n4154) );
  CKBD0BWP U4755 ( .I(n4159), .Z(n4155) );
  CKND2D0BWP U4756 ( .A1(n4000), .A2(n4503), .ZN(n4500) );
  CKBD0BWP U4757 ( .I(n4158), .Z(n4157) );
  MAOI222D2BWP U4758 ( .A(n4467), .B(\i_Digital_core/ptch_w [0]), .C(n4466), 
        .ZN(n4506) );
  CKBD0BWP U4759 ( .I(n4158), .Z(n4156) );
  CKND0BWP U4760 ( .I(n3027), .ZN(n2642) );
  XOR3D0BWP U4761 ( .A1(\i_Digital_core/i_balance_cntr/ptch_P_term[4] ), .A2(
        \i_Digital_core/i_balance_cntr/ptch_D_term[4] ), .A3(
        \i_Digital_core/i_balance_cntr/integrator_reg[6] ), .Z(
        \i_Digital_core/intadd_1/A[2] ) );
  INVD2BWP U4762 ( .I(\i_Digital_core/i_inert_intr/inst_SPI/state[0] ), .ZN(
        n2735) );
  CKBD0BWP U4763 ( .I(n4160), .Z(n4150) );
  ND2D1BWP U4764 ( .A1(n4068), .A2(n2733), .ZN(n3706) );
  CKBD0BWP U4765 ( .I(n4160), .Z(n4151) );
  CKBD0BWP U4766 ( .I(n4160), .Z(n4152) );
  CKBD0BWP U4767 ( .I(n4576), .Z(n4087) );
  XNR2D0BWP U4768 ( .A1(lft_ld_w[10]), .A2(n2719), .ZN(n3057) );
  XOR2D0BWP U4769 ( .A1(lft_ld_w[8]), .A2(rght_ld_w[8]), .Z(n3038) );
  CKND0BWP U4770 ( .I(lft_ld_w[10]), .ZN(n2709) );
  CKND0BWP U4771 ( .I(rght_ld_w[10]), .ZN(n2719) );
  XOR2D0BWP U4772 ( .A1(rght_ld_w[11]), .A2(lft_ld_w[11]), .Z(n3054) );
  CKND0BWP U4773 ( .I(rght_ld_w[4]), .ZN(n2722) );
  INR2D0BWP U4774 ( .A1(n3073), .B1(lft_ld_w[4]), .ZN(n3085) );
  XOR2D0BWP U4775 ( .A1(lft_ld_w[5]), .A2(rght_ld_w[5]), .Z(n3044) );
  CKND0BWP U4776 ( .I(\i_Digital_core/i_balance_cntr/integrator_reg[3] ), .ZN(
        n2683) );
  MAOI22D2BWP U4777 ( .A1(n3043), .A2(lft_ld_w[5]), .B1(rght_ld_w[5]), .B2(
        n3062), .ZN(n3041) );
  XOR2D0BWP U4778 ( .A1(lft_ld_w[6]), .A2(rght_ld_w[6]), .Z(n3042) );
  CKND0BWP U4779 ( .I(n3069), .ZN(n2710) );
  XOR2D0BWP U4780 ( .A1(lft_ld_w[9]), .A2(rght_ld_w[9]), .Z(n3036) );
  MAOI22D2BWP U4781 ( .A1(n3051), .A2(lft_ld_w[1]), .B1(rght_ld_w[1]), .B2(
        n3066), .ZN(n3049) );
  NR2D0BWP U4782 ( .A1(lft_ld_w[1]), .A2(n3051), .ZN(n3066) );
  XNR2D0BWP U4783 ( .A1(lft_ld_w[2]), .A2(n2723), .ZN(n3050) );
  CKBD0BWP U4784 ( .I(n4161), .Z(n4147) );
  MAOI22D2BWP U4785 ( .A1(n3047), .A2(lft_ld_w[3]), .B1(rght_ld_w[3]), .B2(
        n3064), .ZN(n3045) );
  XOR2D0BWP U4786 ( .A1(lft_ld_w[4]), .A2(rght_ld_w[4]), .Z(n3046) );
  CKND0BWP U4787 ( .I(lft_ld_w[0]), .ZN(n2714) );
  CKND0BWP U4788 ( .I(rght_ld_w[6]), .ZN(n2721) );
  INR2D0BWP U4789 ( .A1(n3071), .B1(lft_ld_w[6]), .ZN(n3083) );
  XOR2D0BWP U4790 ( .A1(lft_ld_w[7]), .A2(rght_ld_w[7]), .Z(n3040) );
  CKBD0BWP U4791 ( .I(n4162), .Z(n4144) );
  CKND0BWP U4792 ( .I(\i_Digital_core/i_balance_cntr/lft_torque[14] ), .ZN(
        n2590) );
  CKBD0BWP U4793 ( .I(n4162), .Z(n4146) );
  CKND0BWP U4794 ( .I(\i_Digital_core/i_balance_cntr/rght_torque[14] ), .ZN(
        n2589) );
  CKND0BWP U4795 ( .I(n2769), .ZN(n2465) );
  CKBD0BWP U4796 ( .I(n4163), .Z(n4141) );
  CKND2D0BWP U4797 ( .A1(\i_Digital_core/ld_cell_diff_reg [3]), .A2(n4077), 
        .ZN(n3504) );
  NR2D0BWP U4798 ( .A1(n2619), .A2(n2668), .ZN(n3600) );
  NR2D0BWP U4799 ( .A1(n2674), .A2(n2667), .ZN(n3033) );
  CKND0BWP U4800 ( .I(\i_Digital_core/i_inert_intr/inst_SPI/bit_cnt_reg[1] ), 
        .ZN(n2603) );
  CKND0BWP U4801 ( .I(n2968), .ZN(n2514) );
  CKND1BWP U4802 ( .I(\i_Digital_core/i_inert_intr/inst_SPI/bit_cnt_reg[0] ), 
        .ZN(n2607) );
  CKBD0BWP U4803 ( .I(n4163), .Z(n4142) );
  CKND0BWP U4804 ( .I(\i_A2D_intf/spi_mstr/bit_cnt_reg[0] ), .ZN(n2568) );
  CKND1BWP U4805 ( .I(n3826), .ZN(n2515) );
  CKND0BWP U4806 ( .I(\i_A2D_intf/spi_mstr/bit_cnt_reg[1] ), .ZN(n2598) );
  CKBD0BWP U4807 ( .I(n4161), .Z(n4149) );
  CKND1BWP U4808 ( .I(\i_Digital_core/i_inert_intr/ps[1] ), .ZN(n4580) );
  OR2D0BWP U4809 ( .A1(n2938), .A2(n4578), .Z(n2935) );
  OR3D0BWP U4810 ( .A1(n2586), .A2(n4167), .A3(n4562), .Z(n2934) );
  CKND0BWP U4811 ( .I(\i_Digital_core/i_inert_intr/done ), .ZN(n4167) );
  CKND0BWP U4812 ( .I(n3024), .ZN(n2639) );
  XOR3D0BWP U4813 ( .A1(\i_Digital_core/i_balance_cntr/ptch_P_term[7] ), .A2(
        \i_Digital_core/i_balance_cntr/ptch_D_term[7] ), .A3(
        \i_Digital_core/i_balance_cntr/integrator_reg[9] ), .Z(
        \i_Digital_core/intadd_1/A[5] ) );
  CKND0BWP U4814 ( .I(n3581), .ZN(n2411) );
  CKND0BWP U4815 ( .I(n3626), .ZN(n2409) );
  CKBD0BWP U4816 ( .I(n4162), .Z(n4145) );
  MOAI22D1BWP U4817 ( .A1(n4573), .A2(n3551), .B1(n4068), .B2(n2779), .ZN(
        n2781) );
  CKND1BWP U4818 ( .I(\i_Digital_core/ptch_w [7]), .ZN(n4559) );
  CKBD0BWP U4819 ( .I(n4161), .Z(n4148) );
  CKND0BWP U4820 ( .I(n4176), .ZN(n4179) );
  CKND2D0BWP U4821 ( .A1(\i_Digital_core/i_inert_intr/az[10] ), .A2(n4179), 
        .ZN(n4178) );
  CKBD0BWP U4822 ( .I(n4164), .Z(n4140) );
  CKND0BWP U4823 ( .I(\i_piezo_drv/counter [24]), .ZN(n2546) );
  INR2XD0BWP U4824 ( .A1(\i_mtr_drv/lft_PWM_sig ), .B1(lft_rev), .ZN(n4594) );
  CKND16BWP U4825 ( .I(n4593), .ZN(PWM_rev_lft) );
  INR2XD0BWP U4826 ( .A1(\i_mtr_drv/rght_PWM_sig ), .B1(rght_rev), .ZN(n4592)
         );
  CKND16BWP U4827 ( .I(n4591), .ZN(PWM_rev_rght) );
  CKND16BWP U4828 ( .I(n4051), .ZN(LED[3]) );
  OA21D0BWP U4829 ( .A1(\i_Digital_core/i_inert_intr/az[11] ), .A2(n4182), .B(
        n4181), .Z(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_sub[11] )
         );
  CKND0BWP U4830 ( .I(\i_Digital_core/i_balance_cntr/integrator_reg[15] ), 
        .ZN(n4567) );
  CKND0BWP U4831 ( .I(\i_Digital_core/i_balance_cntr/integrator_reg[14] ), 
        .ZN(n4568) );
  XOR3D0BWP U4832 ( .A1(n4000), .A2(n4074), .A3(n4546), .Z(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[24] )
         );
  OA21D0BWP U4833 ( .A1(\i_Digital_core/i_inert_intr/az[9] ), .A2(n4177), .B(
        n4176), .Z(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_sub[9] ) );
  XOR2D0BWP U4834 ( .A1(\i_Digital_core/i_inert_intr/az[8] ), .A2(n4574), .Z(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_sub[8] ) );
  CKAN2D0BWP U4835 ( .A1(n4175), .A2(n4174), .Z(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_sub[14] )
         );
  OAI21D0BWP U4836 ( .A1(n4173), .A2(n4183), .B(n4172), .ZN(n4175) );
  CKND1BWP U4837 ( .I(\batt_w[11] ), .ZN(n2544) );
  XOR2D0BWP U4838 ( .A1(\i_Digital_core/i_inert_intr/az[15] ), .A2(n4171), .Z(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_sub[15] )
         );
  CKND0BWP U4839 ( .I(n4174), .ZN(n4171) );
  XOR3D0BWP U4840 ( .A1(n4508), .A2(n3946), .A3(n4507), .Z(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[13] )
         );
  INVD2BWP U4841 ( .I(n2757), .ZN(n2385) );
  CKND0BWP U4842 ( .I(n4062), .ZN(n2395) );
  CKND1BWP U4843 ( .I(n4068), .ZN(n2471) );
  INVD2BWP U4844 ( .I(n4065), .ZN(n2464) );
  CKND0BWP U4845 ( .I(\i_Auth_blk/rx/baud_cnt[11] ), .ZN(n2523) );
  XNR2D0BWP U4846 ( .A1(n3043), .A2(n3044), .ZN(
        \i_Digital_core/i_steer_en/ld_cell_diff_w[5] ) );
  CKND0BWP U4847 ( .I(\i_Digital_core/i_balance_cntr/integrator_reg[0] ), .ZN(
        n2663) );
  OA21D0BWP U4848 ( .A1(\i_Digital_core/i_inert_intr/az[12] ), .A2(n4180), .B(
        n4183), .Z(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_sub[12] )
         );
  XOR3D0BWP U4849 ( .A1(\i_Digital_core/ptch_w [7]), .A2(n4551), .A3(n4545), 
        .Z(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[18] )
         );
  OAI21D0BWP U4850 ( .A1(n4544), .A2(n4543), .B(n4542), .ZN(n4545) );
  CKND0BWP U4851 ( .I(n4541), .ZN(n4544) );
  OAI211D0BWP U4852 ( .A1(\i_Auth_blk/STATE [0]), .A2(n3764), .B(n2511), .C(
        n3770), .ZN(n3767) );
  XOR2D0BWP U4853 ( .A1(n3037), .A2(n3038), .Z(
        \i_Digital_core/i_steer_en/ld_cell_diff_w[8] ) );
  XOR2D0BWP U4854 ( .A1(n3074), .A2(n3048), .Z(
        \i_Digital_core/i_steer_en/ld_add_w[3] ) );
  XOR3D0BWP U4855 ( .A1(\i_Digital_core/ptch_w [5]), .A2(n4538), .A3(n4537), 
        .Z(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[16] )
         );
  XOR3D0BWP U4856 ( .A1(n4516), .A2(n4515), .A3(n4514), .Z(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[11] )
         );
  OAI21D0BWP U4857 ( .A1(n4513), .A2(n4512), .B(n4511), .ZN(n4515) );
  CKND0BWP U4858 ( .I(n4510), .ZN(n4512) );
  XOR3D0BWP U4859 ( .A1(\i_Digital_core/i_balance_cntr/lft_torque[6] ), .A2(
        n2572), .A3(n3669), .Z(n3668) );
  XOR3D0BWP U4860 ( .A1(\i_Digital_core/i_balance_cntr/rght_torque[6] ), .A2(
        n2571), .A3(n3527), .Z(n3526) );
  XOR3D0BWP U4861 ( .A1(n4532), .A2(n4518), .A3(n4525), .Z(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[14] )
         );
  OAI21D0BWP U4862 ( .A1(n4531), .A2(n3946), .B(n4524), .ZN(n4518) );
  XNR2D0BWP U4863 ( .A1(n3051), .A2(n3052), .ZN(
        \i_Digital_core/i_steer_en/ld_cell_diff_w[1] ) );
  XOR2D0BWP U4864 ( .A1(n3667), .A2(n2602), .Z(
        \i_Digital_core/i_balance_cntr/lft_shaped_w[1] ) );
  OR2D0BWP U4865 ( .A1(n4089), .A2(n2610), .Z(n3667) );
  XOR2D0BWP U4866 ( .A1(n3525), .A2(n2600), .Z(
        \i_Digital_core/i_balance_cntr/rght_shaped_w[1] ) );
  OR2D0BWP U4867 ( .A1(n4092), .A2(n2610), .Z(n3525) );
  XOR3D0BWP U4868 ( .A1(\i_Digital_core/ptch_w [5]), .A2(
        \i_Digital_core/ptch_w [6]), .A3(n4543), .Z(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[17] )
         );
  CKND0BWP U4869 ( .I(\i_piezo_drv/counter [0]), .ZN(n2670) );
  CKND0BWP U4870 ( .I(\i_Digital_core/i_inert_intr/timer[0] ), .ZN(n2669) );
  XNR2D0BWP U4871 ( .A1(n3071), .A2(n3042), .ZN(
        \i_Digital_core/i_steer_en/ld_add_w[6] ) );
  CKND2D0BWP U4872 ( .A1(n2610), .A2(n2602), .ZN(n3664) );
  NR2D0BWP U4873 ( .A1(n3666), .A2(n4088), .ZN(n3665) );
  CKND2D0BWP U4874 ( .A1(n2610), .A2(n2600), .ZN(n3522) );
  NR2D0BWP U4875 ( .A1(n3524), .A2(n4091), .ZN(n3523) );
  OAI21D0BWP U4876 ( .A1(n2601), .A2(n2606), .B(n3662), .ZN(n3663) );
  OAI21D0BWP U4877 ( .A1(n2599), .A2(n2605), .B(n3520), .ZN(n3521) );
  XOR3D0BWP U4878 ( .A1(\i_Digital_core/i_balance_cntr/lft_torque[5] ), .A2(
        \i_Digital_core/i_balance_cntr/N145 ), .A3(n3660), .Z(n3659) );
  XOR3D0BWP U4879 ( .A1(\i_Digital_core/i_balance_cntr/rght_torque[5] ), .A2(
        \i_Digital_core/i_balance_cntr/N211 ), .A3(n3518), .Z(n3517) );
  XOR3D0BWP U4880 ( .A1(\i_Digital_core/i_balance_cntr/lft_torque[9] ), .A2(
        n2612), .A3(n3651), .Z(n3650) );
  OAI22D0BWP U4881 ( .A1(\i_Digital_core/i_balance_cntr/lft_torque[4] ), .A2(
        n2577), .B1(n3652), .B2(n2576), .ZN(n3651) );
  XOR3D0BWP U4882 ( .A1(\i_Digital_core/i_balance_cntr/rght_torque[9] ), .A2(
        n2611), .A3(n3509), .Z(n3508) );
  OAI22D0BWP U4883 ( .A1(\i_Digital_core/i_balance_cntr/rght_torque[4] ), .A2(
        n2574), .B1(n3510), .B2(n2573), .ZN(n3509) );
  XNR2D0BWP U4884 ( .A1(n3039), .A2(n3040), .ZN(
        \i_Digital_core/i_steer_en/ld_cell_diff_w[7] ) );
  XNR2D0BWP U4885 ( .A1(n3047), .A2(n3048), .ZN(
        \i_Digital_core/i_steer_en/ld_cell_diff_w[3] ) );
  OA211D0BWP U4886 ( .A1(\i_Digital_core/i_steer_en/cnt[3] ), .A2(n2638), .B(
        n2412), .C(n3106), .Z(\i_Digital_core/i_steer_en/N81 ) );
  OA211D0BWP U4887 ( .A1(\i_Digital_core/i_steer_en/cnt[1] ), .A2(
        \i_Digital_core/i_steer_en/cnt[0] ), .B(n2412), .C(n3108), .Z(
        \i_Digital_core/i_steer_en/N79 ) );
  OA211D0BWP U4888 ( .A1(\i_Digital_core/i_steer_en/cnt[5] ), .A2(n2636), .B(
        n2412), .C(n3104), .Z(\i_Digital_core/i_steer_en/N83 ) );
  OA211D0BWP U4889 ( .A1(\i_Digital_core/i_steer_en/cnt[7] ), .A2(n2634), .B(
        n2412), .C(n3102), .Z(\i_Digital_core/i_steer_en/N85 ) );
  OA211D0BWP U4890 ( .A1(\i_Digital_core/i_steer_en/cnt[9] ), .A2(n2632), .B(
        n2412), .C(n3100), .Z(\i_Digital_core/i_steer_en/N87 ) );
  OA211D0BWP U4891 ( .A1(\i_Digital_core/i_steer_en/cnt[11] ), .A2(n2630), .B(
        n2412), .C(n3098), .Z(\i_Digital_core/i_steer_en/N89 ) );
  OA211D0BWP U4892 ( .A1(\i_Digital_core/i_steer_en/cnt[4] ), .A2(n2637), .B(
        n2412), .C(n3105), .Z(\i_Digital_core/i_steer_en/N82 ) );
  OA211D0BWP U4893 ( .A1(\i_Digital_core/i_steer_en/cnt[2] ), .A2(n2653), .B(
        n2412), .C(n3107), .Z(\i_Digital_core/i_steer_en/N80 ) );
  OA211D0BWP U4894 ( .A1(\i_Digital_core/i_steer_en/cnt[6] ), .A2(n2635), .B(
        n2412), .C(n3103), .Z(\i_Digital_core/i_steer_en/N84 ) );
  OA211D0BWP U4895 ( .A1(\i_Digital_core/i_steer_en/cnt[8] ), .A2(n2633), .B(
        n2412), .C(n3101), .Z(\i_Digital_core/i_steer_en/N86 ) );
  OA211D0BWP U4896 ( .A1(\i_Digital_core/i_steer_en/cnt[10] ), .A2(n2631), .B(
        n2412), .C(n3099), .Z(\i_Digital_core/i_steer_en/N88 ) );
  OA211D0BWP U4897 ( .A1(\i_Digital_core/i_steer_en/cnt[12] ), .A2(n2629), .B(
        n2412), .C(n3097), .Z(\i_Digital_core/i_steer_en/N90 ) );
  XOR3D0BWP U4898 ( .A1(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int[2] ), .A2(
        n4193), .A3(n4192), .Z(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[2] )
         );
  XNR2D0BWP U4899 ( .A1(\i_Digital_core/intadd_3/A[1] ), .A2(
        \i_Digital_core/i_balance_cntr/ptch_D_term_wire[2] ), .ZN(
        \i_Digital_core/i_balance_cntr/ptch_D_term_wire[4] ) );
  CKND0BWP U4900 ( .I(\i_Digital_core/intadd_3/SUM[0] ), .ZN(n2458) );
  CKND0BWP U4901 ( .I(\i_Digital_core/intadd_3/SUM[1] ), .ZN(n2457) );
  XOR3D0BWP U4902 ( .A1(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int[4] ), .A2(
        n4212), .A3(n4200), .Z(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[4] )
         );
  XOR3D0BWP U4903 ( .A1(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int[7] ), .A2(
        n4221), .A3(n4226), .Z(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[7] )
         );
  IAO21D0BWP U4904 ( .A1(\i_piezo_drv/counter [3]), .A2(n2815), .B(n2814), 
        .ZN(\i_piezo_drv/N5 ) );
  IAO21D0BWP U4905 ( .A1(\i_piezo_drv/counter [2]), .A2(n2816), .B(n2815), 
        .ZN(\i_piezo_drv/N4 ) );
  IAO21D0BWP U4906 ( .A1(\i_piezo_drv/counter [1]), .A2(
        \i_piezo_drv/counter [0]), .B(n2816), .ZN(\i_piezo_drv/N3 ) );
  IAO21D0BWP U4907 ( .A1(\i_Digital_core/i_inert_intr/timer[1] ), .A2(
        \i_Digital_core/i_inert_intr/timer[0] ), .B(n3502), .ZN(
        \i_Digital_core/i_inert_intr/N20 ) );
  XOR2D0BWP U4908 ( .A1(n3056), .A2(n3057), .Z(
        \i_Digital_core/i_steer_en/ld_cell_diff_w[10] ) );
  AO31D0BWP U4909 ( .A1(\i_Digital_core/i_balance_cntr/lft_torque[4] ), .A2(
        n2610), .A3(n3662), .B(n3660), .Z(n3661) );
  AO31D0BWP U4910 ( .A1(\i_Digital_core/i_balance_cntr/rght_torque[4] ), .A2(
        n2610), .A3(n3520), .B(n3518), .Z(n3519) );
  XNR2D0BWP U4911 ( .A1(n3053), .A2(n3054), .ZN(
        \i_Digital_core/i_steer_en/ld_cell_diff_w[11] ) );
  XOR3D0BWP U4912 ( .A1(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int[10] ), 
        .A2(n4252), .A3(n4254), .Z(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[10] )
         );
  AOI21D0BWP U4913 ( .A1(n3770), .A2(n3799), .B(n3737), .ZN(\i_Auth_blk/n46 )
         );
  CKND2D0BWP U4914 ( .A1(n3763), .A2(n3764), .ZN(n3799) );
  XOR3D0BWP U4915 ( .A1(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int[1] ), .A2(
        \i_Digital_core/i_inert_intr/ptch_rt[1] ), .A3(n4186), .Z(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[1] )
         );
  XOR3D0BWP U4916 ( .A1(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int[8] ), .A2(
        n4225), .A3(n4224), .Z(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[8] )
         );
  OAI21D0BWP U4917 ( .A1(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int[7] ), .A2(
        n4226), .B(n4223), .ZN(n4224) );
  OAI21D0BWP U4918 ( .A1(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int[4] ), .A2(
        n4210), .B(n4206), .ZN(n4207) );
  OAI21D0BWP U4919 ( .A1(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_rt_comp[0] ), 
        .A2(n4185), .B(n4186), .ZN(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[0] )
         );
  AOI31D0BWP U4920 ( .A1(n2940), .A2(n2586), .A3(
        \i_Digital_core/i_inert_intr/ps[0] ), .B(n2941), .ZN(n2939) );
  AO21D0BWP U4921 ( .A1(n2580), .A2(\i_Digital_core/i_inert_intr/ps[1] ), .B(
        n2942), .Z(n2940) );
  AOI21D0BWP U4922 ( .A1(n3825), .A2(n2568), .B(n3827), .ZN(\i_A2D_intf/n63 )
         );
  CKND2D0BWP U4923 ( .A1(n3782), .A2(n2511), .ZN(\i_Auth_blk/rx/nxt_state ) );
  XNR2D0BWP U4924 ( .A1(n3575), .A2(\i_Digital_core/intadd_0/A[8] ), .ZN(
        \i_Digital_core/i_balance_cntr/lft_torque_wire[9] ) );
  OR3D0BWP U4925 ( .A1(n3576), .A2(n3577), .A3(n2411), .Z(n3575) );
  AOI21D0BWP U4926 ( .A1(n2971), .A2(n2607), .B(n2972), .ZN(
        \i_Digital_core/n408 ) );
  IAO21D0BWP U4927 ( .A1(\i_mtr_drv/lft_inst/count[6] ), .A2(n2887), .B(n2885), 
        .ZN(\i_mtr_drv/lft_inst/N8 ) );
  IAO21D0BWP U4928 ( .A1(\i_mtr_drv/rght_inst/count[6] ), .A2(n2858), .B(n2856), .ZN(\i_mtr_drv/rght_inst/N8 ) );
  OAI221D0BWP U4929 ( .A1(n3814), .A2(n3815), .B1(n2512), .B2(n2604), .C(n2365), .ZN(\i_A2D_intf/n68 ) );
  CKND0BWP U4930 ( .I(n3816), .ZN(n2365) );
  OA21D0BWP U4931 ( .A1(\i_mtr_drv/lft_inst/count[4] ), .A2(n2889), .B(n2888), 
        .Z(\i_mtr_drv/lft_inst/N6 ) );
  OA21D0BWP U4932 ( .A1(\i_mtr_drv/rght_inst/count[4] ), .A2(n2860), .B(n2859), 
        .Z(\i_mtr_drv/rght_inst/N6 ) );
  OA21D0BWP U4933 ( .A1(\i_mtr_drv/lft_inst/count[2] ), .A2(n2882), .B(n2890), 
        .Z(\i_mtr_drv/lft_inst/N4 ) );
  OA21D0BWP U4934 ( .A1(\i_mtr_drv/rght_inst/count[2] ), .A2(n2853), .B(n2861), 
        .Z(\i_mtr_drv/rght_inst/N4 ) );
  OA211D0BWP U4935 ( .A1(\i_Digital_core/i_steer_en/cnt[21] ), .A2(n2623), .B(
        n2412), .C(n3088), .Z(\i_Digital_core/i_steer_en/N99 ) );
  OA211D0BWP U4936 ( .A1(\i_Digital_core/i_steer_en/cnt[18] ), .A2(n2626), .B(
        n2412), .C(n3091), .Z(\i_Digital_core/i_steer_en/N96 ) );
  OAI22D0BWP U4937 ( .A1(n3620), .A2(n2421), .B1(
        \i_Digital_core/intadd_0/A[12] ), .B2(n3621), .ZN(
        \i_Digital_core/i_balance_cntr/lft_torque_wire[13] ) );
  CKND0BWP U4938 ( .I(n3624), .ZN(n2407) );
  OA21D0BWP U4939 ( .A1(\i_mtr_drv/lft_inst/count[7] ), .A2(n2885), .B(n2886), 
        .Z(\i_mtr_drv/lft_inst/N9 ) );
  OA21D0BWP U4940 ( .A1(\i_mtr_drv/rght_inst/count[7] ), .A2(n2856), .B(n2857), 
        .Z(\i_mtr_drv/rght_inst/N9 ) );
  XNR2D0BWP U4941 ( .A1(n3588), .A2(\i_Digital_core/intadd_0/A[4] ), .ZN(
        \i_Digital_core/i_balance_cntr/lft_torque_wire[5] ) );
  CKND2D0BWP U4942 ( .A1(n4077), .A2(n3589), .ZN(n3588) );
  XNR2D0BWP U4943 ( .A1(\i_Digital_core/ld_cell_diff_reg [8]), .A2(n3590), 
        .ZN(n3589) );
  OA211D0BWP U4944 ( .A1(\i_Digital_core/i_steer_en/cnt[19] ), .A2(n2625), .B(
        n2412), .C(n3090), .Z(\i_Digital_core/i_steer_en/N97 ) );
  OA211D0BWP U4945 ( .A1(\i_Digital_core/i_steer_en/cnt[17] ), .A2(n3092), .B(
        n2412), .C(n3093), .Z(\i_Digital_core/i_steer_en/N95 ) );
  OA211D0BWP U4946 ( .A1(\i_Digital_core/i_steer_en/cnt[20] ), .A2(n2624), .B(
        n2412), .C(n3089), .Z(\i_Digital_core/i_steer_en/N98 ) );
  CKND0BWP U4947 ( .I(n2766), .ZN(n2565) );
  OAI221D0BWP U4948 ( .A1(n3626), .A2(n3630), .B1(n3632), .B2(n2438), .C(n3633), .ZN(\i_Digital_core/i_balance_cntr/lft_torque_wire[11] ) );
  ND4D0BWP U4949 ( .A1(\i_Digital_core/intadd_0/A[9] ), .A2(n3832), .A3(n2408), 
        .A4(n2438), .ZN(n3633) );
  OAI21D0BWP U4950 ( .A1(n3626), .A2(n3623), .B(n3627), .ZN(
        \i_Digital_core/i_balance_cntr/lft_torque_wire[12] ) );
  AO21D0BWP U4951 ( .A1(n2410), .A2(n3630), .B(n3625), .Z(n3629) );
  OAI22D0BWP U4952 ( .A1(\i_Digital_core/i_inert_intr/inst_SPI/bit_cnt_reg[2] ), .A2(n2969), .B1(n2973), .B2(n2597), .ZN(\i_Digital_core/n407 ) );
  OA21D0BWP U4953 ( .A1(n2514), .A2(
        \i_Digital_core/i_inert_intr/inst_SPI/bit_cnt_reg[1] ), .B(n2972), .Z(
        n2973) );
  OAI211D0BWP U4954 ( .A1(n2388), .A2(n2487), .B(n2389), .C(n2948), .ZN(
        \i_Digital_core/n427 ) );
  AOI21D0BWP U4955 ( .A1(\i_Digital_core/i_inert_intr/inst_SPI/n9 ), .A2(n2386), .B(n2581), .ZN(n2948) );
  AOI21D0BWP U4956 ( .A1(n2548), .A2(n2886), .B(n2892), .ZN(
        \i_mtr_drv/lft_inst/N10 ) );
  AOI21D0BWP U4957 ( .A1(n2547), .A2(n2857), .B(n2863), .ZN(
        \i_mtr_drv/rght_inst/N10 ) );
  IAO21D0BWP U4958 ( .A1(\i_piezo_drv/counter [14]), .A2(n2829), .B(n2828), 
        .ZN(\i_piezo_drv/N16 ) );
  CKND1BWP U4959 ( .I(\i_mtr_drv/lft_inst/count[0] ), .ZN(n2662) );
  OA211D0BWP U4960 ( .A1(\i_Digital_core/i_steer_en/cnt[23] ), .A2(n3112), .B(
        n2412), .C(n3111), .Z(\i_Digital_core/i_steer_en/N101 ) );
  OA21D0BWP U4961 ( .A1(\i_piezo_drv/counter [24]), .A2(n2819), .B(n2818), .Z(
        \i_piezo_drv/N26 ) );
  OAI221D0BWP U4962 ( .A1(n2515), .A2(n2558), .B1(n2512), .B2(n2604), .C(n3810), .ZN(\i_A2D_intf/n84 ) );
  OAI22D0BWP U4963 ( .A1(n4063), .A2(n2484), .B1(n2551), .B2(n4064), .ZN(
        \i_A2D_intf/n82 ) );
  CKND0BWP U4964 ( .I(\i_A2D_intf/spi_mstr/n19 ), .ZN(n2551) );
  XOR2D0BWP U4965 ( .A1(n3603), .A2(n3032), .Z(
        \i_Digital_core/i_balance_cntr/lft_torque_wire[1] ) );
  AOI22D0BWP U4966 ( .A1(n2619), .A2(n3604), .B1(n3503), .B2(n3506), .ZN(n3603) );
  CKND2D0BWP U4967 ( .A1(n4076), .A2(n2667), .ZN(n3604) );
  XOR3D0BWP U4968 ( .A1(n3034), .A2(n3503), .A3(n2668), .Z(
        \i_Digital_core/i_balance_cntr/rght_torque_wire[1] ) );
  CKND2D0BWP U4969 ( .A1(\i_A2D_intf/spi_mstr/bit_cnt_reg[0] ), .A2(n2569), 
        .ZN(n3828) );
  OA21D0BWP U4970 ( .A1(n2515), .A2(\i_A2D_intf/spi_mstr/bit_cnt_reg[1] ), .B(
        n3827), .Z(n3829) );
  CKAN2D0BWP U4971 ( .A1(\i_A2D_intf/rr_cnt[0] ), .A2(n140), .Z(
        \i_A2D_intf/N64 ) );
  OAI22D0BWP U4972 ( .A1(n2597), .A2(n2969), .B1(n2970), .B2(n2563), .ZN(
        \i_Digital_core/n409 ) );
  NR2D0BWP U4973 ( .A1(n2971), .A2(n2968), .ZN(n2970) );
  OA211D0BWP U4974 ( .A1(\i_Digital_core/i_steer_en/cnt[13] ), .A2(n2628), .B(
        n2412), .C(n3096), .Z(\i_Digital_core/i_steer_en/N91 ) );
  OAI22D0BWP U4975 ( .A1(n3616), .A2(n2419), .B1(n3617), .B2(n2340), .ZN(
        \i_Digital_core/i_balance_cntr/lft_torque_wire[14] ) );
  AOI21D0BWP U4976 ( .A1(n2655), .A2(n2662), .B(n2882), .ZN(
        \i_mtr_drv/lft_inst/N3 ) );
  AOI21D0BWP U4977 ( .A1(n2654), .A2(n2662), .B(n2853), .ZN(
        \i_mtr_drv/rght_inst/N3 ) );
  AOI21D0BWP U4978 ( .A1(n2596), .A2(n2820), .B(n2819), .ZN(\i_piezo_drv/N25 )
         );
  XOR2D0BWP U4979 ( .A1(\i_Digital_core/i_inert_intr/timer[15] ), .A2(n2977), 
        .Z(\i_Digital_core/i_inert_intr/N34 ) );
  AOI21D0BWP U4980 ( .A1(n2561), .A2(n2890), .B(n2889), .ZN(
        \i_mtr_drv/lft_inst/N5 ) );
  AOI21D0BWP U4981 ( .A1(n2560), .A2(n2861), .B(n2860), .ZN(
        \i_mtr_drv/rght_inst/N5 ) );
  AOI21D0BWP U4982 ( .A1(n2557), .A2(n2888), .B(n2887), .ZN(
        \i_mtr_drv/lft_inst/N7 ) );
  AOI21D0BWP U4983 ( .A1(n2555), .A2(n2859), .B(n2858), .ZN(
        \i_mtr_drv/rght_inst/N7 ) );
  AOI21D0BWP U4984 ( .A1(n2550), .A2(n2543), .B(n2891), .ZN(
        \i_mtr_drv/lft_inst/N11 ) );
  AOI21D0BWP U4985 ( .A1(n2549), .A2(n2542), .B(n2862), .ZN(
        \i_mtr_drv/rght_inst/N11 ) );
  AOI21D0BWP U4986 ( .A1(n2707), .A2(n2521), .B(n3775), .ZN(
        \i_Auth_blk/rx/N48 ) );
  OA21D0BWP U4987 ( .A1(\i_piezo_drv/counter [22]), .A2(n2821), .B(n2820), .Z(
        \i_piezo_drv/N24 ) );
  OA21D0BWP U4988 ( .A1(\i_piezo_drv/counter [15]), .A2(n2828), .B(n2827), .Z(
        \i_piezo_drv/N17 ) );
  OA21D0BWP U4989 ( .A1(\i_piezo_drv/counter [12]), .A2(n2831), .B(n2830), .Z(
        \i_piezo_drv/N14 ) );
  OA21D0BWP U4990 ( .A1(\i_piezo_drv/counter [7]), .A2(n2810), .B(n2811), .Z(
        \i_piezo_drv/N9 ) );
  OA21D0BWP U4991 ( .A1(\i_Digital_core/i_inert_intr/timer[13] ), .A2(n3492), 
        .B(n3491), .Z(\i_Digital_core/i_inert_intr/N32 ) );
  OR2D0BWP U4992 ( .A1(\i_Digital_core/i_balance_cntr/lft_shaped[1] ), .A2(
        n2406), .Z(n3004) );
  OR2D0BWP U4993 ( .A1(\i_Digital_core/i_balance_cntr/rght_shaped[1] ), .A2(
        n2893), .Z(n2918) );
  OAI21D0BWP U4994 ( .A1(\i_mtr_drv/lft_inst/count[10] ), .A2(n2864), .B(n2865), .ZN(\i_mtr_drv/lft_inst/i_srff/N7 ) );
  IOA21D0BWP U4995 ( .A1(n2864), .A2(\i_mtr_drv/lft_inst/count[10] ), .B(
        lft_spd_w[10]), .ZN(n2865) );
  INR2D0BWP U4996 ( .A1(n2866), .B1(\i_mtr_drv/lft_inst/count[9] ), .ZN(n2867)
         );
  OAI21D0BWP U4997 ( .A1(\i_mtr_drv/rght_inst/count[10] ), .A2(n2835), .B(
        n2836), .ZN(\i_mtr_drv/rght_inst/i_srff/N7 ) );
  IOA21D0BWP U4998 ( .A1(n2835), .A2(\i_mtr_drv/rght_inst/count[10] ), .B(
        rght_spd_w[10]), .ZN(n2836) );
  INR2D0BWP U4999 ( .A1(n2837), .B1(\i_mtr_drv/rght_inst/count[9] ), .ZN(n2838) );
  IAO21D0BWP U5000 ( .A1(\i_piezo_drv/counter [5]), .A2(n2813), .B(n2812), 
        .ZN(\i_piezo_drv/N7 ) );
  IAO21D0BWP U5001 ( .A1(\i_piezo_drv/counter [4]), .A2(n2814), .B(n2813), 
        .ZN(\i_piezo_drv/N6 ) );
  IAO21D0BWP U5002 ( .A1(\i_Digital_core/i_inert_intr/timer[2] ), .A2(n3502), 
        .B(n3501), .ZN(\i_Digital_core/i_inert_intr/N21 ) );
  IAO21D0BWP U5003 ( .A1(\i_Digital_core/i_inert_intr/timer[3] ), .A2(n3501), 
        .B(n3500), .ZN(\i_Digital_core/i_inert_intr/N22 ) );
  IAO21D0BWP U5004 ( .A1(\i_piezo_drv/counter [21]), .A2(n2822), .B(n2821), 
        .ZN(\i_piezo_drv/N23 ) );
  IAO21D0BWP U5005 ( .A1(\i_piezo_drv/counter [20]), .A2(n2823), .B(n2822), 
        .ZN(\i_piezo_drv/N22 ) );
  IAO21D0BWP U5006 ( .A1(\i_piezo_drv/counter [19]), .A2(n2824), .B(n2823), 
        .ZN(\i_piezo_drv/N21 ) );
  IAO21D0BWP U5007 ( .A1(\i_piezo_drv/counter [18]), .A2(n2825), .B(n2824), 
        .ZN(\i_piezo_drv/N20 ) );
  IAO21D0BWP U5008 ( .A1(\i_piezo_drv/counter [17]), .A2(n2826), .B(n2825), 
        .ZN(\i_piezo_drv/N19 ) );
  IAO21D0BWP U5009 ( .A1(\i_piezo_drv/counter [11]), .A2(n2832), .B(n2831), 
        .ZN(\i_piezo_drv/N13 ) );
  IAO21D0BWP U5010 ( .A1(\i_piezo_drv/counter [10]), .A2(n2833), .B(n2832), 
        .ZN(\i_piezo_drv/N12 ) );
  IAO21D0BWP U5011 ( .A1(\i_piezo_drv/counter [9]), .A2(n2834), .B(n2833), 
        .ZN(\i_piezo_drv/N11 ) );
  IAO21D0BWP U5012 ( .A1(\i_piezo_drv/counter [6]), .A2(n2812), .B(n2810), 
        .ZN(\i_piezo_drv/N8 ) );
  IAO21D0BWP U5013 ( .A1(\i_Digital_core/i_inert_intr/timer[12] ), .A2(n3493), 
        .B(n3492), .ZN(\i_Digital_core/i_inert_intr/N31 ) );
  OAI211D0BWP U5014 ( .A1(n2528), .A2(n3779), .B(n3798), .C(n2511), .ZN(
        \i_Auth_blk/rx/N25 ) );
  OAI21D0BWP U5015 ( .A1(n2509), .A2(\i_Auth_blk/rx/baud_cnt[0] ), .B(
        \i_Auth_blk/rx/baud_cnt[1] ), .ZN(n3798) );
  XOR2D0BWP U5016 ( .A1(n2817), .A2(\i_piezo_drv/counter [26]), .Z(
        \i_piezo_drv/N28 ) );
  XNR2D0BWP U5017 ( .A1(n3110), .A2(\i_Digital_core/i_steer_en/cnt[25] ), .ZN(
        n3109) );
  XOR2D0BWP U5018 ( .A1(n3076), .A2(n3052), .Z(
        \i_Digital_core/i_steer_en/ld_add_w[1] ) );
  AOI21D0BWP U5019 ( .A1(n2511), .A2(n2545), .B(n3773), .ZN(n3772) );
  CKND0BWP U5020 ( .I(\i_Auth_blk/rx/bit_cnt[2] ), .ZN(n2545) );
  OAI22D0BWP U5021 ( .A1(n2522), .A2(n3779), .B1(n3787), .B2(n2520), .ZN(
        \i_Auth_blk/rx/N31 ) );
  CKND0BWP U5022 ( .I(\i_Auth_blk/rx/baud_cnt[7] ), .ZN(n2520) );
  OA21D0BWP U5023 ( .A1(n2564), .A2(n3779), .B(n3788), .Z(n3787) );
  CKND0BWP U5024 ( .I(\i_Digital_core/i_inert_intr/inst_SPI/sclk_reg[0] ), 
        .ZN(n2533) );
  CKND0BWP U5025 ( .I(\i_A2D_intf/spi_mstr/sclk_reg[0] ), .ZN(n2532) );
  AOI21D0BWP U5026 ( .A1(n2562), .A2(n2818), .B(n2817), .ZN(\i_piezo_drv/N27 )
         );
  OAI22D0BWP U5027 ( .A1(n3823), .A2(n2515), .B1(n3824), .B2(n2559), .ZN(
        \i_A2D_intf/n64 ) );
  NR2D0BWP U5028 ( .A1(n3825), .A2(n3826), .ZN(n3824) );
  AOI21D0BWP U5029 ( .A1(n2553), .A2(n2830), .B(n2829), .ZN(\i_piezo_drv/N15 )
         );
  AOI21D0BWP U5030 ( .A1(n2552), .A2(n2827), .B(n2826), .ZN(\i_piezo_drv/N18 )
         );
  AOI21D0BWP U5031 ( .A1(n2540), .A2(n2811), .B(n2834), .ZN(\i_piezo_drv/N10 )
         );
  AOI21D0BWP U5032 ( .A1(n2539), .A2(n3491), .B(n2977), .ZN(
        \i_Digital_core/i_inert_intr/N33 ) );
  OR2D0BWP U5033 ( .A1(\i_Digital_core/i_balance_cntr/lft_shaped[3] ), .A2(
        n3000), .Z(n2998) );
  OAI211D0BWP U5034 ( .A1(n3000), .A2(n2646), .B(n4095), .C(
        \i_Digital_core/i_balance_cntr/lft_shaped[3] ), .ZN(n2999) );
  OR2D0BWP U5035 ( .A1(\i_Digital_core/i_balance_cntr/lft_shaped[5] ), .A2(
        n2995), .Z(n2993) );
  OR2D0BWP U5036 ( .A1(\i_Digital_core/i_balance_cntr/lft_shaped[7] ), .A2(
        n2989), .Z(n2987) );
  OR2D0BWP U5037 ( .A1(\i_Digital_core/i_balance_cntr/rght_shaped[3] ), .A2(
        n2914), .Z(n2912) );
  OAI211D0BWP U5038 ( .A1(n2914), .A2(n2645), .B(n4094), .C(
        \i_Digital_core/i_balance_cntr/rght_shaped[3] ), .ZN(n2913) );
  OR2D0BWP U5039 ( .A1(\i_Digital_core/i_balance_cntr/rght_shaped[5] ), .A2(
        n2909), .Z(n2907) );
  OR2D0BWP U5040 ( .A1(\i_Digital_core/i_balance_cntr/rght_shaped[7] ), .A2(
        n2903), .Z(n2901) );
  OR2D0BWP U5041 ( .A1(\i_Digital_core/i_balance_cntr/lft_shaped[2] ), .A2(
        n3003), .Z(n3001) );
  IOA21D0BWP U5042 ( .A1(n4095), .A2(n2765), .B(n4070), .ZN(
        \i_Digital_core/lft_spd_wire [4]) );
  OR2D0BWP U5043 ( .A1(\i_Digital_core/i_balance_cntr/lft_shaped[6] ), .A2(
        n2992), .Z(n2990) );
  OR2D0BWP U5044 ( .A1(\i_Digital_core/i_balance_cntr/lft_shaped[8] ), .A2(
        n2986), .Z(n2984) );
  OR2D0BWP U5045 ( .A1(\i_Digital_core/i_balance_cntr/rght_shaped[2] ), .A2(
        n2917), .Z(n2915) );
  IOA21D0BWP U5046 ( .A1(n4095), .A2(n2762), .B(n4071), .ZN(
        \i_Digital_core/rght_spd_wire [4]) );
  OR2D0BWP U5047 ( .A1(\i_Digital_core/i_balance_cntr/rght_shaped[6] ), .A2(
        n2906), .Z(n2904) );
  OR2D0BWP U5048 ( .A1(\i_Digital_core/i_balance_cntr/rght_shaped[8] ), .A2(
        n2900), .Z(n2898) );
  OAI21D0BWP U5049 ( .A1(n3791), .A2(n2536), .B(n3792), .ZN(
        \i_Auth_blk/rx/N28 ) );
  AOI31D0BWP U5050 ( .A1(n2526), .A2(n2536), .A3(n2517), .B(n3774), .ZN(n3792)
         );
  OAI211D0BWP U5051 ( .A1(n3784), .A2(n2535), .B(n3785), .C(n2511), .ZN(
        \i_Auth_blk/rx/N32 ) );
  ND3D0BWP U5052 ( .A1(n3786), .A2(n2535), .A3(n2517), .ZN(n3785) );
  OAI21D0BWP U5053 ( .A1(n3795), .A2(n2534), .B(n3796), .ZN(
        \i_Auth_blk/rx/N26 ) );
  AOI31D0BWP U5054 ( .A1(n3797), .A2(n2534), .A3(n2517), .B(n2510), .ZN(n3796)
         );
  OAI221D0BWP U5055 ( .A1(n3794), .A2(n2527), .B1(n3793), .B2(n3779), .C(n3776), .ZN(\i_Auth_blk/rx/N27 ) );
  OA21D0BWP U5056 ( .A1(n2534), .A2(n3779), .B(n3795), .Z(n3794) );
  OAI221D0BWP U5057 ( .A1(n3790), .A2(n2525), .B1(n3789), .B2(n3779), .C(n3776), .ZN(\i_Auth_blk/rx/N29 ) );
  OA21D0BWP U5058 ( .A1(n2536), .A2(n3779), .B(n3791), .Z(n3790) );
  OAI221D0BWP U5059 ( .A1(n3783), .A2(n2524), .B1(n3781), .B2(n3779), .C(n3776), .ZN(\i_Auth_blk/rx/N33 ) );
  OA21D0BWP U5060 ( .A1(n2535), .A2(n3782), .B(n3784), .Z(n3783) );
  OA21D0BWP U5061 ( .A1(\i_Digital_core/i_inert_intr/timer[9] ), .A2(n3495), 
        .B(n2978), .Z(\i_Digital_core/i_inert_intr/N28 ) );
  OA21D0BWP U5062 ( .A1(\i_Digital_core/i_inert_intr/inst_SPI/sclk_reg[2] ), 
        .A2(n3490), .B(n2975), .Z(\i_Digital_core/i_inert_intr/inst_SPI/N15 )
         );
  OA21D0BWP U5063 ( .A1(\i_A2D_intf/spi_mstr/sclk_reg[2] ), .A2(n3807), .B(
        n3806), .Z(\i_A2D_intf/spi_mstr/N15 ) );
  IAO21D0BWP U5064 ( .A1(\i_Digital_core/i_inert_intr/timer[4] ), .A2(n3500), 
        .B(n3499), .ZN(\i_Digital_core/i_inert_intr/N23 ) );
  IAO21D0BWP U5065 ( .A1(\i_Digital_core/i_inert_intr/timer[5] ), .A2(n3499), 
        .B(n3498), .ZN(\i_Digital_core/i_inert_intr/N24 ) );
  IAO21D0BWP U5066 ( .A1(\i_Digital_core/i_inert_intr/timer[6] ), .A2(n3498), 
        .B(n3497), .ZN(\i_Digital_core/i_inert_intr/N25 ) );
  IAO21D0BWP U5067 ( .A1(\i_Digital_core/i_inert_intr/timer[7] ), .A2(n3497), 
        .B(n3496), .ZN(\i_Digital_core/i_inert_intr/N26 ) );
  IAO21D0BWP U5068 ( .A1(\i_Digital_core/i_inert_intr/timer[8] ), .A2(n3496), 
        .B(n3495), .ZN(\i_Digital_core/i_inert_intr/N27 ) );
  IAO21D0BWP U5069 ( .A1(\i_Digital_core/i_inert_intr/timer[10] ), .A2(n2513), 
        .B(n3494), .ZN(\i_Digital_core/i_inert_intr/N29 ) );
  CKBD0BWP U5070 ( .I(n4139), .Z(n4138) );
  IAO21D0BWP U5071 ( .A1(\i_Digital_core/i_inert_intr/timer[11] ), .A2(n3494), 
        .B(n3493), .ZN(\i_Digital_core/i_inert_intr/N30 ) );
  IAO21D0BWP U5072 ( .A1(\i_Digital_core/i_inert_intr/inst_SPI/sclk_reg[1] ), 
        .A2(\i_Digital_core/i_inert_intr/inst_SPI/sclk_reg[0] ), .B(n3490), 
        .ZN(\i_Digital_core/i_inert_intr/inst_SPI/N14 ) );
  IAO21D0BWP U5073 ( .A1(\i_A2D_intf/spi_mstr/sclk_reg[1] ), .A2(
        \i_A2D_intf/spi_mstr/sclk_reg[0] ), .B(n3807), .ZN(
        \i_A2D_intf/spi_mstr/N14 ) );
  OAI22D0BWP U5074 ( .A1(n2388), .A2(n2508), .B1(n2949), .B2(n2506), .ZN(
        \i_Digital_core/n419 ) );
  OAI21D0BWP U5075 ( .A1(n2388), .A2(n2502), .B(n2960), .ZN(
        \i_Digital_core/n413 ) );
  AOI32D0BWP U5076 ( .A1(n4580), .A2(n4579), .A3(n2959), .B1(
        \i_Digital_core/i_inert_intr/rd_data[1] ), .B2(n2386), .ZN(n2960) );
  OAI221D0BWP U5077 ( .A1(n2949), .A2(n2502), .B1(n2388), .B2(n2483), .C(n2945), .ZN(\i_Digital_core/n412 ) );
  XOR2D0BWP U5078 ( .A1(n2891), .A2(\i_mtr_drv/lft_inst/count[10] ), .Z(
        \i_mtr_drv/lft_inst/N12 ) );
  XOR2D0BWP U5079 ( .A1(n2862), .A2(\i_mtr_drv/rght_inst/count[10] ), .Z(
        \i_mtr_drv/rght_inst/N12 ) );
  OAI221D0BWP U5080 ( .A1(n2949), .A2(n2508), .B1(n2388), .B2(n2500), .C(n2953), .ZN(\i_Digital_core/n418 ) );
  OAI22D0BWP U5081 ( .A1(n2388), .A2(n2503), .B1(n2949), .B2(n2507), .ZN(
        \i_Digital_core/n415 ) );
  OAI22D0BWP U5082 ( .A1(n2388), .A2(n2505), .B1(n2949), .B2(n2503), .ZN(
        \i_Digital_core/n414 ) );
  OAI221D0BWP U5083 ( .A1(n2949), .A2(n2501), .B1(n2388), .B2(n2507), .C(n2958), .ZN(\i_Digital_core/n416 ) );
  CKAN2D0BWP U5084 ( .A1(n2945), .A2(n2956), .Z(n2958) );
  OAI221D0BWP U5085 ( .A1(n2949), .A2(n2500), .B1(n2388), .B2(n2501), .C(n2935), .ZN(\i_Digital_core/n417 ) );
  OAI221D0BWP U5086 ( .A1(n2949), .A2(n2488), .B1(n2388), .B2(n2477), .C(n2953), .ZN(\i_Digital_core/n424 ) );
  CKND0BWP U5087 ( .I(\i_Digital_core/i_inert_intr/inst_SPI/n12 ), .ZN(n2488)
         );
  OAI22D0BWP U5088 ( .A1(n4063), .A2(n2489), .B1(n4064), .B2(n2499), .ZN(
        \i_A2D_intf/n79 ) );
  OAI22D0BWP U5089 ( .A1(n4063), .A2(n2482), .B1(n4064), .B2(n2498), .ZN(
        \i_A2D_intf/n69 ) );
  OAI22D0BWP U5090 ( .A1(n4063), .A2(n2498), .B1(n4064), .B2(n2497), .ZN(
        \i_A2D_intf/n70 ) );
  OAI22D0BWP U5091 ( .A1(n4063), .A2(n2497), .B1(n4064), .B2(n2496), .ZN(
        \i_A2D_intf/n71 ) );
  OAI22D0BWP U5092 ( .A1(n4063), .A2(n2496), .B1(n4064), .B2(n2495), .ZN(
        \i_A2D_intf/n72 ) );
  OAI22D0BWP U5093 ( .A1(n4063), .A2(n2495), .B1(n4064), .B2(n2494), .ZN(
        \i_A2D_intf/n73 ) );
  OAI22D0BWP U5094 ( .A1(n4063), .A2(n2494), .B1(n4064), .B2(n2493), .ZN(
        \i_A2D_intf/n74 ) );
  OAI22D0BWP U5095 ( .A1(n4063), .A2(n2493), .B1(n4064), .B2(n2492), .ZN(
        \i_A2D_intf/n75 ) );
  OAI22D0BWP U5096 ( .A1(n4063), .A2(n2492), .B1(n4064), .B2(n2491), .ZN(
        \i_A2D_intf/n76 ) );
  OAI22D0BWP U5097 ( .A1(n4063), .A2(n2491), .B1(n4064), .B2(n2490), .ZN(
        \i_A2D_intf/n77 ) );
  OAI22D0BWP U5098 ( .A1(n4063), .A2(n2490), .B1(n4064), .B2(n2489), .ZN(
        \i_A2D_intf/n78 ) );
  ND4D0BWP U5099 ( .A1(n2956), .A2(n2757), .A3(n4062), .A4(n2957), .ZN(
        \i_Digital_core/n420 ) );
  CKND0BWP U5100 ( .I(\i_Digital_core/i_inert_intr/ptchl[1] ), .ZN(n4168) );
  CKND0BWP U5101 ( .I(\i_Digital_core/i_balance_cntr/lft_shaped[10] ), .ZN(
        n2660) );
  CKND0BWP U5102 ( .I(\i_Digital_core/i_balance_cntr/rght_shaped[10] ), .ZN(
        n2659) );
  OAI22D0BWP U5103 ( .A1(n2388), .A2(n2481), .B1(n2949), .B2(n2487), .ZN(
        \i_Digital_core/n426 ) );
  OAI22D0BWP U5104 ( .A1(n4063), .A2(n2504), .B1(n4064), .B2(n2486), .ZN(
        \i_A2D_intf/n80 ) );
  OAI22D0BWP U5105 ( .A1(n4063), .A2(n2485), .B1(n4064), .B2(n2484), .ZN(
        \i_A2D_intf/n81 ) );
  OAI211D0BWP U5106 ( .A1(n2949), .A2(n2481), .B(n2943), .C(n2950), .ZN(
        \i_Digital_core/n425 ) );
  AOI21D0BWP U5107 ( .A1(n2480), .A2(n2975), .B(n3489), .ZN(
        \i_Digital_core/i_inert_intr/inst_SPI/N16 ) );
  AOI21D0BWP U5108 ( .A1(n2479), .A2(n3806), .B(n3805), .ZN(
        \i_A2D_intf/spi_mstr/N16 ) );
  OAI211D0BWP U5109 ( .A1(n2949), .A2(n2478), .B(n2935), .C(n2955), .ZN(
        \i_Digital_core/n422 ) );
  AOI21D0BWP U5110 ( .A1(\i_Digital_core/i_inert_intr/inst_SPI/n15 ), .A2(
        n2951), .B(n2393), .ZN(n2955) );
  CKND0BWP U5111 ( .I(n2954), .ZN(n2393) );
  OAI221D0BWP U5112 ( .A1(n2949), .A2(n2477), .B1(n2388), .B2(n2478), .C(n2954), .ZN(\i_Digital_core/n423 ) );
  OR2D0BWP U5113 ( .A1(\i_Digital_core/i_balance_cntr/lft_shaped[9] ), .A2(
        n2983), .Z(n2980) );
  OR2D0BWP U5114 ( .A1(\i_Digital_core/i_balance_cntr/rght_shaped[9] ), .A2(
        n2897), .Z(n2894) );
  INR2D0BWP U5115 ( .A1(\i_A2D_intf/N64 ), .B1(n2766), .ZN(n1458) );
  XOR3D0BWP U5116 ( .A1(n4074), .A2(n4547), .A3(n4499), .Z(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[25] )
         );
  CKND0BWP U5117 ( .I(n4501), .ZN(n4498) );
  XOR2D0BWP U5118 ( .A1(\i_Digital_core/i_inert_intr/az[13] ), .A2(n4184), .Z(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_sub[13] )
         );
  CKND0BWP U5119 ( .I(n4183), .ZN(n4184) );
  ND4D0BWP U5120 ( .A1(n2944), .A2(n2933), .A3(n4062), .A4(n2945), .ZN(
        \i_Digital_core/n428 ) );
  IND3D0BWP U5121 ( .A1(n2946), .B1(\i_Digital_core/i_inert_intr/ps[1] ), .B2(
        n2947), .ZN(n2944) );
  XNR2D0BWP U5122 ( .A1(n3591), .A2(\i_Digital_core/intadd_0/A[3] ), .ZN(
        \i_Digital_core/i_balance_cntr/lft_torque_wire[4] ) );
  CKND2D0BWP U5123 ( .A1(n4077), .A2(n3592), .ZN(n3591) );
  XNR2D0BWP U5124 ( .A1(\i_Digital_core/ld_cell_diff_reg [7]), .A2(n3593), 
        .ZN(n3592) );
  OAI211D0BWP U5125 ( .A1(\i_Digital_core/i_inert_intr/inst_SPI/state[0] ), 
        .A2(n2387), .B(n2964), .C(n2965), .ZN(\i_Digital_core/n411 ) );
  AO211D0BWP U5126 ( .A1(n2966), .A2(n2967), .B(
        \i_Digital_core/i_inert_intr/inst_SPI/state[1] ), .C(n2735), .Z(n2964)
         );
  IOA21D0BWP U5127 ( .A1(n2967), .A2(n2968), .B(n2965), .ZN(
        \i_Digital_core/n410 ) );
  CKND0BWP U5128 ( .I(\i_Digital_core/i_inert_intr/az[7] ), .ZN(n4574) );
  INVD2BWP U5129 ( .I(n4587), .ZN(n2692) );
  INVD2BWP U5130 ( .I(n4589), .ZN(n2691) );
  XOR2D0BWP U5131 ( .A1(n2710), .A2(n3038), .Z(
        \i_Digital_core/i_steer_en/ld_add_w[8] ) );
  XNR2D0BWP U5132 ( .A1(n3073), .A2(n3046), .ZN(
        \i_Digital_core/i_steer_en/ld_add_w[4] ) );
  XOR2D0BWP U5133 ( .A1(n3077), .A2(n3054), .Z(
        \i_Digital_core/i_steer_en/ld_add_w[11] ) );
  CKBD3BWP U5134 ( .I(n4145), .Z(n4123) );
  XOR2D0BWP U5135 ( .A1(n3072), .A2(n3044), .Z(
        \i_Digital_core/i_steer_en/ld_add_w[5] ) );
  XOR2D0BWP U5136 ( .A1(n3041), .A2(n3042), .Z(
        \i_Digital_core/i_steer_en/ld_cell_diff_w[6] ) );
  XNR2D0BWP U5137 ( .A1(n3036), .A2(n3067), .ZN(
        \i_Digital_core/i_steer_en/ld_add_w[9] ) );
  OAI22D0BWP U5138 ( .A1(lft_ld_w[8]), .A2(n2710), .B1(rght_ld_w[8]), .B2(
        n3068), .ZN(n3067) );
  NR2D0BWP U5139 ( .A1(n3069), .A2(n2715), .ZN(n3068) );
  XOR2D0BWP U5140 ( .A1(n3049), .A2(n3050), .Z(
        \i_Digital_core/i_steer_en/ld_cell_diff_w[2] ) );
  CKBD3BWP U5141 ( .I(n4147), .Z(n4119) );
  XOR2D0BWP U5142 ( .A1(n3045), .A2(n3046), .Z(
        \i_Digital_core/i_steer_en/ld_cell_diff_w[4] ) );
  OAI21D0BWP U5143 ( .A1(rght_ld_w[0]), .A2(n2714), .B(n3051), .ZN(
        \i_Digital_core/i_steer_en/ld_cell_diff_w[0] ) );
  XOR2D0BWP U5144 ( .A1(n3070), .A2(n3040), .Z(
        \i_Digital_core/i_steer_en/ld_add_w[7] ) );
  XOR2D0BWP U5145 ( .A1(n3547), .A2(n4066), .Z(
        \i_Digital_core/i_balance_cntr/ptch_P_term_wire[3] ) );
  XNR2D0BWP U5146 ( .A1(n3836), .A2(n3597), .ZN(
        \i_Digital_core/i_balance_cntr/lft_torque_wire[2] ) );
  CKND2D0BWP U5147 ( .A1(n3598), .A2(n4077), .ZN(n3597) );
  XOR2D0BWP U5148 ( .A1(n3599), .A2(n2672), .Z(n3598) );
  XOR2D0BWP U5149 ( .A1(n3594), .A2(n2643), .Z(
        \i_Digital_core/i_balance_cntr/lft_torque_wire[3] ) );
  CKND2D0BWP U5150 ( .A1(n4077), .A2(n3595), .ZN(n3594) );
  INR2D0BWP U5151 ( .A1(\i_Digital_core/ld_cell_diff_reg [6]), .B1(n2674), 
        .ZN(\i_Digital_core/intadd_0/B[2] ) );
  CKBD3BWP U5152 ( .I(n4149), .Z(n4116) );
  CKND2D0BWP U5153 ( .A1(n2936), .A2(n4580), .ZN(n2932) );
  XNR2D0BWP U5154 ( .A1(n3582), .A2(\i_Digital_core/intadd_0/A[6] ), .ZN(
        \i_Digital_core/i_balance_cntr/lft_torque_wire[7] ) );
  CKND2D0BWP U5155 ( .A1(n4077), .A2(n3583), .ZN(n3582) );
  XNR2D0BWP U5156 ( .A1(\i_Digital_core/ld_cell_diff_reg [10]), .A2(n3584), 
        .ZN(n3583) );
  XNR2D0BWP U5157 ( .A1(n3585), .A2(\i_Digital_core/intadd_0/A[5] ), .ZN(
        \i_Digital_core/i_balance_cntr/lft_torque_wire[6] ) );
  CKND2D0BWP U5158 ( .A1(n4077), .A2(n3586), .ZN(n3585) );
  XNR2D0BWP U5159 ( .A1(\i_Digital_core/ld_cell_diff_reg [9]), .A2(n3587), 
        .ZN(n3586) );
  INR2D0BWP U5160 ( .A1(\i_Digital_core/ld_cell_diff_reg [9]), .B1(n2674), 
        .ZN(\i_Digital_core/intadd_0/B[5] ) );
  CKBD3BWP U5161 ( .I(n4148), .Z(n4118) );
  OAI22D0BWP U5162 ( .A1(n3637), .A2(n2439), .B1(
        \i_Digital_core/intadd_0/A[9] ), .B2(n3638), .ZN(
        \i_Digital_core/i_balance_cntr/lft_torque_wire[10] ) );
  AOI22D0BWP U5163 ( .A1(n3639), .A2(n3832), .B1(n2409), .B2(n3635), .ZN(n3638) );
  CKND2D0BWP U5164 ( .A1(\i_Digital_core/intadd_0/A[8] ), .A2(n3581), .ZN(
        n3640) );
  CKBD3BWP U5165 ( .I(n4165), .Z(n4128) );
  NR2D0BWP U5166 ( .A1(n4583), .A2(n2463), .ZN(n2783) );
  CKBD3BWP U5167 ( .I(n4140), .Z(n4135) );
  CKBD3BWP U5168 ( .I(n4148), .Z(n4117) );
  CKBD6BWP U5169 ( .I(\i_Digital_core/ld_cell_diff_w [11]), .Z(n4078) );
  OA21D0BWP U5170 ( .A1(\i_Digital_core/i_inert_intr/az[10] ), .A2(n4179), .B(
        n4178), .Z(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_sub[10] )
         );
  XOR2D0BWP U5171 ( .A1(n3605), .A2(n3505), .Z(
        \i_Digital_core/i_balance_cntr/lft_torque_wire[15] ) );
  NR2D0BWP U5172 ( .A1(n3612), .A2(n3613), .ZN(n3605) );
  AOI21D0BWP U5173 ( .A1(n3615), .A2(n2340), .B(n2410), .ZN(n3612) );
  INR4D2BWP U5174 ( .A1(moving_w), .B1(n3831), .B2(n2544), .B3(n2552), .ZN(
        n2755) );
  OAI32XD4BWP U5175 ( .A1(n2805), .A2(n2806), .A3(n2807), .B1(n2808), .B2(
        n2809), .ZN(moving_w) );
  CKND0BWP U5176 ( .I(n3963), .ZN(n3972) );
  CKND1BWP U5177 ( .I(n3975), .ZN(n4043) );
  CKBD0BWP U5178 ( .I(n3971), .Z(n3974) );
  NR2D2BWP U5179 ( .A1(n3710), .A2(n4066), .ZN(n3756) );
  OA31D0BWP U5180 ( .A1(n3948), .A2(n3935), .A3(n4451), .B(n1690), .Z(n3977)
         );
  IOA21D2BWP U5181 ( .A1(n4503), .A2(n1660), .B(n4488), .ZN(n4489) );
  MAOI22D2BWP U5182 ( .A1(n3175), .A2(n2649), .B1(n3173), .B2(n3172), .ZN(
        n3174) );
  MOAI22D1BWP U5183 ( .A1(n3757), .A2(
        \i_Digital_core/i_balance_cntr/integrator_reg[1] ), .B1(n4067), .B2(
        n4013), .ZN(n3710) );
  OAI22D2BWP U5184 ( .A1(n3748), .A2(n4558), .B1(n2432), .B2(n4018), .ZN(n3733) );
  IOA21D2BWP U5185 ( .A1(n4001), .A2(n4074), .B(n3963), .ZN(n4496) );
  CKND0BWP U5186 ( .I(n2433), .ZN(n3984) );
  CKND1BWP U5187 ( .I(n4007), .ZN(n3988) );
  OAI21D2BWP U5188 ( .A1(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int[6] ), .A2(
        n4219), .B(n4218), .ZN(n4229) );
  OAI21D4BWP U5189 ( .A1(n4254), .A2(n4253), .B(n4252), .ZN(n4255) );
  IND2D4BWP U5190 ( .A1(n4558), .B1(n3735), .ZN(n4557) );
  ND4D4BWP U5191 ( .A1(n4540), .A2(n4539), .A3(n4541), .A4(n4482), .ZN(n4483)
         );
  NR3D4BWP U5192 ( .A1(n4003), .A2(n4015), .A3(\i_Digital_core/ptch_w [14]), 
        .ZN(n4016) );
  CKND16BWP U5193 ( .I(n3939), .ZN(piezo) );
  AO222D4BWP U5194 ( .A1(n4480), .A2(n4479), .B1(\i_Digital_core/ptch_w [4]), 
        .B2(n4536), .C1(n4538), .C2(n4481), .Z(n4539) );
  CKND0BWP U5195 ( .I(n3970), .ZN(n3986) );
  AOI21D0BWP U5196 ( .A1(n3735), .A2(n3546), .B(n4007), .ZN(n3734) );
  MAOI222D1BWP U5197 ( .A(\i_Digital_core/i_balance_cntr/prev_ptch_err[1] ), 
        .B(n3558), .C(n4067), .ZN(n3557) );
  XOR3D0BWP U5198 ( .A1(n1917), .A2(n4382), .A3(n4381), .Z(n4391) );
  OAI22D0BWP U5199 ( .A1(n2682), .A2(n3988), .B1(n3701), .B2(n2390), .ZN(
        \i_Digital_core/i_balance_cntr/integrator_reg_input[5] ) );
  ND2D2BWP U5200 ( .A1(n4414), .A2(n4415), .ZN(n4297) );
  OAI21D0BWP U5201 ( .A1(n1646), .A2(n4368), .B(n3962), .ZN(n4316) );
  NR3D8BWP U5202 ( .A1(n3736), .A2(n4096), .A3(n3737), .ZN(n3735) );
  INR2XD1BWP U5203 ( .A1(n4387), .B1(n4380), .ZN(n3998) );
  MAOI22D1BWP U5204 ( .A1(n4406), .A2(n4405), .B1(n4403), .B2(n3992), .ZN(
        n4419) );
  AOI22D0BWP U5205 ( .A1(n3688), .A2(n2427), .B1(n3689), .B2(n3987), .ZN(n3720) );
  CKND2D0BWP U5206 ( .A1(n4014), .A2(n4558), .ZN(n4510) );
  CKND0BWP U5207 ( .I(n3982), .ZN(n2431) );
  NR2D2BWP U5208 ( .A1(n3998), .A2(n4384), .ZN(n4392) );
  AOI32XD4BWP U5209 ( .A1(n4460), .A2(n4509), .A3(n4510), .B1(n4459), .B2(
        n4458), .ZN(n4461) );
  INVD2BWP U5210 ( .I(n4486), .ZN(n4487) );
  OAI21D4BWP U5211 ( .A1(n4462), .A2(n4511), .B(n4461), .ZN(n4505) );
  CKND0BWP U5212 ( .I(n4002), .ZN(n4006) );
  CKND0BWP U5213 ( .I(n2469), .ZN(n4008) );
  OAI21D4BWP U5214 ( .A1(n4074), .A2(n4559), .B(n3964), .ZN(n4485) );
  CKND2D4BWP U5215 ( .A1(n4044), .A2(n4457), .ZN(n4509) );
  IND2D4BWP U5216 ( .A1(n4005), .B1(n4061), .ZN(n4554) );
  XOR3D0BWP U5217 ( .A1(n1690), .A2(n4074), .A3(n3972), .Z(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[23] )
         );
  FCICOND2BWP U5218 ( .A(n4535), .B(n4477), .CI(n4476), .CON(n4478) );
  OAI21D0BWP U5219 ( .A1(n4490), .A2(n4489), .B(n4494), .ZN(n4491) );
  OAI21D4BWP U5220 ( .A1(n4468), .A2(n3934), .B(n4506), .ZN(n4523) );
  OAI22D0BWP U5221 ( .A1(n4061), .A2(n2390), .B1(n4005), .B2(n4058), .ZN(
        \i_Digital_core/i_balance_cntr/integrator_reg_input[17] ) );
  MOAI22D1BWP U5222 ( .A1(n3756), .A2(
        \i_Digital_core/i_balance_cntr/integrator_reg[2] ), .B1(n4066), .B2(
        n3980), .ZN(n4059) );
  AOI33D2BWP U5223 ( .A1(n4419), .A2(n4418), .A3(n4417), .B1(n4416), .B2(n4415), .B3(n4414), .ZN(n4420) );
  OAI21D0BWP U5224 ( .A1(n4003), .A2(n4273), .B(n4272), .ZN(n4451) );
  XOR3D2BWP U5225 ( .A1(\i_Digital_core/i_balance_cntr/integrator_reg[17] ), 
        .A2(n4553), .A3(n4558), .Z(n4061) );
  CKND2D0BWP U5226 ( .A1(n4074), .A2(n3999), .ZN(n4501) );
  AOI22D4BWP U5227 ( .A1(n4566), .A2(n4552), .B1(n2445), .B2(n4558), .ZN(n4553) );
  AOI32D2BWP U5228 ( .A1(n4524), .A2(n4523), .A3(n4522), .B1(n4533), .B2(n4532), .ZN(n4475) );
  OAI22D4BWP U5229 ( .A1(n4059), .A2(n4065), .B1(n3755), .B2(n2683), .ZN(n3703) );
  NR2D0BWP U5230 ( .A1(lft_ld_w[3]), .A2(n3047), .ZN(n3064) );
  XOR3D2BWP U5231 ( .A1(\i_Digital_core/ptch_w [5]), .A2(n4277), .A3(n4428), 
        .Z(n4427) );
  NR2D0BWP U5232 ( .A1(n2413), .A2(n2809), .ZN(n4023) );
  CKND0BWP U5233 ( .I(n3113), .ZN(n4024) );
  AOI32D0BWP U5234 ( .A1(n2677), .A2(n2674), .A3(n3114), .B1(n2673), .B2(n2805), .ZN(n3113) );
  CKND0BWP U5235 ( .I(n2808), .ZN(n2413) );
  ND3D1BWP U5236 ( .A1(n3145), .A2(n2677), .A3(n4076), .ZN(n2809) );
  XOR3D0BWP U5237 ( .A1(n1614), .A2(n3954), .A3(n4328), .Z(n4406) );
  CKND0BWP U5238 ( .I(n4328), .ZN(n4310) );
  XOR3D0BWP U5239 ( .A1(n4506), .A2(n3934), .A3(n4505), .Z(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[12] )
         );
  OAI211D4BWP U5240 ( .A1(INT), .A2(\i_A2D_intf/state [1]), .B(n2566), .C(
        n2570), .ZN(n3811) );
  NR2D0BWP U5241 ( .A1(\i_Digital_core/i_balance_cntr/rght_torque[3] ), .A2(
        n3514), .ZN(n3530) );
  NR2D0BWP U5242 ( .A1(\i_Digital_core/i_balance_cntr/lft_torque[3] ), .A2(
        n3656), .ZN(n3672) );
  OAI21D2BWP U5243 ( .A1(\i_Digital_core/ptch_w [2]), .A2(n4472), .B(n4471), 
        .ZN(n4525) );
  AOI22D0BWP U5244 ( .A1(n4248), .A2(n4472), .B1(n4480), .B2(n4289), .ZN(n4477) );
  OAI21D2BWP U5245 ( .A1(\i_Digital_core/i_inert_intr/ptch_rt[7] ), .A2(n4220), 
        .B(n4222), .ZN(n4226) );
  XOR3D0BWP U5246 ( .A1(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int[6] ), .A2(
        n3944), .A3(n4217), .Z(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[6] )
         );
  AOI31D4BWP U5247 ( .A1(n3563), .A2(n3561), .A3(n3562), .B(n2798), .ZN(n2802)
         );
  ND2D2BWP U5248 ( .A1(\i_mtr_drv/rght_PWM_sig ), .A2(rght_rev), .ZN(n4591) );
  ND2D2BWP U5249 ( .A1(\i_mtr_drv/lft_PWM_sig ), .A2(lft_rev), .ZN(n4593) );
  AOI21D1BWP U5250 ( .A1(n2804), .A2(n3937), .B(n2802), .ZN(n2796) );
  OAI21D1BWP U5251 ( .A1(n2802), .A2(n3559), .B(n3937), .ZN(
        \i_Digital_core/i_balance_cntr/ptch_D_term_wire[3] ) );
  OR2D0BWP U5252 ( .A1(n3696), .A2(n2473), .Z(n3695) );
  XOR3D0BWP U5253 ( .A1(n2782), .A2(n3973), .A3(n2473), .Z(n84) );
  OAI31D2BWP U5254 ( .A1(n4463), .A2(n4236), .A3(n4235), .B(n4234), .ZN(n4258)
         );
  XOR3D2BWP U5255 ( .A1(\i_Digital_core/i_balance_cntr/prev_ptch_err[9] ), 
        .A2(n4558), .A3(n2790), .Z(n4565) );
  NR2D0BWP U5256 ( .A1(lft_ld_w[5]), .A2(n3043), .ZN(n3062) );
  MAOI22D2BWP U5257 ( .A1(n3119), .A2(n2418), .B1(
        \i_Digital_core/i_steer_en/ld_add[10] ), .B2(n3120), .ZN(n3116) );
  XOR4D1BWP U5258 ( .A1(n1646), .A2(n4296), .A3(n4295), .A4(n4294), .Z(n4413)
         );
  MAOI222D2BWP U5259 ( .A(rght_ld_w[9]), .B(n3080), .C(lft_ld_w[9]), .ZN(n3079) );
  MAOI222D2BWP U5260 ( .A(n2672), .B(n3646), .C(n3647), .ZN(n3596) );
  INVD2BWP U5261 ( .I(n4321), .ZN(n4313) );
  OAI21D2BWP U5262 ( .A1(n4250), .A2(n4249), .B(n4581), .ZN(n4469) );
  XOR3D0BWP U5263 ( .A1(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int[9] ), .A2(
        n4233), .A3(n4241), .Z(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[9] )
         );
  MAOI222D2BWP U5264 ( .A(n2611), .B(n3518), .C(
        \i_Digital_core/i_balance_cntr/N211 ), .ZN(n3516) );
  MAOI222D2BWP U5265 ( .A(n2612), .B(n3660), .C(
        \i_Digital_core/i_balance_cntr/N145 ), .ZN(n3658) );
  MAOI222D2BWP U5266 ( .A(rght_ld_w[1]), .B(n3076), .C(lft_ld_w[1]), .ZN(n3075) );
  AOI22D0BWP U5267 ( .A1(n4197), .A2(n4198), .B1(n4196), .B2(n4195), .ZN(n4199) );
  FCICOND2BWP U5268 ( .A(n2468), .B(n3554), .CI(n4068), .CON(n2772) );
  CKND16BWP U5269 ( .I(n2692), .ZN(INERT_SS_n) );
  CKBD16BWP U5270 ( .I(n4586), .Z(LED[0]) );
  CKBD16BWP U5271 ( .I(n4584), .Z(LED[7]) );
  AO33D4BWP U5272 ( .A1(n2758), .A2(\i_Digital_core/lft_spd_wire [9]), .A3(
        \i_Digital_core/lft_spd_wire [10]), .B1(n2759), .B2(
        \i_Digital_core/rght_spd_wire [9]), .B3(
        \i_Digital_core/rght_spd_wire [10]), .Z(n3831) );
  CKND16BWP U5273 ( .I(n2691), .ZN(A2D_SS_n) );
  CKBD16BWP U5274 ( .I(n4592), .Z(PWM_frwrd_rght) );
  CKBD16BWP U5275 ( .I(n4594), .Z(PWM_frwrd_lft) );
  CKBD16BWP U5276 ( .I(n4588), .Z(INERT_SCLK) );
  CKND16BWP U5277 ( .I(n2690), .ZN(A2D_SCLK) );
  CKND8BWP U5278 ( .I(n4585), .ZN(n4051) );
  CKND0BWP U5279 ( .I(n4549), .ZN(n4039) );
  FCICOND2BWP U5280 ( .A(n3721), .B(n3973), .CI(
        \i_Digital_core/i_balance_cntr/integrator_reg[14] ), .CON(n2426) );
  XNR2D0BWP U5281 ( .A1(n3035), .A2(n3036), .ZN(
        \i_Digital_core/i_steer_en/ld_cell_diff_w[9] ) );
  AO21D0BWP U5282 ( .A1(n2673), .A2(n2806), .B(n3940), .Z(
        \i_Digital_core/n433 ) );
  XNR2D0BWP U5283 ( .A1(n3075), .A2(n3050), .ZN(
        \i_Digital_core/i_steer_en/ld_add_w[2] ) );
  INR2D0BWP U5284 ( .A1(n3596), .B1(\i_Digital_core/intadd_0/A[2] ), .ZN(n3645) );
  OR3D0BWP U5285 ( .A1(\i_Digital_core/i_steer_en/ld_add[8] ), .A2(
        \i_Digital_core/i_steer_en/ld_add[9] ), .A3(n3164), .Z(n3157) );
  XOR2D0BWP U5286 ( .A1(n3157), .A2(\i_Digital_core/i_steer_en/ld_add[10] ), 
        .Z(n3153) );
  XOR3D0BWP U5287 ( .A1(n1660), .A2(n4074), .A3(n4486), .Z(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[20] )
         );
  CKND0BWP U5288 ( .I(n4509), .ZN(n4513) );
  CKND2D0BWP U5289 ( .A1(n2467), .A2(n4065), .ZN(n3572) );
  OR2D0BWP U5290 ( .A1(n3079), .A2(n2709), .Z(n3078) );
  XNR2D0BWP U5291 ( .A1(n3079), .A2(n3057), .ZN(
        \i_Digital_core/i_steer_en/ld_add_w[10] ) );
  NR2XD0BWP U5292 ( .A1(n3171), .A2(n2685), .ZN(n3203) );
  OR2D0BWP U5293 ( .A1(n3056), .A2(n2709), .Z(n3055) );
  OAI22D0BWP U5294 ( .A1(n4065), .A2(n2467), .B1(
        \i_Digital_core/i_balance_cntr/prev_ptch_err[3] ), .B2(n3015), .ZN(
        n3014) );
  AOI21D0BWP U5295 ( .A1(\i_Digital_core/i_inert_intr/inst_SPI/n12 ), .A2(
        n2951), .B(n2952), .ZN(n2950) );
  NR2D0BWP U5296 ( .A1(lft_ld_w[9]), .A2(n3035), .ZN(n3058) );
  XNR2D0BWP U5297 ( .A1(n3164), .A2(\i_Digital_core/i_steer_en/ld_add[8] ), 
        .ZN(n3166) );
  AO221D0BWP U5298 ( .A1(n2386), .A2(
        \i_Digital_core/i_inert_intr/inst_SPI/n15 ), .B1(n2951), .B2(
        \i_Digital_core/i_inert_intr/inst_SPI/n16 ), .C(n2952), .Z(
        \i_Digital_core/n421 ) );
  OR2XD1BWP U5299 ( .A1(n3781), .A2(\i_Auth_blk/rx/baud_cnt[10] ), .Z(n3778)
         );
  XOR2D0BWP U5300 ( .A1(n3805), .A2(n4590), .Z(\i_A2D_intf/spi_mstr/N17 ) );
  XOR2D0BWP U5301 ( .A1(n3489), .A2(INERT_SCLK), .Z(
        \i_Digital_core/i_inert_intr/inst_SPI/N17 ) );
  XOR2D0BWP U5302 ( .A1(\i_Digital_core/ld_cell_diff_reg [6]), .A2(n3596), .Z(
        n3595) );
  CKBD2BWP U5303 ( .I(n4154), .Z(n4105) );
  CKBD3BWP U5304 ( .I(n4155), .Z(n4104) );
  CKND0BWP U5305 ( .I(n4517), .ZN(n4531) );
  XNR3D0BWP U5306 ( .A1(n3973), .A2(n4563), .A3(n4564), .ZN(n83) );
  CKND0BWP U5307 ( .I(n4522), .ZN(n4529) );
  CKND0BWP U5308 ( .I(n4524), .ZN(n4527) );
  OAI21D1BWP U5309 ( .A1(n3622), .A2(n2410), .B(n3623), .ZN(n3619) );
  NR2XD0BWP U5310 ( .A1(n2622), .A2(n3088), .ZN(n3112) );
  NR2XD0BWP U5311 ( .A1(n2656), .A2(n3094), .ZN(n3092) );
  NR2D0BWP U5312 ( .A1(n3151), .A2(n2415), .ZN(n3156) );
  CKND0BWP U5313 ( .I(n4479), .ZN(n3249) );
  CKND0BWP U5314 ( .I(n2803), .ZN(n2467) );
  CKND0BWP U5315 ( .I(\i_Digital_core/i_balance_cntr/ptch_D_term_wire[3] ), 
        .ZN(n2459) );
  XOR3D0BWP U5316 ( .A1(n2456), .A2(\i_Digital_core/intadd_3/A[0] ), .A3(n2785), .Z(n65) );
  CKND2D0BWP U5317 ( .A1(n3545), .A2(n4065), .ZN(n2769) );
  CKBD3BWP U5318 ( .I(n4090), .Z(n4089) );
  CKBD3BWP U5319 ( .I(n4093), .Z(n4092) );
  CKND1BWP U5320 ( .I(n4066), .ZN(n2466) );
  CKBD4BWP U5321 ( .I(n3813), .Z(n4064) );
  ND3D1BWP U5322 ( .A1(n2534), .A2(n2527), .A3(n3797), .ZN(n3793) );
  AOI22D0BWP U5323 ( .A1(n2777), .A2(n4067), .B1(n2769), .B2(n2471), .ZN(n2776) );
  CKND2D0BWP U5324 ( .A1(n2465), .A2(n4068), .ZN(n2777) );
  XOR3D0BWP U5325 ( .A1(n4068), .A2(n4067), .A3(n2769), .Z(n89) );
  CKND0BWP U5326 ( .I(n3262), .ZN(n4246) );
  CKND0BWP U5327 ( .I(\i_Digital_core/i_inert_intr/ptch_rt[13] ), .ZN(n4247)
         );
  AOI31D0BWP U5328 ( .A1(\i_Digital_core/i_inert_intr/ptch_rt[10] ), .A2(
        \i_Digital_core/i_inert_intr/ptch_rt[9] ), .A3(n4465), .B(n4464), .ZN(
        n4466) );
  CKND0BWP U5329 ( .I(n4441), .ZN(n4269) );
  CKND0BWP U5330 ( .I(n4442), .ZN(n4271) );
  OAI211D0BWP U5331 ( .A1(n2897), .A2(n2645), .B(n4094), .C(
        \i_Digital_core/i_balance_cntr/rght_shaped[9] ), .ZN(n2895) );
  OAI211D0BWP U5332 ( .A1(n2406), .A2(n2646), .B(n4094), .C(
        \i_Digital_core/i_balance_cntr/lft_shaped[1] ), .ZN(n3005) );
  OAI211D0BWP U5333 ( .A1(n2983), .A2(n2646), .B(n4094), .C(
        \i_Digital_core/i_balance_cntr/lft_shaped[9] ), .ZN(n2981) );
  OA31D0BWP U5334 ( .A1(n2404), .A2(
        \i_Digital_core/i_balance_cntr/rght_shaped[10] ), .A3(n2893), .B(n4071), .Z(n2921) );
  INR2XD0BWP U5335 ( .A1(n3121), .B1(n2417), .ZN(n3123) );
  OA31D0BWP U5336 ( .A1(n2405), .A2(
        \i_Digital_core/i_balance_cntr/lft_shaped[10] ), .A3(n2979), .B(n4070), 
        .Z(n3007) );
  OAI211D0BWP U5337 ( .A1(n2989), .A2(n2646), .B(n4095), .C(
        \i_Digital_core/i_balance_cntr/lft_shaped[7] ), .ZN(n2988) );
  OAI211D0BWP U5338 ( .A1(n2903), .A2(n2645), .B(n4094), .C(
        \i_Digital_core/i_balance_cntr/rght_shaped[7] ), .ZN(n2902) );
  OAI211D0BWP U5339 ( .A1(n2645), .A2(n2406), .B(n4094), .C(
        \i_Digital_core/i_balance_cntr/rght_shaped[1] ), .ZN(n2919) );
  OAI211D0BWP U5340 ( .A1(n2986), .A2(n2646), .B(n4095), .C(
        \i_Digital_core/i_balance_cntr/lft_shaped[8] ), .ZN(n2985) );
  OAI211D0BWP U5341 ( .A1(n2900), .A2(n2645), .B(n4094), .C(
        \i_Digital_core/i_balance_cntr/rght_shaped[8] ), .ZN(n2899) );
  OAI211D0BWP U5342 ( .A1(n2995), .A2(n2646), .B(n4095), .C(
        \i_Digital_core/i_balance_cntr/lft_shaped[5] ), .ZN(n2994) );
  OAI211D0BWP U5343 ( .A1(n2909), .A2(n2645), .B(n4094), .C(
        \i_Digital_core/i_balance_cntr/rght_shaped[5] ), .ZN(n2908) );
  OAI211D0BWP U5344 ( .A1(n2992), .A2(n2646), .B(n4095), .C(
        \i_Digital_core/i_balance_cntr/lft_shaped[6] ), .ZN(n2991) );
  OAI211D0BWP U5345 ( .A1(n2906), .A2(n2645), .B(n4094), .C(
        \i_Digital_core/i_balance_cntr/rght_shaped[6] ), .ZN(n2905) );
  OAI211D0BWP U5346 ( .A1(n3003), .A2(n2646), .B(n4095), .C(
        \i_Digital_core/i_balance_cntr/lft_shaped[2] ), .ZN(n3002) );
  OAI211D0BWP U5347 ( .A1(n2917), .A2(n2645), .B(n4094), .C(
        \i_Digital_core/i_balance_cntr/rght_shaped[2] ), .ZN(n2916) );
  OAI22D0BWP U5348 ( .A1(n2678), .A2(n3988), .B1(n2390), .B2(n3709), .ZN(
        \i_Digital_core/i_balance_cntr/integrator_reg_input[2] ) );
  XOR3D0BWP U5349 ( .A1(\i_Digital_core/i_balance_cntr/prev_ptch_err[2] ), 
        .A2(n4066), .A3(n3557), .Z(n3556) );
  CKND0BWP U5350 ( .I(n3706), .ZN(n2470) );
  OAI22D0BWP U5351 ( .A1(n2733), .A2(n3988), .B1(n3702), .B2(n2390), .ZN(
        \i_Digital_core/i_balance_cntr/integrator_reg_input[4] ) );
  CKND2D0BWP U5352 ( .A1(\i_Digital_core/ptch_w [4]), .A2(n4479), .ZN(n4243)
         );
  OAI22D0BWP U5353 ( .A1(\i_Digital_core/ld_cell_diff_w [6]), .A2(n2415), .B1(
        n3127), .B2(n2681), .ZN(n3175) );
  ND2D2BWP U5354 ( .A1(\i_Digital_core/lft_rev_wire ), .A2(n4095), .ZN(n2979)
         );
  ND2D2BWP U5355 ( .A1(\i_Digital_core/rght_rev_wire ), .A2(n4095), .ZN(n2893)
         );
  CKND2D0BWP U5356 ( .A1(\i_Digital_core/ptch_w [3]), .A2(n2379), .ZN(n4248)
         );
  XOR3D0BWP U5357 ( .A1(\i_Digital_core/i_balance_cntr/prev_ptch_err[4] ), 
        .A2(n4068), .A3(n3014), .Z(n3013) );
  CKND0BWP U5358 ( .I(\i_Digital_core/i_balance_cntr/integrator_reg[10] ), 
        .ZN(n4572) );
  CKND0BWP U5359 ( .I(\i_Digital_core/i_balance_cntr/integrator_reg[11] ), 
        .ZN(n4571) );
  CKND0BWP U5360 ( .I(\i_Digital_core/i_balance_cntr/integrator_reg[12] ), 
        .ZN(n4570) );
  BUFFD4BWP U5361 ( .I(n2896), .Z(n4071) );
  NR2XD0BWP U5362 ( .A1(n3196), .A2(\i_Digital_core/ld_cell_diff_w [4]), .ZN(
        n3179) );
  NR2XD0BWP U5363 ( .A1(n3162), .A2(\i_Digital_core/ld_cell_diff_w [9]), .ZN(
        n3151) );
  CKND0BWP U5364 ( .I(\i_Digital_core/ptch_w [5]), .ZN(n4481) );
  NR2D0BWP U5365 ( .A1(n2997), .A2(n2646), .ZN(n2996) );
  OAI21D0BWP U5366 ( .A1(n1917), .A2(n4338), .B(n4381), .ZN(n4339) );
  NR2D0BWP U5367 ( .A1(n3142), .A2(n2415), .ZN(n3194) );
  CKND2D0BWP U5368 ( .A1(n4078), .A2(n2649), .ZN(n3200) );
  CKND0BWP U5369 ( .I(\i_Digital_core/i_balance_cntr/integrator_reg[2] ), .ZN(
        n2678) );
  CKND2BWP U5370 ( .I(n4431), .ZN(n4277) );
  CKND2D0BWP U5371 ( .A1(\i_piezo_drv/counter [23]), .A2(n3831), .ZN(n2752) );
  CKND2D0BWP U5372 ( .A1(n3262), .A2(n2647), .ZN(n3261) );
  NR2XD0BWP U5373 ( .A1(\i_Digital_core/i_steer_en/ld_add[5] ), .A2(
        \i_Digital_core/i_steer_en/ld_add[4] ), .ZN(n3192) );
  CKND0BWP U5374 ( .I(\i_Digital_core/ptch_w [3]), .ZN(n4289) );
  NR2D0BWP U5375 ( .A1(n2911), .A2(n2645), .ZN(n2910) );
  OAI21D0BWP U5376 ( .A1(n1856), .A2(n4548), .B(n4264), .ZN(n4265) );
  XOR2D1BWP U5377 ( .A1(\i_Digital_core/i_steer_en/n6 ), .A2(n3191), .Z(n3144)
         );
  OA211D0BWP U5378 ( .A1(n3012), .A2(
        \i_Digital_core/i_balance_cntr/lft_shaped[10] ), .B(
        \i_Digital_core/i_balance_cntr/lft_shaped[12] ), .C(
        \i_Digital_core/i_balance_cntr/lft_shaped[11] ), .Z(n3011) );
  OA211D0BWP U5379 ( .A1(n2926), .A2(
        \i_Digital_core/i_balance_cntr/rght_shaped[10] ), .B(
        \i_Digital_core/i_balance_cntr/rght_shaped[12] ), .C(
        \i_Digital_core/i_balance_cntr/rght_shaped[11] ), .Z(n2925) );
  XOR3D0BWP U5380 ( .A1(n4535), .A2(n4521), .A3(n4534), .Z(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[15] )
         );
  OAI21D0BWP U5381 ( .A1(n4546), .A2(n4498), .B(n4500), .ZN(n4499) );
  NR2D0BWP U5382 ( .A1(n3249), .A2(n2379), .ZN(n3255) );
  OAI21D0BWP U5383 ( .A1(n3255), .A2(\i_Digital_core/ptch_w [4]), .B(n4536), 
        .ZN(n4537) );
  XNR3D0BWP U5384 ( .A1(n4073), .A2(\i_Digital_core/ptch_w [7]), .A3(n3964), 
        .ZN(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[19] )
         );
  AOI22D0BWP U5385 ( .A1(n4440), .A2(n4439), .B1(n4438), .B2(
        \i_Digital_core/ptch_w [6]), .ZN(n4444) );
  CKAN2D0BWP U5386 ( .A1(n3190), .A2(n3144), .Z(n3189) );
  OAI32D2BWP U5387 ( .A1(n2671), .A2(\i_Digital_core/i_steer_en/ld_add[4] ), 
        .A3(n3189), .B1(n3144), .B2(n3190), .ZN(n3186) );
  AOI221D1BWP U5388 ( .A1(\i_Digital_core/i_inert_intr/rd_data[7] ), .A2(n2951), .B1(\i_Digital_core/i_inert_intr/inst_SPI/n16 ), .B2(n2386), .C(n2941), .ZN(
        n2957) );
  NR2XD1BWP U5389 ( .A1(n4579), .A2(\i_Digital_core/i_inert_intr/ps[3] ), .ZN(
        n2936) );
  NR3D0BWP U5390 ( .A1(\i_A2D_intf/rr_cnt[0] ), .A2(n140), .A3(n2766), .ZN(
        n3830) );
  CKBD4BWP U5391 ( .I(n2756), .Z(n4062) );
  NR4D0BWP U5392 ( .A1(\i_Digital_core/i_steer_en/ld_add[1] ), .A2(n3147), 
        .A3(\i_Digital_core/i_steer_en/ld_add[0] ), .A4(n3148), .ZN(n3146) );
  ND3D1BWP U5393 ( .A1(n3145), .A2(n2674), .A3(
        \i_Digital_core/i_steer_en/state[0] ), .ZN(n2807) );
  OAI21D1BWP U5394 ( .A1(\i_Auth_blk/rx/bit_cnt[1] ), .A2(n3774), .B(n3775), 
        .ZN(n3773) );
  CKND0BWP U5395 ( .I(n4232), .ZN(n4225) );
  OAI21D0BWP U5396 ( .A1(n4228), .A2(n4227), .B(n4229), .ZN(n4223) );
  CKBD2BWP U5397 ( .I(\i_Digital_core/i_steer_en/state[1] ), .Z(n4076) );
  IOA21D0BWP U5398 ( .A1(n3218), .A2(\i_Digital_core/i_inert_intr/ptch_rt[4] ), 
        .B(n4203), .ZN(n4200) );
  CKND0BWP U5399 ( .I(n4237), .ZN(n4233) );
  XNR3D0BWP U5400 ( .A1(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int[3] ), .A2(
        n3952), .A3(n4194), .ZN(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[3] )
         );
  XNR3D0BWP U5401 ( .A1(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int[5] ), .A2(
        n3951), .A3(n4207), .ZN(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[5] )
         );
  OAI21D0BWP U5402 ( .A1(n4212), .A2(n4211), .B(n4213), .ZN(n4206) );
  CKND3BWP U5403 ( .I(n4097), .ZN(n4095) );
  CKND3BWP U5404 ( .I(n4096), .ZN(n4094) );
  CKBD3BWP U5405 ( .I(n4087), .Z(n4085) );
  CKBD3BWP U5406 ( .I(n4576), .Z(n4081) );
  CKBD3BWP U5407 ( .I(n4087), .Z(n4082) );
  CKBD3BWP U5408 ( .I(n4576), .Z(n4080) );
  CKBD3BWP U5409 ( .I(n4087), .Z(n4084) );
  CKBD2BWP U5410 ( .I(n4087), .Z(n4083) );
  CKBD2BWP U5411 ( .I(n4576), .Z(n4086) );
  CKBD4BWP U5412 ( .I(n4139), .Z(n4137) );
  CKBD4BWP U5413 ( .I(n4145), .Z(n4124) );
  CKBD3BWP U5414 ( .I(n4144), .Z(n4126) );
  CKBD3BWP U5415 ( .I(n4150), .Z(n4113) );
  CKBD3BWP U5416 ( .I(n4143), .Z(n4129) );
  CKBD3BWP U5417 ( .I(n4144), .Z(n4125) );
  CKBD3BWP U5418 ( .I(n4143), .Z(n4130) );
  CKBD3BWP U5419 ( .I(n4146), .Z(n4122) );
  CKBD3BWP U5420 ( .I(n4142), .Z(n4132) );
  CKBD3BWP U5421 ( .I(n4149), .Z(n4115) );
  CKBD3BWP U5422 ( .I(n4150), .Z(n4114) );
  CKBD3BWP U5423 ( .I(n4165), .Z(n4127) );
  CKBD3BWP U5424 ( .I(n4146), .Z(n4121) );
  CKBD3BWP U5425 ( .I(n4147), .Z(n4120) );
  CKBD3BWP U5426 ( .I(n4141), .Z(n4133) );
  CKBD3BWP U5427 ( .I(n4141), .Z(n4134) );
  CKBD3BWP U5428 ( .I(n4142), .Z(n4131) );
  CKBD4BWP U5429 ( .I(n4140), .Z(n4136) );
  CKBD4BWP U5430 ( .I(n4151), .Z(n4112) );
  CKBD3BWP U5431 ( .I(n4157), .Z(n4099) );
  CKBD3BWP U5432 ( .I(n4157), .Z(n4100) );
  CKBD3BWP U5433 ( .I(n4156), .Z(n4101) );
  CKBD3BWP U5434 ( .I(n4156), .Z(n4102) );
  CKBD3BWP U5435 ( .I(n4155), .Z(n4103) );
  CKBD3BWP U5436 ( .I(n4152), .Z(n4109) );
  CKBD3BWP U5437 ( .I(n4153), .Z(n4108) );
  CKBD3BWP U5438 ( .I(n4154), .Z(n4106) );
  CKBD3BWP U5439 ( .I(n4153), .Z(n4107) );
  CKBD3BWP U5440 ( .I(n4152), .Z(n4110) );
  CKBD3BWP U5441 ( .I(n4151), .Z(n4111) );
  NR2XD0BWP U5442 ( .A1(n2421), .A2(n3619), .ZN(n3615) );
  CKND0BWP U5443 ( .I(n4258), .ZN(n4252) );
  CKND0BWP U5444 ( .I(n4187), .ZN(n4205) );
  CKBD2BWP U5445 ( .I(n4097), .Z(n4096) );
  MAOI22D0BWP U5446 ( .A1(n4583), .A2(n2463), .B1(n4582), .B2(n2783), .ZN(
        n2782) );
  CKND3BWP U5447 ( .I(n2951), .ZN(n2388) );
  AOI21D1BWP U5448 ( .A1(n3789), .A2(n2517), .B(n2509), .ZN(n3788) );
  AOI21D1BWP U5449 ( .A1(n3793), .A2(n2517), .B(n2509), .ZN(n3791) );
  AOI21D1BWP U5450 ( .A1(n2528), .A2(n2517), .B(n2509), .ZN(n3795) );
  AOI21D1BWP U5451 ( .A1(n2522), .A2(n2518), .B(n2509), .ZN(n3784) );
  CKBD3BWP U5452 ( .I(n4084), .Z(n4079) );
  CKBD3BWP U5453 ( .I(n4158), .Z(n4098) );
  AOI22D0BWP U5454 ( .A1(n3550), .A2(n2780), .B1(n2463), .B2(n4583), .ZN(n3549) );
  CKND2D0BWP U5455 ( .A1(n2781), .A2(n4069), .ZN(n3550) );
  XOR3D0BWP U5456 ( .A1(n2780), .A2(n4573), .A3(n3548), .Z(
        \i_Digital_core/i_balance_cntr/ptch_P_term_wire[12] ) );
  AN2XD1BWP U5457 ( .A1(n3159), .A2(n3158), .Z(n3160) );
  ND2D1BWP U5458 ( .A1(n3163), .A2(n3157), .ZN(n3159) );
  AOI21D2BWP U5459 ( .A1(n3630), .A2(n2410), .B(n3628), .ZN(n3624) );
  XOR3D1BWP U5460 ( .A1(n2420), .A2(\i_Digital_core/intadd_1/n2 ), .A3(n3608), 
        .Z(n2340) );
  MOAI22D0BWP U5461 ( .A1(n3188), .A2(n3142), .B1(n3186), .B2(n3185), .ZN(
        n3187) );
  MAOI22D0BWP U5462 ( .A1(n2676), .A2(n4078), .B1(n3141), .B2(n2676), .ZN(
        n3188) );
  ND3D2BWP U5463 ( .A1(n2685), .A2(n2680), .A3(n2687), .ZN(n3145) );
  AOI221D1BWP U5464 ( .A1(n3640), .A2(n3578), .B1(
        \i_Digital_core/intadd_0/A[8] ), .B2(n2410), .C(n3576), .ZN(n3637) );
  NR2XD1BWP U5465 ( .A1(n2941), .A2(n2581), .ZN(n2954) );
  INR3D0BWP U5466 ( .A1(n3094), .B1(n3940), .B2(n2928), .ZN(
        \i_Digital_core/i_steer_en/N93 ) );
  NR2XD0BWP U5467 ( .A1(n2827), .A2(n2552), .ZN(n2826) );
  IND2D1BWP U5468 ( .A1(n3631), .B1(n2438), .ZN(n3630) );
  AOI211XD0BWP U5469 ( .A1(n2661), .A2(n3111), .B(n3940), .C(n3110), .ZN(
        \i_Digital_core/i_steer_en/N102 ) );
  AOI211XD0BWP U5470 ( .A1(n2656), .A2(n3094), .B(n3940), .C(n3092), .ZN(
        \i_Digital_core/i_steer_en/N94 ) );
  AOI211XD0BWP U5471 ( .A1(n2627), .A2(n3096), .B(n3940), .C(n3095), .ZN(
        \i_Digital_core/i_steer_en/N92 ) );
  AOI211XD0BWP U5472 ( .A1(n2622), .A2(n3088), .B(n3940), .C(n3112), .ZN(
        \i_Digital_core/i_steer_en/N100 ) );
  NR2XD0BWP U5473 ( .A1(n2820), .A2(n2596), .ZN(n2819) );
  NR2XD0BWP U5474 ( .A1(n2830), .A2(n2553), .ZN(n2829) );
  CKND0BWP U5475 ( .I(n4373), .ZN(n4355) );
  AOI211XD0BWP U5476 ( .A1(\i_Digital_core/intadd_0/A[9] ), .A2(n2410), .B(
        n3634), .C(n2674), .ZN(n3632) );
  OAI22D0BWP U5477 ( .A1(\i_Digital_core/intadd_0/A[9] ), .A2(n3635), .B1(
        n2410), .B2(n2408), .ZN(n3634) );
  OAI21D1BWP U5478 ( .A1(n2410), .A2(n3578), .B(n4076), .ZN(n3576) );
  NR2XD0BWP U5479 ( .A1(n2540), .A2(n2811), .ZN(n2834) );
  NR2XD0BWP U5480 ( .A1(n2539), .A2(n3491), .ZN(n2977) );
  CKND0BWP U5481 ( .I(n4507), .ZN(n4474) );
  OAI21D1BWP U5482 ( .A1(n3628), .A2(n2410), .B(n4076), .ZN(n3625) );
  IOA21D0BWP U5483 ( .A1(n3619), .A2(n2421), .B(n2410), .ZN(n3614) );
  NR2D0BWP U5484 ( .A1(n4068), .A2(n2779), .ZN(n3551) );
  CKND0BWP U5485 ( .I(n4525), .ZN(n4533) );
  NR2XD0BWP U5486 ( .A1(n2818), .A2(n2562), .ZN(n2817) );
  IOA21D0BWP U5487 ( .A1(n3154), .A2(n3153), .B(n3966), .ZN(n3155) );
  CKND0BWP U5488 ( .I(n4460), .ZN(n4462) );
  OAI21D1BWP U5489 ( .A1(n3192), .A2(n2679), .B(n3193), .ZN(n3185) );
  CKND0BWP U5490 ( .I(n4428), .ZN(n4429) );
  OAI21D1BWP U5491 ( .A1(n4096), .A2(n2406), .B(n4070), .ZN(
        \i_Digital_core/lft_spd_wire [0]) );
  OAI21D1BWP U5492 ( .A1(n4096), .A2(n2406), .B(n4071), .ZN(
        \i_Digital_core/rght_spd_wire [0]) );
  CKND0BWP U5493 ( .I(n4259), .ZN(n4273) );
  AOI22D0BWP U5494 ( .A1(n3553), .A2(n4066), .B1(n2772), .B2(n4583), .ZN(n3552) );
  AOI22D0BWP U5495 ( .A1(n3078), .A2(n2719), .B1(n3079), .B2(n2709), .ZN(n3077) );
  NR2XD0BWP U5496 ( .A1(n3179), .A2(n2415), .ZN(n3132) );
  CKND0BWP U5497 ( .I(n4439), .ZN(n4433) );
  NR2XD0BWP U5498 ( .A1(n2645), .A2(n2404), .ZN(n2920) );
  NR2XD0BWP U5499 ( .A1(n2646), .A2(n2405), .ZN(n3006) );
  NR2XD0BWP U5500 ( .A1(n2416), .A2(n3133), .ZN(n3134) );
  AOI32D0BWP U5501 ( .A1(n3832), .A2(n2437), .A3(n3628), .B1(
        \i_Digital_core/intadd_0/A[11] ), .B2(n3629), .ZN(n3627) );
  XOR3D0BWP U5502 ( .A1(\i_Digital_core/intadd_0/n1 ), .A2(n3832), .A3(n3505), 
        .Z(\i_Digital_core/i_balance_cntr/rght_torque_wire[15] ) );
  XOR3D0BWP U5503 ( .A1(n4565), .A2(\i_Digital_core/intadd_3/B[1] ), .A3(n2786), .Z(n63) );
  XOR3D0BWP U5504 ( .A1(n4565), .A2(n2785), .A3(n2787), .Z(n62) );
  CKND0BWP U5505 ( .I(\i_Digital_core/intadd_3/B[1] ), .ZN(n2460) );
  AOI22D0BWP U5506 ( .A1(\i_Digital_core/intadd_3/n4 ), .A2(n2791), .B1(n2785), 
        .B2(\i_Digital_core/intadd_3/A[0] ), .ZN(n2788) );
  MAOI222D1BWP U5507 ( .A(n3032), .B(n3033), .C(n3034), .ZN(n3031) );
  NR2XD0BWP U5508 ( .A1(n2678), .A2(n3504), .ZN(n3034) );
  INVD1BWP U5509 ( .I(n3276), .ZN(n4581) );
  AOI31D0BWP U5510 ( .A1(n2419), .A2(n3614), .A3(n4076), .B(n3832), .ZN(n3613)
         );
  CKND0BWP U5511 ( .I(n4358), .ZN(n4371) );
  CKND0BWP U5512 ( .I(n4315), .ZN(n4302) );
  AOI22D0BWP U5513 ( .A1(n3615), .A2(n3832), .B1(n2409), .B2(n3614), .ZN(n3617) );
  OA211D0BWP U5514 ( .A1(n2410), .A2(n3615), .B(n4076), .C(n3614), .Z(n3616)
         );
  CKND0BWP U5515 ( .I(n4292), .ZN(n4281) );
  CKND0BWP U5516 ( .I(n4408), .ZN(n4326) );
  OAI222D1BWP U5517 ( .A1(n4063), .A2(n2486), .B1(n4064), .B2(n2485), .C1(
        n3835), .C2(n3811), .ZN(\i_A2D_intf/n66 ) );
  NR2D3BWP U5518 ( .A1(n2974), .A2(n2735), .ZN(n2968) );
  ND3D2BWP U5519 ( .A1(n2536), .A2(n2525), .A3(n2526), .ZN(n3789) );
  ND3D2BWP U5520 ( .A1(n2947), .A2(n4580), .A3(n2946), .ZN(n2945) );
  NR2XD1BWP U5521 ( .A1(n3815), .A2(n3817), .ZN(n3826) );
  OAI21D2BWP U5522 ( .A1(n2521), .A2(n2707), .B(n2511), .ZN(n3775) );
  AOI21D2BWP U5523 ( .A1(n2607), .A2(n2968), .B(n2971), .ZN(n2972) );
  AOI21D2BWP U5524 ( .A1(n2568), .A2(n3826), .B(n3825), .ZN(n3827) );
  ND3D1BWP U5525 ( .A1(n2602), .A2(n2609), .A3(n2610), .ZN(n3666) );
  ND3D1BWP U5526 ( .A1(n2600), .A2(n2608), .A3(n2610), .ZN(n3524) );
  NR3D1BWP U5527 ( .A1(n2566), .A2(n2691), .A3(n2567), .ZN(n3809) );
  CKBD4BWP U5528 ( .I(n3812), .Z(n4063) );
  CKND2D0BWP U5529 ( .A1(n3819), .A2(n3811), .ZN(n3812) );
  CKND0BWP U5530 ( .I(n3653), .ZN(n2577) );
  CKND0BWP U5531 ( .I(n3511), .ZN(n2574) );
  ND2D1BWP U5532 ( .A1(n2601), .A2(n2606), .ZN(n3662) );
  ND2D1BWP U5533 ( .A1(n2599), .A2(n2605), .ZN(n3520) );
  ND3D1BWP U5534 ( .A1(n2535), .A2(n2524), .A3(n3786), .ZN(n3781) );
  NR2XD1BWP U5535 ( .A1(n2655), .A2(n2662), .ZN(n2882) );
  NR2XD1BWP U5536 ( .A1(n2654), .A2(n2662), .ZN(n2853) );
  NR2XD0BWP U5537 ( .A1(n2890), .A2(n2561), .ZN(n2889) );
  NR2XD0BWP U5538 ( .A1(n2861), .A2(n2560), .ZN(n2860) );
  NR2XD0BWP U5539 ( .A1(n2888), .A2(n2557), .ZN(n2887) );
  NR2XD0BWP U5540 ( .A1(n2859), .A2(n2555), .ZN(n2858) );
  NR2D0BWP U5541 ( .A1(n3817), .A2(n2558), .ZN(n3814) );
  INR3D0BWP U5542 ( .A1(n3815), .B1(n3822), .B2(n3816), .ZN(\i_A2D_intf/n65 )
         );
  MOAI22D0BWP U5543 ( .A1(n2572), .A2(n4089), .B1(
        \i_Digital_core/i_balance_cntr/N155 ), .B2(n4088), .ZN(
        \i_Digital_core/i_balance_cntr/lft_shaped_w[11] ) );
  MOAI22D0BWP U5544 ( .A1(n2571), .A2(n4092), .B1(
        \i_Digital_core/i_balance_cntr/N221 ), .B2(n4091), .ZN(
        \i_Digital_core/i_balance_cntr/rght_shaped_w[11] ) );
  NR2D0BWP U5545 ( .A1(n2465), .A2(n3544), .ZN(
        \i_Digital_core/i_balance_cntr/ptch_P_term_wire[4] ) );
  ND4D0BWP U5546 ( .A1(n2932), .A2(n2933), .A3(n2934), .A4(n2935), .ZN(
        \i_Digital_core/n431 ) );
  MOAI22D0BWP U5547 ( .A1(n4089), .A2(n3663), .B1(
        \i_Digital_core/i_balance_cntr/N147 ), .B2(n4088), .ZN(
        \i_Digital_core/i_balance_cntr/lft_shaped_w[3] ) );
  MOAI22D0BWP U5548 ( .A1(n4092), .A2(n3521), .B1(
        \i_Digital_core/i_balance_cntr/N213 ), .B2(n4091), .ZN(
        \i_Digital_core/i_balance_cntr/rght_shaped_w[3] ) );
  MOAI22D0BWP U5549 ( .A1(n4089), .A2(n2590), .B1(
        \i_Digital_core/i_balance_cntr/N159 ), .B2(n4088), .ZN(
        \i_Digital_core/i_balance_cntr/lft_shaped_w[15] ) );
  MOAI22D0BWP U5550 ( .A1(n4092), .A2(n2589), .B1(
        \i_Digital_core/i_balance_cntr/N225 ), .B2(n4091), .ZN(
        \i_Digital_core/i_balance_cntr/rght_shaped_w[15] ) );
  MOAI22D0BWP U5551 ( .A1(n2595), .A2(n4089), .B1(
        \i_Digital_core/i_balance_cntr/N158 ), .B2(n4088), .ZN(
        \i_Digital_core/i_balance_cntr/lft_shaped_w[14] ) );
  MOAI22D0BWP U5552 ( .A1(n2594), .A2(n4092), .B1(
        \i_Digital_core/i_balance_cntr/N224 ), .B2(n4091), .ZN(
        \i_Digital_core/i_balance_cntr/rght_shaped_w[14] ) );
  MOAI22D0BWP U5553 ( .A1(n2585), .A2(n4089), .B1(
        \i_Digital_core/i_balance_cntr/N157 ), .B2(n4088), .ZN(
        \i_Digital_core/i_balance_cntr/lft_shaped_w[13] ) );
  MOAI22D0BWP U5554 ( .A1(n2584), .A2(n4092), .B1(
        \i_Digital_core/i_balance_cntr/N223 ), .B2(n4091), .ZN(
        \i_Digital_core/i_balance_cntr/rght_shaped_w[13] ) );
  MOAI22D0BWP U5555 ( .A1(n2592), .A2(n4089), .B1(
        \i_Digital_core/i_balance_cntr/N156 ), .B2(n4088), .ZN(
        \i_Digital_core/i_balance_cntr/lft_shaped_w[12] ) );
  MOAI22D0BWP U5556 ( .A1(n2591), .A2(n4092), .B1(
        \i_Digital_core/i_balance_cntr/N222 ), .B2(n4091), .ZN(
        \i_Digital_core/i_balance_cntr/rght_shaped_w[12] ) );
  CKND0BWP U5557 ( .I(n4197), .ZN(n4193) );
  NR2XD0BWP U5558 ( .A1(n2480), .A2(n2975), .ZN(n3489) );
  NR2XD0BWP U5559 ( .A1(n2479), .A2(n3806), .ZN(n3805) );
  IND2D0BWP U5560 ( .A1(n3819), .B1(n3811), .ZN(n3813) );
  NR2XD0BWP U5561 ( .A1(n2543), .A2(n2550), .ZN(n2891) );
  NR2XD0BWP U5562 ( .A1(n2542), .A2(n2549), .ZN(n2862) );
  NR2XD0BWP U5563 ( .A1(n2978), .A2(n4578), .ZN(n2946) );
  NR2XD0BWP U5564 ( .A1(n2579), .A2(n2512), .ZN(n3822) );
  NR2XD0BWP U5565 ( .A1(n3618), .A2(n3611), .ZN(n3030) );
  CKBD4BWP U5566 ( .I(n4090), .Z(n4088) );
  CKBD4BWP U5567 ( .I(n4093), .Z(n4091) );
  XOR3D0BWP U5568 ( .A1(n2780), .A2(n4069), .A3(n2781), .Z(n85) );
  XOR3D0BWP U5569 ( .A1(n4573), .A2(n4068), .A3(n2779), .Z(n86) );
  XOR3D0BWP U5570 ( .A1(n4069), .A2(n4066), .A3(n2772), .Z(n88) );
  CKBD3BWP U5571 ( .I(n1458), .Z(n4072) );
  XOR3D0BWP U5572 ( .A1(n2773), .A2(n4065), .A3(n2775), .Z(n87) );
  MAOI222D1BWP U5573 ( .A(n2466), .B(n2776), .C(n4069), .ZN(n2775) );
  MAOI22D0BWP U5574 ( .A1(n2668), .A2(n2619), .B1(n3600), .B2(n2667), .ZN(
        n3599) );
  NR2D0BWP U5575 ( .A1(\i_Digital_core/intadd_0/A[6] ), .A2(n3584), .ZN(n3641)
         );
  AOI21D0BWP U5576 ( .A1(n2800), .A2(n3937), .B(n2802), .ZN(n2799) );
  CKND2D0BWP U5577 ( .A1(n3032), .A2(n3506), .ZN(n3648) );
  INVD1BWP U5578 ( .I(\i_Digital_core/i_steer_en/ld_add[7] ), .ZN(n2664) );
  NR2D0BWP U5579 ( .A1(\i_Digital_core/intadd_0/A[4] ), .A2(n3590), .ZN(n3643)
         );
  NR2D0BWP U5580 ( .A1(\i_Digital_core/intadd_0/A[5] ), .A2(n3587), .ZN(n3642)
         );
  CKND0BWP U5581 ( .I(n4463), .ZN(n4465) );
  CKND0BWP U5582 ( .I(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int[6] ), .ZN(
        n4216) );
  CKND0BWP U5583 ( .I(n4335), .ZN(n4317) );
  CKND0BWP U5584 ( .I(n3037), .ZN(n2711) );
  CKND0BWP U5585 ( .I(n3045), .ZN(n2713) );
  CKND0BWP U5586 ( .I(n3041), .ZN(n2712) );
  INR2D0BWP U5587 ( .A1(n3075), .B1(lft_ld_w[2]), .ZN(n3087) );
  ND3D0BWP U5588 ( .A1(n4078), .A2(n3162), .A3(
        \i_Digital_core/ld_cell_diff_w [9]), .ZN(n3161) );
  NR3D0BWP U5589 ( .A1(\i_Auth_blk/rx_data [3]), .A2(\i_Auth_blk/rx_data [7]), 
        .A3(\i_Auth_blk/rx_data [4]), .ZN(n3801) );
  AOI221D4BWP U5590 ( .A1(n3141), .A2(\i_Digital_core/i_steer_en/n5 ), .B1(
        n2676), .B2(n2415), .C(n3142), .ZN(n3139) );
  AOI221D4BWP U5591 ( .A1(n3127), .A2(\i_Digital_core/ld_cell_diff_w [6]), 
        .B1(n2415), .B2(n2681), .C(n3128), .ZN(n3125) );
  OAI32D2BWP U5592 ( .A1(n2671), .A2(\i_Digital_core/i_steer_en/ld_add[2] ), 
        .A3(n3143), .B1(\i_Digital_core/i_steer_en/ld_add[3] ), .B2(n3144), 
        .ZN(n3138) );
  AN2XD1BWP U5593 ( .A1(n3144), .A2(\i_Digital_core/i_steer_en/ld_add[3] ), 
        .Z(n3143) );
  MAOI222D1BWP U5594 ( .A(n2417), .B(n3169), .C(n3170), .ZN(n3168) );
  XOR3D0BWP U5595 ( .A1(\i_Digital_core/i_steer_en/ld_add[7] ), .A2(
        \i_Digital_core/i_steer_en/ld_add[11] ), .A3(n3171), .Z(n3170) );
  CKND0BWP U5596 ( .I(n4301), .ZN(n4287) );
  NR2XD0BWP U5597 ( .A1(n3125), .A2(n3124), .ZN(n3126) );
  AN2XD1BWP U5598 ( .A1(n3130), .A2(n3129), .Z(n3131) );
  MAOI22D1BWP U5599 ( .A1(n3133), .A2(n2416), .B1(
        \i_Digital_core/i_steer_en/ld_add[6] ), .B2(n3134), .ZN(n3129) );
  MAOI222D1BWP U5600 ( .A(\i_Digital_core/i_balance_cntr/ptch_P_term[8] ), .B(
        \i_Digital_core/i_balance_cntr/ptch_D_term[8] ), .C(
        \i_Digital_core/i_balance_cntr/integrator_reg[10] ), .ZN(n3022) );
  CKND0BWP U5601 ( .I(n4376), .ZN(n4354) );
  NR2XD0BWP U5602 ( .A1(n3139), .A2(n3138), .ZN(n3140) );
  OAI21D2BWP U5603 ( .A1(n2462), .A2(n2792), .B(n2461), .ZN(n2785) );
  OAI21D2BWP U5604 ( .A1(\i_Digital_core/i_steer_en/ld_add[8] ), .A2(n2686), 
        .B(n3148), .ZN(n3197) );
  XOR3D0BWP U5605 ( .A1(\i_Digital_core/i_balance_cntr/prev_ptch_err[1] ), 
        .A2(n4067), .A3(n3558), .Z(n3559) );
  AOI221D1BWP U5606 ( .A1(n3623), .A2(n2410), .B1(
        \i_Digital_core/ld_cell_diff_reg [11]), .B2(n2437), .C(n3625), .ZN(
        n3620) );
  AOI32D0BWP U5607 ( .A1(n3832), .A2(n2407), .A3(
        \i_Digital_core/intadd_0/A[11] ), .B1(n2409), .B2(n3619), .ZN(n3621)
         );
  OAI22D1BWP U5608 ( .A1(\i_Auth_blk/STATE [0]), .A2(n3764), .B1(n3765), .B2(
        n3766), .ZN(n1460) );
  OAI21D2BWP U5609 ( .A1(n2462), .A2(n3556), .B(n2461), .ZN(
        \i_Digital_core/intadd_3/A[1] ) );
  ND2D1BWP U5610 ( .A1(rght_ld_w[0]), .A2(n2714), .ZN(n3051) );
  OAI211D1BWP U5611 ( .A1(\i_Digital_core/ld_cell_diff_w [8]), .A2(n4078), .B(
        n3201), .C(n3162), .ZN(n3165) );
  XOR3D0BWP U5612 ( .A1(\i_Digital_core/i_balance_cntr/integrator_reg[3] ), 
        .A2(n2464), .A3(n4059), .Z(n3707) );
  MOAI22D0BWP U5613 ( .A1(n2390), .A2(n3711), .B1(n4007), .B2(
        \i_Digital_core/i_balance_cntr/integrator_reg[1] ), .ZN(
        \i_Digital_core/i_balance_cntr/integrator_reg_input[1] ) );
  IAO21D1BWP U5614 ( .A1(n4536), .A2(\i_Digital_core/ptch_w [4]), .B(n4245), 
        .ZN(n4535) );
  OAI211D1BWP U5615 ( .A1(n2406), .A2(n2918), .B(n2919), .C(n4071), .ZN(
        \i_Digital_core/rght_spd_wire [1]) );
  OAI211D1BWP U5616 ( .A1(n2893), .A2(n2894), .B(n2895), .C(n4071), .ZN(
        \i_Digital_core/rght_spd_wire [9]) );
  OAI211D1BWP U5617 ( .A1(n2979), .A2(n3004), .B(n3005), .C(n4070), .ZN(
        \i_Digital_core/lft_spd_wire [1]) );
  OAI211D1BWP U5618 ( .A1(n2979), .A2(n2980), .B(n2981), .C(n4070), .ZN(
        \i_Digital_core/lft_spd_wire [9]) );
  INR3D0BWP U5619 ( .A1(\i_piezo_drv/counter [26]), .B1(n2596), .B2(n2562), 
        .ZN(n2754) );
  OAI211D1BWP U5620 ( .A1(n2979), .A2(n2987), .B(n2988), .C(n4070), .ZN(
        \i_Digital_core/lft_spd_wire [7]) );
  OAI211D1BWP U5621 ( .A1(n2893), .A2(n2901), .B(n2902), .C(n4071), .ZN(
        \i_Digital_core/rght_spd_wire [7]) );
  OAI22D0BWP U5622 ( .A1(n2740), .A2(n3988), .B1(n3699), .B2(n2390), .ZN(
        \i_Digital_core/i_balance_cntr/integrator_reg_input[6] ) );
  XOR3D0BWP U5623 ( .A1(\i_Digital_core/i_balance_cntr/integrator_reg[6] ), 
        .A2(n2773), .A3(n3696), .Z(n3699) );
  OAI22D0BWP U5624 ( .A1(n2739), .A2(n4058), .B1(n3697), .B2(n2390), .ZN(
        \i_Digital_core/i_balance_cntr/integrator_reg_input[7] ) );
  OAI22D0BWP U5625 ( .A1(n2684), .A2(n4058), .B1(n3692), .B2(n2390), .ZN(
        \i_Digital_core/i_balance_cntr/integrator_reg_input[8] ) );
  XOR3D0BWP U5626 ( .A1(\i_Digital_core/i_balance_cntr/integrator_reg[8] ), 
        .A2(n2780), .A3(n3693), .Z(n3692) );
  MAOI222D1BWP U5627 ( .A(n2739), .B(n3694), .C(n4573), .ZN(n3693) );
  AOI22D0BWP U5628 ( .A1(\i_Digital_core/i_balance_cntr/integrator_reg[6] ), 
        .A2(n3695), .B1(n3696), .B2(n2473), .ZN(n3694) );
  OAI211D1BWP U5629 ( .A1(n2979), .A2(n2984), .B(n4070), .C(n2985), .ZN(
        \i_Digital_core/lft_spd_wire [8]) );
  OAI211D1BWP U5630 ( .A1(n2893), .A2(n2898), .B(n4071), .C(n2899), .ZN(
        \i_Digital_core/rght_spd_wire [8]) );
  OAI211D1BWP U5631 ( .A1(n2979), .A2(n2993), .B(n2994), .C(n4070), .ZN(
        \i_Digital_core/lft_spd_wire [5]) );
  OAI211D1BWP U5632 ( .A1(n2893), .A2(n2907), .B(n2908), .C(n4071), .ZN(
        \i_Digital_core/rght_spd_wire [5]) );
  OAI211D1BWP U5633 ( .A1(n2979), .A2(n2990), .B(n4070), .C(n2991), .ZN(
        \i_Digital_core/lft_spd_wire [6]) );
  OAI211D1BWP U5634 ( .A1(n2893), .A2(n2904), .B(n4071), .C(n2905), .ZN(
        \i_Digital_core/rght_spd_wire [6]) );
  OAI211D1BWP U5635 ( .A1(n2979), .A2(n3001), .B(n4070), .C(n3002), .ZN(
        \i_Digital_core/lft_spd_wire [2]) );
  OAI211D1BWP U5636 ( .A1(n2979), .A2(n2998), .B(n2999), .C(n4070), .ZN(
        \i_Digital_core/lft_spd_wire [3]) );
  OAI211D1BWP U5637 ( .A1(n2893), .A2(n2915), .B(n4071), .C(n2916), .ZN(
        \i_Digital_core/rght_spd_wire [2]) );
  OAI211D1BWP U5638 ( .A1(n2893), .A2(n2912), .B(n2913), .C(n4071), .ZN(
        \i_Digital_core/rght_spd_wire [3]) );
  CKND0BWP U5639 ( .I(\i_Digital_core/ptch_w [1]), .ZN(n4312) );
  ND2D1BWP U5640 ( .A1(\i_Digital_core/ld_cell_diff_reg [3]), .A2(n2678), .ZN(
        n3506) );
  OAI22D1BWP U5641 ( .A1(n3719), .A2(n4568), .B1(n3720), .B2(
        \i_Digital_core/i_balance_cntr/integrator_reg[14] ), .ZN(
        \i_Digital_core/i_balance_cntr/integrator_reg_input[14] ) );
  OAI22D1BWP U5642 ( .A1(n3728), .A2(n4571), .B1(n3729), .B2(
        \i_Digital_core/i_balance_cntr/integrator_reg[11] ), .ZN(
        \i_Digital_core/i_balance_cntr/integrator_reg_input[11] ) );
  OAI22D1BWP U5643 ( .A1(n3725), .A2(n4570), .B1(n3726), .B2(
        \i_Digital_core/i_balance_cntr/integrator_reg[12] ), .ZN(
        \i_Digital_core/i_balance_cntr/integrator_reg_input[12] ) );
  OAI22D1BWP U5644 ( .A1(n3713), .A2(n2445), .B1(n3714), .B2(
        \i_Digital_core/i_balance_cntr/integrator_reg[16] ), .ZN(
        \i_Digital_core/i_balance_cntr/integrator_reg_input[16] ) );
  CKND0BWP U5645 ( .I(n4407), .ZN(n4409) );
  MAOI222D1BWP U5646 ( .A(\i_Digital_core/i_balance_cntr/ptch_P_term[3] ), .B(
        \i_Digital_core/i_balance_cntr/ptch_D_term[3] ), .C(
        \i_Digital_core/i_balance_cntr/integrator_reg[5] ), .ZN(n3027) );
  MAOI222D1BWP U5647 ( .A(\i_Digital_core/i_balance_cntr/ptch_P_term[4] ), .B(
        \i_Digital_core/i_balance_cntr/ptch_D_term[4] ), .C(
        \i_Digital_core/i_balance_cntr/integrator_reg[6] ), .ZN(n3026) );
  MAOI222D1BWP U5648 ( .A(\i_Digital_core/i_balance_cntr/ptch_P_term[5] ), .B(
        \i_Digital_core/i_balance_cntr/ptch_D_term[5] ), .C(
        \i_Digital_core/i_balance_cntr/integrator_reg[7] ), .ZN(n3025) );
  MAOI222D1BWP U5649 ( .A(\i_Digital_core/i_balance_cntr/ptch_P_term[6] ), .B(
        \i_Digital_core/i_balance_cntr/ptch_D_term[6] ), .C(
        \i_Digital_core/i_balance_cntr/integrator_reg[8] ), .ZN(n3024) );
  AOI22D1BWP U5650 ( .A1(n3572), .A2(n2620), .B1(n2803), .B2(n2464), .ZN(n3571) );
  ND2D1BWP U5651 ( .A1(n3149), .A2(n3150), .ZN(n2808) );
  ND4D1BWP U5652 ( .A1(n3151), .A2(n4078), .A3(n3152), .A4(n2658), .ZN(n3150)
         );
  OAI21D1BWP U5653 ( .A1(\i_Digital_core/i_steer_en/ld_add[10] ), .A2(n3157), 
        .B(\i_Digital_core/i_steer_en/ld_add[11] ), .ZN(n3152) );
  OAI21D0BWP U5654 ( .A1(\i_Digital_core/i_steer_en/ld_add[8] ), .A2(n3164), 
        .B(\i_Digital_core/i_steer_en/ld_add[9] ), .ZN(n3163) );
  ND2D1BWP U5655 ( .A1(\i_Digital_core/i_inert_intr/timer[9] ), .A2(n3495), 
        .ZN(n2978) );
  NR2D0BWP U5656 ( .A1(n3109), .A2(n3940), .ZN(
        \i_Digital_core/i_steer_en/N103 ) );
  NR2XD0BWP U5657 ( .A1(n3193), .A2(\i_Digital_core/i_steer_en/ld_add[7] ), 
        .ZN(n3198) );
  XOR3D0BWP U5658 ( .A1(\i_Digital_core/i_balance_cntr/prev_ptch_err[7] ), 
        .A2(n3564), .A3(n4573), .Z(n3562) );
  NR2XD1BWP U5659 ( .A1(\i_Digital_core/i_balance_cntr/lft_shaped[1] ), .A2(
        \i_Digital_core/i_balance_cntr/N243 ), .ZN(n3003) );
  NR2XD1BWP U5660 ( .A1(\i_Digital_core/i_balance_cntr/rght_shaped[1] ), .A2(
        \i_Digital_core/i_balance_cntr/N243 ), .ZN(n2917) );
  MAOI222D1BWP U5661 ( .A(\i_Digital_core/i_balance_cntr/ptch_P_term[12] ), 
        .B(\i_Digital_core/i_balance_cntr/integrator_reg[14] ), .C(
        \i_Digital_core/i_balance_cntr/ptch_D_term[11] ), .ZN(n3028) );
  MAOI222D1BWP U5662 ( .A(\i_Digital_core/i_balance_cntr/ptch_P_term[7] ), .B(
        \i_Digital_core/i_balance_cntr/ptch_D_term[7] ), .C(
        \i_Digital_core/i_balance_cntr/integrator_reg[9] ), .ZN(n3023) );
  NR3D0BWP U5663 ( .A1(\i_Digital_core/i_steer_en/cnt[17] ), .A2(
        \i_Digital_core/i_steer_en/cnt[19] ), .A3(
        \i_Digital_core/i_steer_en/cnt[18] ), .ZN(n2929) );
  NR2XD0BWP U5664 ( .A1(n2714), .A2(n2724), .ZN(n3076) );
  NR3D0BWP U5665 ( .A1(\i_Auth_blk/rx_data [2]), .A2(\i_Auth_blk/rx_data [7]), 
        .A3(\i_Auth_blk/rx_data [3]), .ZN(n3803) );
  MAOI222D1BWP U5666 ( .A(\i_Digital_core/i_balance_cntr/integrator_reg[4] ), 
        .B(n3018), .C(n3019), .ZN(n3017) );
  MAOI222D1BWP U5667 ( .A(\i_Digital_core/i_balance_cntr/ptch_P_term[10] ), 
        .B(\i_Digital_core/i_balance_cntr/ptch_D_term[10] ), .C(
        \i_Digital_core/i_balance_cntr/integrator_reg[12] ), .ZN(n3020) );
  MAOI222D1BWP U5668 ( .A(\i_Digital_core/i_balance_cntr/ptch_P_term[9] ), .B(
        \i_Digital_core/i_balance_cntr/ptch_D_term[9] ), .C(
        \i_Digital_core/i_balance_cntr/integrator_reg[11] ), .ZN(n3021) );
  MAOI222D1BWP U5669 ( .A(\i_Digital_core/i_balance_cntr/ptch_P_term[11] ), 
        .B(\i_Digital_core/i_balance_cntr/integrator_reg[13] ), .C(
        \i_Digital_core/i_balance_cntr/ptch_D_term[11] ), .ZN(n3029) );
  MUX2D0BWP U5670 ( .I0(n4003), .I1(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[21] ), 
        .S(n4083), .Z(n4047) );
  MUX2D0BWP U5671 ( .I0(n4015), .I1(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[22] ), 
        .S(n4083), .Z(n4048) );
  XOR3D0BWP U5672 ( .A1(n4015), .A2(n4074), .A3(n4491), .Z(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[22] )
         );
  CKND0BWP U5673 ( .I(n4492), .ZN(n4490) );
  MUX2D0BWP U5674 ( .I0(n1690), .I1(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[23] ), 
        .S(n4083), .Z(n4049) );
  MUX2D0BWP U5675 ( .I0(n4000), .I1(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[24] ), 
        .S(n4084), .Z(n4050) );
  OAI211D1BWP U5676 ( .A1(n3008), .A2(n3009), .B(n3010), .C(n4095), .ZN(n2982)
         );
  OAI211D1BWP U5677 ( .A1(n2922), .A2(n2923), .B(n2924), .C(n4095), .ZN(n2896)
         );
  AOI22D0BWP U5678 ( .A1(rght_ld_w[10]), .A2(n3055), .B1(n3056), .B2(n2709), 
        .ZN(n3053) );
  CKND0BWP U5679 ( .I(\i_Digital_core/ptch_w [2]), .ZN(n4470) );
  CKND0BWP U5680 ( .I(\i_Digital_core/ptch_w [0]), .ZN(n4325) );
  INR4D1BWP U5681 ( .A1(\i_Digital_core/i_inert_intr/inst_SPI/SCLK_ff1 ), .B1(
        INERT_SCLK), .B2(\i_Digital_core/i_inert_intr/inst_SPI/state[1] ), 
        .B3(n2963), .ZN(n2962) );
  NR4D1BWP U5682 ( .A1(\i_Digital_core/i_inert_intr/inst_SPI/bit_cnt_reg[3] ), 
        .A2(\i_Digital_core/i_inert_intr/inst_SPI/bit_cnt_reg[2] ), .A3(
        \i_Digital_core/i_inert_intr/inst_SPI/bit_cnt_reg[1] ), .A4(
        \i_Digital_core/i_inert_intr/inst_SPI/bit_cnt_reg[0] ), .ZN(n2963) );
  OAI33D4BWP U5683 ( .A1(n2734), .A2(n2735), .A3(n2975), .B1(n2959), .B2(
        \i_Digital_core/i_inert_intr/inst_SPI/state[1] ), .B3(
        \i_Digital_core/i_inert_intr/inst_SPI/state[0] ), .ZN(
        \i_Digital_core/n379 ) );
  INR2D0BWP U5684 ( .A1(n3658), .B1(
        \i_Digital_core/i_balance_cntr/lft_torque[2] ), .ZN(n3673) );
  INR2D0BWP U5685 ( .A1(n3516), .B1(
        \i_Digital_core/i_balance_cntr/rght_torque[2] ), .ZN(n3531) );
  OAI222D1BWP U5686 ( .A1(n4063), .A2(n2499), .B1(n4064), .B2(n2504), .C1(n140), .C2(n3811), .ZN(\i_A2D_intf/n67 ) );
  OAI22D1BWP U5687 ( .A1(n2874), .A2(n2557), .B1(lft_spd_w[5]), .B2(n2875), 
        .ZN(n2872) );
  OAI22D1BWP U5688 ( .A1(n2845), .A2(n2555), .B1(rght_spd_w[5]), .B2(n2846), 
        .ZN(n2843) );
  OAI31D1BWP U5689 ( .A1(n2538), .A2(\i_mtr_drv/lft_inst/count[1] ), .A3(
        \i_mtr_drv/lft_inst/count[0] ), .B(n2884), .ZN(n2883) );
  OAI31D1BWP U5690 ( .A1(n2537), .A2(\i_mtr_drv/rght_inst/count[1] ), .A3(
        \i_mtr_drv/lft_inst/count[0] ), .B(n2855), .ZN(n2854) );
  OAI22D1BWP U5691 ( .A1(n2878), .A2(n2561), .B1(lft_spd_w[3]), .B2(n2879), 
        .ZN(n2876) );
  OAI22D1BWP U5692 ( .A1(n2849), .A2(n2560), .B1(rght_spd_w[3]), .B2(n2850), 
        .ZN(n2847) );
  OAI32D1BWP U5693 ( .A1(n2707), .A2(\i_Auth_blk/rx/bit_cnt[1] ), .A3(n3776), 
        .B1(n2593), .B2(n3775), .ZN(\i_Auth_blk/rx/N49 ) );
  OAI31D1BWP U5694 ( .A1(n2566), .A2(n4589), .A3(\i_A2D_intf/state [2]), .B(
        n3811), .ZN(\i_A2D_intf/n83 ) );
  NR4D1BWP U5695 ( .A1(n2519), .A2(n2593), .A3(\i_Auth_blk/rx/bit_cnt[0] ), 
        .A4(\i_Auth_blk/rx/bit_cnt[2] ), .ZN(n3769) );
  OAI22D1BWP U5696 ( .A1(n2870), .A2(n2556), .B1(lft_spd_w[7]), .B2(n2871), 
        .ZN(n2868) );
  OAI22D1BWP U5697 ( .A1(n2841), .A2(n2554), .B1(rght_spd_w[7]), .B2(n2842), 
        .ZN(n2839) );
  ND3D2BWP U5698 ( .A1(n2936), .A2(\i_Digital_core/i_inert_intr/done ), .A3(
        \i_Digital_core/i_inert_intr/ps[1] ), .ZN(n2943) );
  AOI21D1BWP U5699 ( .A1(n2604), .A2(n3811), .B(\i_A2D_intf/spi_mstr/state[0] ), .ZN(n3816) );
  CKND1BWP U5700 ( .I(\i_Digital_core/i_balance_cntr/lft_torque[15] ), .ZN(
        n2367) );
  CKND1BWP U5701 ( .I(\i_Digital_core/i_balance_cntr/rght_torque[15] ), .ZN(
        n2366) );
  OAI32D1BWP U5702 ( .A1(n3779), .A2(\i_Auth_blk/rx/baud_cnt[6] ), .A3(n3789), 
        .B1(n3788), .B2(n2564), .ZN(\i_Auth_blk/rx/N30 ) );
  NR2XD3BWP U5703 ( .A1(n2943), .A2(\i_Digital_core/i_inert_intr/ps[0] ), .ZN(
        n1592) );
  OAI32D1BWP U5704 ( .A1(n3828), .A2(n2598), .A3(n2515), .B1(n3829), .B2(n2569), .ZN(\i_A2D_intf/n62 ) );
  MOAI22D0BWP U5705 ( .A1(n4089), .A2(n3668), .B1(
        \i_Digital_core/i_balance_cntr/N154 ), .B2(n4088), .ZN(
        \i_Digital_core/i_balance_cntr/lft_shaped_w[10] ) );
  MAOI222D1BWP U5706 ( .A(n2583), .B(n3670), .C(
        \i_Digital_core/i_balance_cntr/lft_torque[5] ), .ZN(n3669) );
  AOI22D0BWP U5707 ( .A1(\i_Digital_core/i_balance_cntr/lft_torque[8] ), .A2(
        n3671), .B1(n3653), .B2(n2737), .ZN(n3670) );
  MOAI22D0BWP U5708 ( .A1(n4092), .A2(n3526), .B1(
        \i_Digital_core/i_balance_cntr/N220 ), .B2(n4091), .ZN(
        \i_Digital_core/i_balance_cntr/rght_shaped_w[10] ) );
  MAOI222D1BWP U5709 ( .A(n2582), .B(n3528), .C(
        \i_Digital_core/i_balance_cntr/rght_torque[5] ), .ZN(n3527) );
  AOI22D0BWP U5710 ( .A1(\i_Digital_core/i_balance_cntr/rght_torque[8] ), .A2(
        n3529), .B1(n3511), .B2(n2736), .ZN(n3528) );
  OAI211D1BWP U5711 ( .A1(n2580), .A2(n4578), .B(n2936), .C(
        \i_Digital_core/i_inert_intr/ps[1] ), .ZN(n2933) );
  OAI32D1BWP U5712 ( .A1(n2514), .A2(
        \i_Digital_core/i_inert_intr/inst_SPI/bit_cnt_reg[1] ), .A3(n2607), 
        .B1(n2972), .B2(n2603), .ZN(\i_Digital_core/n406 ) );
  OAI32D1BWP U5713 ( .A1(n2545), .A2(n3884), .A3(n3771), .B1(n3772), .B2(n2519), .ZN(\i_Auth_blk/rx/N51 ) );
  OAI32D1BWP U5714 ( .A1(n2515), .A2(\i_A2D_intf/spi_mstr/bit_cnt_reg[1] ), 
        .A3(n2568), .B1(n3827), .B2(n2598), .ZN(\i_A2D_intf/n61 ) );
  OAI32D1BWP U5715 ( .A1(n3578), .A2(n2411), .A3(n2674), .B1(n3579), .B2(n2441), .ZN(\i_Digital_core/i_balance_cntr/lft_torque_wire[8] ) );
  OA211D0BWP U5716 ( .A1(n3580), .A2(\i_Digital_core/ld_cell_diff_reg [11]), 
        .B(n4076), .C(n3581), .Z(n3579) );
  NR2XD1BWP U5717 ( .A1(\i_Digital_core/i_inert_intr/ps[2] ), .A2(
        \i_Digital_core/i_inert_intr/ps[3] ), .ZN(n2947) );
  OAI21D2BWP U5718 ( .A1(n2735), .A2(n2975), .B(
        \i_Digital_core/i_inert_intr/inst_SPI/state[1] ), .ZN(n2965) );
  OAI32D1BWP U5719 ( .A1(n3664), .A2(n2601), .A3(n4088), .B1(
        \i_Digital_core/i_balance_cntr/lft_torque[2] ), .B2(n3665), .ZN(
        \i_Digital_core/i_balance_cntr/lft_shaped_w[2] ) );
  OAI32D1BWP U5720 ( .A1(n3522), .A2(n2599), .A3(n4091), .B1(
        \i_Digital_core/i_balance_cntr/rght_torque[2] ), .B2(n3523), .ZN(
        \i_Digital_core/i_balance_cntr/rght_shaped_w[2] ) );
  NR2XD3BWP U5721 ( .A1(n3778), .A2(\i_Auth_blk/rx/baud_cnt[11] ), .ZN(n3833)
         );
  ND3D1BWP U5722 ( .A1(n2947), .A2(\i_Digital_core/i_inert_intr/ps[1] ), .A3(
        n2513), .ZN(n2938) );
  NR2XD1BWP U5723 ( .A1(\i_Auth_blk/rx/RX_stable ), .A2(\i_Auth_blk/rx/state ), 
        .ZN(n3774) );
  AOI21D2BWP U5724 ( .A1(n2610), .A2(n3662), .B(
        \i_Digital_core/i_balance_cntr/lft_torque[4] ), .ZN(n3660) );
  AOI21D2BWP U5725 ( .A1(n2610), .A2(n3520), .B(
        \i_Digital_core/i_balance_cntr/rght_torque[4] ), .ZN(n3518) );
  AOI211XD0BWP U5726 ( .A1(n3763), .A2(n3737), .B(n3767), .C(n3768), .ZN(
        \i_Auth_blk/rx/N61 ) );
  AOI21D0BWP U5727 ( .A1(n3769), .A2(\i_Auth_blk/rx/state ), .B(
        \i_Auth_blk/rdy ), .ZN(n3768) );
  IND2D1BWP U5728 ( .A1(n3769), .B1(\i_Auth_blk/rx/state ), .ZN(n3782) );
  MOAI22D0BWP U5729 ( .A1(n2968), .A2(n2483), .B1(INERT_MISO), .B2(n2968), 
        .ZN(\i_Digital_core/n405 ) );
  ND2D1BWP U5730 ( .A1(n2885), .A2(\i_mtr_drv/lft_inst/count[7] ), .ZN(n2886)
         );
  ND2D1BWP U5731 ( .A1(n2856), .A2(\i_mtr_drv/rght_inst/count[7] ), .ZN(n2857)
         );
  MOAI22D0BWP U5732 ( .A1(n3826), .A2(n2482), .B1(A2D_MISO), .B2(n3826), .ZN(
        \i_A2D_intf/n60 ) );
  AOI21D1BWP U5733 ( .A1(n2422), .A2(
        \i_Digital_core/i_balance_cntr/integrator_reg[15] ), .B(n3611), .ZN(
        n3610) );
  AOI211XD0BWP U5734 ( .A1(n2567), .A2(n3808), .B(\i_A2D_intf/state [2]), .C(
        n3809), .ZN(\i_A2D_intf/nxt_state[1] ) );
  CKND2D0BWP U5735 ( .A1(\i_A2D_intf/state [0]), .A2(n4589), .ZN(n3808) );
  MOAI22D0BWP U5736 ( .A1(\i_Auth_blk/rx/baud_cnt[0] ), .A2(n3779), .B1(n2509), 
        .B2(\i_Auth_blk/rx/baud_cnt[0] ), .ZN(\i_Auth_blk/rx/N24 ) );
  MOAI22D0BWP U5737 ( .A1(n2500), .A2(n4062), .B1(
        \i_Digital_core/i_inert_intr/ptchl[5] ), .B2(n4062), .ZN(
        \i_Digital_core/n389 ) );
  MOAI22D0BWP U5738 ( .A1(n2501), .A2(n4062), .B1(
        \i_Digital_core/i_inert_intr/ptchl[4] ), .B2(n4062), .ZN(
        \i_Digital_core/n392 ) );
  MOAI22D0BWP U5739 ( .A1(n2507), .A2(n4062), .B1(
        \i_Digital_core/i_inert_intr/ptchl[3] ), .B2(n4062), .ZN(
        \i_Digital_core/n395 ) );
  MOAI22D0BWP U5740 ( .A1(n2508), .A2(n4062), .B1(
        \i_Digital_core/i_inert_intr/ptchl[6] ), .B2(n4062), .ZN(
        \i_Digital_core/n386 ) );
  MOAI22D0BWP U5741 ( .A1(n3654), .A2(n4089), .B1(
        \i_Digital_core/i_balance_cntr/N152 ), .B2(n4088), .ZN(
        \i_Digital_core/i_balance_cntr/lft_shaped_w[8] ) );
  XOR3D0BWP U5742 ( .A1(\i_Digital_core/i_balance_cntr/lft_torque[8] ), .A2(
        n3653), .A3(n2737), .Z(n3654) );
  MOAI22D0BWP U5743 ( .A1(n3512), .A2(n4092), .B1(
        \i_Digital_core/i_balance_cntr/N218 ), .B2(n4091), .ZN(
        \i_Digital_core/i_balance_cntr/rght_shaped_w[8] ) );
  XOR3D0BWP U5744 ( .A1(\i_Digital_core/i_balance_cntr/rght_torque[8] ), .A2(
        n3511), .A3(n2736), .Z(n3512) );
  MOAI22D0BWP U5745 ( .A1(n3657), .A2(n4089), .B1(
        \i_Digital_core/i_balance_cntr/N150 ), .B2(n4088), .ZN(
        \i_Digital_core/i_balance_cntr/lft_shaped_w[6] ) );
  XOR3D0BWP U5746 ( .A1(\i_Digital_core/i_balance_cntr/lft_torque[6] ), .A2(
        n3658), .A3(n2609), .Z(n3657) );
  MOAI22D0BWP U5747 ( .A1(n3515), .A2(n4092), .B1(
        \i_Digital_core/i_balance_cntr/N216 ), .B2(n4091), .ZN(
        \i_Digital_core/i_balance_cntr/rght_shaped_w[6] ) );
  XOR3D0BWP U5748 ( .A1(\i_Digital_core/i_balance_cntr/rght_torque[6] ), .A2(
        n3516), .A3(n2608), .Z(n3515) );
  MOAI22D0BWP U5749 ( .A1(n2544), .A2(n3830), .B1(\i_A2D_intf/rd_data [11]), 
        .B2(n3830), .ZN(\i_A2D_intf/N56 ) );
  MOAI22D0BWP U5750 ( .A1(\i_Auth_blk/rx/bit_cnt[2] ), .A2(n3771), .B1(n3773), 
        .B2(\i_Auth_blk/rx/bit_cnt[2] ), .ZN(\i_Auth_blk/rx/N50 ) );
  MOAI22D0BWP U5751 ( .A1(n2503), .A2(n4062), .B1(
        \i_Digital_core/i_inert_intr/ptchl[2] ), .B2(n4062), .ZN(
        \i_Digital_core/n398 ) );
  MOAI22D0BWP U5752 ( .A1(n2506), .A2(n4062), .B1(
        \i_Digital_core/i_inert_intr/ptchl[7] ), .B2(n4062), .ZN(
        \i_Digital_core/n383 ) );
  MOAI22D0BWP U5753 ( .A1(n4089), .A2(n3659), .B1(
        \i_Digital_core/i_balance_cntr/N149 ), .B2(n4088), .ZN(
        \i_Digital_core/i_balance_cntr/lft_shaped_w[5] ) );
  MOAI22D0BWP U5754 ( .A1(n4092), .A2(n3517), .B1(
        \i_Digital_core/i_balance_cntr/N215 ), .B2(n4091), .ZN(
        \i_Digital_core/i_balance_cntr/rght_shaped_w[5] ) );
  MOAI22D0BWP U5755 ( .A1(n4089), .A2(n3650), .B1(
        \i_Digital_core/i_balance_cntr/N153 ), .B2(n4088), .ZN(
        \i_Digital_core/i_balance_cntr/lft_shaped_w[9] ) );
  NR2D0BWP U5756 ( .A1(n3653), .A2(n2737), .ZN(n3652) );
  MOAI22D0BWP U5757 ( .A1(n4092), .A2(n3508), .B1(
        \i_Digital_core/i_balance_cntr/N219 ), .B2(n4091), .ZN(
        \i_Digital_core/i_balance_cntr/rght_shaped_w[9] ) );
  NR2D0BWP U5758 ( .A1(n3511), .A2(n2736), .ZN(n3510) );
  MOAI22D0BWP U5759 ( .A1(n4089), .A2(n3661), .B1(
        \i_Digital_core/i_balance_cntr/N148 ), .B2(n4088), .ZN(
        \i_Digital_core/i_balance_cntr/lft_shaped_w[4] ) );
  MOAI22D0BWP U5760 ( .A1(n4092), .A2(n3519), .B1(
        \i_Digital_core/i_balance_cntr/N214 ), .B2(n4091), .ZN(
        \i_Digital_core/i_balance_cntr/rght_shaped_w[4] ) );
  OAI21D0BWP U5761 ( .A1(n3778), .A2(n3779), .B(n3780), .ZN(
        \i_Auth_blk/rx/N34 ) );
  ND2D1BWP U5762 ( .A1(\i_Digital_core/i_inert_intr/ps[0] ), .A2(n2581), .ZN(
        n2757) );
  OAI21D0BWP U5763 ( .A1(n3777), .A2(n2523), .B(n3776), .ZN(
        \i_Auth_blk/rx/N35 ) );
  AOI21D0BWP U5764 ( .A1(n2518), .A2(n3778), .B(n2509), .ZN(n3777) );
  IND4D0BWP U5765 ( .A1(n1592), .B1(n2934), .B2(n2938), .B3(n2939), .ZN(
        \i_Digital_core/n429 ) );
  OAI32D1BWP U5766 ( .A1(\i_Digital_core/i_inert_intr/int_ff2 ), .A2(
        \i_Digital_core/i_inert_intr/ps[1] ), .A3(n4579), .B1(n2513), .B2(
        \i_Digital_core/i_inert_intr/ps[2] ), .ZN(n2942) );
  CKND0BWP U5767 ( .I(\i_Digital_core/i_inert_intr/inst_SPI/state[1] ), .ZN(
        n2734) );
  ND4D1BWP U5768 ( .A1(n2936), .A2(\i_Digital_core/i_inert_intr/done ), .A3(
        n4580), .A4(n4578), .ZN(n2756) );
  OAI22D1BWP U5769 ( .A1(n2866), .A2(n2550), .B1(lft_spd_w[9]), .B2(n2867), 
        .ZN(n2864) );
  OAI22D1BWP U5770 ( .A1(n2837), .A2(n2549), .B1(rght_spd_w[9]), .B2(n2838), 
        .ZN(n2835) );
  MOAI22D0BWP U5771 ( .A1(n3655), .A2(n4089), .B1(
        \i_Digital_core/i_balance_cntr/N151 ), .B2(n4088), .ZN(
        \i_Digital_core/i_balance_cntr/lft_shaped_w[7] ) );
  XOR3D0BWP U5772 ( .A1(\i_Digital_core/i_balance_cntr/lft_torque[7] ), .A2(
        n3656), .A3(\i_Digital_core/i_balance_cntr/lft_torque[3] ), .Z(n3655)
         );
  MOAI22D0BWP U5773 ( .A1(n3513), .A2(n4092), .B1(
        \i_Digital_core/i_balance_cntr/N217 ), .B2(n4091), .ZN(
        \i_Digital_core/i_balance_cntr/rght_shaped_w[7] ) );
  XOR3D0BWP U5774 ( .A1(\i_Digital_core/i_balance_cntr/rght_torque[7] ), .A2(
        n3514), .A3(\i_Digital_core/i_balance_cntr/rght_torque[3] ), .Z(n3513)
         );
  IND2D0BWP U5775 ( .A1(\i_Digital_core/i_inert_intr/ptch_rt[3] ), .B1(n4575), 
        .ZN(n3218) );
  CKND0BWP U5776 ( .I(n4229), .ZN(n4221) );
  NR3D1BWP U5777 ( .A1(n2570), .A2(\i_A2D_intf/state [1]), .A3(
        \i_A2D_intf/state [0]), .ZN(\i_A2D_intf/update ) );
  MOAI22D0BWP U5778 ( .A1(n2674), .A2(n3506), .B1(n3504), .B2(
        \i_Digital_core/i_balance_cntr/integrator_reg[2] ), .ZN(
        \i_Digital_core/i_balance_cntr/rght_torque_wire[0] ) );
  CKND16BWP U5779 ( .I(n4051), .ZN(LED[1]) );
  CKND16BWP U5780 ( .I(n4051), .ZN(LED[2]) );
  CKND16BWP U5781 ( .I(n4051), .ZN(LED[4]) );
  CKND16BWP U5782 ( .I(n4051), .ZN(LED[6]) );
  CKND16BWP U5783 ( .I(n4051), .ZN(LED[5]) );
  TIEHBWP U5784 ( .Z(n2751) );
  CKND2D0BWP U5785 ( .A1(n4003), .A2(n4503), .ZN(n4492) );
  XOR3D0BWP U5786 ( .A1(\i_Digital_core/i_balance_cntr/prev_ptch_err[5] ), 
        .A2(n4069), .A3(n2793), .Z(n2792) );
  XOR3D0BWP U5787 ( .A1(\i_Digital_core/i_balance_cntr/prev_ptch_err[5] ), 
        .A2(n2793), .A3(n4583), .Z(n2804) );
  FCICOND2BWP U5788 ( .A(\i_Digital_core/i_balance_cntr/prev_ptch_err[4] ), 
        .B(n3571), .CI(n4068), .CON(n2793) );
  XOR3D0BWP U5789 ( .A1(\i_Digital_core/i_balance_cntr/integrator_reg[1] ), 
        .A2(n2468), .A3(n4013), .Z(n3711) );
  XOR3D0BWP U5790 ( .A1(\i_Digital_core/i_balance_cntr/prev_ptch_err[3] ), 
        .A2(n2803), .A3(n2464), .Z(n2800) );
  NR2D0BWP U5791 ( .A1(n2464), .A2(n2803), .ZN(n3015) );
  XOR3D0BWP U5792 ( .A1(\i_Digital_core/i_balance_cntr/prev_ptch_err[3] ), 
        .A2(n4065), .A3(n2803), .Z(n3016) );
  XOR3D0BWP U5793 ( .A1(\i_Digital_core/i_balance_cntr/integrator_reg[7] ), 
        .A2(n4573), .A3(n3993), .Z(n3697) );
  AOI21D0BWP U5794 ( .A1(n4011), .A2(n2614), .B(n3558), .ZN(n3560) );
  AOI21D0BWP U5795 ( .A1(n4011), .A2(n2468), .B(n3547), .ZN(
        \i_Digital_core/i_balance_cntr/ptch_P_term_wire[2] ) );
  CKND0BWP U5796 ( .I(n4523), .ZN(n4528) );
  XOR3D0BWP U5797 ( .A1(\i_Digital_core/i_balance_cntr/integrator_reg[2] ), 
        .A2(n2466), .A3(n3980), .Z(n3709) );
  CKND2D0BWP U5798 ( .A1(n4067), .A2(n4066), .ZN(n3555) );
  OAI21D0BWP U5799 ( .A1(n2466), .A2(n2468), .B(n3546), .ZN(n3545) );
  AOI21D0BWP U5800 ( .A1(n3555), .A2(n3546), .B(n2464), .ZN(n3554) );
  AOI21D0BWP U5801 ( .A1(n2470), .A2(n4046), .B(n3704), .ZN(n3702) );
  XOR2D0BWP U5802 ( .A1(n2471), .A2(n4046), .Z(n3705) );
  AOI221D1BWP U5803 ( .A1(n4022), .A2(n2428), .B1(n3688), .B2(n3994), .C(n2391), .ZN(n3722) );
  XOR3D0BWP U5804 ( .A1(n4003), .A2(n4074), .A3(n4493), .Z(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_wire[21] )
         );
  AOI221D1BWP U5805 ( .A1(n4022), .A2(n2429), .B1(n3688), .B2(n3727), .C(n4007), .ZN(n3725) );
  XOR3D0BWP U5806 ( .A1(\i_Digital_core/i_balance_cntr/integrator_reg[5] ), 
        .A2(n4069), .A3(n2433), .Z(n3701) );
  OA21D0BWP U5807 ( .A1(n4560), .A2(n4559), .B(n4012), .Z(n4561) );
  AOI221D1BWP U5808 ( .A1(n4022), .A2(n3970), .B1(n3688), .B2(n3986), .C(n4007), .ZN(n3728) );
  AOI221D1BWP U5809 ( .A1(n4022), .A2(n3931), .B1(n3688), .B2(n3715), .C(n2391), .ZN(n3713) );
  AOI21D0BWP U5810 ( .A1(\i_Digital_core/ptch_w [5]), .A2(n4021), .B(n3974), 
        .ZN(n2770) );
  AOI21D0BWP U5811 ( .A1(n4021), .A2(\i_Digital_core/ptch_w [4]), .B(n3971), 
        .ZN(n2767) );
  AOI21D0BWP U5812 ( .A1(n4021), .A2(\i_Digital_core/ptch_w [3]), .B(n3971), 
        .ZN(n2774) );
  AOI221D1BWP U5813 ( .A1(n4022), .A2(n2427), .B1(n3688), .B2(n3987), .C(n4007), .ZN(n3719) );
  AOI221D1BWP U5814 ( .A1(n4022), .A2(n2426), .B1(n3688), .B2(n4060), .C(n4007), .ZN(n3716) );
  AOI221D1BWP U5815 ( .A1(n4022), .A2(n2431), .B1(n3688), .B2(n3982), .C(n2391), .ZN(n3731) );
  MUX2D4BWP U5816 ( .I0(n4555), .I1(n4554), .S(n3973), .Z(n3738) );
  AOI22D4BWP U5817 ( .A1(n3703), .A2(n3706), .B1(
        \i_Digital_core/i_balance_cntr/integrator_reg[4] ), .B2(n2471), .ZN(
        n3700) );
  INR2XD4BWP U5818 ( .A1(n3835), .B1(n2766), .ZN(n3834) );
  OAI31D1BWP U5819 ( .A1(\i_Digital_core/i_inert_intr/done ), .A2(n2586), .A3(
        n4562), .B(n2757), .ZN(\i_Digital_core/n430 ) );
  XNR2D1BWP U5820 ( .A1(n3261), .A2(\i_Digital_core/i_inert_intr/ptch_rt[15] ), 
        .ZN(n4479) );
  MUX2ND0BWP U5821 ( .I0(n4168), .I1(n2505), .S(n2395), .ZN(
        \i_Digital_core/n401 ) );
  ND2D1BWP U5822 ( .A1(\i_Digital_core/i_inert_intr/az[12] ), .A2(n4180), .ZN(
        n4183) );
  MAOI222D1BWP U5823 ( .A(n4186), .B(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int[1] ), .C(
        \i_Digital_core/i_inert_intr/ptch_rt[1] ), .ZN(n4197) );
  MAOI222D1BWP U5824 ( .A(n4193), .B(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int[2] ), .C(
        n4192), .ZN(n4194) );
  OAI21D1BWP U5825 ( .A1(n4205), .A2(n4204), .B(n4203), .ZN(n4213) );
  OAI21D1BWP U5826 ( .A1(n4217), .A2(n4216), .B(n3944), .ZN(n4218) );
  ND2D1BWP U5827 ( .A1(\i_Digital_core/ptch_w [7]), .A2(n4551), .ZN(n4482) );
  MUX2ND0BWP U5828 ( .I0(n4244), .I1(n4243), .S(n2379), .ZN(n4245) );
  ND2D1BWP U5829 ( .A1(n3973), .A2(n4547), .ZN(n4511) );
  ND2D1BWP U5830 ( .A1(n1889), .A2(n4299), .ZN(n4272) );
  OAI21D1BWP U5831 ( .A1(n4273), .A2(n3933), .B(n4272), .ZN(n4264) );
  ND2D1BWP U5832 ( .A1(n4259), .A2(n4272), .ZN(n4274) );
  OAI21D1BWP U5833 ( .A1(n4268), .A2(n4503), .B(n4263), .ZN(n4447) );
  OAI21D1BWP U5834 ( .A1(n1992), .A2(n4273), .B(n4272), .ZN(n4432) );
  XOR2D1BWP U5835 ( .A1(n1992), .A2(n4274), .Z(n4292) );
  OAI21D1BWP U5836 ( .A1(n1614), .A2(n4037), .B(n4278), .ZN(n4284) );
  XOR3D1BWP U5837 ( .A1(n4308), .A2(n3961), .A3(n4284), .Z(n4291) );
  OAI21D1BWP U5838 ( .A1(n1920), .A2(n4329), .B(n4298), .ZN(n4311) );
  OAI21D1BWP U5839 ( .A1(n4313), .A2(n4312), .B(n4320), .ZN(n4314) );
  OAI21D1BWP U5840 ( .A1(\i_Digital_core/ptch_w [1]), .A2(n4321), .B(n4314), 
        .ZN(n4323) );
  OAI21D1BWP U5841 ( .A1(n4336), .A2(n4359), .B(n4319), .ZN(n4407) );
  ND4D1BWP U5842 ( .A1(n4326), .A2(n4415), .A3(n4411), .A4(n4325), .ZN(n4421)
         );
  OAI21D1BWP U5843 ( .A1(n1639), .A2(n3941), .B(n4347), .ZN(n4373) );
  OAI22D1BWP U5844 ( .A1(n3932), .A2(n3960), .B1(n3936), .B2(n3981), .ZN(n4416) );
  AOI22D1BWP U5845 ( .A1(n4431), .A2(n4430), .B1(n4429), .B2(n4481), .ZN(n4435) );
  MAOI222D1BWP U5846 ( .A(n4432), .B(n4038), .C(
        \i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp[10] ), .ZN(
        n4439) );
  AOI22D1BWP U5847 ( .A1(n4475), .A2(n4517), .B1(n4526), .B2(n4525), .ZN(n4476) );
  ND2D1BWP U5848 ( .A1(n4478), .A2(\i_Digital_core/ptch_w [5]), .ZN(n4540) );
  ND2D1BWP U5849 ( .A1(\i_Digital_core/ptch_w [6]), .A2(n4481), .ZN(n4541) );
  OAI32D1BWP U5850 ( .A1(n4529), .A2(n4528), .A3(n4527), .B1(n4526), .B2(n4525), .ZN(n4530) );
endmodule

