# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../inmultitor.srcs/sources_1/new/inm.vhd" \
"../../../../inmultitor.srcs/sources_1/new/sum_el.vhd" \
"../../../../inmultitor.srcs/sim_1/new/inm_tb.vhd" \

# Do not sort compile order
nosort
