$comment
	File created using the following command:
		vcd file CRC8_Encoder.msim.vcd -direction
$end
$date
	Tue Dec 08 16:31:05 2020
$end
$version
	ModelSim Version 10.4b
$end
$timescale
	1ps
$end

$scope module CRC8_Encoder_vlg_vec_tst $end
$var reg 16 ! dIn [15:0] $end
$var wire 1 " dOut [23] $end
$var wire 1 # dOut [22] $end
$var wire 1 $ dOut [21] $end
$var wire 1 % dOut [20] $end
$var wire 1 & dOut [19] $end
$var wire 1 ' dOut [18] $end
$var wire 1 ( dOut [17] $end
$var wire 1 ) dOut [16] $end
$var wire 1 * dOut [15] $end
$var wire 1 + dOut [14] $end
$var wire 1 , dOut [13] $end
$var wire 1 - dOut [12] $end
$var wire 1 . dOut [11] $end
$var wire 1 / dOut [10] $end
$var wire 1 0 dOut [9] $end
$var wire 1 1 dOut [8] $end
$var wire 1 2 dOut [7] $end
$var wire 1 3 dOut [6] $end
$var wire 1 4 dOut [5] $end
$var wire 1 5 dOut [4] $end
$var wire 1 6 dOut [3] $end
$var wire 1 7 dOut [2] $end
$var wire 1 8 dOut [1] $end
$var wire 1 9 dOut [0] $end

$scope module i1 $end
$var wire 1 : gnd $end
$var wire 1 ; vcc $end
$var wire 1 < unknown $end
$var tri1 1 = devclrn $end
$var tri1 1 > devpor $end
$var tri1 1 ? devoe $end
$var wire 1 @ dOut[0]~output_o $end
$var wire 1 A dOut[1]~output_o $end
$var wire 1 B dOut[2]~output_o $end
$var wire 1 C dOut[3]~output_o $end
$var wire 1 D dOut[4]~output_o $end
$var wire 1 E dOut[5]~output_o $end
$var wire 1 F dOut[6]~output_o $end
$var wire 1 G dOut[7]~output_o $end
$var wire 1 H dOut[8]~output_o $end
$var wire 1 I dOut[9]~output_o $end
$var wire 1 J dOut[10]~output_o $end
$var wire 1 K dOut[11]~output_o $end
$var wire 1 L dOut[12]~output_o $end
$var wire 1 M dOut[13]~output_o $end
$var wire 1 N dOut[14]~output_o $end
$var wire 1 O dOut[15]~output_o $end
$var wire 1 P dOut[16]~output_o $end
$var wire 1 Q dOut[17]~output_o $end
$var wire 1 R dOut[18]~output_o $end
$var wire 1 S dOut[19]~output_o $end
$var wire 1 T dOut[20]~output_o $end
$var wire 1 U dOut[21]~output_o $end
$var wire 1 V dOut[22]~output_o $end
$var wire 1 W dOut[23]~output_o $end
$var wire 1 X dIn[10]~input_o $end
$var wire 1 Y dIn[9]~input_o $end
$var wire 1 Z dIn[8]~input_o $end
$var wire 1 [ xorPorta1a10|y~combout $end
$var wire 1 \ dIn[3]~input_o $end
$var wire 1 ] dIn[5]~input_o $end
$var wire 1 ^ xorPorta4|y~combout $end
$var wire 1 _ dIn[7]~input_o $end
$var wire 1 ` dIn[12]~input_o $end
$var wire 1 a dIn[11]~input_o $end
$var wire 1 b dIn[15]~input_o $end
$var wire 1 c dIn[0]~input_o $end
$var wire 1 d xorPorta57|y~0_combout $end
$var wire 1 e xorRemainder0|y~0_combout $end
$var wire 1 f dIn[1]~input_o $end
$var wire 1 g dIn[13]~input_o $end
$var wire 1 h xorPorta8|y~combout $end
$var wire 1 i dIn[6]~input_o $end
$var wire 1 j xorPorta248|y~combout $end
$var wire 1 k dIn[4]~input_o $end
$var wire 1 l xorRemainder1|y~combout $end
$var wire 1 m dIn[2]~input_o $end
$var wire 1 n xorRemainder2|y~0_combout $end
$var wire 1 o dIn[14]~input_o $end
$var wire 1 p xorPorta69|y~0_combout $end
$var wire 1 q xorRemainder2|y~1_combout $end
$var wire 1 r xorPorta13|y~combout $end
$var wire 1 s xorRemainder3|y~combout $end
$var wire 1 t xorRemainder4|y~combout $end
$var wire 1 u xorPorta132|y~combout $end
$var wire 1 v xorRemainder5|y~combout $end
$var wire 1 w xorRemainder6|y~combout $end
$var wire 1 x xorRemainder7|y~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1010101001010101 !
09
18
17
16
05
14
13
12
11
00
1/
0.
1-
0,
1+
0*
0)
1(
0'
1&
0%
1$
0#
1"
0:
1;
x<
1=
1>
1?
0@
1A
1B
1C
0D
1E
1F
1G
1H
0I
1J
0K
1L
0M
1N
0O
0P
1Q
0R
1S
0T
1U
0V
1W
0X
1Y
0Z
1[
0\
0]
0^
0_
0`
1a
1b
1c
1d
0e
0f
1g
1h
1i
0j
1k
1l
1m
1n
0o
1p
1q
1r
1s
0t
0u
1v
1w
1x
$end
#470000
b1010101011010101 !
b1010101010010101 !
b1010101010110101 !
b1010101010100101 !
b1010101010101101 !
b1010101010101001 !
b1010101010101011 !
b1010101010101010 !
0c
1f
0m
1\
0k
1]
0i
1_
1O
0N
1M
0L
1K
0J
1I
0H
0d
0p
0h
01
10
0/
1.
0-
1,
0+
1*
1t
1e
1@
1D
1j
15
19
0e
0t
0D
0@
09
05
0w
0l
0A
0F
03
08
#1000000
