From 235ac0144f16bab7ffbe4eb89341f02e9b4d0e06 Mon Sep 17 00:00:00 2001
From: Sergey Suloev <ssuloev@orpaltech.com>
Date: Sat, 1 Feb 2020 23:32:15 +0300
Subject: [PATCH] tinydrm: Add support for ILI9486 display panels

---
 drivers/gpu/drm/tiny/Kconfig   |  13 ++
 drivers/gpu/drm/tiny/Makefile  |   1 +
 drivers/gpu/drm/tiny/ili9486.c | 314 +++++++++++++++++++++++++++++++++
 drivers/gpu/drm/tiny/ili9486.h |  95 ++++++++++
 4 files changed, 423 insertions(+)
 create mode 100644 drivers/gpu/drm/tiny/ili9486.c
 create mode 100644 drivers/gpu/drm/tiny/ili9486.h

diff --git a/drivers/gpu/drm/tiny/Kconfig b/drivers/gpu/drm/tiny/Kconfig
index a46ac28..24bf955 100644
--- a/drivers/gpu/drm/tiny/Kconfig
+++ b/drivers/gpu/drm/tiny/Kconfig
@@ -47,6 +47,19 @@ config TINYDRM_ILI9341
 
 	  If M is selected the module will be called ili9341.
 
+config TINYDRM_ILI9486
+	tristate "DRM support for ILI9486 display panels"
+	depends on DRM && SPI
+	select DRM_KMS_HELPER
+	select DRM_KMS_CMA_HELPER
+	select DRM_MIPI_DBI
+	select BACKLIGHT_CLASS_DEVICE
+	help
+	  DRM driver for the following Ilitek ILI9486 panels:
+	  * Waveshare 3.5inch RPi LCD, 320*480
+
+	  If M is selected the module will be called ili9486.
+
 config TINYDRM_MI0283QT
 	tristate "DRM support for MI0283QT"
 	depends on DRM && SPI
diff --git a/drivers/gpu/drm/tiny/Makefile b/drivers/gpu/drm/tiny/Makefile
index 896cf31..c96ceee 100644
--- a/drivers/gpu/drm/tiny/Makefile
+++ b/drivers/gpu/drm/tiny/Makefile
@@ -4,6 +4,7 @@ obj-$(CONFIG_DRM_GM12U320)		+= gm12u320.o
 obj-$(CONFIG_TINYDRM_HX8357D)		+= hx8357d.o
 obj-$(CONFIG_TINYDRM_ILI9225)		+= ili9225.o
 obj-$(CONFIG_TINYDRM_ILI9341)		+= ili9341.o
+obj-$(CONFIG_TINYDRM_ILI9486)		+= ili9486.o
 obj-$(CONFIG_TINYDRM_MI0283QT)		+= mi0283qt.o
 obj-$(CONFIG_TINYDRM_REPAPER)		+= repaper.o
 obj-$(CONFIG_TINYDRM_ST7586)		+= st7586.o
diff --git a/drivers/gpu/drm/tiny/ili9486.c b/drivers/gpu/drm/tiny/ili9486.c
new file mode 100644
index 0000000..d03722b
--- /dev/null
+++ b/drivers/gpu/drm/tiny/ili9486.c
@@ -0,0 +1,314 @@
+/*
+ * DRM driver for ILI9486 LCD display panels
+ *
+ * Copyright 2017 Sergey Suloev <ssuloev@orpaltech.com>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ */
+
+#define DEBUG
+
+#include <linux/version.h>
+#include <linux/delay.h>
+#include <linux/gpio/consumer.h>
+#include <linux/module.h>
+#include <linux/of_device.h>
+#include <linux/property.h>
+#include <linux/spi/spi.h>
+
+#include <drm/drm_atomic_helper.h>
+#include <drm/drm_drv.h>
+#include <drm/drm_fb_helper.h>
+#include <drm/drm_gem_cma_helper.h>
+#include <drm/drm_gem_framebuffer_helper.h>
+#include <drm/drm_mipi_dbi.h>
+#include <drm/drm_modeset_helper.h>
+#include <video/mipi_display.h>
+
+#include "ili9486.h"
+
+
+struct ili9486_disp_quirks {
+	const struct drm_simple_display_pipe_funcs *funcs;
+	int (*command)(struct mipi_dbi *dbi, u8 *cmd, u8 *param, size_t num);
+};
+
+/*
+ * The display has a SPI to 16-bit parallel bus converter in front of the
+ * display controller. This means that 8-bit values has to be transferred
+ * as 16-bit.
+ */
+static int waveshare35_command(struct mipi_dbi *dbi, u8 *cmdbuf, u8 *par, size_t num)
+{
+	struct spi_device *spi = dbi->spi;
+	void *data = par;
+	u32 speed_hz = 0;
+	int i, ret;
+	u8 cmd = cmdbuf[0];
+	u16 *buf;
+
+	buf = kmalloc(32 * sizeof(u16), GFP_KERNEL);
+	if (!buf)
+		return -ENOMEM;
+
+	if (num == 0)
+		DRM_DEBUG_DRIVER("cmd=%02x\n", cmd);
+	else if (num <= 32)
+		DRM_DEBUG_DRIVER("cmd=%02x, par=%*ph\n", cmd, (int)num, par);
+	else
+		DRM_DEBUG_DRIVER("cmd=%02x, len=%zu\n", cmd, num);
+
+	/*
+	 * The displays are Raspberry Pi HATs and connected to the 8-bit only
+	 * SPI controller, so 16-bit command and parameters need byte swapping
+	 * before being transferred as 8-bit on the big endian SPI bus.
+	 * Pixel data bytes have already been swapped before this function is
+	 * called.
+	 */
+	buf[0] = cpu_to_be16(cmd);
+	gpiod_set_value_cansleep(dbi->dc, 0);
+
+	speed_hz = mipi_dbi_spi_cmd_max_speed(spi, 2);
+	ret = mipi_dbi_spi_transfer(spi, speed_hz, 8, buf, 2);
+	if (ret || !num)
+		goto cleanup;
+
+	/* 8-bit configuration data, not 16-bit pixel data */
+	if (num <= 32) {
+		for (i = 0; i < num; i++)
+			buf[i] = cpu_to_be16(par[i]);
+		num *= 2;
+		speed_hz = mipi_dbi_spi_cmd_max_speed(spi, num);
+		data = buf;
+	}
+
+	gpiod_set_value_cansleep(dbi->dc, 1);
+	ret = mipi_dbi_spi_transfer(spi, speed_hz, 8, data, num);
+cleanup:
+	kfree(buf);
+
+	return ret;
+}
+
+static void waveshare35_enable(struct drm_simple_display_pipe *pipe,
+			       struct drm_crtc_state *crtc_state,
+			       struct drm_plane_state *plane_state)
+{
+	struct mipi_dbi_dev *dbidev = drm_to_mipi_dbi_dev(pipe->crtc.dev);
+	struct mipi_dbi *dbi = &dbidev->dbi;
+	u8 addr_mode;
+	int ret, idx;
+
+	if (!drm_dev_enter(pipe->crtc.dev, &idx))
+		return;
+
+	DRM_DEBUG_KMS("\n");
+
+	ret = mipi_dbi_poweron_conditional_reset(dbidev);
+	if (ret < 0)
+		goto out_exit;
+	if (ret == 1)
+		goto out_enable;
+
+	mipi_dbi_command(dbi, ILI9486_IFACE_MODE_CTRL, 0x00);
+	mipi_dbi_command(dbi, MIPI_DCS_EXIT_SLEEP_MODE);
+	msleep(250);
+
+	/* Pixel Format */
+	mipi_dbi_command(dbi, ILI9486_IFACE_PIXEL_FORMAT, ILI9486_DBI_BPP16
+							| ILI9486_DPI_BPP16);
+
+	/* Power Control 3 */
+	mipi_dbi_command(dbi, ILI9486_PWR3_CTRL, ILI9486_PWR3_DCA0_2H
+						| ILI9486_PWR3_DCA1_8H);
+
+	/* VCOM Control */
+	mipi_dbi_command(dbi, ILI9486_VCOM_CTRL, 0x00, 0x00, 0x00, 0x00);
+
+	/* Positive Gamma Control */
+	mipi_dbi_command(dbi, ILI9486_PGAM_CTRL,  0x0f, 0x1f, 0x1c, 0x0c, 0x0f,
+						  0x08, 0x48, 0x98, 0x37, 0x0a,
+						  0x13, 0x04, 0x11, 0x0d, 0x00);
+	/* Negative Gamma Control */
+	mipi_dbi_command(dbi, ILI9486_NGAM_CTRL,  0x0f, 0x32, 0x2e, 0x0b, 0x0d,
+						  0x05, 0x47, 0x75, 0x37, 0x06,
+						  0x10, 0x03, 0x24, 0x20, 0x00);
+	/* Digital Gamma Control 1 */
+	mipi_dbi_command(dbi, ILI9486_DIGIGAM1_CTRL,  0x0f, 0x32, 0x2e, 0x0b, 0x0d,
+						      0x05, 0x47, 0x75, 0x37, 0x06,
+						      0x10, 0x03, 0x24, 0x20, 0x00);
+
+	mipi_dbi_command(dbi, ILI9486_DISPLAY_ON);
+	msleep(100);
+
+out_enable:
+	switch (dbidev->rotation) {
+	case 270:
+		addr_mode = ILI9486_MX;
+		break;
+	case 180:
+		addr_mode = ILI9486_MV;
+		break;
+	case 90:
+		addr_mode = ILI9486_MY;
+		break;
+	case 0:
+	default:
+		addr_mode = ILI9486_MY | ILI9486_MX | ILI9486_MV;
+		break;
+	}
+
+	addr_mode |= ILI9486_BGR;
+	mipi_dbi_command(dbi, MIPI_DCS_SET_ADDRESS_MODE, addr_mode);
+
+	mipi_dbi_enable_flush(dbidev, crtc_state, plane_state);
+out_exit:
+	drm_dev_exit(idx);
+}
+
+static const struct drm_simple_display_pipe_funcs waveshare35_funcs = {
+	.enable	= waveshare35_enable,
+	.disable = mipi_dbi_pipe_disable,
+	.update	= mipi_dbi_pipe_update,
+	.prepare_fb = drm_gem_fb_simple_display_pipe_prepare_fb,
+};
+
+static const struct drm_display_mode ili9486_mode = {
+	DRM_SIMPLE_MODE(480, 320, 73, 49),
+};
+
+static const struct ili9486_disp_quirks waveshare35_quirks = {
+	.funcs	= &waveshare35_funcs,
+	.command = waveshare35_command,
+};
+
+DEFINE_DRM_GEM_CMA_FOPS(ili9486_fops);
+
+static struct drm_driver ili9486_driver = {
+	.driver_features	= DRIVER_GEM | DRIVER_MODESET | DRIVER_ATOMIC,
+	.fops			= &ili9486_fops,
+	.release		= mipi_dbi_release,
+	DRM_GEM_CMA_VMAP_DRIVER_OPS,
+	.debugfs_init		= mipi_dbi_debugfs_init,
+	.name			= "ili9486",
+	.desc			= "Ilitek ILI9486 3.5inch LCD display panel",
+	.date			= "20171208",
+	.major			= 1,
+	.minor			= 0,
+};
+
+static const struct of_device_id ili9486_of_match[] = {
+	{ .compatible = "waveshare,rpi-lcd-35", .data = &waveshare35_quirks },
+	{ /*sentinel*/ }
+};
+MODULE_DEVICE_TABLE(of, ili9486_of_match);
+
+
+static int ili9486_probe(struct spi_device *spi)
+{
+	const struct ili9486_disp_quirks *quirks;
+	const struct of_device_id *match;
+	struct device *dev = &spi->dev;
+	struct mipi_dbi_dev *dbidev;
+	struct drm_device *drm;
+	struct mipi_dbi *dbi;
+	struct gpio_desc *dc;
+	u32 rotation = 0;
+	int ret;
+
+	match = of_match_device(ili9486_of_match, dev);
+	if (!match)
+		return -ENODEV;
+	quirks = match->data;
+
+	dbidev = devm_kzalloc(dev, sizeof(*dbidev), GFP_KERNEL);
+	if (!dbidev)
+		return -ENOMEM;
+
+	dbi = &dbidev->dbi;
+	drm = &dbidev->drm;
+	ret = devm_drm_dev_init(dev, drm, &ili9486_driver);
+	if (ret)
+		return ret;
+
+	drm_mode_config_init(drm);
+
+	dbi->reset = devm_gpiod_get_optional(dev, "reset", GPIOD_OUT_HIGH);
+	if (IS_ERR(dbi->reset)) {
+		DRM_DEV_ERROR(dev, "Failed to get gpio 'reset'\n");
+		return PTR_ERR(dbi->reset);
+	}
+
+	dc = devm_gpiod_get_optional(dev, "dc", GPIOD_OUT_LOW);
+	if (IS_ERR(dc)) {
+		DRM_DEV_ERROR(dev, "Failed to get gpio 'dc'\n");
+		return PTR_ERR(dc);
+	}
+
+	dbidev->backlight = devm_of_find_backlight(dev);
+	if (IS_ERR(dbidev->backlight))
+		return PTR_ERR(dbidev->backlight);
+
+	device_property_read_u32(dev, "rotation", &rotation);
+
+	ret = mipi_dbi_spi_init(spi, dbi, dc);
+	if (ret)
+		return ret;
+
+	dbi->command = quirks->command;
+	dbi->read_commands = NULL;	/* Reading is not supported */
+
+	ret = mipi_dbi_dev_init(dbidev, quirks->funcs, &ili9486_mode, rotation);
+	if (ret)
+		return ret;
+
+	drm_mode_config_reset(drm);
+
+	ret = drm_dev_register(drm, 0);
+	if (ret)
+		return ret;
+
+	spi_set_drvdata(spi, drm);
+
+	drm_fbdev_generic_setup(drm, 0);
+
+	return 0;
+}
+
+static int ili9486_remove(struct spi_device *spi)
+{
+	struct drm_device *drm = spi_get_drvdata(spi);
+
+	drm_dev_unplug(drm);
+	drm_atomic_helper_shutdown(drm);
+
+	return 0;
+}
+
+static void ili9486_shutdown(struct spi_device *spi)
+{
+	struct drm_device *drm = spi_get_drvdata(spi);
+
+	drm_atomic_helper_shutdown(drm);
+}
+
+static struct spi_driver ili9486_spi_driver = {
+	.driver = {
+		.name = "ili9486",
+		.of_match_table = ili9486_of_match,
+	},
+	.probe = ili9486_probe,
+	.remove = ili9486_remove,
+	.shutdown = ili9486_shutdown,
+};
+module_spi_driver(ili9486_spi_driver);
+
+MODULE_ALIAS("spi:ili9486");
+MODULE_ALIAS("spi:rpi-lcd-35");
+
+MODULE_DESCRIPTION("DRM driver for ILI9486 LCD display panels");
+MODULE_AUTHOR("Sergey Suloev <ssuloev@orpaltech.com>");
+MODULE_LICENSE("GPL");
diff --git a/drivers/gpu/drm/tiny/ili9486.h b/drivers/gpu/drm/tiny/ili9486.h
new file mode 100644
index 0000000..9a0f146
--- /dev/null
+++ b/drivers/gpu/drm/tiny/ili9486.h
@@ -0,0 +1,95 @@
+/*
+ * ILI9486 LCD controller
+ *
+ * Copyright 2017 Sergey Suloev <ssuloev@orpaltech.com>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ */
+
+
+#ifndef __LINUX_ILI9486_H
+#define __LINUX_ILI9486_H
+
+
+/*
+ * Ilitek ILI9486 display controller commands
+ */
+#define ILI9486_SLEEP_IN                0x10    /* Sleep IN */
+#define ILI9486_SLEEP_OUT               0x11	/* Sleep OUT */
+#define ILI9486_DISPLAY_OFF             0x28    /* Display OFF */
+#define ILI9486_DISPLAY_ON              0x29    /* Display ON */
+#define ILI9486_MEM_ACCESS_CTRL         0x36	/* Memory Access Control */
+#define ILI9486_IFACE_PIXEL_FORMAT      0x3A    /* Interface Pixel Format */
+#define ILI9486_IFACE_MODE_CTRL         0xB0    /* Interface mode Control */
+#define ILI9486_PWR3_CTRL               0xC2    /* Power Control 3 (For Normal Mode) */
+#define ILI9486_VCOM_CTRL               0xC5	/* VCOM Control */
+#define ILI9486_PGAM_CTRL               0xE0	/* PGAMCTRL(Positive Gamma Control)*/
+#define ILI9486_NGAM_CTRL               0xE1	/* NGAMCTRL (Negative Gamma Correction)*/
+#define ILI9486_DIGIGAM1_CTRL           0xE2	/* Digital Gamma Control 1 */
+
+
+/*
+ * ILI9486 pixel format flags
+ *
+ * DBI is the pixel format of CPU interface
+ */
+#define ILI9486_DBI_BPP16               0x05	/* 16 bits / pixel */
+#define ILI9486_DBI_BPP18               0x06    /* 18 bits / pixel */
+
+/*
+ * DPI is the pixel format select of RGB interface
+ */
+#define ILI9486_DPI_BPP16               0x50    /* 16 bits / pixel */
+#define ILI9486_DPI_BPP18               0x60    /* 18 bits / pixel */
+
+
+/*
+ * ILI9486 power control 3 flags
+ *
+ * DCA0 - Selects the operating frequency of the step-up circuit 1/4/5 for Normal mode.
+ *      The higher step-up operating frequency enhances the drivability of the step-up
+ *      circuit and the quality of display but increases the current consumption.
+ *      Adjust the frequency taking the trade-off between the display quality and
+ *      the current consumption into account.
+ */
+#define ILI9486_PWR3_DCA0_0_125H        0x00
+#define ILI9486_PWR3_DCA0_0_25H         0x01
+#define ILI9486_PWR3_DCA0_0_5H          0x02
+#define ILI9486_PWR3_DCA0_1H            0x03
+#define ILI9486_PWR3_DCA0_2H            0x04
+#define ILI9486_PWR3_DCA0_4H            0x05
+#define ILI9486_PWR3_DCA0_8H            0x06
+#define ILI9486_PWR3_DCA0_16H           0x07
+
+/*
+ * DCA1 - Selects the operating frequency of the step-up circuit 2/3 for Normal mode.
+ *      The higher step-up operating frequency enhances the drivability of the step-up
+ *      circuit and the quality of display but increases the current consumption.
+ *      Adjust the frequency taking the trade-off between the display quality and
+ *      the current consumption into account.
+ */
+#define ILI9486_PWR3_DCA1_0_5H          0x00
+#define ILI9486_PWR3_DCA1_1H            0x10
+#define ILI9486_PWR3_DCA1_2H            0x20
+#define ILI9486_PWR3_DCA1_4H            0x30
+#define ILI9486_PWR3_DCA1_8H            0x40
+#define ILI9486_PWR3_DCA1_16H           0x50
+#define ILI9486_PWR3_DCA1_32H           0x60
+#define ILI9486_PWR3_DCA1_64H           0x70
+
+
+/*
+ * ILI9486 Memory Access Control flags
+ */
+#define ILI9486_MY        BIT(7)	/* Row Address Order */
+#define ILI9486_MX        BIT(6)	/* Column Address Order */
+#define ILI9486_MV        BIT(5)	/* Row / Column Exchange */
+#define ILI9486_ML        BIT(4)	/* Vertical Refresh Order */
+#define ILI9486_BGR       BIT(3)	/* BGR Order, if set */
+#define ILI9486_MH        BIT(2)	/* Horizontal Refresh Order */
+
+#endif // __LINUX_ILI9486_H
+
-- 
2.17.1

