// Seed: 3620736314
module module_0 (
    input wand id_0,
    output wire id_1,
    input uwire id_2,
    output tri0 id_3,
    output supply1 id_4,
    input supply1 id_5,
    output supply1 id_6
);
  assign id_6 = id_2;
endmodule
module module_1 (
    input supply1 id_0,
    output supply0 id_1,
    input supply1 id_2,
    input uwire id_3,
    output supply0 id_4,
    input tri0 id_5,
    input supply1 id_6,
    input tri0 id_7,
    output logic id_8,
    input supply0 id_9,
    input wand id_10,
    input wire id_11,
    input wire id_12,
    input supply1 id_13
);
  initial begin : LABEL_0
    id_8 = #id_15 1;
    if (-1) id_15 <= -1'b0 == id_2;
  end
  module_0 modCall_1 (
      id_3,
      id_4,
      id_6,
      id_4,
      id_1,
      id_9,
      id_4
  );
  assign modCall_1.id_0 = 0;
endmodule
