<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `/home/runner/.cargo/registry/src/index.crates.io-1949cf8c6b5b557f/x86-0.52.0/src/apic/xapic.rs`."><title>xapic.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2"href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../static.files/rustdoc-b7b9f40b.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="x86" data-themes="" data-resource-suffix="" data-rustdoc-version="1.95.0-nightly (905b92696 2026-01-31)" data-channel="nightly" data-search-js="search-fb33671b.js" data-stringdex-js="stringdex-b897f86f.js" data-settings-js="settings-170eb4bf.js" ><script src="../../../static.files/storage-f9617a14.js"></script><script defer src="../../../static.files/src-script-813739b1.js"></script><script defer src="../../../src-files.js"></script><script defer src="../../../static.files/main-12f88f4f.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-f7c3ffd8.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-eab170b8.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-044be391.svg"></head><body class="rustdoc src"><a class="skip-main-content" href="#main-content">Skip to main content</a><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><section id="main-content" class="content" tabindex="-1"><div class="main-heading"><h1><div class="sub-heading">x86/apic/</div>xapic.rs</h1><rustdoc-toolbar></rustdoc-toolbar></div><div class="example-wrap digits-3"><pre class="rust"><code><a href=#1 id=1 data-nosnippet>1</a><span class="doccomment">//! Information about the xAPIC for the local APIC.
<a href=#2 id=2 data-nosnippet>2</a>//!
<a href=#3 id=3 data-nosnippet>3</a>//! Table 10-1 Local APIC Register Address Map
<a href=#4 id=4 data-nosnippet>4</a>//! the MMIO base values are found in this file.
<a href=#5 id=5 data-nosnippet>5</a>
<a href=#6 id=6 data-nosnippet>6</a></span><span class="kw">use </span>bit_field::BitField;
<a href=#7 id=7 data-nosnippet>7</a><span class="kw">use </span>core::fmt;
<a href=#8 id=8 data-nosnippet>8</a>
<a href=#9 id=9 data-nosnippet>9</a><span class="kw">use </span>super::<span class="kw-2">*</span>;
<a href=#10 id=10 data-nosnippet>10</a><span class="kw">use </span><span class="kw">crate</span>::msr::{rdmsr, wrmsr, IA32_APIC_BASE, IA32_TSC_DEADLINE};
<a href=#11 id=11 data-nosnippet>11</a>
<a href=#12 id=12 data-nosnippet>12</a><span class="doccomment">/// Local APIC ID register. Read-only. See Section 10.12.5.1 for initial values.
<a href=#13 id=13 data-nosnippet>13</a></span><span class="kw">pub const </span>XAPIC_ID: u32 = <span class="number">0x020</span>;
<a href=#14 id=14 data-nosnippet>14</a>
<a href=#15 id=15 data-nosnippet>15</a><span class="doccomment">/// Local APIC Version register. Read-only. Same version used in xAPIC mode and x2APIC mode.
<a href=#16 id=16 data-nosnippet>16</a></span><span class="kw">pub const </span>XAPIC_VERSION: u32 = <span class="number">0x030</span>;
<a href=#17 id=17 data-nosnippet>17</a>
<a href=#18 id=18 data-nosnippet>18</a><span class="doccomment">/// Task Priority Register (TPR). Read/write. Bits 31:8 are reserved.
<a href=#19 id=19 data-nosnippet>19</a></span><span class="kw">pub const </span>XAPIC_TPR: u32 = <span class="number">0x080</span>;
<a href=#20 id=20 data-nosnippet>20</a>
<a href=#21 id=21 data-nosnippet>21</a><span class="doccomment">/// Processor Priority Register (PPR). Read-only.
<a href=#22 id=22 data-nosnippet>22</a></span><span class="kw">pub const </span>XAPIC_PPR: u32 = <span class="number">0x0A0</span>;
<a href=#23 id=23 data-nosnippet>23</a>
<a href=#24 id=24 data-nosnippet>24</a><span class="doccomment">/// EOI register. Write-only.
<a href=#25 id=25 data-nosnippet>25</a></span><span class="kw">pub const </span>XAPIC_EOI: u32 = <span class="number">0x0B0</span>;
<a href=#26 id=26 data-nosnippet>26</a>
<a href=#27 id=27 data-nosnippet>27</a><span class="doccomment">/// Logical Destination Register (LDR). Read/write in xAPIC mode.
<a href=#28 id=28 data-nosnippet>28</a></span><span class="kw">pub const </span>XAPIC_LDR: u32 = <span class="number">0x0D0</span>;
<a href=#29 id=29 data-nosnippet>29</a>
<a href=#30 id=30 data-nosnippet>30</a><span class="doccomment">/// Spurious Interrupt Vector Register (SVR). Read/write. See Section 10.9 for reserved bits.
<a href=#31 id=31 data-nosnippet>31</a></span><span class="kw">pub const </span>XAPIC_SVR: u32 = <span class="number">0x0F0</span>;
<a href=#32 id=32 data-nosnippet>32</a>
<a href=#33 id=33 data-nosnippet>33</a><span class="doccomment">/// In-Service Register (ISR); bits 31:0. Read-only.
<a href=#34 id=34 data-nosnippet>34</a></span><span class="kw">pub const </span>XAPIC_ISR0: u32 = <span class="number">0x100</span>;
<a href=#35 id=35 data-nosnippet>35</a>
<a href=#36 id=36 data-nosnippet>36</a><span class="doccomment">/// ISR bits 63:32. Read-only.
<a href=#37 id=37 data-nosnippet>37</a></span><span class="kw">pub const </span>XAPIC_ISR1: u32 = <span class="number">0x110</span>;
<a href=#38 id=38 data-nosnippet>38</a>
<a href=#39 id=39 data-nosnippet>39</a><span class="doccomment">/// ISR bits 95:64. Read-only.
<a href=#40 id=40 data-nosnippet>40</a></span><span class="kw">pub const </span>XAPIC_ISR2: u32 = <span class="number">0x120</span>;
<a href=#41 id=41 data-nosnippet>41</a>
<a href=#42 id=42 data-nosnippet>42</a><span class="doccomment">/// ISR bits 127:96. Read-only.
<a href=#43 id=43 data-nosnippet>43</a></span><span class="kw">pub const </span>XAPIC_ISR3: u32 = <span class="number">0x130</span>;
<a href=#44 id=44 data-nosnippet>44</a>
<a href=#45 id=45 data-nosnippet>45</a><span class="doccomment">/// ISR bits 159:128. Read-only.
<a href=#46 id=46 data-nosnippet>46</a></span><span class="kw">pub const </span>XAPIC_ISR4: u32 = <span class="number">0x140</span>;
<a href=#47 id=47 data-nosnippet>47</a>
<a href=#48 id=48 data-nosnippet>48</a><span class="doccomment">/// ISR bits 191:160. Read-only.
<a href=#49 id=49 data-nosnippet>49</a></span><span class="kw">pub const </span>XAPIC_ISR5: u32 = <span class="number">0x150</span>;
<a href=#50 id=50 data-nosnippet>50</a>
<a href=#51 id=51 data-nosnippet>51</a><span class="doccomment">/// ISR bits 223:192. Read-only.
<a href=#52 id=52 data-nosnippet>52</a></span><span class="kw">pub const </span>XAPIC_ISR6: u32 = <span class="number">0x160</span>;
<a href=#53 id=53 data-nosnippet>53</a>
<a href=#54 id=54 data-nosnippet>54</a><span class="doccomment">/// ISR bits 255:224. Read-only.
<a href=#55 id=55 data-nosnippet>55</a></span><span class="kw">pub const </span>XAPIC_ISR7: u32 = <span class="number">0x170</span>;
<a href=#56 id=56 data-nosnippet>56</a>
<a href=#57 id=57 data-nosnippet>57</a><span class="doccomment">/// Trigger Mode Register (TMR); bits 31:0. Read-only.
<a href=#58 id=58 data-nosnippet>58</a></span><span class="kw">pub const </span>XAPIC_TMR0: u32 = <span class="number">0x180</span>;
<a href=#59 id=59 data-nosnippet>59</a>
<a href=#60 id=60 data-nosnippet>60</a><span class="doccomment">/// TMR bits 63:32. Read-only.
<a href=#61 id=61 data-nosnippet>61</a></span><span class="kw">pub const </span>XAPIC_TMR1: u32 = <span class="number">0x190</span>;
<a href=#62 id=62 data-nosnippet>62</a>
<a href=#63 id=63 data-nosnippet>63</a><span class="doccomment">/// TMR bits 95:64. Read-only.
<a href=#64 id=64 data-nosnippet>64</a></span><span class="kw">pub const </span>XAPIC_TMR2: u32 = <span class="number">0x1A0</span>;
<a href=#65 id=65 data-nosnippet>65</a>
<a href=#66 id=66 data-nosnippet>66</a><span class="doccomment">/// TMR bits 127:96. Read-only.
<a href=#67 id=67 data-nosnippet>67</a></span><span class="kw">pub const </span>XAPIC_TMR3: u32 = <span class="number">0x1B0</span>;
<a href=#68 id=68 data-nosnippet>68</a>
<a href=#69 id=69 data-nosnippet>69</a><span class="doccomment">/// TMR bits 159:128. Read-only.
<a href=#70 id=70 data-nosnippet>70</a></span><span class="kw">pub const </span>XAPIC_TMR4: u32 = <span class="number">0x1C0</span>;
<a href=#71 id=71 data-nosnippet>71</a>
<a href=#72 id=72 data-nosnippet>72</a><span class="doccomment">/// TMR bits 191:160. Read-only.
<a href=#73 id=73 data-nosnippet>73</a></span><span class="kw">pub const </span>XAPIC_TMR5: u32 = <span class="number">0x1D0</span>;
<a href=#74 id=74 data-nosnippet>74</a>
<a href=#75 id=75 data-nosnippet>75</a><span class="doccomment">/// TMR bits 223:192. Read-only.
<a href=#76 id=76 data-nosnippet>76</a></span><span class="kw">pub const </span>XAPIC_TMR6: u32 = <span class="number">0x1E0</span>;
<a href=#77 id=77 data-nosnippet>77</a>
<a href=#78 id=78 data-nosnippet>78</a><span class="doccomment">/// TMR bits 255:224. Read-only.
<a href=#79 id=79 data-nosnippet>79</a></span><span class="kw">pub const </span>XAPIC_TMR7: u32 = <span class="number">0x1F0</span>;
<a href=#80 id=80 data-nosnippet>80</a>
<a href=#81 id=81 data-nosnippet>81</a><span class="doccomment">/// Interrupt Request Register (IRR); bits 31:0. Read-only.
<a href=#82 id=82 data-nosnippet>82</a></span><span class="kw">pub const </span>XAPIC_IRR0: u32 = <span class="number">0x200</span>;
<a href=#83 id=83 data-nosnippet>83</a>
<a href=#84 id=84 data-nosnippet>84</a><span class="doccomment">/// IRR bits 63:32. Read-only.
<a href=#85 id=85 data-nosnippet>85</a></span><span class="kw">pub const </span>XAPIC_IRR1: u32 = <span class="number">0x210</span>;
<a href=#86 id=86 data-nosnippet>86</a>
<a href=#87 id=87 data-nosnippet>87</a><span class="doccomment">/// IRR bits 95:64. Read-only.
<a href=#88 id=88 data-nosnippet>88</a></span><span class="kw">pub const </span>XAPIC_IRR2: u32 = <span class="number">0x220</span>;
<a href=#89 id=89 data-nosnippet>89</a>
<a href=#90 id=90 data-nosnippet>90</a><span class="doccomment">/// IRR bits 127:96. Read-only.
<a href=#91 id=91 data-nosnippet>91</a></span><span class="kw">pub const </span>XAPIC_IRR3: u32 = <span class="number">0x230</span>;
<a href=#92 id=92 data-nosnippet>92</a>
<a href=#93 id=93 data-nosnippet>93</a><span class="doccomment">/// IRR bits 159:128. Read-only.
<a href=#94 id=94 data-nosnippet>94</a></span><span class="kw">pub const </span>XAPIC_IRR4: u32 = <span class="number">0x240</span>;
<a href=#95 id=95 data-nosnippet>95</a>
<a href=#96 id=96 data-nosnippet>96</a><span class="doccomment">/// IRR bits 191:160. Read-only.
<a href=#97 id=97 data-nosnippet>97</a></span><span class="kw">pub const </span>XAPIC_IRR5: u32 = <span class="number">0x250</span>;
<a href=#98 id=98 data-nosnippet>98</a>
<a href=#99 id=99 data-nosnippet>99</a><span class="doccomment">/// IRR bits 223:192. Read-only.
<a href=#100 id=100 data-nosnippet>100</a></span><span class="kw">pub const </span>XAPIC_IRR6: u32 = <span class="number">0x260</span>;
<a href=#101 id=101 data-nosnippet>101</a>
<a href=#102 id=102 data-nosnippet>102</a><span class="doccomment">/// IRR bits 255:224. Read-only.
<a href=#103 id=103 data-nosnippet>103</a></span><span class="kw">pub const </span>XAPIC_IRR7: u32 = <span class="number">0x270</span>;
<a href=#104 id=104 data-nosnippet>104</a>
<a href=#105 id=105 data-nosnippet>105</a><span class="doccomment">/// Error Status Register (ESR). Read/write. See Section 10.5.3.
<a href=#106 id=106 data-nosnippet>106</a></span><span class="kw">pub const </span>XAPIC_ESR: u32 = <span class="number">0x280</span>;
<a href=#107 id=107 data-nosnippet>107</a>
<a href=#108 id=108 data-nosnippet>108</a><span class="doccomment">/// LVT CMCI register. Read/write. See Figure 10-8 for reserved bits.
<a href=#109 id=109 data-nosnippet>109</a></span><span class="kw">pub const </span>XAPIC_LVT_CMCI: u32 = <span class="number">0x2F0</span>;
<a href=#110 id=110 data-nosnippet>110</a>
<a href=#111 id=111 data-nosnippet>111</a><span class="doccomment">/// Interrupt Command Register (ICR). Read/write. See Figure 10-28 for reserved bits
<a href=#112 id=112 data-nosnippet>112</a></span><span class="kw">pub const </span>XAPIC_ICR0: u32 = <span class="number">0x300</span>;
<a href=#113 id=113 data-nosnippet>113</a>
<a href=#114 id=114 data-nosnippet>114</a><span class="doccomment">/// Interrupt Command Register (ICR). Read/write. See Figure 10-28 for reserved bits
<a href=#115 id=115 data-nosnippet>115</a></span><span class="kw">pub const </span>XAPIC_ICR1: u32 = <span class="number">0x310</span>;
<a href=#116 id=116 data-nosnippet>116</a>
<a href=#117 id=117 data-nosnippet>117</a><span class="doccomment">/// LVT Timer register. Read/write. See Figure 10-8 for reserved bits.
<a href=#118 id=118 data-nosnippet>118</a></span><span class="kw">pub const </span>XAPIC_LVT_TIMER: u32 = <span class="number">0x320</span>;
<a href=#119 id=119 data-nosnippet>119</a>
<a href=#120 id=120 data-nosnippet>120</a><span class="doccomment">/// LVT Thermal Sensor register. Read/write. See Figure 10-8 for reserved bits.
<a href=#121 id=121 data-nosnippet>121</a></span><span class="kw">pub const </span>XAPIC_LVT_THERMAL: u32 = <span class="number">0x330</span>;
<a href=#122 id=122 data-nosnippet>122</a>
<a href=#123 id=123 data-nosnippet>123</a><span class="doccomment">/// LVT Performance Monitoring register. Read/write. See Figure 10-8 for reserved bits.
<a href=#124 id=124 data-nosnippet>124</a></span><span class="kw">pub const </span>XAPIC_LVT_PMI: u32 = <span class="number">0x340</span>;
<a href=#125 id=125 data-nosnippet>125</a>
<a href=#126 id=126 data-nosnippet>126</a><span class="doccomment">/// LVT LINT0 register. Read/write. See Figure 10-8 for reserved bits.
<a href=#127 id=127 data-nosnippet>127</a></span><span class="kw">pub const </span>XAPIC_LVT_LINT0: u32 = <span class="number">0x350</span>;
<a href=#128 id=128 data-nosnippet>128</a>
<a href=#129 id=129 data-nosnippet>129</a><span class="doccomment">/// LVT LINT1 register. Read/write. See Figure 10-8 for reserved bits.
<a href=#130 id=130 data-nosnippet>130</a></span><span class="kw">pub const </span>XAPIC_LVT_LINT1: u32 = <span class="number">0x360</span>;
<a href=#131 id=131 data-nosnippet>131</a>
<a href=#132 id=132 data-nosnippet>132</a><span class="doccomment">/// LVT Error register. Read/write. See Figure 10-8 for reserved bits.
<a href=#133 id=133 data-nosnippet>133</a></span><span class="kw">pub const </span>XAPIC_LVT_ERROR: u32 = <span class="number">0x370</span>;
<a href=#134 id=134 data-nosnippet>134</a>
<a href=#135 id=135 data-nosnippet>135</a><span class="doccomment">/// Initial Count register (for Timer). Read/write.
<a href=#136 id=136 data-nosnippet>136</a></span><span class="kw">pub const </span>XAPIC_TIMER_INIT_COUNT: u32 = <span class="number">0x380</span>;
<a href=#137 id=137 data-nosnippet>137</a>
<a href=#138 id=138 data-nosnippet>138</a><span class="doccomment">/// Current Count register (for Timer). Read-only.
<a href=#139 id=139 data-nosnippet>139</a></span><span class="kw">pub const </span>XAPIC_TIMER_CURRENT_COUNT: u32 = <span class="number">0x390</span>;
<a href=#140 id=140 data-nosnippet>140</a>
<a href=#141 id=141 data-nosnippet>141</a><span class="doccomment">/// Divide Configuration Register (DCR; for Timer). Read/write. See Figure 10-10 for reserved bits.
<a href=#142 id=142 data-nosnippet>142</a></span><span class="kw">pub const </span>XAPIC_TIMER_DIV_CONF: u32 = <span class="number">0x3E0</span>;
<a href=#143 id=143 data-nosnippet>143</a>
<a href=#144 id=144 data-nosnippet>144</a><span class="attr">#[derive(Copy, Clone)]
<a href=#145 id=145 data-nosnippet>145</a>#[allow(dead_code, non_camel_case_types)]
<a href=#146 id=146 data-nosnippet>146</a></span><span class="kw">enum </span>ApicRegister {
<a href=#147 id=147 data-nosnippet>147</a>    XAPIC_ID = XAPIC_ID <span class="kw">as </span>isize,
<a href=#148 id=148 data-nosnippet>148</a>    XAPIC_VERSION = XAPIC_VERSION <span class="kw">as </span>isize,
<a href=#149 id=149 data-nosnippet>149</a>    XAPIC_TPR = XAPIC_TPR <span class="kw">as </span>isize,
<a href=#150 id=150 data-nosnippet>150</a>    XAPIC_PPR = XAPIC_PPR <span class="kw">as </span>isize,
<a href=#151 id=151 data-nosnippet>151</a>    XAPIC_EOI = XAPIC_EOI <span class="kw">as </span>isize,
<a href=#152 id=152 data-nosnippet>152</a>    XAPIC_LDR = XAPIC_LDR <span class="kw">as </span>isize,
<a href=#153 id=153 data-nosnippet>153</a>    XAPIC_SVR = XAPIC_SVR <span class="kw">as </span>isize,
<a href=#154 id=154 data-nosnippet>154</a>    XAPIC_ISR0 = XAPIC_ISR0 <span class="kw">as </span>isize,
<a href=#155 id=155 data-nosnippet>155</a>    XAPIC_ISR1 = XAPIC_ISR1 <span class="kw">as </span>isize,
<a href=#156 id=156 data-nosnippet>156</a>    XAPIC_ISR2 = XAPIC_ISR2 <span class="kw">as </span>isize,
<a href=#157 id=157 data-nosnippet>157</a>    XAPIC_ISR3 = XAPIC_ISR3 <span class="kw">as </span>isize,
<a href=#158 id=158 data-nosnippet>158</a>    XAPIC_ISR4 = XAPIC_ISR4 <span class="kw">as </span>isize,
<a href=#159 id=159 data-nosnippet>159</a>    XAPIC_ISR5 = XAPIC_ISR5 <span class="kw">as </span>isize,
<a href=#160 id=160 data-nosnippet>160</a>    XAPIC_ISR6 = XAPIC_ISR6 <span class="kw">as </span>isize,
<a href=#161 id=161 data-nosnippet>161</a>    XAPIC_ISR7 = XAPIC_ISR7 <span class="kw">as </span>isize,
<a href=#162 id=162 data-nosnippet>162</a>    XAPIC_TMR0 = XAPIC_TMR0 <span class="kw">as </span>isize,
<a href=#163 id=163 data-nosnippet>163</a>    XAPIC_TMR1 = XAPIC_TMR1 <span class="kw">as </span>isize,
<a href=#164 id=164 data-nosnippet>164</a>    XAPIC_TMR2 = XAPIC_TMR2 <span class="kw">as </span>isize,
<a href=#165 id=165 data-nosnippet>165</a>    XAPIC_TMR3 = XAPIC_TMR3 <span class="kw">as </span>isize,
<a href=#166 id=166 data-nosnippet>166</a>    XAPIC_TMR4 = XAPIC_TMR4 <span class="kw">as </span>isize,
<a href=#167 id=167 data-nosnippet>167</a>    XAPIC_TMR5 = XAPIC_TMR5 <span class="kw">as </span>isize,
<a href=#168 id=168 data-nosnippet>168</a>    XAPIC_TMR6 = XAPIC_TMR6 <span class="kw">as </span>isize,
<a href=#169 id=169 data-nosnippet>169</a>    XAPIC_TMR7 = XAPIC_TMR7 <span class="kw">as </span>isize,
<a href=#170 id=170 data-nosnippet>170</a>    XAPIC_IRR0 = XAPIC_IRR0 <span class="kw">as </span>isize,
<a href=#171 id=171 data-nosnippet>171</a>    XAPIC_IRR1 = XAPIC_IRR1 <span class="kw">as </span>isize,
<a href=#172 id=172 data-nosnippet>172</a>    XAPIC_IRR2 = XAPIC_IRR2 <span class="kw">as </span>isize,
<a href=#173 id=173 data-nosnippet>173</a>    XAPIC_IRR3 = XAPIC_IRR3 <span class="kw">as </span>isize,
<a href=#174 id=174 data-nosnippet>174</a>    XAPIC_IRR4 = XAPIC_IRR4 <span class="kw">as </span>isize,
<a href=#175 id=175 data-nosnippet>175</a>    XAPIC_IRR5 = XAPIC_IRR5 <span class="kw">as </span>isize,
<a href=#176 id=176 data-nosnippet>176</a>    XAPIC_IRR6 = XAPIC_IRR6 <span class="kw">as </span>isize,
<a href=#177 id=177 data-nosnippet>177</a>    XAPIC_IRR7 = XAPIC_IRR7 <span class="kw">as </span>isize,
<a href=#178 id=178 data-nosnippet>178</a>    XAPIC_ESR = XAPIC_ESR <span class="kw">as </span>isize,
<a href=#179 id=179 data-nosnippet>179</a>    XAPIC_LVT_CMCI = XAPIC_LVT_CMCI <span class="kw">as </span>isize,
<a href=#180 id=180 data-nosnippet>180</a>    XAPIC_ICR0 = XAPIC_ICR0 <span class="kw">as </span>isize,
<a href=#181 id=181 data-nosnippet>181</a>    XAPIC_ICR1 = XAPIC_ICR1 <span class="kw">as </span>isize,
<a href=#182 id=182 data-nosnippet>182</a>    XAPIC_LVT_TIMER = XAPIC_LVT_TIMER <span class="kw">as </span>isize,
<a href=#183 id=183 data-nosnippet>183</a>    XAPIC_LVT_THERMAL = XAPIC_LVT_THERMAL <span class="kw">as </span>isize,
<a href=#184 id=184 data-nosnippet>184</a>    XAPIC_LVT_PMI = XAPIC_LVT_PMI <span class="kw">as </span>isize,
<a href=#185 id=185 data-nosnippet>185</a>    XAPIC_LVT_LINT0 = XAPIC_LVT_LINT0 <span class="kw">as </span>isize,
<a href=#186 id=186 data-nosnippet>186</a>    XAPIC_LVT_LINT1 = XAPIC_LVT_LINT1 <span class="kw">as </span>isize,
<a href=#187 id=187 data-nosnippet>187</a>    XAPIC_LVT_ERROR = XAPIC_LVT_ERROR <span class="kw">as </span>isize,
<a href=#188 id=188 data-nosnippet>188</a>    XAPIC_TIMER_INIT_COUNT = XAPIC_TIMER_INIT_COUNT <span class="kw">as </span>isize,
<a href=#189 id=189 data-nosnippet>189</a>    XAPIC_TIMER_CURRENT_COUNT = XAPIC_TIMER_CURRENT_COUNT <span class="kw">as </span>isize,
<a href=#190 id=190 data-nosnippet>190</a>    XAPIC_TIMER_DIV_CONF = XAPIC_TIMER_DIV_CONF <span class="kw">as </span>isize,
<a href=#191 id=191 data-nosnippet>191</a>}
<a href=#192 id=192 data-nosnippet>192</a>
<a href=#193 id=193 data-nosnippet>193</a><span class="doccomment">/// State for the XAPIC driver.
<a href=#194 id=194 data-nosnippet>194</a></span><span class="attr">#[allow(clippy::clippy::upper_case_acronyms)]
<a href=#195 id=195 data-nosnippet>195</a></span><span class="kw">pub struct </span>XAPIC {
<a href=#196 id=196 data-nosnippet>196</a>    <span class="doccomment">/// Reference to the xAPCI region
<a href=#197 id=197 data-nosnippet>197</a>    </span>mmio_region: <span class="kw-2">&amp;</span><span class="lifetime">'static </span><span class="kw-2">mut </span>[u32],
<a href=#198 id=198 data-nosnippet>198</a>    <span class="doccomment">/// Initial APIC Base register value.
<a href=#199 id=199 data-nosnippet>199</a>    </span>base: u64,
<a href=#200 id=200 data-nosnippet>200</a>}
<a href=#201 id=201 data-nosnippet>201</a>
<a href=#202 id=202 data-nosnippet>202</a><span class="kw">impl </span>fmt::Debug <span class="kw">for </span>XAPIC {
<a href=#203 id=203 data-nosnippet>203</a>    <span class="kw">fn </span>fmt(<span class="kw-2">&amp;</span><span class="self">self</span>, f: <span class="kw-2">&amp;mut </span>fmt::Formatter&lt;<span class="lifetime">'_</span>&gt;) -&gt; fmt::Result {
<a href=#204 id=204 data-nosnippet>204</a>        f.debug_struct(<span class="string">"XAPIC"</span>)
<a href=#205 id=205 data-nosnippet>205</a>            .field(<span class="string">"XAPIC_ID"</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.read(ApicRegister::XAPIC_ID))
<a href=#206 id=206 data-nosnippet>206</a>            .field(<span class="string">"XAPIC_VERSION"</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.read(ApicRegister::XAPIC_VERSION))
<a href=#207 id=207 data-nosnippet>207</a>            .field(<span class="string">"XAPIC_TPR"</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.read(ApicRegister::XAPIC_TPR))
<a href=#208 id=208 data-nosnippet>208</a>            .field(<span class="string">"XAPIC_PPR"</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.read(ApicRegister::XAPIC_PPR))
<a href=#209 id=209 data-nosnippet>209</a>            .field(<span class="string">"XAPIC_EOI"</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.read(ApicRegister::XAPIC_EOI))
<a href=#210 id=210 data-nosnippet>210</a>            .field(<span class="string">"XAPIC_LDR"</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.read(ApicRegister::XAPIC_LDR))
<a href=#211 id=211 data-nosnippet>211</a>            .field(<span class="string">"XAPIC_SVR"</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.read(ApicRegister::XAPIC_SVR))
<a href=#212 id=212 data-nosnippet>212</a>            .field(<span class="string">"XAPIC_ISR0"</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.read(ApicRegister::XAPIC_ISR0))
<a href=#213 id=213 data-nosnippet>213</a>            .field(<span class="string">"XAPIC_ISR1"</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.read(ApicRegister::XAPIC_ISR1))
<a href=#214 id=214 data-nosnippet>214</a>            .field(<span class="string">"XAPIC_ISR2"</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.read(ApicRegister::XAPIC_ISR2))
<a href=#215 id=215 data-nosnippet>215</a>            .field(<span class="string">"XAPIC_ISR3"</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.read(ApicRegister::XAPIC_ISR3))
<a href=#216 id=216 data-nosnippet>216</a>            .field(<span class="string">"XAPIC_ISR4"</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.read(ApicRegister::XAPIC_ISR4))
<a href=#217 id=217 data-nosnippet>217</a>            .field(<span class="string">"XAPIC_ISR5"</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.read(ApicRegister::XAPIC_ISR5))
<a href=#218 id=218 data-nosnippet>218</a>            .field(<span class="string">"XAPIC_ISR6"</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.read(ApicRegister::XAPIC_ISR6))
<a href=#219 id=219 data-nosnippet>219</a>            .field(<span class="string">"XAPIC_ISR7"</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.read(ApicRegister::XAPIC_ISR7))
<a href=#220 id=220 data-nosnippet>220</a>            .field(<span class="string">"XAPIC_TMR0"</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.read(ApicRegister::XAPIC_TMR0))
<a href=#221 id=221 data-nosnippet>221</a>            .field(<span class="string">"XAPIC_TMR1"</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.read(ApicRegister::XAPIC_TMR1))
<a href=#222 id=222 data-nosnippet>222</a>            .field(<span class="string">"XAPIC_TMR2"</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.read(ApicRegister::XAPIC_TMR2))
<a href=#223 id=223 data-nosnippet>223</a>            .field(<span class="string">"XAPIC_TMR3"</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.read(ApicRegister::XAPIC_TMR3))
<a href=#224 id=224 data-nosnippet>224</a>            .field(<span class="string">"XAPIC_TMR4"</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.read(ApicRegister::XAPIC_TMR4))
<a href=#225 id=225 data-nosnippet>225</a>            .field(<span class="string">"XAPIC_TMR5"</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.read(ApicRegister::XAPIC_TMR5))
<a href=#226 id=226 data-nosnippet>226</a>            .field(<span class="string">"XAPIC_TMR6"</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.read(ApicRegister::XAPIC_TMR6))
<a href=#227 id=227 data-nosnippet>227</a>            .field(<span class="string">"XAPIC_TMR7"</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.read(ApicRegister::XAPIC_TMR7))
<a href=#228 id=228 data-nosnippet>228</a>            .field(<span class="string">"XAPIC_IRR0"</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.read(ApicRegister::XAPIC_IRR0))
<a href=#229 id=229 data-nosnippet>229</a>            .field(<span class="string">"XAPIC_IRR1"</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.read(ApicRegister::XAPIC_IRR1))
<a href=#230 id=230 data-nosnippet>230</a>            .field(<span class="string">"XAPIC_IRR2"</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.read(ApicRegister::XAPIC_IRR2))
<a href=#231 id=231 data-nosnippet>231</a>            .field(<span class="string">"XAPIC_IRR3"</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.read(ApicRegister::XAPIC_IRR3))
<a href=#232 id=232 data-nosnippet>232</a>            .field(<span class="string">"XAPIC_IRR4"</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.read(ApicRegister::XAPIC_IRR4))
<a href=#233 id=233 data-nosnippet>233</a>            .field(<span class="string">"XAPIC_IRR5"</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.read(ApicRegister::XAPIC_IRR5))
<a href=#234 id=234 data-nosnippet>234</a>            .field(<span class="string">"XAPIC_IRR6"</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.read(ApicRegister::XAPIC_IRR6))
<a href=#235 id=235 data-nosnippet>235</a>            .field(<span class="string">"XAPIC_IRR7"</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.read(ApicRegister::XAPIC_IRR7))
<a href=#236 id=236 data-nosnippet>236</a>            .field(<span class="string">"XAPIC_ESR"</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.read(ApicRegister::XAPIC_ESR))
<a href=#237 id=237 data-nosnippet>237</a>            .field(<span class="string">"XAPIC_LVT_CMCI"</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.read(ApicRegister::XAPIC_LVT_CMCI))
<a href=#238 id=238 data-nosnippet>238</a>            .field(<span class="string">"XAPIC_ICR0"</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.read(ApicRegister::XAPIC_ICR0))
<a href=#239 id=239 data-nosnippet>239</a>            .field(<span class="string">"XAPIC_ICR1"</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.read(ApicRegister::XAPIC_ICR1))
<a href=#240 id=240 data-nosnippet>240</a>            .field(<span class="string">"XAPIC_LVT_TIMER"</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.read(ApicRegister::XAPIC_LVT_TIMER))
<a href=#241 id=241 data-nosnippet>241</a>            .field(
<a href=#242 id=242 data-nosnippet>242</a>                <span class="string">"XAPIC_LVT_THERMAL"</span>,
<a href=#243 id=243 data-nosnippet>243</a>                <span class="kw-2">&amp;</span><span class="self">self</span>.read(ApicRegister::XAPIC_LVT_THERMAL),
<a href=#244 id=244 data-nosnippet>244</a>            )
<a href=#245 id=245 data-nosnippet>245</a>            .field(<span class="string">"XAPIC_LVT_PMI"</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.read(ApicRegister::XAPIC_LVT_PMI))
<a href=#246 id=246 data-nosnippet>246</a>            .field(<span class="string">"XAPIC_LVT_LINT0"</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.read(ApicRegister::XAPIC_LVT_LINT0))
<a href=#247 id=247 data-nosnippet>247</a>            .field(<span class="string">"XAPIC_LVT_LINT1"</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.read(ApicRegister::XAPIC_LVT_LINT1))
<a href=#248 id=248 data-nosnippet>248</a>            .field(<span class="string">"XAPIC_LVT_ERROR"</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.read(ApicRegister::XAPIC_LVT_ERROR))
<a href=#249 id=249 data-nosnippet>249</a>            .field(
<a href=#250 id=250 data-nosnippet>250</a>                <span class="string">"XAPIC_TIMER_INIT_COUNT"</span>,
<a href=#251 id=251 data-nosnippet>251</a>                <span class="kw-2">&amp;</span><span class="self">self</span>.read(ApicRegister::XAPIC_TIMER_INIT_COUNT),
<a href=#252 id=252 data-nosnippet>252</a>            )
<a href=#253 id=253 data-nosnippet>253</a>            .field(
<a href=#254 id=254 data-nosnippet>254</a>                <span class="string">"XAPIC_TIMER_CURRENT_COUNT"</span>,
<a href=#255 id=255 data-nosnippet>255</a>                <span class="kw-2">&amp;</span><span class="self">self</span>.read(ApicRegister::XAPIC_TIMER_CURRENT_COUNT),
<a href=#256 id=256 data-nosnippet>256</a>            )
<a href=#257 id=257 data-nosnippet>257</a>            .field(
<a href=#258 id=258 data-nosnippet>258</a>                <span class="string">"XAPIC_TIMER_DIV_CONF"</span>,
<a href=#259 id=259 data-nosnippet>259</a>                <span class="kw-2">&amp;</span><span class="self">self</span>.read(ApicRegister::XAPIC_TIMER_DIV_CONF),
<a href=#260 id=260 data-nosnippet>260</a>            )
<a href=#261 id=261 data-nosnippet>261</a>            .finish()
<a href=#262 id=262 data-nosnippet>262</a>    }
<a href=#263 id=263 data-nosnippet>263</a>}
<a href=#264 id=264 data-nosnippet>264</a>
<a href=#265 id=265 data-nosnippet>265</a><span class="kw">impl </span>XAPIC {
<a href=#266 id=266 data-nosnippet>266</a>    <span class="doccomment">/// Create a new xAPIC object for the local CPU.
<a href=#267 id=267 data-nosnippet>267</a>    ///
<a href=#268 id=268 data-nosnippet>268</a>    /// Pass the xAPCI region which is at XXX unless you have
<a href=#269 id=269 data-nosnippet>269</a>    /// relocated the region.
<a href=#270 id=270 data-nosnippet>270</a>    </span><span class="kw">pub fn </span>new(apic_region: <span class="kw-2">&amp;</span><span class="lifetime">'static </span><span class="kw-2">mut </span>[u32]) -&gt; XAPIC {
<a href=#271 id=271 data-nosnippet>271</a>        <span class="kw">unsafe </span>{
<a href=#272 id=272 data-nosnippet>272</a>            XAPIC {
<a href=#273 id=273 data-nosnippet>273</a>                mmio_region: apic_region,
<a href=#274 id=274 data-nosnippet>274</a>                base: rdmsr(IA32_APIC_BASE),
<a href=#275 id=275 data-nosnippet>275</a>            }
<a href=#276 id=276 data-nosnippet>276</a>        }
<a href=#277 id=277 data-nosnippet>277</a>    }
<a href=#278 id=278 data-nosnippet>278</a>
<a href=#279 id=279 data-nosnippet>279</a>    <span class="doccomment">/// Attach driver to the xAPIC (enables device).
<a href=#280 id=280 data-nosnippet>280</a>    </span><span class="kw">pub fn </span>attach(<span class="kw-2">&amp;mut </span><span class="self">self</span>) {
<a href=#281 id=281 data-nosnippet>281</a>        <span class="comment">// Enable
<a href=#282 id=282 data-nosnippet>282</a>        </span><span class="kw">unsafe </span>{
<a href=#283 id=283 data-nosnippet>283</a>            <span class="comment">// Enable xAPIC globally
<a href=#284 id=284 data-nosnippet>284</a>            </span><span class="self">self</span>.base = rdmsr(IA32_APIC_BASE);
<a href=#285 id=285 data-nosnippet>285</a>            <span class="self">self</span>.base.set_bit(<span class="number">11</span>, <span class="bool-val">true</span>);
<a href=#286 id=286 data-nosnippet>286</a>            wrmsr(IA32_APIC_BASE, <span class="self">self</span>.base);
<a href=#287 id=287 data-nosnippet>287</a>
<a href=#288 id=288 data-nosnippet>288</a>            <span class="comment">// Enable this XAPIC (set bit 8, spurious IRQ vector 15)
<a href=#289 id=289 data-nosnippet>289</a>            </span><span class="kw">let </span>svr: u32 = <span class="number">1 </span>&lt;&lt; <span class="number">8 </span>| <span class="number">15</span>;
<a href=#290 id=290 data-nosnippet>290</a>            <span class="self">self</span>.write(ApicRegister::XAPIC_SVR, svr);
<a href=#291 id=291 data-nosnippet>291</a>        }
<a href=#292 id=292 data-nosnippet>292</a>    }
<a href=#293 id=293 data-nosnippet>293</a>
<a href=#294 id=294 data-nosnippet>294</a>    <span class="doccomment">/// Detach driver form the xAPIC (disables device).
<a href=#295 id=295 data-nosnippet>295</a>    </span><span class="kw">pub fn </span>detach(<span class="kw-2">&amp;mut </span><span class="self">self</span>) {
<a href=#296 id=296 data-nosnippet>296</a>        <span class="kw">unsafe </span>{
<a href=#297 id=297 data-nosnippet>297</a>            <span class="self">self</span>.base = rdmsr(IA32_APIC_BASE);
<a href=#298 id=298 data-nosnippet>298</a>            <span class="self">self</span>.base.set_bit(<span class="number">11</span>, <span class="bool-val">false</span>); <span class="comment">// Disable xAPIC
<a href=#299 id=299 data-nosnippet>299</a>            </span>wrmsr(IA32_APIC_BASE, <span class="self">self</span>.base);
<a href=#300 id=300 data-nosnippet>300</a>        }
<a href=#301 id=301 data-nosnippet>301</a>    }
<a href=#302 id=302 data-nosnippet>302</a>
<a href=#303 id=303 data-nosnippet>303</a>    <span class="doccomment">/// Read a register from the MMIO region.
<a href=#304 id=304 data-nosnippet>304</a>    </span><span class="kw">fn </span>read(<span class="kw-2">&amp;</span><span class="self">self</span>, offset: ApicRegister) -&gt; u32 {
<a href=#305 id=305 data-nosnippet>305</a>        <span class="macro">assert!</span>(offset <span class="kw">as </span>usize % <span class="number">4 </span>== <span class="number">0</span>);
<a href=#306 id=306 data-nosnippet>306</a>        <span class="kw">let </span>index = offset <span class="kw">as </span>usize / <span class="number">4</span>;
<a href=#307 id=307 data-nosnippet>307</a>        <span class="kw">unsafe </span>{ core::ptr::read_volatile(<span class="kw-2">&amp;</span><span class="self">self</span>.mmio_region[index]) }
<a href=#308 id=308 data-nosnippet>308</a>    }
<a href=#309 id=309 data-nosnippet>309</a>
<a href=#310 id=310 data-nosnippet>310</a>    <span class="doccomment">/// write a register in the MMIO region.
<a href=#311 id=311 data-nosnippet>311</a>    </span><span class="kw">fn </span>write(<span class="kw-2">&amp;mut </span><span class="self">self</span>, offset: ApicRegister, val: u32) {
<a href=#312 id=312 data-nosnippet>312</a>        <span class="macro">assert!</span>(offset <span class="kw">as </span>usize % <span class="number">4 </span>== <span class="number">0</span>);
<a href=#313 id=313 data-nosnippet>313</a>        <span class="kw">let </span>index = offset <span class="kw">as </span>usize / <span class="number">4</span>;
<a href=#314 id=314 data-nosnippet>314</a>        <span class="kw">unsafe </span>{ core::ptr::write_volatile(<span class="kw-2">&amp;mut </span><span class="self">self</span>.mmio_region[index], val) }
<a href=#315 id=315 data-nosnippet>315</a>    }
<a href=#316 id=316 data-nosnippet>316</a>}
<a href=#317 id=317 data-nosnippet>317</a>
<a href=#318 id=318 data-nosnippet>318</a><span class="kw">impl </span>ApicControl <span class="kw">for </span>XAPIC {
<a href=#319 id=319 data-nosnippet>319</a>    <span class="doccomment">/// Is this the bootstrap core?
<a href=#320 id=320 data-nosnippet>320</a>    </span><span class="kw">fn </span>bsp(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
<a href=#321 id=321 data-nosnippet>321</a>        (<span class="self">self</span>.base &amp; (<span class="number">1 </span>&lt;&lt; <span class="number">8</span>)) &gt; <span class="number">0
<a href=#322 id=322 data-nosnippet>322</a>    </span>}
<a href=#323 id=323 data-nosnippet>323</a>
<a href=#324 id=324 data-nosnippet>324</a>    <span class="doccomment">/// Read local APIC ID.
<a href=#325 id=325 data-nosnippet>325</a>    </span><span class="kw">fn </span>id(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u32 {
<a href=#326 id=326 data-nosnippet>326</a>        <span class="self">self</span>.read(ApicRegister::XAPIC_ID)
<a href=#327 id=327 data-nosnippet>327</a>    }
<a href=#328 id=328 data-nosnippet>328</a>
<a href=#329 id=329 data-nosnippet>329</a>    <span class="kw">fn </span>logical_id(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u32 {
<a href=#330 id=330 data-nosnippet>330</a>        <span class="self">self</span>.read(ApicRegister::XAPIC_LDR)
<a href=#331 id=331 data-nosnippet>331</a>    }
<a href=#332 id=332 data-nosnippet>332</a>
<a href=#333 id=333 data-nosnippet>333</a>    <span class="doccomment">/// Read APIC version
<a href=#334 id=334 data-nosnippet>334</a>    </span><span class="kw">fn </span>version(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u32 {
<a href=#335 id=335 data-nosnippet>335</a>        <span class="self">self</span>.read(ApicRegister::XAPIC_VERSION)
<a href=#336 id=336 data-nosnippet>336</a>    }
<a href=#337 id=337 data-nosnippet>337</a>
<a href=#338 id=338 data-nosnippet>338</a>    <span class="doccomment">/// End Of Interrupt -- Acknowledge interrupt delivery.
<a href=#339 id=339 data-nosnippet>339</a>    </span><span class="kw">fn </span>eoi(<span class="kw-2">&amp;mut </span><span class="self">self</span>) {
<a href=#340 id=340 data-nosnippet>340</a>        <span class="self">self</span>.write(ApicRegister::XAPIC_EOI, <span class="number">0</span>);
<a href=#341 id=341 data-nosnippet>341</a>    }
<a href=#342 id=342 data-nosnippet>342</a>
<a href=#343 id=343 data-nosnippet>343</a>    <span class="doccomment">/// Enable TSC timer.
<a href=#344 id=344 data-nosnippet>344</a>    </span><span class="kw">fn </span>tsc_enable(<span class="kw-2">&amp;mut </span><span class="self">self</span>, vector: u8) {
<a href=#345 id=345 data-nosnippet>345</a>        <span class="kw">let </span><span class="kw-2">mut </span>lvt: u32 = <span class="self">self</span>.read(ApicRegister::XAPIC_LVT_TIMER);
<a href=#346 id=346 data-nosnippet>346</a>        lvt &amp;= !<span class="number">0xff</span>;
<a href=#347 id=347 data-nosnippet>347</a>        lvt |= vector <span class="kw">as </span>u32;
<a href=#348 id=348 data-nosnippet>348</a>
<a href=#349 id=349 data-nosnippet>349</a>        lvt.set_bit(<span class="number">16</span>, <span class="bool-val">false</span>);
<a href=#350 id=350 data-nosnippet>350</a>        lvt.set_bit(<span class="number">17</span>, <span class="bool-val">false</span>);
<a href=#351 id=351 data-nosnippet>351</a>        lvt.set_bit(<span class="number">18</span>, <span class="bool-val">true</span>);
<a href=#352 id=352 data-nosnippet>352</a>        <span class="self">self</span>.write(ApicRegister::XAPIC_LVT_TIMER, lvt);
<a href=#353 id=353 data-nosnippet>353</a>    }
<a href=#354 id=354 data-nosnippet>354</a>
<a href=#355 id=355 data-nosnippet>355</a>    <span class="doccomment">/// Set TSC deadline value.
<a href=#356 id=356 data-nosnippet>356</a>    </span><span class="kw">fn </span>tsc_set(<span class="kw-2">&amp;</span><span class="self">self</span>, value: u64) {
<a href=#357 id=357 data-nosnippet>357</a>        <span class="kw">unsafe </span>{
<a href=#358 id=358 data-nosnippet>358</a>            wrmsr(IA32_TSC_DEADLINE, value);
<a href=#359 id=359 data-nosnippet>359</a>        }
<a href=#360 id=360 data-nosnippet>360</a>    }
<a href=#361 id=361 data-nosnippet>361</a>
<a href=#362 id=362 data-nosnippet>362</a>    <span class="doccomment">/// Send a INIT IPI to a core.
<a href=#363 id=363 data-nosnippet>363</a>    </span><span class="kw">unsafe fn </span>ipi_init(<span class="kw-2">&amp;mut </span><span class="self">self</span>, core: ApicId) {
<a href=#364 id=364 data-nosnippet>364</a>        <span class="kw">let </span>icr = Icr::for_xapic(
<a href=#365 id=365 data-nosnippet>365</a>            <span class="number">0</span>,
<a href=#366 id=366 data-nosnippet>366</a>            core,
<a href=#367 id=367 data-nosnippet>367</a>            DestinationShorthand::NoShorthand,
<a href=#368 id=368 data-nosnippet>368</a>            DeliveryMode::Init,
<a href=#369 id=369 data-nosnippet>369</a>            DestinationMode::Physical,
<a href=#370 id=370 data-nosnippet>370</a>            DeliveryStatus::Idle,
<a href=#371 id=371 data-nosnippet>371</a>            Level::Assert,
<a href=#372 id=372 data-nosnippet>372</a>            TriggerMode::Level,
<a href=#373 id=373 data-nosnippet>373</a>        );
<a href=#374 id=374 data-nosnippet>374</a>        <span class="self">self</span>.send_ipi(icr);
<a href=#375 id=375 data-nosnippet>375</a>    }
<a href=#376 id=376 data-nosnippet>376</a>
<a href=#377 id=377 data-nosnippet>377</a>    <span class="doccomment">/// Deassert INIT IPI.
<a href=#378 id=378 data-nosnippet>378</a>    </span><span class="kw">unsafe fn </span>ipi_init_deassert(<span class="kw-2">&amp;mut </span><span class="self">self</span>) {
<a href=#379 id=379 data-nosnippet>379</a>        <span class="kw">let </span>icr = Icr::for_xapic(
<a href=#380 id=380 data-nosnippet>380</a>            <span class="number">0</span>,
<a href=#381 id=381 data-nosnippet>381</a>            ApicId::XApic(<span class="number">0</span>),
<a href=#382 id=382 data-nosnippet>382</a>            <span class="comment">// INIT deassert is always sent to everyone, so we are supposed to specify:
<a href=#383 id=383 data-nosnippet>383</a>            </span>DestinationShorthand::AllIncludingSelf,
<a href=#384 id=384 data-nosnippet>384</a>            DeliveryMode::Init,
<a href=#385 id=385 data-nosnippet>385</a>            DestinationMode::Physical,
<a href=#386 id=386 data-nosnippet>386</a>            DeliveryStatus::Idle,
<a href=#387 id=387 data-nosnippet>387</a>            Level::Deassert,
<a href=#388 id=388 data-nosnippet>388</a>            TriggerMode::Level,
<a href=#389 id=389 data-nosnippet>389</a>        );
<a href=#390 id=390 data-nosnippet>390</a>        <span class="self">self</span>.send_ipi(icr);
<a href=#391 id=391 data-nosnippet>391</a>    }
<a href=#392 id=392 data-nosnippet>392</a>
<a href=#393 id=393 data-nosnippet>393</a>    <span class="doccomment">/// Send a STARTUP IPI to a core.
<a href=#394 id=394 data-nosnippet>394</a>    </span><span class="kw">unsafe fn </span>ipi_startup(<span class="kw-2">&amp;mut </span><span class="self">self</span>, core: ApicId, start_page: u8) {
<a href=#395 id=395 data-nosnippet>395</a>        <span class="kw">let </span>icr = Icr::for_xapic(
<a href=#396 id=396 data-nosnippet>396</a>            start_page,
<a href=#397 id=397 data-nosnippet>397</a>            core,
<a href=#398 id=398 data-nosnippet>398</a>            DestinationShorthand::NoShorthand,
<a href=#399 id=399 data-nosnippet>399</a>            DeliveryMode::StartUp,
<a href=#400 id=400 data-nosnippet>400</a>            DestinationMode::Physical,
<a href=#401 id=401 data-nosnippet>401</a>            DeliveryStatus::Idle,
<a href=#402 id=402 data-nosnippet>402</a>            Level::Assert,
<a href=#403 id=403 data-nosnippet>403</a>            TriggerMode::Edge,
<a href=#404 id=404 data-nosnippet>404</a>        );
<a href=#405 id=405 data-nosnippet>405</a>        <span class="self">self</span>.send_ipi(icr);
<a href=#406 id=406 data-nosnippet>406</a>    }
<a href=#407 id=407 data-nosnippet>407</a>
<a href=#408 id=408 data-nosnippet>408</a>    <span class="doccomment">/// Send a generic IPI.
<a href=#409 id=409 data-nosnippet>409</a>    </span><span class="kw">unsafe fn </span>send_ipi(<span class="kw-2">&amp;mut </span><span class="self">self</span>, icr: Icr) {
<a href=#410 id=410 data-nosnippet>410</a>        <span class="self">self</span>.write(ApicRegister::XAPIC_ESR, <span class="number">0</span>);
<a href=#411 id=411 data-nosnippet>411</a>        <span class="self">self</span>.write(ApicRegister::XAPIC_ESR, <span class="number">0</span>);
<a href=#412 id=412 data-nosnippet>412</a>
<a href=#413 id=413 data-nosnippet>413</a>        <span class="comment">// 10.6 ISSUING INTERPROCESSOR INTERRUPTS
<a href=#414 id=414 data-nosnippet>414</a>        </span><span class="self">self</span>.write(ApicRegister::XAPIC_ICR1, icr.upper());
<a href=#415 id=415 data-nosnippet>415</a>        <span class="self">self</span>.write(ApicRegister::XAPIC_ICR0, icr.lower());
<a href=#416 id=416 data-nosnippet>416</a>
<a href=#417 id=417 data-nosnippet>417</a>        <span class="kw">loop </span>{
<a href=#418 id=418 data-nosnippet>418</a>            <span class="kw">let </span>icr = <span class="self">self</span>.read(ApicRegister::XAPIC_ICR0);
<a href=#419 id=419 data-nosnippet>419</a>            <span class="kw">if </span>(icr &gt;&gt; <span class="number">12 </span>&amp; <span class="number">0x1</span>) == <span class="number">0 </span>{
<a href=#420 id=420 data-nosnippet>420</a>                <span class="kw">break</span>;
<a href=#421 id=421 data-nosnippet>421</a>            }
<a href=#422 id=422 data-nosnippet>422</a>            <span class="kw">if </span><span class="self">self</span>.read(ApicRegister::XAPIC_ESR) &gt; <span class="number">0 </span>{
<a href=#423 id=423 data-nosnippet>423</a>                <span class="kw">break</span>;
<a href=#424 id=424 data-nosnippet>424</a>            }
<a href=#425 id=425 data-nosnippet>425</a>        }
<a href=#426 id=426 data-nosnippet>426</a>    }
<a href=#427 id=427 data-nosnippet>427</a>}
</code></pre></div></section></main></body></html>