Classic Timing Analyzer report for ControlUnit
Tue Oct 27 16:25:43 2015
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Clock'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                           ;
+------------------------------+-------+---------------+----------------------------------+-------------------------+------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                    ; To                     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-------------------------+------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; -2.907 ns                        ; SW[9]                   ; state.Input            ; --         ; Clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 13.756 ns                        ; state.decode            ; LEDG[5]                ; Clock      ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 8.617 ns                         ; SW[8]                   ; LEDR[7]                ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 4.543 ns                         ; SW[1]                   ; state.jz               ; --         ; Clock    ; 0            ;
; Clock Setup: 'Clock'         ; N/A   ; None          ; 209.16 MHz ( period = 4.781 ns ) ; Part1:clk_div|count[19] ; Part1:clk_div|count[0] ; Clock      ; Clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                         ;                        ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-------------------------+------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clock'                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+-------------------------+-------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                    ; To                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------+-------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 209.16 MHz ( period = 4.781 ns )                    ; Part1:clk_div|count[19] ; Part1:clk_div|count[15] ; Clock      ; Clock    ; None                        ; None                      ; 4.533 ns                ;
; N/A                                     ; 209.16 MHz ( period = 4.781 ns )                    ; Part1:clk_div|count[19] ; Part1:clk_div|count[10] ; Clock      ; Clock    ; None                        ; None                      ; 4.533 ns                ;
; N/A                                     ; 209.16 MHz ( period = 4.781 ns )                    ; Part1:clk_div|count[19] ; Part1:clk_div|count[13] ; Clock      ; Clock    ; None                        ; None                      ; 4.533 ns                ;
; N/A                                     ; 209.16 MHz ( period = 4.781 ns )                    ; Part1:clk_div|count[19] ; Part1:clk_div|count[11] ; Clock      ; Clock    ; None                        ; None                      ; 4.533 ns                ;
; N/A                                     ; 209.16 MHz ( period = 4.781 ns )                    ; Part1:clk_div|count[19] ; Part1:clk_div|count[14] ; Clock      ; Clock    ; None                        ; None                      ; 4.533 ns                ;
; N/A                                     ; 209.16 MHz ( period = 4.781 ns )                    ; Part1:clk_div|count[19] ; Part1:clk_div|count[12] ; Clock      ; Clock    ; None                        ; None                      ; 4.533 ns                ;
; N/A                                     ; 209.16 MHz ( period = 4.781 ns )                    ; Part1:clk_div|count[19] ; Part1:clk_div|count[7]  ; Clock      ; Clock    ; None                        ; None                      ; 4.533 ns                ;
; N/A                                     ; 209.16 MHz ( period = 4.781 ns )                    ; Part1:clk_div|count[19] ; Part1:clk_div|count[6]  ; Clock      ; Clock    ; None                        ; None                      ; 4.533 ns                ;
; N/A                                     ; 209.16 MHz ( period = 4.781 ns )                    ; Part1:clk_div|count[19] ; Part1:clk_div|count[8]  ; Clock      ; Clock    ; None                        ; None                      ; 4.533 ns                ;
; N/A                                     ; 209.16 MHz ( period = 4.781 ns )                    ; Part1:clk_div|count[19] ; Part1:clk_div|count[9]  ; Clock      ; Clock    ; None                        ; None                      ; 4.533 ns                ;
; N/A                                     ; 209.16 MHz ( period = 4.781 ns )                    ; Part1:clk_div|count[19] ; Part1:clk_div|count[5]  ; Clock      ; Clock    ; None                        ; None                      ; 4.533 ns                ;
; N/A                                     ; 209.16 MHz ( period = 4.781 ns )                    ; Part1:clk_div|count[19] ; Part1:clk_div|count[4]  ; Clock      ; Clock    ; None                        ; None                      ; 4.533 ns                ;
; N/A                                     ; 209.16 MHz ( period = 4.781 ns )                    ; Part1:clk_div|count[19] ; Part1:clk_div|count[3]  ; Clock      ; Clock    ; None                        ; None                      ; 4.533 ns                ;
; N/A                                     ; 209.16 MHz ( period = 4.781 ns )                    ; Part1:clk_div|count[19] ; Part1:clk_div|count[2]  ; Clock      ; Clock    ; None                        ; None                      ; 4.533 ns                ;
; N/A                                     ; 209.16 MHz ( period = 4.781 ns )                    ; Part1:clk_div|count[19] ; Part1:clk_div|count[1]  ; Clock      ; Clock    ; None                        ; None                      ; 4.533 ns                ;
; N/A                                     ; 209.16 MHz ( period = 4.781 ns )                    ; Part1:clk_div|count[19] ; Part1:clk_div|count[0]  ; Clock      ; Clock    ; None                        ; None                      ; 4.533 ns                ;
; N/A                                     ; 217.20 MHz ( period = 4.604 ns )                    ; Part1:clk_div|count[13] ; Part1:clk_div|count[15] ; Clock      ; Clock    ; None                        ; None                      ; 4.365 ns                ;
; N/A                                     ; 217.20 MHz ( period = 4.604 ns )                    ; Part1:clk_div|count[13] ; Part1:clk_div|count[10] ; Clock      ; Clock    ; None                        ; None                      ; 4.365 ns                ;
; N/A                                     ; 217.20 MHz ( period = 4.604 ns )                    ; Part1:clk_div|count[13] ; Part1:clk_div|count[13] ; Clock      ; Clock    ; None                        ; None                      ; 4.365 ns                ;
; N/A                                     ; 217.20 MHz ( period = 4.604 ns )                    ; Part1:clk_div|count[13] ; Part1:clk_div|count[11] ; Clock      ; Clock    ; None                        ; None                      ; 4.365 ns                ;
; N/A                                     ; 217.20 MHz ( period = 4.604 ns )                    ; Part1:clk_div|count[13] ; Part1:clk_div|count[14] ; Clock      ; Clock    ; None                        ; None                      ; 4.365 ns                ;
; N/A                                     ; 217.20 MHz ( period = 4.604 ns )                    ; Part1:clk_div|count[13] ; Part1:clk_div|count[12] ; Clock      ; Clock    ; None                        ; None                      ; 4.365 ns                ;
; N/A                                     ; 217.20 MHz ( period = 4.604 ns )                    ; Part1:clk_div|count[13] ; Part1:clk_div|count[7]  ; Clock      ; Clock    ; None                        ; None                      ; 4.365 ns                ;
; N/A                                     ; 217.20 MHz ( period = 4.604 ns )                    ; Part1:clk_div|count[13] ; Part1:clk_div|count[6]  ; Clock      ; Clock    ; None                        ; None                      ; 4.365 ns                ;
; N/A                                     ; 217.20 MHz ( period = 4.604 ns )                    ; Part1:clk_div|count[13] ; Part1:clk_div|count[8]  ; Clock      ; Clock    ; None                        ; None                      ; 4.365 ns                ;
; N/A                                     ; 217.20 MHz ( period = 4.604 ns )                    ; Part1:clk_div|count[13] ; Part1:clk_div|count[9]  ; Clock      ; Clock    ; None                        ; None                      ; 4.365 ns                ;
; N/A                                     ; 217.20 MHz ( period = 4.604 ns )                    ; Part1:clk_div|count[13] ; Part1:clk_div|count[5]  ; Clock      ; Clock    ; None                        ; None                      ; 4.365 ns                ;
; N/A                                     ; 217.20 MHz ( period = 4.604 ns )                    ; Part1:clk_div|count[13] ; Part1:clk_div|count[4]  ; Clock      ; Clock    ; None                        ; None                      ; 4.365 ns                ;
; N/A                                     ; 217.20 MHz ( period = 4.604 ns )                    ; Part1:clk_div|count[13] ; Part1:clk_div|count[3]  ; Clock      ; Clock    ; None                        ; None                      ; 4.365 ns                ;
; N/A                                     ; 217.20 MHz ( period = 4.604 ns )                    ; Part1:clk_div|count[13] ; Part1:clk_div|count[2]  ; Clock      ; Clock    ; None                        ; None                      ; 4.365 ns                ;
; N/A                                     ; 217.20 MHz ( period = 4.604 ns )                    ; Part1:clk_div|count[13] ; Part1:clk_div|count[1]  ; Clock      ; Clock    ; None                        ; None                      ; 4.365 ns                ;
; N/A                                     ; 217.20 MHz ( period = 4.604 ns )                    ; Part1:clk_div|count[13] ; Part1:clk_div|count[0]  ; Clock      ; Clock    ; None                        ; None                      ; 4.365 ns                ;
; N/A                                     ; 217.72 MHz ( period = 4.593 ns )                    ; Part1:clk_div|count[14] ; Part1:clk_div|count[15] ; Clock      ; Clock    ; None                        ; None                      ; 4.354 ns                ;
; N/A                                     ; 217.72 MHz ( period = 4.593 ns )                    ; Part1:clk_div|count[14] ; Part1:clk_div|count[10] ; Clock      ; Clock    ; None                        ; None                      ; 4.354 ns                ;
; N/A                                     ; 217.72 MHz ( period = 4.593 ns )                    ; Part1:clk_div|count[14] ; Part1:clk_div|count[13] ; Clock      ; Clock    ; None                        ; None                      ; 4.354 ns                ;
; N/A                                     ; 217.72 MHz ( period = 4.593 ns )                    ; Part1:clk_div|count[14] ; Part1:clk_div|count[11] ; Clock      ; Clock    ; None                        ; None                      ; 4.354 ns                ;
; N/A                                     ; 217.72 MHz ( period = 4.593 ns )                    ; Part1:clk_div|count[14] ; Part1:clk_div|count[14] ; Clock      ; Clock    ; None                        ; None                      ; 4.354 ns                ;
; N/A                                     ; 217.72 MHz ( period = 4.593 ns )                    ; Part1:clk_div|count[14] ; Part1:clk_div|count[12] ; Clock      ; Clock    ; None                        ; None                      ; 4.354 ns                ;
; N/A                                     ; 217.72 MHz ( period = 4.593 ns )                    ; Part1:clk_div|count[14] ; Part1:clk_div|count[7]  ; Clock      ; Clock    ; None                        ; None                      ; 4.354 ns                ;
; N/A                                     ; 217.72 MHz ( period = 4.593 ns )                    ; Part1:clk_div|count[14] ; Part1:clk_div|count[6]  ; Clock      ; Clock    ; None                        ; None                      ; 4.354 ns                ;
; N/A                                     ; 217.72 MHz ( period = 4.593 ns )                    ; Part1:clk_div|count[14] ; Part1:clk_div|count[8]  ; Clock      ; Clock    ; None                        ; None                      ; 4.354 ns                ;
; N/A                                     ; 217.72 MHz ( period = 4.593 ns )                    ; Part1:clk_div|count[14] ; Part1:clk_div|count[9]  ; Clock      ; Clock    ; None                        ; None                      ; 4.354 ns                ;
; N/A                                     ; 217.72 MHz ( period = 4.593 ns )                    ; Part1:clk_div|count[14] ; Part1:clk_div|count[5]  ; Clock      ; Clock    ; None                        ; None                      ; 4.354 ns                ;
; N/A                                     ; 217.72 MHz ( period = 4.593 ns )                    ; Part1:clk_div|count[14] ; Part1:clk_div|count[4]  ; Clock      ; Clock    ; None                        ; None                      ; 4.354 ns                ;
; N/A                                     ; 217.72 MHz ( period = 4.593 ns )                    ; Part1:clk_div|count[14] ; Part1:clk_div|count[3]  ; Clock      ; Clock    ; None                        ; None                      ; 4.354 ns                ;
; N/A                                     ; 217.72 MHz ( period = 4.593 ns )                    ; Part1:clk_div|count[14] ; Part1:clk_div|count[2]  ; Clock      ; Clock    ; None                        ; None                      ; 4.354 ns                ;
; N/A                                     ; 217.72 MHz ( period = 4.593 ns )                    ; Part1:clk_div|count[14] ; Part1:clk_div|count[1]  ; Clock      ; Clock    ; None                        ; None                      ; 4.354 ns                ;
; N/A                                     ; 217.72 MHz ( period = 4.593 ns )                    ; Part1:clk_div|count[14] ; Part1:clk_div|count[0]  ; Clock      ; Clock    ; None                        ; None                      ; 4.354 ns                ;
; N/A                                     ; 219.06 MHz ( period = 4.565 ns )                    ; Part1:clk_div|count[11] ; Part1:clk_div|count[15] ; Clock      ; Clock    ; None                        ; None                      ; 4.326 ns                ;
; N/A                                     ; 219.06 MHz ( period = 4.565 ns )                    ; Part1:clk_div|count[11] ; Part1:clk_div|count[10] ; Clock      ; Clock    ; None                        ; None                      ; 4.326 ns                ;
; N/A                                     ; 219.06 MHz ( period = 4.565 ns )                    ; Part1:clk_div|count[11] ; Part1:clk_div|count[13] ; Clock      ; Clock    ; None                        ; None                      ; 4.326 ns                ;
; N/A                                     ; 219.06 MHz ( period = 4.565 ns )                    ; Part1:clk_div|count[11] ; Part1:clk_div|count[11] ; Clock      ; Clock    ; None                        ; None                      ; 4.326 ns                ;
; N/A                                     ; 219.06 MHz ( period = 4.565 ns )                    ; Part1:clk_div|count[11] ; Part1:clk_div|count[14] ; Clock      ; Clock    ; None                        ; None                      ; 4.326 ns                ;
; N/A                                     ; 219.06 MHz ( period = 4.565 ns )                    ; Part1:clk_div|count[11] ; Part1:clk_div|count[12] ; Clock      ; Clock    ; None                        ; None                      ; 4.326 ns                ;
; N/A                                     ; 219.06 MHz ( period = 4.565 ns )                    ; Part1:clk_div|count[11] ; Part1:clk_div|count[7]  ; Clock      ; Clock    ; None                        ; None                      ; 4.326 ns                ;
; N/A                                     ; 219.06 MHz ( period = 4.565 ns )                    ; Part1:clk_div|count[11] ; Part1:clk_div|count[6]  ; Clock      ; Clock    ; None                        ; None                      ; 4.326 ns                ;
; N/A                                     ; 219.06 MHz ( period = 4.565 ns )                    ; Part1:clk_div|count[11] ; Part1:clk_div|count[8]  ; Clock      ; Clock    ; None                        ; None                      ; 4.326 ns                ;
; N/A                                     ; 219.06 MHz ( period = 4.565 ns )                    ; Part1:clk_div|count[11] ; Part1:clk_div|count[9]  ; Clock      ; Clock    ; None                        ; None                      ; 4.326 ns                ;
; N/A                                     ; 219.06 MHz ( period = 4.565 ns )                    ; Part1:clk_div|count[11] ; Part1:clk_div|count[5]  ; Clock      ; Clock    ; None                        ; None                      ; 4.326 ns                ;
; N/A                                     ; 219.06 MHz ( period = 4.565 ns )                    ; Part1:clk_div|count[11] ; Part1:clk_div|count[4]  ; Clock      ; Clock    ; None                        ; None                      ; 4.326 ns                ;
; N/A                                     ; 219.06 MHz ( period = 4.565 ns )                    ; Part1:clk_div|count[11] ; Part1:clk_div|count[3]  ; Clock      ; Clock    ; None                        ; None                      ; 4.326 ns                ;
; N/A                                     ; 219.06 MHz ( period = 4.565 ns )                    ; Part1:clk_div|count[11] ; Part1:clk_div|count[2]  ; Clock      ; Clock    ; None                        ; None                      ; 4.326 ns                ;
; N/A                                     ; 219.06 MHz ( period = 4.565 ns )                    ; Part1:clk_div|count[11] ; Part1:clk_div|count[1]  ; Clock      ; Clock    ; None                        ; None                      ; 4.326 ns                ;
; N/A                                     ; 219.06 MHz ( period = 4.565 ns )                    ; Part1:clk_div|count[11] ; Part1:clk_div|count[0]  ; Clock      ; Clock    ; None                        ; None                      ; 4.326 ns                ;
; N/A                                     ; 220.36 MHz ( period = 4.538 ns )                    ; Part1:clk_div|count[17] ; Part1:clk_div|count[15] ; Clock      ; Clock    ; None                        ; None                      ; 4.290 ns                ;
; N/A                                     ; 220.36 MHz ( period = 4.538 ns )                    ; Part1:clk_div|count[17] ; Part1:clk_div|count[10] ; Clock      ; Clock    ; None                        ; None                      ; 4.290 ns                ;
; N/A                                     ; 220.36 MHz ( period = 4.538 ns )                    ; Part1:clk_div|count[17] ; Part1:clk_div|count[13] ; Clock      ; Clock    ; None                        ; None                      ; 4.290 ns                ;
; N/A                                     ; 220.36 MHz ( period = 4.538 ns )                    ; Part1:clk_div|count[17] ; Part1:clk_div|count[11] ; Clock      ; Clock    ; None                        ; None                      ; 4.290 ns                ;
; N/A                                     ; 220.36 MHz ( period = 4.538 ns )                    ; Part1:clk_div|count[17] ; Part1:clk_div|count[14] ; Clock      ; Clock    ; None                        ; None                      ; 4.290 ns                ;
; N/A                                     ; 220.36 MHz ( period = 4.538 ns )                    ; Part1:clk_div|count[17] ; Part1:clk_div|count[12] ; Clock      ; Clock    ; None                        ; None                      ; 4.290 ns                ;
; N/A                                     ; 220.36 MHz ( period = 4.538 ns )                    ; Part1:clk_div|count[17] ; Part1:clk_div|count[7]  ; Clock      ; Clock    ; None                        ; None                      ; 4.290 ns                ;
; N/A                                     ; 220.36 MHz ( period = 4.538 ns )                    ; Part1:clk_div|count[17] ; Part1:clk_div|count[6]  ; Clock      ; Clock    ; None                        ; None                      ; 4.290 ns                ;
; N/A                                     ; 220.36 MHz ( period = 4.538 ns )                    ; Part1:clk_div|count[17] ; Part1:clk_div|count[8]  ; Clock      ; Clock    ; None                        ; None                      ; 4.290 ns                ;
; N/A                                     ; 220.36 MHz ( period = 4.538 ns )                    ; Part1:clk_div|count[17] ; Part1:clk_div|count[9]  ; Clock      ; Clock    ; None                        ; None                      ; 4.290 ns                ;
; N/A                                     ; 220.36 MHz ( period = 4.538 ns )                    ; Part1:clk_div|count[17] ; Part1:clk_div|count[5]  ; Clock      ; Clock    ; None                        ; None                      ; 4.290 ns                ;
; N/A                                     ; 220.36 MHz ( period = 4.538 ns )                    ; Part1:clk_div|count[17] ; Part1:clk_div|count[4]  ; Clock      ; Clock    ; None                        ; None                      ; 4.290 ns                ;
; N/A                                     ; 220.36 MHz ( period = 4.538 ns )                    ; Part1:clk_div|count[17] ; Part1:clk_div|count[3]  ; Clock      ; Clock    ; None                        ; None                      ; 4.290 ns                ;
; N/A                                     ; 220.36 MHz ( period = 4.538 ns )                    ; Part1:clk_div|count[17] ; Part1:clk_div|count[2]  ; Clock      ; Clock    ; None                        ; None                      ; 4.290 ns                ;
; N/A                                     ; 220.36 MHz ( period = 4.538 ns )                    ; Part1:clk_div|count[17] ; Part1:clk_div|count[1]  ; Clock      ; Clock    ; None                        ; None                      ; 4.290 ns                ;
; N/A                                     ; 220.36 MHz ( period = 4.538 ns )                    ; Part1:clk_div|count[17] ; Part1:clk_div|count[0]  ; Clock      ; Clock    ; None                        ; None                      ; 4.290 ns                ;
; N/A                                     ; 220.75 MHz ( period = 4.530 ns )                    ; Part1:clk_div|count[8]  ; Part1:clk_div|count[15] ; Clock      ; Clock    ; None                        ; None                      ; 4.291 ns                ;
; N/A                                     ; 220.75 MHz ( period = 4.530 ns )                    ; Part1:clk_div|count[8]  ; Part1:clk_div|count[10] ; Clock      ; Clock    ; None                        ; None                      ; 4.291 ns                ;
; N/A                                     ; 220.75 MHz ( period = 4.530 ns )                    ; Part1:clk_div|count[8]  ; Part1:clk_div|count[13] ; Clock      ; Clock    ; None                        ; None                      ; 4.291 ns                ;
; N/A                                     ; 220.75 MHz ( period = 4.530 ns )                    ; Part1:clk_div|count[8]  ; Part1:clk_div|count[11] ; Clock      ; Clock    ; None                        ; None                      ; 4.291 ns                ;
; N/A                                     ; 220.75 MHz ( period = 4.530 ns )                    ; Part1:clk_div|count[8]  ; Part1:clk_div|count[14] ; Clock      ; Clock    ; None                        ; None                      ; 4.291 ns                ;
; N/A                                     ; 220.75 MHz ( period = 4.530 ns )                    ; Part1:clk_div|count[8]  ; Part1:clk_div|count[12] ; Clock      ; Clock    ; None                        ; None                      ; 4.291 ns                ;
; N/A                                     ; 220.75 MHz ( period = 4.530 ns )                    ; Part1:clk_div|count[8]  ; Part1:clk_div|count[7]  ; Clock      ; Clock    ; None                        ; None                      ; 4.291 ns                ;
; N/A                                     ; 220.75 MHz ( period = 4.530 ns )                    ; Part1:clk_div|count[8]  ; Part1:clk_div|count[6]  ; Clock      ; Clock    ; None                        ; None                      ; 4.291 ns                ;
; N/A                                     ; 220.75 MHz ( period = 4.530 ns )                    ; Part1:clk_div|count[8]  ; Part1:clk_div|count[8]  ; Clock      ; Clock    ; None                        ; None                      ; 4.291 ns                ;
; N/A                                     ; 220.75 MHz ( period = 4.530 ns )                    ; Part1:clk_div|count[8]  ; Part1:clk_div|count[9]  ; Clock      ; Clock    ; None                        ; None                      ; 4.291 ns                ;
; N/A                                     ; 220.75 MHz ( period = 4.530 ns )                    ; Part1:clk_div|count[8]  ; Part1:clk_div|count[5]  ; Clock      ; Clock    ; None                        ; None                      ; 4.291 ns                ;
; N/A                                     ; 220.75 MHz ( period = 4.530 ns )                    ; Part1:clk_div|count[8]  ; Part1:clk_div|count[4]  ; Clock      ; Clock    ; None                        ; None                      ; 4.291 ns                ;
; N/A                                     ; 220.75 MHz ( period = 4.530 ns )                    ; Part1:clk_div|count[8]  ; Part1:clk_div|count[3]  ; Clock      ; Clock    ; None                        ; None                      ; 4.291 ns                ;
; N/A                                     ; 220.75 MHz ( period = 4.530 ns )                    ; Part1:clk_div|count[8]  ; Part1:clk_div|count[2]  ; Clock      ; Clock    ; None                        ; None                      ; 4.291 ns                ;
; N/A                                     ; 220.75 MHz ( period = 4.530 ns )                    ; Part1:clk_div|count[8]  ; Part1:clk_div|count[1]  ; Clock      ; Clock    ; None                        ; None                      ; 4.291 ns                ;
; N/A                                     ; 220.75 MHz ( period = 4.530 ns )                    ; Part1:clk_div|count[8]  ; Part1:clk_div|count[0]  ; Clock      ; Clock    ; None                        ; None                      ; 4.291 ns                ;
; N/A                                     ; 221.58 MHz ( period = 4.513 ns )                    ; Part1:clk_div|count[19] ; Part1:clk_div|count[31] ; Clock      ; Clock    ; None                        ; None                      ; 4.274 ns                ;
; N/A                                     ; 221.58 MHz ( period = 4.513 ns )                    ; Part1:clk_div|count[19] ; Part1:clk_div|count[30] ; Clock      ; Clock    ; None                        ; None                      ; 4.274 ns                ;
; N/A                                     ; 221.58 MHz ( period = 4.513 ns )                    ; Part1:clk_div|count[19] ; Part1:clk_div|count[29] ; Clock      ; Clock    ; None                        ; None                      ; 4.274 ns                ;
; N/A                                     ; 221.58 MHz ( period = 4.513 ns )                    ; Part1:clk_div|count[19] ; Part1:clk_div|count[24] ; Clock      ; Clock    ; None                        ; None                      ; 4.274 ns                ;
; N/A                                     ; 221.58 MHz ( period = 4.513 ns )                    ; Part1:clk_div|count[19] ; Part1:clk_div|count[27] ; Clock      ; Clock    ; None                        ; None                      ; 4.274 ns                ;
; N/A                                     ; 221.58 MHz ( period = 4.513 ns )                    ; Part1:clk_div|count[19] ; Part1:clk_div|count[26] ; Clock      ; Clock    ; None                        ; None                      ; 4.274 ns                ;
; N/A                                     ; 221.58 MHz ( period = 4.513 ns )                    ; Part1:clk_div|count[19] ; Part1:clk_div|count[25] ; Clock      ; Clock    ; None                        ; None                      ; 4.274 ns                ;
; N/A                                     ; 221.58 MHz ( period = 4.513 ns )                    ; Part1:clk_div|count[19] ; Part1:clk_div|count[28] ; Clock      ; Clock    ; None                        ; None                      ; 4.274 ns                ;
; N/A                                     ; 221.58 MHz ( period = 4.513 ns )                    ; Part1:clk_div|count[19] ; Part1:clk_div|count[17] ; Clock      ; Clock    ; None                        ; None                      ; 4.274 ns                ;
; N/A                                     ; 221.58 MHz ( period = 4.513 ns )                    ; Part1:clk_div|count[19] ; Part1:clk_div|count[20] ; Clock      ; Clock    ; None                        ; None                      ; 4.274 ns                ;
; N/A                                     ; 221.58 MHz ( period = 4.513 ns )                    ; Part1:clk_div|count[19] ; Part1:clk_div|count[22] ; Clock      ; Clock    ; None                        ; None                      ; 4.274 ns                ;
; N/A                                     ; 221.58 MHz ( period = 4.513 ns )                    ; Part1:clk_div|count[19] ; Part1:clk_div|count[21] ; Clock      ; Clock    ; None                        ; None                      ; 4.274 ns                ;
; N/A                                     ; 221.58 MHz ( period = 4.513 ns )                    ; Part1:clk_div|count[19] ; Part1:clk_div|count[23] ; Clock      ; Clock    ; None                        ; None                      ; 4.274 ns                ;
; N/A                                     ; 221.58 MHz ( period = 4.513 ns )                    ; Part1:clk_div|count[19] ; Part1:clk_div|count[19] ; Clock      ; Clock    ; None                        ; None                      ; 4.274 ns                ;
; N/A                                     ; 221.58 MHz ( period = 4.513 ns )                    ; Part1:clk_div|count[19] ; Part1:clk_div|count[16] ; Clock      ; Clock    ; None                        ; None                      ; 4.274 ns                ;
; N/A                                     ; 221.58 MHz ( period = 4.513 ns )                    ; Part1:clk_div|count[19] ; Part1:clk_div|count[18] ; Clock      ; Clock    ; None                        ; None                      ; 4.274 ns                ;
; N/A                                     ; 222.42 MHz ( period = 4.496 ns )                    ; Part1:clk_div|count[27] ; Part1:clk_div|count[15] ; Clock      ; Clock    ; None                        ; None                      ; 4.248 ns                ;
; N/A                                     ; 222.42 MHz ( period = 4.496 ns )                    ; Part1:clk_div|count[27] ; Part1:clk_div|count[10] ; Clock      ; Clock    ; None                        ; None                      ; 4.248 ns                ;
; N/A                                     ; 222.42 MHz ( period = 4.496 ns )                    ; Part1:clk_div|count[27] ; Part1:clk_div|count[13] ; Clock      ; Clock    ; None                        ; None                      ; 4.248 ns                ;
; N/A                                     ; 222.42 MHz ( period = 4.496 ns )                    ; Part1:clk_div|count[27] ; Part1:clk_div|count[11] ; Clock      ; Clock    ; None                        ; None                      ; 4.248 ns                ;
; N/A                                     ; 222.42 MHz ( period = 4.496 ns )                    ; Part1:clk_div|count[27] ; Part1:clk_div|count[14] ; Clock      ; Clock    ; None                        ; None                      ; 4.248 ns                ;
; N/A                                     ; 222.42 MHz ( period = 4.496 ns )                    ; Part1:clk_div|count[27] ; Part1:clk_div|count[12] ; Clock      ; Clock    ; None                        ; None                      ; 4.248 ns                ;
; N/A                                     ; 222.42 MHz ( period = 4.496 ns )                    ; Part1:clk_div|count[27] ; Part1:clk_div|count[7]  ; Clock      ; Clock    ; None                        ; None                      ; 4.248 ns                ;
; N/A                                     ; 222.42 MHz ( period = 4.496 ns )                    ; Part1:clk_div|count[27] ; Part1:clk_div|count[6]  ; Clock      ; Clock    ; None                        ; None                      ; 4.248 ns                ;
; N/A                                     ; 222.42 MHz ( period = 4.496 ns )                    ; Part1:clk_div|count[27] ; Part1:clk_div|count[8]  ; Clock      ; Clock    ; None                        ; None                      ; 4.248 ns                ;
; N/A                                     ; 222.42 MHz ( period = 4.496 ns )                    ; Part1:clk_div|count[27] ; Part1:clk_div|count[9]  ; Clock      ; Clock    ; None                        ; None                      ; 4.248 ns                ;
; N/A                                     ; 222.42 MHz ( period = 4.496 ns )                    ; Part1:clk_div|count[27] ; Part1:clk_div|count[5]  ; Clock      ; Clock    ; None                        ; None                      ; 4.248 ns                ;
; N/A                                     ; 222.42 MHz ( period = 4.496 ns )                    ; Part1:clk_div|count[27] ; Part1:clk_div|count[4]  ; Clock      ; Clock    ; None                        ; None                      ; 4.248 ns                ;
; N/A                                     ; 222.42 MHz ( period = 4.496 ns )                    ; Part1:clk_div|count[27] ; Part1:clk_div|count[3]  ; Clock      ; Clock    ; None                        ; None                      ; 4.248 ns                ;
; N/A                                     ; 222.42 MHz ( period = 4.496 ns )                    ; Part1:clk_div|count[27] ; Part1:clk_div|count[2]  ; Clock      ; Clock    ; None                        ; None                      ; 4.248 ns                ;
; N/A                                     ; 222.42 MHz ( period = 4.496 ns )                    ; Part1:clk_div|count[27] ; Part1:clk_div|count[1]  ; Clock      ; Clock    ; None                        ; None                      ; 4.248 ns                ;
; N/A                                     ; 222.42 MHz ( period = 4.496 ns )                    ; Part1:clk_div|count[27] ; Part1:clk_div|count[0]  ; Clock      ; Clock    ; None                        ; None                      ; 4.248 ns                ;
; N/A                                     ; 223.81 MHz ( period = 4.468 ns )                    ; Part1:clk_div|count[12] ; Part1:clk_div|count[15] ; Clock      ; Clock    ; None                        ; None                      ; 4.229 ns                ;
; N/A                                     ; 223.81 MHz ( period = 4.468 ns )                    ; Part1:clk_div|count[12] ; Part1:clk_div|count[10] ; Clock      ; Clock    ; None                        ; None                      ; 4.229 ns                ;
; N/A                                     ; 223.81 MHz ( period = 4.468 ns )                    ; Part1:clk_div|count[12] ; Part1:clk_div|count[13] ; Clock      ; Clock    ; None                        ; None                      ; 4.229 ns                ;
; N/A                                     ; 223.81 MHz ( period = 4.468 ns )                    ; Part1:clk_div|count[12] ; Part1:clk_div|count[11] ; Clock      ; Clock    ; None                        ; None                      ; 4.229 ns                ;
; N/A                                     ; 223.81 MHz ( period = 4.468 ns )                    ; Part1:clk_div|count[12] ; Part1:clk_div|count[14] ; Clock      ; Clock    ; None                        ; None                      ; 4.229 ns                ;
; N/A                                     ; 223.81 MHz ( period = 4.468 ns )                    ; Part1:clk_div|count[12] ; Part1:clk_div|count[12] ; Clock      ; Clock    ; None                        ; None                      ; 4.229 ns                ;
; N/A                                     ; 223.81 MHz ( period = 4.468 ns )                    ; Part1:clk_div|count[12] ; Part1:clk_div|count[7]  ; Clock      ; Clock    ; None                        ; None                      ; 4.229 ns                ;
; N/A                                     ; 223.81 MHz ( period = 4.468 ns )                    ; Part1:clk_div|count[12] ; Part1:clk_div|count[6]  ; Clock      ; Clock    ; None                        ; None                      ; 4.229 ns                ;
; N/A                                     ; 223.81 MHz ( period = 4.468 ns )                    ; Part1:clk_div|count[12] ; Part1:clk_div|count[8]  ; Clock      ; Clock    ; None                        ; None                      ; 4.229 ns                ;
; N/A                                     ; 223.81 MHz ( period = 4.468 ns )                    ; Part1:clk_div|count[12] ; Part1:clk_div|count[9]  ; Clock      ; Clock    ; None                        ; None                      ; 4.229 ns                ;
; N/A                                     ; 223.81 MHz ( period = 4.468 ns )                    ; Part1:clk_div|count[12] ; Part1:clk_div|count[5]  ; Clock      ; Clock    ; None                        ; None                      ; 4.229 ns                ;
; N/A                                     ; 223.81 MHz ( period = 4.468 ns )                    ; Part1:clk_div|count[12] ; Part1:clk_div|count[4]  ; Clock      ; Clock    ; None                        ; None                      ; 4.229 ns                ;
; N/A                                     ; 223.81 MHz ( period = 4.468 ns )                    ; Part1:clk_div|count[12] ; Part1:clk_div|count[3]  ; Clock      ; Clock    ; None                        ; None                      ; 4.229 ns                ;
; N/A                                     ; 223.81 MHz ( period = 4.468 ns )                    ; Part1:clk_div|count[12] ; Part1:clk_div|count[2]  ; Clock      ; Clock    ; None                        ; None                      ; 4.229 ns                ;
; N/A                                     ; 223.81 MHz ( period = 4.468 ns )                    ; Part1:clk_div|count[12] ; Part1:clk_div|count[1]  ; Clock      ; Clock    ; None                        ; None                      ; 4.229 ns                ;
; N/A                                     ; 223.81 MHz ( period = 4.468 ns )                    ; Part1:clk_div|count[12] ; Part1:clk_div|count[0]  ; Clock      ; Clock    ; None                        ; None                      ; 4.229 ns                ;
; N/A                                     ; 224.06 MHz ( period = 4.463 ns )                    ; Part1:clk_div|count[16] ; Part1:clk_div|count[15] ; Clock      ; Clock    ; None                        ; None                      ; 4.215 ns                ;
; N/A                                     ; 224.06 MHz ( period = 4.463 ns )                    ; Part1:clk_div|count[16] ; Part1:clk_div|count[10] ; Clock      ; Clock    ; None                        ; None                      ; 4.215 ns                ;
; N/A                                     ; 224.06 MHz ( period = 4.463 ns )                    ; Part1:clk_div|count[16] ; Part1:clk_div|count[13] ; Clock      ; Clock    ; None                        ; None                      ; 4.215 ns                ;
; N/A                                     ; 224.06 MHz ( period = 4.463 ns )                    ; Part1:clk_div|count[16] ; Part1:clk_div|count[11] ; Clock      ; Clock    ; None                        ; None                      ; 4.215 ns                ;
; N/A                                     ; 224.06 MHz ( period = 4.463 ns )                    ; Part1:clk_div|count[16] ; Part1:clk_div|count[14] ; Clock      ; Clock    ; None                        ; None                      ; 4.215 ns                ;
; N/A                                     ; 224.06 MHz ( period = 4.463 ns )                    ; Part1:clk_div|count[16] ; Part1:clk_div|count[12] ; Clock      ; Clock    ; None                        ; None                      ; 4.215 ns                ;
; N/A                                     ; 224.06 MHz ( period = 4.463 ns )                    ; Part1:clk_div|count[16] ; Part1:clk_div|count[7]  ; Clock      ; Clock    ; None                        ; None                      ; 4.215 ns                ;
; N/A                                     ; 224.06 MHz ( period = 4.463 ns )                    ; Part1:clk_div|count[16] ; Part1:clk_div|count[6]  ; Clock      ; Clock    ; None                        ; None                      ; 4.215 ns                ;
; N/A                                     ; 224.06 MHz ( period = 4.463 ns )                    ; Part1:clk_div|count[16] ; Part1:clk_div|count[8]  ; Clock      ; Clock    ; None                        ; None                      ; 4.215 ns                ;
; N/A                                     ; 224.06 MHz ( period = 4.463 ns )                    ; Part1:clk_div|count[16] ; Part1:clk_div|count[9]  ; Clock      ; Clock    ; None                        ; None                      ; 4.215 ns                ;
; N/A                                     ; 224.06 MHz ( period = 4.463 ns )                    ; Part1:clk_div|count[16] ; Part1:clk_div|count[5]  ; Clock      ; Clock    ; None                        ; None                      ; 4.215 ns                ;
; N/A                                     ; 224.06 MHz ( period = 4.463 ns )                    ; Part1:clk_div|count[16] ; Part1:clk_div|count[4]  ; Clock      ; Clock    ; None                        ; None                      ; 4.215 ns                ;
; N/A                                     ; 224.06 MHz ( period = 4.463 ns )                    ; Part1:clk_div|count[16] ; Part1:clk_div|count[3]  ; Clock      ; Clock    ; None                        ; None                      ; 4.215 ns                ;
; N/A                                     ; 224.06 MHz ( period = 4.463 ns )                    ; Part1:clk_div|count[16] ; Part1:clk_div|count[2]  ; Clock      ; Clock    ; None                        ; None                      ; 4.215 ns                ;
; N/A                                     ; 224.06 MHz ( period = 4.463 ns )                    ; Part1:clk_div|count[16] ; Part1:clk_div|count[1]  ; Clock      ; Clock    ; None                        ; None                      ; 4.215 ns                ;
; N/A                                     ; 224.06 MHz ( period = 4.463 ns )                    ; Part1:clk_div|count[16] ; Part1:clk_div|count[0]  ; Clock      ; Clock    ; None                        ; None                      ; 4.215 ns                ;
; N/A                                     ; 224.32 MHz ( period = 4.458 ns )                    ; Part1:clk_div|count[7]  ; Part1:clk_div|count[15] ; Clock      ; Clock    ; None                        ; None                      ; 4.219 ns                ;
; N/A                                     ; 224.32 MHz ( period = 4.458 ns )                    ; Part1:clk_div|count[7]  ; Part1:clk_div|count[10] ; Clock      ; Clock    ; None                        ; None                      ; 4.219 ns                ;
; N/A                                     ; 224.32 MHz ( period = 4.458 ns )                    ; Part1:clk_div|count[7]  ; Part1:clk_div|count[13] ; Clock      ; Clock    ; None                        ; None                      ; 4.219 ns                ;
; N/A                                     ; 224.32 MHz ( period = 4.458 ns )                    ; Part1:clk_div|count[7]  ; Part1:clk_div|count[11] ; Clock      ; Clock    ; None                        ; None                      ; 4.219 ns                ;
; N/A                                     ; 224.32 MHz ( period = 4.458 ns )                    ; Part1:clk_div|count[7]  ; Part1:clk_div|count[14] ; Clock      ; Clock    ; None                        ; None                      ; 4.219 ns                ;
; N/A                                     ; 224.32 MHz ( period = 4.458 ns )                    ; Part1:clk_div|count[7]  ; Part1:clk_div|count[12] ; Clock      ; Clock    ; None                        ; None                      ; 4.219 ns                ;
; N/A                                     ; 224.32 MHz ( period = 4.458 ns )                    ; Part1:clk_div|count[7]  ; Part1:clk_div|count[7]  ; Clock      ; Clock    ; None                        ; None                      ; 4.219 ns                ;
; N/A                                     ; 224.32 MHz ( period = 4.458 ns )                    ; Part1:clk_div|count[7]  ; Part1:clk_div|count[6]  ; Clock      ; Clock    ; None                        ; None                      ; 4.219 ns                ;
; N/A                                     ; 224.32 MHz ( period = 4.458 ns )                    ; Part1:clk_div|count[7]  ; Part1:clk_div|count[8]  ; Clock      ; Clock    ; None                        ; None                      ; 4.219 ns                ;
; N/A                                     ; 224.32 MHz ( period = 4.458 ns )                    ; Part1:clk_div|count[7]  ; Part1:clk_div|count[9]  ; Clock      ; Clock    ; None                        ; None                      ; 4.219 ns                ;
; N/A                                     ; 224.32 MHz ( period = 4.458 ns )                    ; Part1:clk_div|count[7]  ; Part1:clk_div|count[5]  ; Clock      ; Clock    ; None                        ; None                      ; 4.219 ns                ;
; N/A                                     ; 224.32 MHz ( period = 4.458 ns )                    ; Part1:clk_div|count[7]  ; Part1:clk_div|count[4]  ; Clock      ; Clock    ; None                        ; None                      ; 4.219 ns                ;
; N/A                                     ; 224.32 MHz ( period = 4.458 ns )                    ; Part1:clk_div|count[7]  ; Part1:clk_div|count[3]  ; Clock      ; Clock    ; None                        ; None                      ; 4.219 ns                ;
; N/A                                     ; 224.32 MHz ( period = 4.458 ns )                    ; Part1:clk_div|count[7]  ; Part1:clk_div|count[2]  ; Clock      ; Clock    ; None                        ; None                      ; 4.219 ns                ;
; N/A                                     ; 224.32 MHz ( period = 4.458 ns )                    ; Part1:clk_div|count[7]  ; Part1:clk_div|count[1]  ; Clock      ; Clock    ; None                        ; None                      ; 4.219 ns                ;
; N/A                                     ; 224.32 MHz ( period = 4.458 ns )                    ; Part1:clk_div|count[7]  ; Part1:clk_div|count[0]  ; Clock      ; Clock    ; None                        ; None                      ; 4.219 ns                ;
; N/A                                     ; 227.95 MHz ( period = 4.387 ns )                    ; Part1:clk_div|count[9]  ; Part1:clk_div|count[15] ; Clock      ; Clock    ; None                        ; None                      ; 4.148 ns                ;
; N/A                                     ; 227.95 MHz ( period = 4.387 ns )                    ; Part1:clk_div|count[9]  ; Part1:clk_div|count[10] ; Clock      ; Clock    ; None                        ; None                      ; 4.148 ns                ;
; N/A                                     ; 227.95 MHz ( period = 4.387 ns )                    ; Part1:clk_div|count[9]  ; Part1:clk_div|count[13] ; Clock      ; Clock    ; None                        ; None                      ; 4.148 ns                ;
; N/A                                     ; 227.95 MHz ( period = 4.387 ns )                    ; Part1:clk_div|count[9]  ; Part1:clk_div|count[11] ; Clock      ; Clock    ; None                        ; None                      ; 4.148 ns                ;
; N/A                                     ; 227.95 MHz ( period = 4.387 ns )                    ; Part1:clk_div|count[9]  ; Part1:clk_div|count[14] ; Clock      ; Clock    ; None                        ; None                      ; 4.148 ns                ;
; N/A                                     ; 227.95 MHz ( period = 4.387 ns )                    ; Part1:clk_div|count[9]  ; Part1:clk_div|count[12] ; Clock      ; Clock    ; None                        ; None                      ; 4.148 ns                ;
; N/A                                     ; 227.95 MHz ( period = 4.387 ns )                    ; Part1:clk_div|count[9]  ; Part1:clk_div|count[7]  ; Clock      ; Clock    ; None                        ; None                      ; 4.148 ns                ;
; N/A                                     ; 227.95 MHz ( period = 4.387 ns )                    ; Part1:clk_div|count[9]  ; Part1:clk_div|count[6]  ; Clock      ; Clock    ; None                        ; None                      ; 4.148 ns                ;
; N/A                                     ; 227.95 MHz ( period = 4.387 ns )                    ; Part1:clk_div|count[9]  ; Part1:clk_div|count[8]  ; Clock      ; Clock    ; None                        ; None                      ; 4.148 ns                ;
; N/A                                     ; 227.95 MHz ( period = 4.387 ns )                    ; Part1:clk_div|count[9]  ; Part1:clk_div|count[9]  ; Clock      ; Clock    ; None                        ; None                      ; 4.148 ns                ;
; N/A                                     ; 227.95 MHz ( period = 4.387 ns )                    ; Part1:clk_div|count[9]  ; Part1:clk_div|count[5]  ; Clock      ; Clock    ; None                        ; None                      ; 4.148 ns                ;
; N/A                                     ; 227.95 MHz ( period = 4.387 ns )                    ; Part1:clk_div|count[9]  ; Part1:clk_div|count[4]  ; Clock      ; Clock    ; None                        ; None                      ; 4.148 ns                ;
; N/A                                     ; 227.95 MHz ( period = 4.387 ns )                    ; Part1:clk_div|count[9]  ; Part1:clk_div|count[3]  ; Clock      ; Clock    ; None                        ; None                      ; 4.148 ns                ;
; N/A                                     ; 227.95 MHz ( period = 4.387 ns )                    ; Part1:clk_div|count[9]  ; Part1:clk_div|count[2]  ; Clock      ; Clock    ; None                        ; None                      ; 4.148 ns                ;
; N/A                                     ; 227.95 MHz ( period = 4.387 ns )                    ; Part1:clk_div|count[9]  ; Part1:clk_div|count[1]  ; Clock      ; Clock    ; None                        ; None                      ; 4.148 ns                ;
; N/A                                     ; 227.95 MHz ( period = 4.387 ns )                    ; Part1:clk_div|count[9]  ; Part1:clk_div|count[0]  ; Clock      ; Clock    ; None                        ; None                      ; 4.148 ns                ;
; N/A                                     ; 230.10 MHz ( period = 4.346 ns )                    ; Part1:clk_div|count[6]  ; Part1:clk_div|count[6]  ; Clock      ; Clock    ; None                        ; None                      ; 4.107 ns                ;
; N/A                                     ; 230.10 MHz ( period = 4.346 ns )                    ; Part1:clk_div|count[6]  ; Part1:clk_div|count[8]  ; Clock      ; Clock    ; None                        ; None                      ; 4.107 ns                ;
; N/A                                     ; 230.10 MHz ( period = 4.346 ns )                    ; Part1:clk_div|count[6]  ; Part1:clk_div|count[9]  ; Clock      ; Clock    ; None                        ; None                      ; 4.107 ns                ;
; N/A                                     ; 230.10 MHz ( period = 4.346 ns )                    ; Part1:clk_div|count[6]  ; Part1:clk_div|count[5]  ; Clock      ; Clock    ; None                        ; None                      ; 4.107 ns                ;
; N/A                                     ; 230.10 MHz ( period = 4.346 ns )                    ; Part1:clk_div|count[6]  ; Part1:clk_div|count[4]  ; Clock      ; Clock    ; None                        ; None                      ; 4.107 ns                ;
; N/A                                     ; 230.10 MHz ( period = 4.346 ns )                    ; Part1:clk_div|count[6]  ; Part1:clk_div|count[3]  ; Clock      ; Clock    ; None                        ; None                      ; 4.107 ns                ;
; N/A                                     ; 230.10 MHz ( period = 4.346 ns )                    ; Part1:clk_div|count[6]  ; Part1:clk_div|count[2]  ; Clock      ; Clock    ; None                        ; None                      ; 4.107 ns                ;
; N/A                                     ; 230.10 MHz ( period = 4.346 ns )                    ; Part1:clk_div|count[6]  ; Part1:clk_div|count[1]  ; Clock      ; Clock    ; None                        ; None                      ; 4.107 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                         ;                         ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------+-------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------+
; tsu                                                                ;
+-------+--------------+------------+-------+-------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To          ; To Clock ;
+-------+--------------+------------+-------+-------------+----------+
; N/A   ; None         ; -2.907 ns  ; SW[9] ; state.Input ; Clock    ;
; N/A   ; None         ; -3.075 ns  ; SW[9] ; state.start ; Clock    ;
; N/A   ; None         ; -3.462 ns  ; SW[0] ; state.Input ; Clock    ;
; N/A   ; None         ; -3.462 ns  ; SW[1] ; state.halt  ; Clock    ;
; N/A   ; None         ; -3.473 ns  ; SW[0] ; state.halt  ; Clock    ;
; N/A   ; None         ; -3.512 ns  ; SW[1] ; state.Input ; Clock    ;
; N/A   ; None         ; -3.536 ns  ; SW[2] ; state.halt  ; Clock    ;
; N/A   ; None         ; -3.547 ns  ; SW[2] ; state.Input ; Clock    ;
; N/A   ; None         ; -3.890 ns  ; SW[0] ; state.store ; Clock    ;
; N/A   ; None         ; -3.901 ns  ; SW[0] ; state.jz    ; Clock    ;
; N/A   ; None         ; -3.930 ns  ; SW[0] ; state.sub   ; Clock    ;
; N/A   ; None         ; -3.971 ns  ; SW[2] ; state.jz    ; Clock    ;
; N/A   ; None         ; -3.981 ns  ; SW[0] ; state.load  ; Clock    ;
; N/A   ; None         ; -3.987 ns  ; SW[0] ; state.add   ; Clock    ;
; N/A   ; None         ; -3.996 ns  ; SW[0] ; state.jpos  ; Clock    ;
; N/A   ; None         ; -4.008 ns  ; SW[2] ; state.jpos  ; Clock    ;
; N/A   ; None         ; -4.041 ns  ; SW[2] ; state.store ; Clock    ;
; N/A   ; None         ; -4.047 ns  ; SW[2] ; state.load  ; Clock    ;
; N/A   ; None         ; -4.064 ns  ; SW[2] ; state.sub   ; Clock    ;
; N/A   ; None         ; -4.083 ns  ; SW[2] ; state.add   ; Clock    ;
; N/A   ; None         ; -4.278 ns  ; SW[1] ; state.add   ; Clock    ;
; N/A   ; None         ; -4.278 ns  ; SW[1] ; state.store ; Clock    ;
; N/A   ; None         ; -4.279 ns  ; SW[1] ; state.load  ; Clock    ;
; N/A   ; None         ; -4.287 ns  ; SW[1] ; state.sub   ; Clock    ;
; N/A   ; None         ; -4.289 ns  ; SW[1] ; state.jpos  ; Clock    ;
; N/A   ; None         ; -4.295 ns  ; SW[1] ; state.jz    ; Clock    ;
+-------+--------------+------------+-------+-------------+----------+


+-------------------------------------------------------------------------+
; tco                                                                     ;
+-------+--------------+------------+--------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From         ; To      ; From Clock ;
+-------+--------------+------------+--------------+---------+------------+
; N/A   ; None         ; 13.756 ns  ; state.decode ; LEDG[5] ; Clock      ;
; N/A   ; None         ; 13.280 ns  ; state.jpos   ; LEDR[7] ; Clock      ;
; N/A   ; None         ; 13.110 ns  ; state.store  ; LEDG[4] ; Clock      ;
; N/A   ; None         ; 13.074 ns  ; state.sub    ; LEDG[4] ; Clock      ;
; N/A   ; None         ; 13.052 ns  ; state.fetch  ; LEDG[4] ; Clock      ;
; N/A   ; None         ; 13.028 ns  ; state.fetch  ; LEDR[7] ; Clock      ;
; N/A   ; None         ; 12.890 ns  ; state.jpos   ; LEDG[5] ; Clock      ;
; N/A   ; None         ; 12.813 ns  ; state.add    ; LEDG[5] ; Clock      ;
; N/A   ; None         ; 12.783 ns  ; state.sub    ; LEDG[5] ; Clock      ;
; N/A   ; None         ; 12.706 ns  ; state.jz     ; LEDG[4] ; Clock      ;
; N/A   ; None         ; 12.703 ns  ; state.jpos   ; LEDG[6] ; Clock      ;
; N/A   ; None         ; 12.674 ns  ; state.halt   ; LEDG[6] ; Clock      ;
; N/A   ; None         ; 12.563 ns  ; state.jz     ; LEDR[7] ; Clock      ;
; N/A   ; None         ; 12.461 ns  ; state.Input  ; LEDG[6] ; Clock      ;
; N/A   ; None         ; 12.425 ns  ; state.jpos   ; LEDR[8] ; Clock      ;
; N/A   ; None         ; 12.373 ns  ; state.halt   ; LEDG[4] ; Clock      ;
; N/A   ; None         ; 12.260 ns  ; state.decode ; LEDG[7] ; Clock      ;
; N/A   ; None         ; 12.111 ns  ; state.start  ; LEDG[7] ; Clock      ;
; N/A   ; None         ; 12.097 ns  ; state.load   ; LEDR[2] ; Clock      ;
; N/A   ; None         ; 12.078 ns  ; state.halt   ; LEDG[5] ; Clock      ;
; N/A   ; None         ; 12.064 ns  ; state.sub    ; LEDR[2] ; Clock      ;
; N/A   ; None         ; 11.986 ns  ; state.jz     ; LEDG[6] ; Clock      ;
; N/A   ; None         ; 11.968 ns  ; state.fetch  ; LEDG[7] ; Clock      ;
; N/A   ; None         ; 11.945 ns  ; state.jz     ; LEDR[8] ; Clock      ;
; N/A   ; None         ; 11.905 ns  ; state.decode ; LEDR[6] ; Clock      ;
; N/A   ; None         ; 11.811 ns  ; state.add    ; LEDR[2] ; Clock      ;
; N/A   ; None         ; 11.711 ns  ; state.Input  ; LEDR[2] ; Clock      ;
; N/A   ; None         ; 11.694 ns  ; state.store  ; LEDR[6] ; Clock      ;
; N/A   ; None         ; 11.684 ns  ; state.fetch  ; LEDR[9] ; Clock      ;
; N/A   ; None         ; 11.573 ns  ; state.sub    ; LEDR[1] ; Clock      ;
; N/A   ; None         ; 11.569 ns  ; state.halt   ; LEDR[0] ; Clock      ;
; N/A   ; None         ; 11.410 ns  ; state.store  ; LEDR[5] ; Clock      ;
; N/A   ; None         ; 11.241 ns  ; state.load   ; LEDR[4] ; Clock      ;
; N/A   ; None         ; 11.191 ns  ; state.Input  ; LEDR[3] ; Clock      ;
+-------+--------------+------------+--------------+---------+------------+


+---------------------------------------------------------------+
; tpd                                                           ;
+-------+-------------------+-----------------+-------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To      ;
+-------+-------------------+-----------------+-------+---------+
; N/A   ; None              ; 8.617 ns        ; SW[8] ; LEDR[7] ;
; N/A   ; None              ; 8.357 ns        ; SW[7] ; LEDR[7] ;
+-------+-------------------+-----------------+-------+---------+


+--------------------------------------------------------------------------+
; th                                                                       ;
+---------------+-------------+-----------+-------+-------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To          ; To Clock ;
+---------------+-------------+-----------+-------+-------------+----------+
; N/A           ; None        ; 4.543 ns  ; SW[1] ; state.jz    ; Clock    ;
; N/A           ; None        ; 4.537 ns  ; SW[1] ; state.jpos  ; Clock    ;
; N/A           ; None        ; 4.535 ns  ; SW[1] ; state.sub   ; Clock    ;
; N/A           ; None        ; 4.527 ns  ; SW[1] ; state.load  ; Clock    ;
; N/A           ; None        ; 4.526 ns  ; SW[1] ; state.add   ; Clock    ;
; N/A           ; None        ; 4.526 ns  ; SW[1] ; state.store ; Clock    ;
; N/A           ; None        ; 4.331 ns  ; SW[2] ; state.add   ; Clock    ;
; N/A           ; None        ; 4.312 ns  ; SW[2] ; state.sub   ; Clock    ;
; N/A           ; None        ; 4.295 ns  ; SW[2] ; state.load  ; Clock    ;
; N/A           ; None        ; 4.289 ns  ; SW[2] ; state.store ; Clock    ;
; N/A           ; None        ; 4.256 ns  ; SW[2] ; state.jpos  ; Clock    ;
; N/A           ; None        ; 4.244 ns  ; SW[0] ; state.jpos  ; Clock    ;
; N/A           ; None        ; 4.235 ns  ; SW[0] ; state.add   ; Clock    ;
; N/A           ; None        ; 4.229 ns  ; SW[0] ; state.load  ; Clock    ;
; N/A           ; None        ; 4.219 ns  ; SW[2] ; state.jz    ; Clock    ;
; N/A           ; None        ; 4.178 ns  ; SW[0] ; state.sub   ; Clock    ;
; N/A           ; None        ; 4.149 ns  ; SW[0] ; state.jz    ; Clock    ;
; N/A           ; None        ; 4.138 ns  ; SW[0] ; state.store ; Clock    ;
; N/A           ; None        ; 3.795 ns  ; SW[2] ; state.Input ; Clock    ;
; N/A           ; None        ; 3.784 ns  ; SW[2] ; state.halt  ; Clock    ;
; N/A           ; None        ; 3.760 ns  ; SW[1] ; state.Input ; Clock    ;
; N/A           ; None        ; 3.721 ns  ; SW[0] ; state.halt  ; Clock    ;
; N/A           ; None        ; 3.710 ns  ; SW[0] ; state.Input ; Clock    ;
; N/A           ; None        ; 3.710 ns  ; SW[1] ; state.halt  ; Clock    ;
; N/A           ; None        ; 3.323 ns  ; SW[9] ; state.start ; Clock    ;
; N/A           ; None        ; 3.155 ns  ; SW[9] ; state.Input ; Clock    ;
+---------------+-------------+-----------+-------+-------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Tue Oct 27 16:25:43 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ControlUnit -c ControlUnit --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clock" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Part1:clk_div|LEDR[0]" as buffer
Info: Clock "Clock" has Internal fmax of 209.16 MHz between source register "Part1:clk_div|count[19]" and destination register "Part1:clk_div|count[15]" (period= 4.781 ns)
    Info: + Longest register to register delay is 4.533 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X11_Y19_N7; Fanout = 3; REG Node = 'Part1:clk_div|count[19]'
        Info: 2: + IC(0.891 ns) + CELL(0.545 ns) = 1.436 ns; Loc. = LCCOMB_X10_Y19_N28; Fanout = 1; COMB Node = 'Part1:clk_div|LessThan0~3'
        Info: 3: + IC(0.296 ns) + CELL(0.178 ns) = 1.910 ns; Loc. = LCCOMB_X10_Y19_N2; Fanout = 1; COMB Node = 'Part1:clk_div|LessThan0~4'
        Info: 4: + IC(0.290 ns) + CELL(0.521 ns) = 2.721 ns; Loc. = LCCOMB_X10_Y19_N10; Fanout = 2; COMB Node = 'Part1:clk_div|LessThan0~9'
        Info: 5: + IC(0.301 ns) + CELL(0.177 ns) = 3.199 ns; Loc. = LCCOMB_X10_Y19_N0; Fanout = 32; COMB Node = 'Part1:clk_div|LessThan0~10'
        Info: 6: + IC(0.754 ns) + CELL(0.580 ns) = 4.533 ns; Loc. = LCFF_X11_Y20_N31; Fanout = 3; REG Node = 'Part1:clk_div|count[15]'
        Info: Total cell delay = 2.001 ns ( 44.14 % )
        Info: Total interconnect delay = 2.532 ns ( 55.86 % )
    Info: - Smallest clock skew is -0.009 ns
        Info: + Shortest clock path from clock "Clock" to destination register is 2.844 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'Clock'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'Clock~clkctrl'
            Info: 3: + IC(0.978 ns) + CELL(0.602 ns) = 2.844 ns; Loc. = LCFF_X11_Y20_N31; Fanout = 3; REG Node = 'Part1:clk_div|count[15]'
            Info: Total cell delay = 1.628 ns ( 57.24 % )
            Info: Total interconnect delay = 1.216 ns ( 42.76 % )
        Info: - Longest clock path from clock "Clock" to source register is 2.853 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'Clock'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'Clock~clkctrl'
            Info: 3: + IC(0.987 ns) + CELL(0.602 ns) = 2.853 ns; Loc. = LCFF_X11_Y19_N7; Fanout = 3; REG Node = 'Part1:clk_div|count[19]'
            Info: Total cell delay = 1.628 ns ( 57.06 % )
            Info: Total interconnect delay = 1.225 ns ( 42.94 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "state.Input" (data pin = "SW[9]", clock pin = "Clock") is -2.907 ns
    Info: + Longest pin to register delay is 4.312 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L2; Fanout = 2; PIN Node = 'SW[9]'
        Info: 2: + IC(2.699 ns) + CELL(0.491 ns) = 4.216 ns; Loc. = LCCOMB_X49_Y3_N30; Fanout = 1; COMB Node = 'Selector2~0'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 4.312 ns; Loc. = LCFF_X49_Y3_N31; Fanout = 5; REG Node = 'state.Input'
        Info: Total cell delay = 1.613 ns ( 37.41 % )
        Info: Total interconnect delay = 2.699 ns ( 62.59 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "Clock" to destination register is 7.181 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'Clock'
        Info: 2: + IC(1.559 ns) + CELL(0.879 ns) = 3.464 ns; Loc. = LCFF_X10_Y19_N27; Fanout = 2; REG Node = 'Part1:clk_div|LEDR[0]'
        Info: 3: + IC(2.112 ns) + CELL(0.000 ns) = 5.576 ns; Loc. = CLKCTRL_G1; Fanout = 11; COMB Node = 'Part1:clk_div|LEDR[0]~clkctrl'
        Info: 4: + IC(1.003 ns) + CELL(0.602 ns) = 7.181 ns; Loc. = LCFF_X49_Y3_N31; Fanout = 5; REG Node = 'state.Input'
        Info: Total cell delay = 2.507 ns ( 34.91 % )
        Info: Total interconnect delay = 4.674 ns ( 65.09 % )
Info: tco from clock "Clock" to destination pin "LEDG[5]" through register "state.decode" is 13.756 ns
    Info: + Longest clock path from clock "Clock" to source register is 7.181 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'Clock'
        Info: 2: + IC(1.559 ns) + CELL(0.879 ns) = 3.464 ns; Loc. = LCFF_X10_Y19_N27; Fanout = 2; REG Node = 'Part1:clk_div|LEDR[0]'
        Info: 3: + IC(2.112 ns) + CELL(0.000 ns) = 5.576 ns; Loc. = CLKCTRL_G1; Fanout = 11; COMB Node = 'Part1:clk_div|LEDR[0]~clkctrl'
        Info: 4: + IC(1.003 ns) + CELL(0.602 ns) = 7.181 ns; Loc. = LCFF_X49_Y3_N3; Fanout = 11; REG Node = 'state.decode'
        Info: Total cell delay = 2.507 ns ( 34.91 % )
        Info: Total interconnect delay = 4.674 ns ( 65.09 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 6.298 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y3_N3; Fanout = 11; REG Node = 'state.decode'
        Info: 2: + IC(1.600 ns) + CELL(0.278 ns) = 1.878 ns; Loc. = LCCOMB_X49_Y3_N12; Fanout = 1; COMB Node = 'WideOr2~0'
        Info: 3: + IC(0.861 ns) + CELL(0.178 ns) = 2.917 ns; Loc. = LCCOMB_X49_Y4_N16; Fanout = 1; COMB Node = 'WideOr2'
        Info: 4: + IC(0.521 ns) + CELL(2.860 ns) = 6.298 ns; Loc. = PIN_W21; Fanout = 0; PIN Node = 'LEDG[5]'
        Info: Total cell delay = 3.316 ns ( 52.65 % )
        Info: Total interconnect delay = 2.982 ns ( 47.35 % )
Info: Longest tpd from source pin "SW[8]" to destination pin "LEDR[7]" is 8.617 ns
    Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; PIN Node = 'SW[8]'
    Info: 2: + IC(2.754 ns) + CELL(0.521 ns) = 4.301 ns; Loc. = LCCOMB_X49_Y4_N0; Fanout = 1; COMB Node = 'Selector0~0'
    Info: 3: + IC(0.288 ns) + CELL(0.178 ns) = 4.767 ns; Loc. = LCCOMB_X49_Y4_N18; Fanout = 1; COMB Node = 'Selector0~1'
    Info: 4: + IC(0.855 ns) + CELL(2.995 ns) = 8.617 ns; Loc. = PIN_U18; Fanout = 0; PIN Node = 'LEDR[7]'
    Info: Total cell delay = 4.720 ns ( 54.78 % )
    Info: Total interconnect delay = 3.897 ns ( 45.22 % )
Info: th for register "state.jz" (data pin = "SW[1]", clock pin = "Clock") is 4.543 ns
    Info: + Longest clock path from clock "Clock" to destination register is 7.181 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'Clock'
        Info: 2: + IC(1.559 ns) + CELL(0.879 ns) = 3.464 ns; Loc. = LCFF_X10_Y19_N27; Fanout = 2; REG Node = 'Part1:clk_div|LEDR[0]'
        Info: 3: + IC(2.112 ns) + CELL(0.000 ns) = 5.576 ns; Loc. = CLKCTRL_G1; Fanout = 11; COMB Node = 'Part1:clk_div|LEDR[0]~clkctrl'
        Info: 4: + IC(1.003 ns) + CELL(0.602 ns) = 7.181 ns; Loc. = LCFF_X49_Y3_N1; Fanout = 4; REG Node = 'state.jz'
        Info: Total cell delay = 2.507 ns ( 34.91 % )
        Info: Total interconnect delay = 4.674 ns ( 65.09 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 2.924 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L21; Fanout = 8; PIN Node = 'SW[1]'
        Info: 2: + IC(1.625 ns) + CELL(0.177 ns) = 2.828 ns; Loc. = LCCOMB_X49_Y3_N0; Fanout = 1; COMB Node = 'next_state.jz~0'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 2.924 ns; Loc. = LCFF_X49_Y3_N1; Fanout = 4; REG Node = 'state.jz'
        Info: Total cell delay = 1.299 ns ( 44.43 % )
        Info: Total interconnect delay = 1.625 ns ( 55.57 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 157 megabytes
    Info: Processing ended: Tue Oct 27 16:25:45 2015
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:00


