TimeQuest Timing Analyzer report for partA
Tue Dec 02 21:11:57 2014
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'controllerTesting:inst6|controllerV2:inst|state.0100'
 12. Slow Model Setup: 'CLKcontroller'
 13. Slow Model Setup: 'controllerTesting:inst6|controllerV2:inst|state.0110'
 14. Slow Model Setup: 'Accumulator:ACC|74193:inst2|26~1'
 15. Slow Model Setup: 'Accumulator:ACC|74193:inst2|24~_emulated'
 16. Slow Model Hold: 'Accumulator:ACC|74193:inst2|26~1'
 17. Slow Model Hold: 'CLKcontroller'
 18. Slow Model Hold: 'controllerTesting:inst6|controllerV2:inst|state.0110'
 19. Slow Model Hold: 'Accumulator:ACC|74193:inst2|24~_emulated'
 20. Slow Model Hold: 'controllerTesting:inst6|controllerV2:inst|state.0100'
 21. Slow Model Recovery: 'controllerTesting:inst6|controllerV2:inst|state.0100'
 22. Slow Model Recovery: 'controllerTesting:inst6|controllerV2:inst|state.0110'
 23. Slow Model Recovery: 'Accumulator:ACC|74193:inst2|26~1'
 24. Slow Model Recovery: 'Accumulator:ACC|74193:inst2|24~_emulated'
 25. Slow Model Removal: 'Accumulator:ACC|74193:inst2|26~1'
 26. Slow Model Removal: 'Accumulator:ACC|74193:inst2|24~_emulated'
 27. Slow Model Removal: 'controllerTesting:inst6|controllerV2:inst|state.0110'
 28. Slow Model Removal: 'controllerTesting:inst6|controllerV2:inst|state.0100'
 29. Slow Model Minimum Pulse Width: 'CLKcontroller'
 30. Slow Model Minimum Pulse Width: 'Accumulator:ACC|74193:inst2|26~1'
 31. Slow Model Minimum Pulse Width: 'controllerTesting:inst6|controllerV2:inst|state.0100'
 32. Slow Model Minimum Pulse Width: 'controllerTesting:inst6|controllerV2:inst|state.0110'
 33. Slow Model Minimum Pulse Width: 'Accumulator:ACC|74193:inst2|24~_emulated'
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Fast Model Setup Summary
 37. Fast Model Hold Summary
 38. Fast Model Recovery Summary
 39. Fast Model Removal Summary
 40. Fast Model Minimum Pulse Width Summary
 41. Fast Model Setup: 'controllerTesting:inst6|controllerV2:inst|state.0100'
 42. Fast Model Setup: 'CLKcontroller'
 43. Fast Model Setup: 'controllerTesting:inst6|controllerV2:inst|state.0110'
 44. Fast Model Setup: 'Accumulator:ACC|74193:inst2|26~1'
 45. Fast Model Setup: 'Accumulator:ACC|74193:inst2|24~_emulated'
 46. Fast Model Hold: 'CLKcontroller'
 47. Fast Model Hold: 'Accumulator:ACC|74193:inst2|26~1'
 48. Fast Model Hold: 'controllerTesting:inst6|controllerV2:inst|state.0110'
 49. Fast Model Hold: 'Accumulator:ACC|74193:inst2|24~_emulated'
 50. Fast Model Hold: 'controllerTesting:inst6|controllerV2:inst|state.0100'
 51. Fast Model Recovery: 'controllerTesting:inst6|controllerV2:inst|state.0100'
 52. Fast Model Recovery: 'controllerTesting:inst6|controllerV2:inst|state.0110'
 53. Fast Model Recovery: 'Accumulator:ACC|74193:inst2|26~1'
 54. Fast Model Recovery: 'Accumulator:ACC|74193:inst2|24~_emulated'
 55. Fast Model Removal: 'Accumulator:ACC|74193:inst2|26~1'
 56. Fast Model Removal: 'Accumulator:ACC|74193:inst2|24~_emulated'
 57. Fast Model Removal: 'controllerTesting:inst6|controllerV2:inst|state.0110'
 58. Fast Model Removal: 'controllerTesting:inst6|controllerV2:inst|state.0100'
 59. Fast Model Minimum Pulse Width: 'CLKcontroller'
 60. Fast Model Minimum Pulse Width: 'Accumulator:ACC|74193:inst2|26~1'
 61. Fast Model Minimum Pulse Width: 'controllerTesting:inst6|controllerV2:inst|state.0100'
 62. Fast Model Minimum Pulse Width: 'controllerTesting:inst6|controllerV2:inst|state.0110'
 63. Fast Model Minimum Pulse Width: 'Accumulator:ACC|74193:inst2|24~_emulated'
 64. Clock to Output Times
 65. Minimum Clock to Output Times
 66. Multicorner Timing Analysis Summary
 67. Clock to Output Times
 68. Minimum Clock to Output Times
 69. Setup Transfers
 70. Hold Transfers
 71. Recovery Transfers
 72. Removal Transfers
 73. Report TCCS
 74. Report RSKM
 75. Unconstrained Paths
 76. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; partA                                                             ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------+
; Clock Name                                           ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                  ;
+------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------+
; Accumulator:ACC|74193:inst2|24~_emulated             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Accumulator:ACC|74193:inst2|24~_emulated }             ;
; Accumulator:ACC|74193:inst2|26~1                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Accumulator:ACC|74193:inst2|26~1 }                     ;
; CLKcontroller                                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLKcontroller }                                        ;
; controllerTesting:inst6|controllerV2:inst|state.0100 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { controllerTesting:inst6|controllerV2:inst|state.0100 } ;
; controllerTesting:inst6|controllerV2:inst|state.0110 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { controllerTesting:inst6|controllerV2:inst|state.0110 } ;
+------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                     ;
+------------+-----------------+------------------------------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note                                                  ;
+------------+-----------------+------------------------------------------------------+-------------------------------------------------------+
; 222.32 MHz ; 195.01 MHz      ; CLKcontroller                                        ; limit due to high minimum pulse width violation (tch) ;
; 373.27 MHz ; 184.98 MHz      ; Accumulator:ACC|74193:inst2|26~1                     ; limit due to hold check                               ;
; 551.27 MHz ; 450.05 MHz      ; Accumulator:ACC|74193:inst2|24~_emulated             ; limit due to low minimum pulse width violation (tcl)  ;
; 551.27 MHz ; 450.05 MHz      ; controllerTesting:inst6|controllerV2:inst|state.0110 ; limit due to low minimum pulse width violation (tcl)  ;
; 662.69 MHz ; 450.05 MHz      ; controllerTesting:inst6|controllerV2:inst|state.0100 ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+------------------------------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                      ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; controllerTesting:inst6|controllerV2:inst|state.0100 ; -5.228 ; -28.224       ;
; CLKcontroller                                        ; -3.498 ; -84.673       ;
; controllerTesting:inst6|controllerV2:inst|state.0110 ; -2.329 ; -8.095        ;
; Accumulator:ACC|74193:inst2|26~1                     ; -1.794 ; -4.764        ;
; Accumulator:ACC|74193:inst2|24~_emulated             ; -1.643 ; -1.643        ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                       ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; Accumulator:ACC|74193:inst2|26~1                     ; -2.703 ; -7.832        ;
; CLKcontroller                                        ; -2.605 ; -16.454       ;
; controllerTesting:inst6|controllerV2:inst|state.0110 ; -1.985 ; -6.709        ;
; Accumulator:ACC|74193:inst2|24~_emulated             ; -1.874 ; -1.874        ;
; controllerTesting:inst6|controllerV2:inst|state.0100 ; 1.109  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow Model Recovery Summary                                                   ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; controllerTesting:inst6|controllerV2:inst|state.0100 ; -5.588 ; -20.534       ;
; controllerTesting:inst6|controllerV2:inst|state.0110 ; -2.698 ; -9.760        ;
; Accumulator:ACC|74193:inst2|26~1                     ; -2.169 ; -6.060        ;
; Accumulator:ACC|74193:inst2|24~_emulated             ; -2.133 ; -2.133        ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow Model Removal Summary                                                   ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; Accumulator:ACC|74193:inst2|26~1                     ; 1.929 ; 0.000         ;
; Accumulator:ACC|74193:inst2|24~_emulated             ; 2.758 ; 0.000         ;
; controllerTesting:inst6|controllerV2:inst|state.0110 ; 2.938 ; 0.000         ;
; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4.096 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                        ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; CLKcontroller                                        ; -2.064 ; -161.373      ;
; Accumulator:ACC|74193:inst2|26~1                     ; -1.476 ; -7.710        ;
; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.611 ; -9.776        ;
; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.611 ; -4.888        ;
; Accumulator:ACC|74193:inst2|24~_emulated             ; -0.611 ; -1.222        ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'controllerTesting:inst6|controllerV2:inst|state.0100'                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -5.228 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; ProgramCounter:PC|74193:inst|26~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -2.894     ; 2.872      ;
; -4.931 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; ProgramCounter:PC|74193:inst|25~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -2.419     ; 3.050      ;
; -4.834 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3] ; ProgramCounter:PC|74193:inst|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -2.637     ; 2.735      ;
; -3.994 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2] ; ProgramCounter:PC|74193:inst|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -1.892     ; 2.640      ;
; -3.882 ; controllerTesting:inst6|controllerV2:inst|state.1111                                      ; ProgramCounter:PC|74193:inst|26~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -1.614     ; 2.806      ;
; -3.780 ; controllerTesting:inst6|controllerV2:inst|state.0000                                      ; ProgramCounter:PC|74193:inst|26~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -1.605     ; 2.713      ;
; -3.587 ; controllerTesting:inst6|controllerV2:inst|state.1111                                      ; ProgramCounter:PC|74193:inst|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -0.624     ; 3.501      ;
; -3.426 ; controllerTesting:inst6|controllerV2:inst|state.1111                                      ; ProgramCounter:PC|74193:inst|25~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -1.139     ; 2.825      ;
; -3.219 ; controllerTesting:inst6|controllerV2:inst|state.1111                                      ; ProgramCounter:PC|74193:inst|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -0.612     ; 3.145      ;
; -3.164 ; controllerTesting:inst6|controllerV2:inst|state.0000                                      ; ProgramCounter:PC|74193:inst|25~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -1.130     ; 2.572      ;
; -3.046 ; controllerTesting:inst6|controllerV2:inst|state.0000                                      ; ProgramCounter:PC|74193:inst|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -0.615     ; 2.969      ;
; -2.843 ; controllerTesting:inst6|controllerV2:inst|state.0000                                      ; ProgramCounter:PC|74193:inst|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -0.603     ; 2.778      ;
; -2.734 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[6] ; InstructionRegister:inst19|inst2          ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 1.000        ; -1.643     ; 2.129      ;
; -2.170 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[5] ; InstructionRegister:inst19|inst3          ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 1.000        ; -1.643     ; 1.565      ;
; -2.168 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[4] ; InstructionRegister:inst19|inst4          ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 1.000        ; -1.643     ; 1.563      ;
; -2.165 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[7] ; InstructionRegister:inst19|inst           ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 1.000        ; -1.643     ; 1.560      ;
; -0.509 ; ProgramCounter:PC|74193:inst|26~_emulated                                                 ; ProgramCounter:PC|74193:inst|26~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0100 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 1.000        ; 0.000      ; 1.547      ;
; -0.378 ; ProgramCounter:PC|74193:inst|25~_emulated                                                 ; ProgramCounter:PC|74193:inst|25~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0100 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 1.000        ; 0.000      ; 1.416      ;
; -0.361 ; ProgramCounter:PC|74193:inst|23~_emulated                                                 ; ProgramCounter:PC|74193:inst|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0100 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 1.000        ; 0.000      ; 1.399      ;
; -0.357 ; ProgramCounter:PC|74193:inst|24~_emulated                                                 ; ProgramCounter:PC|74193:inst|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0100 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 1.000        ; 0.000      ; 1.395      ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLKcontroller'                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+---------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                          ; To Node                                                                                                            ; Launch Clock                                         ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+---------------+--------------+------------+------------+
; -3.498 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3]                          ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg3 ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.710     ; 3.748      ;
; -3.303 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0]                          ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 0.023      ; 4.286      ;
; -2.903 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0]                          ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg0 ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 0.756      ; 4.619      ;
; -2.771 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3]                          ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg3 ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 0.023      ; 3.754      ;
; -2.757 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1]                          ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg1 ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 0.023      ; 3.740      ;
; -2.711 ; controllerTesting:inst6|controllerV2:inst|state.1011                                                               ; controllerTesting:inst6|controllerV2:inst|state.0001                                                               ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.138     ; 3.611      ;
; -2.654 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2]                          ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg2 ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 0.023      ; 3.637      ;
; -2.564 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_we_reg       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg0 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg1 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg2 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg3 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_we_reg       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg0 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg1 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg2 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg3 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_we_reg       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg0 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg1 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg2 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg3 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_we_reg       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[7]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg0 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[7]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg1 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[7]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg2 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[7]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg3 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[7]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_we_reg       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[6]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg0 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[6]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg1 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[6]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg2 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[6]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg3 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[6]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_we_reg       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[5]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg0 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[5]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg1 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[5]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg2 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[5]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg3 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[5]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_we_reg       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[4]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg0 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[4]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg1 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[4]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg2 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[4]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg3 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[4]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_we_reg       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg0 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg1 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg2 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg3 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.023     ; 3.501      ;
; -2.373 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1]                          ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg1 ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 0.756      ; 4.089      ;
; -2.283 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2]                          ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg2 ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 0.756      ; 3.999      ;
; -2.251 ; controllerTesting:inst6|controllerV2:inst|state.1111                                                               ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg3 ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 1.303      ; 4.514      ;
; -2.249 ; controllerTesting:inst6|controllerV2:inst|state.0101                                                               ; controllerTesting:inst6|controllerV2:inst|state.0001                                                               ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.138     ; 3.149      ;
; -2.223 ; controllerTesting:inst6|controllerV2:inst|state.0111                                                               ; controllerTesting:inst6|controllerV2:inst|state.0001                                                               ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 0.000      ; 3.261      ;
; -2.209 ; InstructionRegister:inst19|inst4                                                                                   ; controllerTesting:inst6|controllerV2:inst|state.0001                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.370     ; 2.877      ;
; -2.167 ; InstructionRegister:inst19|inst3                                                                                   ; controllerTesting:inst6|controllerV2:inst|state.0001                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.370     ; 2.835      ;
; -2.076 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg0  ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_memory_reg0  ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg1  ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a1~porta_memory_reg0  ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg2  ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a2~porta_memory_reg0  ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_memory_reg0  ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg1  ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a4~porta_memory_reg0  ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg2  ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a5~porta_memory_reg0  ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg3  ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a6~porta_memory_reg0  ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg4  ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a7~porta_memory_reg0  ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.022     ; 3.014      ;
; -2.031 ; InstructionRegister:inst19|inst                                                                                    ; controllerTesting:inst6|controllerV2:inst|state.0001                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.370     ; 2.699      ;
; -2.029 ; InstructionRegister:inst19|inst2                                                                                   ; controllerTesting:inst6|controllerV2:inst|state.0001                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.370     ; 2.697      ;
; -1.978 ; InstructionRegister:inst19|inst2                                                                                   ; controllerTesting:inst6|controllerV2:inst|state.1011                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.232     ; 2.784      ;
; -1.957 ; controllerTesting:inst6|controllerV2:inst|state.1111                                                               ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 1.303      ; 4.220      ;
; -1.879 ; controllerTesting:inst6|controllerV2:inst|state.1111                                                               ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg2 ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 1.303      ; 4.142      ;
; -1.855 ; controllerTesting:inst6|controllerV2:inst|state.0000                                                               ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 1.312      ; 4.127      ;
; -1.770 ; controllerTesting:inst6|controllerV2:inst|state.1000                                                               ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg3 ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 1.303      ; 4.033      ;
; -1.749 ; controllerTesting:inst6|controllerV2:inst|state.1000                                                               ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg2 ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 1.303      ; 4.012      ;
; -1.746 ; InstructionRegister:inst19|inst                                                                                    ; controllerTesting:inst6|controllerV2:inst|state.1011                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.232     ; 2.552      ;
; -1.710 ; controllerTesting:inst6|controllerV2:inst|state.0000                                                               ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg3 ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 1.312      ; 3.982      ;
; -1.693 ; controllerTesting:inst6|controllerV2:inst|state.0111                                                               ; controllerTesting:inst6|controllerV2:inst|state.1000                                                               ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 0.000      ; 2.731      ;
; -1.599 ; controllerTesting:inst6|controllerV2:inst|state.1100                                                               ; controllerTesting:inst6|controllerV2:inst|state.1101                                                               ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.613     ; 2.024      ;
; -1.593 ; controllerTesting:inst6|controllerV2:inst|state.0000                                                               ; controllerTesting:inst6|controllerV2:inst|state.0001                                                               ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 0.009      ; 2.640      ;
; -1.590 ; controllerTesting:inst6|controllerV2:inst|state.1000                                                               ; controllerTesting:inst6|controllerV2:inst|state.1001                                                               ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.613     ; 2.015      ;
; -1.557 ; controllerTesting:inst6|controllerV2:inst|state.1111                                                               ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg0 ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 2.036      ; 4.553      ;
; -1.540 ; InstructionRegister:inst19|inst2                                                                                   ; controllerTesting:inst6|controllerV2:inst|state.0101                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.232     ; 2.346      ;
; -1.539 ; InstructionRegister:inst19|inst3                                                                                   ; controllerTesting:inst6|controllerV2:inst|state.1110                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.370     ; 2.207      ;
; -1.531 ; InstructionRegister:inst19|inst2                                                                                   ; controllerTesting:inst6|controllerV2:inst|state.1010                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.370     ; 2.199      ;
; -1.530 ; InstructionRegister:inst19|inst2                                                                                   ; controllerTesting:inst6|controllerV2:inst|state.1000                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.370     ; 2.198      ;
; -1.524 ; controllerTesting:inst6|controllerV2:inst|state.1111                                                               ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg3 ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 2.036      ; 4.520      ;
; -1.508 ; controllerTesting:inst6|controllerV2:inst|state.1111                                                               ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg2 ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 2.036      ; 4.504      ;
; -1.503 ; controllerTesting:inst6|controllerV2:inst|state.0000                                                               ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg2 ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 1.312      ; 3.775      ;
; -1.485 ; controllerTesting:inst6|controllerV2:inst|state.1100                                                               ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg3 ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 1.303      ; 3.748      ;
; -1.464 ; controllerTesting:inst6|controllerV2:inst|state.1100                                                               ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg2 ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 1.303      ; 3.727      ;
; -1.462 ; InstructionRegister:inst19|inst4                                                                                   ; controllerTesting:inst6|controllerV2:inst|state.1011                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.232     ; 2.268      ;
; -1.455 ; controllerTesting:inst6|controllerV2:inst|state.0000                                                               ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg0 ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 2.045      ; 4.460      ;
; -1.452 ; InstructionRegister:inst19|inst3                                                                                   ; controllerTesting:inst6|controllerV2:inst|state.1100                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.370     ; 2.120      ;
; -1.452 ; InstructionRegister:inst19|inst3                                                                                   ; controllerTesting:inst6|controllerV2:inst|state.1111                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.370     ; 2.120      ;
; -1.450 ; InstructionRegister:inst19|inst3                                                                                   ; controllerTesting:inst6|controllerV2:inst|state.0111                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.370     ; 2.118      ;
; -1.450 ; InstructionRegister:inst19|inst                                                                                    ; controllerTesting:inst6|controllerV2:inst|state.1110                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.370     ; 2.118      ;
; -1.412 ; InstructionRegister:inst19|inst4                                                                                   ; controllerTesting:inst6|controllerV2:inst|state.0101                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.232     ; 2.218      ;
; -1.401 ; controllerTesting:inst6|controllerV2:inst|state.1101                                                               ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg3 ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 1.916      ; 4.277      ;
; -1.380 ; controllerTesting:inst6|controllerV2:inst|state.1101                                                               ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg2 ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 1.916      ; 4.256      ;
; -1.378 ; controllerTesting:inst6|controllerV2:inst|state.1000                                                               ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg2 ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 2.036      ; 4.374      ;
; -1.376 ; InstructionRegister:inst19|inst2                                                                                   ; controllerTesting:inst6|controllerV2:inst|state.1100                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.370     ; 2.044      ;
; -1.376 ; InstructionRegister:inst19|inst2                                                                                   ; controllerTesting:inst6|controllerV2:inst|state.1111                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.370     ; 2.044      ;
; -1.374 ; InstructionRegister:inst19|inst2                                                                                   ; controllerTesting:inst6|controllerV2:inst|state.0111                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.370     ; 2.042      ;
; -1.370 ; InstructionRegister:inst19|inst3                                                                                   ; controllerTesting:inst6|controllerV2:inst|state.0101                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.232     ; 2.176      ;
+--------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+---------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'controllerTesting:inst6|controllerV2:inst|state.0110'                                                                                                                                                                                        ;
+--------+------------------------------------------------------+------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -2.329 ; controllerTesting:inst6|controllerV2:inst|state.0101 ; Accumulator:ACC|74193:inst2|26~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -1.142     ; 1.725      ;
; -2.024 ; controllerTesting:inst6|controllerV2:inst|state.1011 ; Accumulator:ACC|74193:inst2|26~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -1.142     ; 1.420      ;
; -1.950 ; controllerTesting:inst6|controllerV2:inst|state.1011 ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -0.503     ; 1.985      ;
; -1.943 ; Accumulator:ACC|74193:inst2|23~_emulated             ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; -1.129     ; 1.852      ;
; -1.873 ; controllerTesting:inst6|controllerV2:inst|state.0101 ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -0.500     ; 1.911      ;
; -1.843 ; controllerTesting:inst6|controllerV2:inst|state.1011 ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -0.373     ; 2.008      ;
; -1.721 ; controllerTesting:inst6|controllerV2:inst|state.1011 ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -0.500     ; 1.759      ;
; -1.665 ; controllerTesting:inst6|controllerV2:inst|state.0101 ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -0.373     ; 1.830      ;
; -1.564 ; controllerTesting:inst6|controllerV2:inst|state.0101 ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -0.503     ; 1.599      ;
; -1.114 ; Accumulator:ACC|74193:inst2|23~_emulated             ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|24~_emulated             ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; -0.300     ; 1.852      ;
; -0.944 ; Accumulator:ACC|74193:inst2|25~_emulated             ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; -0.582     ; 1.400      ;
; -0.814 ; Accumulator:ACC|74193:inst2|23~_emulated             ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 0.000      ; 1.852      ;
; -0.497 ; Accumulator:ACC|74193:inst2|26~_emulated             ; Accumulator:ACC|74193:inst2|26~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 0.000      ; 1.535      ;
; -0.362 ; Accumulator:ACC|74193:inst2|25~_emulated             ; Accumulator:ACC|74193:inst2|25~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 0.000      ; 1.400      ;
; 0.368  ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; 1.812      ; 1.982      ;
; 0.817  ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; 2.581      ; 2.302      ;
; 0.868  ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 1.812      ; 1.982      ;
; 1.317  ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 2.581      ; 2.302      ;
; 1.551  ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; 2.454      ; 1.441      ;
; 1.553  ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; 2.451      ; 1.436      ;
; 1.728  ; Accumulator:ACC|74193:inst2|24~_emulated             ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|24~_emulated             ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; 2.451      ; 1.538      ;
; 2.051  ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 2.454      ; 1.441      ;
; 2.053  ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 2.451      ; 1.436      ;
; 2.228  ; Accumulator:ACC|74193:inst2|24~_emulated             ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|24~_emulated             ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 2.451      ; 1.538      ;
+--------+------------------------------------------------------+------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Accumulator:ACC|74193:inst2|26~1'                                                                                                                                                                                        ;
+--------+------------------------------------------------------+------------------------------------------+------------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                  ; Launch Clock                                         ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------+------------------------------------------------------+----------------------------------+--------------+------------+------------+
; -1.794 ; controllerTesting:inst6|controllerV2:inst|state.1011 ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; -0.347     ; 1.985      ;
; -1.679 ; Accumulator:ACC|74193:inst2|23~_emulated             ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; -0.865     ; 1.852      ;
; -1.579 ; controllerTesting:inst6|controllerV2:inst|state.1011 ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; -0.109     ; 2.008      ;
; -1.408 ; controllerTesting:inst6|controllerV2:inst|state.0101 ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; -0.347     ; 1.599      ;
; -1.401 ; controllerTesting:inst6|controllerV2:inst|state.0101 ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; -0.109     ; 1.830      ;
; -1.291 ; controllerTesting:inst6|controllerV2:inst|state.0101 ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; 0.082      ; 1.911      ;
; -1.139 ; controllerTesting:inst6|controllerV2:inst|state.1011 ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; 0.082      ; 1.759      ;
; -0.850 ; Accumulator:ACC|74193:inst2|23~_emulated             ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|24~_emulated             ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; -0.036     ; 1.852      ;
; -0.550 ; Accumulator:ACC|74193:inst2|23~_emulated             ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 0.264      ; 1.852      ;
; -0.362 ; Accumulator:ACC|74193:inst2|25~_emulated             ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 0.000      ; 1.400      ;
; 0.220  ; Accumulator:ACC|74193:inst2|25~_emulated             ; Accumulator:ACC|74193:inst2|25~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 0.582      ; 1.400      ;
; 1.081  ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; 2.845      ; 2.302      ;
; 1.581  ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 2.845      ; 2.302      ;
; 1.709  ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; 2.607      ; 1.436      ;
; 1.884  ; Accumulator:ACC|74193:inst2|24~_emulated             ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|24~_emulated             ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; 2.607      ; 1.538      ;
; 2.133  ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; 3.036      ; 1.441      ;
; 2.209  ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 2.607      ; 1.436      ;
; 2.384  ; Accumulator:ACC|74193:inst2|24~_emulated             ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|24~_emulated             ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 2.607      ; 1.538      ;
; 2.633  ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 3.036      ; 1.441      ;
+--------+------------------------------------------------------+------------------------------------------+------------------------------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Accumulator:ACC|74193:inst2|24~_emulated'                                                                                                                                                                                        ;
+--------+------------------------------------------------------+------------------------------------------+------------------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                  ; Launch Clock                                         ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------+------------------------------------------------------+------------------------------------------+--------------+------------+------------+
; -1.643 ; Accumulator:ACC|74193:inst2|23~_emulated             ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|24~_emulated ; 1.000        ; -0.829     ; 1.852      ;
; -1.543 ; controllerTesting:inst6|controllerV2:inst|state.1011 ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|24~_emulated ; 0.500        ; -0.073     ; 2.008      ;
; -1.365 ; controllerTesting:inst6|controllerV2:inst|state.0101 ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|24~_emulated ; 0.500        ; -0.073     ; 1.830      ;
; -0.814 ; Accumulator:ACC|74193:inst2|23~_emulated             ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|24~_emulated             ; Accumulator:ACC|74193:inst2|24~_emulated ; 1.000        ; 0.000      ; 1.852      ;
; -0.514 ; Accumulator:ACC|74193:inst2|23~_emulated             ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|24~_emulated ; 1.000        ; 0.300      ; 1.852      ;
; 1.117  ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|24~_emulated ; 0.500        ; 2.881      ; 2.302      ;
; 1.617  ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|24~_emulated ; 1.000        ; 2.881      ; 2.302      ;
+--------+------------------------------------------------------+------------------------------------------+------------------------------------------------------+------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Accumulator:ACC|74193:inst2|26~1'                                                                                                                                                                                         ;
+--------+------------------------------------------------------+------------------------------------------+------------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                  ; Launch Clock                                         ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------+------------------------------------------------------+----------------------------------+--------------+------------+------------+
; -2.703 ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 3.710      ; 1.293      ;
; -2.567 ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 3.036      ; 0.755      ;
; -2.562 ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 3.034      ; 0.758      ;
; -2.203 ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 3.710      ; 1.293      ;
; -2.067 ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 3.036      ; 0.755      ;
; -2.062 ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 3.034      ; 0.758      ;
; -2.059 ; Accumulator:ACC|74193:inst2|24~_emulated             ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|24~_emulated             ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 3.034      ; 1.538      ;
; -1.559 ; Accumulator:ACC|74193:inst2|24~_emulated             ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|24~_emulated             ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 3.034      ; 1.538      ;
; 0.437  ; Accumulator:ACC|74193:inst2|23~_emulated             ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 1.129      ; 1.852      ;
; 0.532  ; Accumulator:ACC|74193:inst2|25~_emulated             ; Accumulator:ACC|74193:inst2|25~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 0.582      ; 1.400      ;
; 0.701  ; Accumulator:ACC|74193:inst2|23~_emulated             ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 0.865      ; 1.852      ;
; 0.737  ; Accumulator:ACC|74193:inst2|23~_emulated             ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|24~_emulated             ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 0.829      ; 1.852      ;
; 1.114  ; Accumulator:ACC|74193:inst2|25~_emulated             ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 0.000      ; 1.400      ;
; 1.288  ; controllerTesting:inst6|controllerV2:inst|state.0101 ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 0.756      ; 1.830      ;
; 1.466  ; controllerTesting:inst6|controllerV2:inst|state.1011 ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 0.756      ; 2.008      ;
; 1.733  ; controllerTesting:inst6|controllerV2:inst|state.0101 ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 0.080      ; 1.599      ;
; 1.891  ; controllerTesting:inst6|controllerV2:inst|state.1011 ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 0.082      ; 1.759      ;
; 2.043  ; controllerTesting:inst6|controllerV2:inst|state.0101 ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 0.082      ; 1.911      ;
; 2.119  ; controllerTesting:inst6|controllerV2:inst|state.1011 ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 0.080      ; 1.985      ;
+--------+------------------------------------------------------+------------------------------------------+------------------------------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLKcontroller'                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+---------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                                                                                            ; Launch Clock                                         ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+---------------+--------------+------------+------------+
; -2.605 ; Accumulator:ACC|74193:inst2|24~_emulated             ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg2  ; Accumulator:ACC|74193:inst2|24~_emulated             ; CLKcontroller ; 0.000        ; 4.118      ; 2.040      ;
; -2.438 ; Accumulator:ACC|74193:inst2|26~1                     ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg1  ; Accumulator:ACC|74193:inst2|26~1                     ; CLKcontroller ; 0.000        ; 4.118      ; 1.930      ;
; -2.430 ; Accumulator:ACC|74193:inst2|26~1                     ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg2  ; Accumulator:ACC|74193:inst2|26~1                     ; CLKcontroller ; 0.000        ; 4.118      ; 1.938      ;
; -2.163 ; Accumulator:ACC|74193:inst2|26~1                     ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ; Accumulator:ACC|74193:inst2|26~1                     ; CLKcontroller ; 0.000        ; 4.851      ; 2.938      ;
; -2.105 ; Accumulator:ACC|74193:inst2|24~_emulated             ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg2  ; Accumulator:ACC|74193:inst2|24~_emulated             ; CLKcontroller ; -0.500       ; 4.118      ; 2.040      ;
; -1.938 ; Accumulator:ACC|74193:inst2|26~1                     ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg1  ; Accumulator:ACC|74193:inst2|26~1                     ; CLKcontroller ; -0.500       ; 4.118      ; 1.930      ;
; -1.930 ; Accumulator:ACC|74193:inst2|26~1                     ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg2  ; Accumulator:ACC|74193:inst2|26~1                     ; CLKcontroller ; -0.500       ; 4.118      ; 1.938      ;
; -1.872 ; Accumulator:ACC|74193:inst2|26~1                     ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg0  ; Accumulator:ACC|74193:inst2|26~1                     ; CLKcontroller ; 0.000        ; 4.118      ; 2.496      ;
; -1.663 ; Accumulator:ACC|74193:inst2|26~1                     ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ; Accumulator:ACC|74193:inst2|26~1                     ; CLKcontroller ; -0.500       ; 4.851      ; 2.938      ;
; -1.522 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; controllerTesting:inst6|controllerV2:inst|state.0110                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 0.000        ; 2.816      ; 1.857      ;
; -1.522 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; controllerTesting:inst6|controllerV2:inst|state.1110                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 0.000        ; 2.816      ; 1.857      ;
; -1.481 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; controllerTesting:inst6|controllerV2:inst|state.0101                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 0.000        ; 2.954      ; 2.036      ;
; -1.372 ; Accumulator:ACC|74193:inst2|26~1                     ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg0  ; Accumulator:ACC|74193:inst2|26~1                     ; CLKcontroller ; -0.500       ; 4.118      ; 2.496      ;
; -1.212 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; controllerTesting:inst6|controllerV2:inst|state.0111                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 0.000        ; 2.816      ; 2.167      ;
; -1.022 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; controllerTesting:inst6|controllerV2:inst|state.0110                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; -0.500       ; 2.816      ; 1.857      ;
; -1.022 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; controllerTesting:inst6|controllerV2:inst|state.1110                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; -0.500       ; 2.816      ; 1.857      ;
; -0.981 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; controllerTesting:inst6|controllerV2:inst|state.0101                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; -0.500       ; 2.954      ; 2.036      ;
; -0.977 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; controllerTesting:inst6|controllerV2:inst|state.0001                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 0.000        ; 2.816      ; 2.402      ;
; -0.712 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; controllerTesting:inst6|controllerV2:inst|state.0111                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; -0.500       ; 2.816      ; 2.167      ;
; -0.477 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; controllerTesting:inst6|controllerV2:inst|state.0001                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; -0.500       ; 2.816      ; 2.402      ;
; -0.470 ; ProgramCounter:PC|74193:inst|25~_emulated            ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg1 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; -0.500       ; 3.175      ; 2.455      ;
; -0.124 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0001                                                               ; controllerTesting:inst6|controllerV2:inst|state.0110 ; CLKcontroller ; 0.000        ; 2.816      ; 3.255      ;
; -0.106 ; ProgramCounter:PC|74193:inst|26~_emulated            ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg0 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; -0.500       ; 3.650      ; 3.294      ;
; -0.086 ; ProgramCounter:PC|74193:inst|25~_emulated            ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg1 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; -0.500       ; 2.442      ; 2.106      ;
; -0.007 ; Accumulator:ACC|74193:inst2|26~_emulated             ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg0  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; CLKcontroller ; -0.500       ; 2.306      ; 2.049      ;
; 0.008  ; ProgramCounter:PC|74193:inst|23~_emulated            ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg3 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; -0.500       ; 2.660      ; 2.418      ;
; 0.294  ; ProgramCounter:PC|74193:inst|26~_emulated            ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg0 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; -0.500       ; 2.917      ; 2.961      ;
; 0.319  ; controllerTesting:inst6|controllerV2:inst|state.0101 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.897      ; 2.466      ;
; 0.356  ; ProgramCounter:PC|74193:inst|24~_emulated            ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg2 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; -0.500       ; 2.648      ; 2.754      ;
; 0.376  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0001                                                               ; controllerTesting:inst6|controllerV2:inst|state.0110 ; CLKcontroller ; -0.500       ; 2.816      ; 3.255      ;
; 0.428  ; controllerTesting:inst6|controllerV2:inst|state.1101 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_we_reg       ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 2.649      ; 3.327      ;
; 0.445  ; controllerTesting:inst6|controllerV2:inst|state.1010 ; controllerTesting:inst6|controllerV2:inst|state.1010                                                               ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 0.000      ; 0.731      ;
; 0.468  ; Accumulator:ACC|74193:inst2|23~_emulated             ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; CLKcontroller ; -0.500       ; 2.270      ; 2.488      ;
; 0.475  ; Accumulator:ACC|74193:inst2|25~_emulated             ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg1  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; CLKcontroller ; -0.500       ; 1.664      ; 1.889      ;
; 0.497  ; controllerTesting:inst6|controllerV2:inst|state.1011 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.897      ; 2.644      ;
; 0.520  ; controllerTesting:inst6|controllerV2:inst|state.1011 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.164      ; 1.934      ;
; 0.687  ; controllerTesting:inst6|controllerV2:inst|state.0101 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.164      ; 2.101      ;
; 0.727  ; ProgramCounter:PC|74193:inst|24~_emulated            ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg2 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; -0.500       ; 1.915      ; 2.392      ;
; 0.732  ; Accumulator:ACC|74193:inst2|23~_emulated             ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ; Accumulator:ACC|74193:inst2|26~1                     ; CLKcontroller ; -0.500       ; 2.006      ; 2.488      ;
; 0.735  ; ProgramCounter:PC|74193:inst|23~_emulated            ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg3 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; -0.500       ; 1.927      ; 2.412      ;
; 0.768  ; Accumulator:ACC|74193:inst2|23~_emulated             ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ; Accumulator:ACC|74193:inst2|24~_emulated             ; CLKcontroller ; -0.500       ; 1.970      ; 2.488      ;
; 0.795  ; controllerTesting:inst6|controllerV2:inst|state.0011 ; controllerTesting:inst6|controllerV2:inst|state.0100                                                               ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 0.604      ; 1.685      ;
; 0.825  ; controllerTesting:inst6|controllerV2:inst|state.0101 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.164      ; 2.239      ;
; 0.834  ; controllerTesting:inst6|controllerV2:inst|state.1011 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.164      ; 2.248      ;
; 0.838  ; controllerTesting:inst6|controllerV2:inst|state.1101 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_we_reg       ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.916      ; 3.004      ;
; 0.879  ; controllerTesting:inst6|controllerV2:inst|state.0111 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg3 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 2.036      ; 3.165      ;
; 0.893  ; controllerTesting:inst6|controllerV2:inst|state.1001 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg0 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 2.649      ; 3.792      ;
; 0.931  ; controllerTesting:inst6|controllerV2:inst|state.1001 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg1 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 2.649      ; 3.830      ;
; 0.986  ; controllerTesting:inst6|controllerV2:inst|state.0101 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.164      ; 2.400      ;
; 0.998  ; controllerTesting:inst6|controllerV2:inst|state.1001 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg3 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 2.649      ; 3.897      ;
; 1.008  ; controllerTesting:inst6|controllerV2:inst|state.1100 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_we_reg       ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 2.036      ; 3.294      ;
; 1.015  ; controllerTesting:inst6|controllerV2:inst|state.0111 ; controllerTesting:inst6|controllerV2:inst|state.1111                                                               ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 0.000      ; 1.301      ;
; 1.037  ; controllerTesting:inst6|controllerV2:inst|state.0111 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg1 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 2.036      ; 3.323      ;
; 1.039  ; InstructionRegister:inst19|inst4                     ; controllerTesting:inst6|controllerV2:inst|state.0110                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 0.000        ; -0.370     ; 0.955      ;
; 1.047  ; controllerTesting:inst6|controllerV2:inst|state.0111 ; controllerTesting:inst6|controllerV2:inst|state.1100                                                               ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 0.000      ; 1.333      ;
; 1.049  ; InstructionRegister:inst19|inst                      ; controllerTesting:inst6|controllerV2:inst|state.0111                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 0.000        ; -0.370     ; 0.965      ;
; 1.053  ; InstructionRegister:inst19|inst                      ; controllerTesting:inst6|controllerV2:inst|state.1100                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 0.000        ; -0.370     ; 0.969      ;
; 1.053  ; InstructionRegister:inst19|inst                      ; controllerTesting:inst6|controllerV2:inst|state.1111                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 0.000        ; -0.370     ; 0.969      ;
; 1.057  ; Accumulator:ACC|74193:inst2|25~_emulated             ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg1  ; Accumulator:ACC|74193:inst2|26~1                     ; CLKcontroller ; -0.500       ; 1.082      ; 1.889      ;
; 1.073  ; controllerTesting:inst6|controllerV2:inst|state.1011 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.164      ; 2.487      ;
; 1.181  ; controllerTesting:inst6|controllerV2:inst|state.0001 ; controllerTesting:inst6|controllerV2:inst|state.0010                                                               ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; -0.009     ; 1.458      ;
; 1.218  ; controllerTesting:inst6|controllerV2:inst|state.0111 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg2 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 2.036      ; 3.504      ;
; 1.279  ; controllerTesting:inst6|controllerV2:inst|state.1101 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg0 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 2.649      ; 4.178      ;
; 1.293  ; controllerTesting:inst6|controllerV2:inst|state.1001 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.916      ; 3.459      ;
; 1.293  ; InstructionRegister:inst19|inst4                     ; controllerTesting:inst6|controllerV2:inst|state.1111                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 0.000        ; -0.370     ; 1.209      ;
; 1.315  ; controllerTesting:inst6|controllerV2:inst|state.1001 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg1 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.916      ; 3.481      ;
; 1.316  ; controllerTesting:inst6|controllerV2:inst|state.0000 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg1 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 2.045      ; 3.611      ;
; 1.317  ; controllerTesting:inst6|controllerV2:inst|state.1101 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg1 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 2.649      ; 4.216      ;
; 1.333  ; controllerTesting:inst6|controllerV2:inst|state.1001 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg2 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 2.649      ; 4.232      ;
; 1.363  ; controllerTesting:inst6|controllerV2:inst|state.1100 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg0 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 2.036      ; 3.649      ;
; 1.384  ; controllerTesting:inst6|controllerV2:inst|state.1101 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg3 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 2.649      ; 4.283      ;
; 1.385  ; InstructionRegister:inst19|inst4                     ; controllerTesting:inst6|controllerV2:inst|state.1100                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 0.000        ; -0.370     ; 1.301      ;
; 1.391  ; InstructionRegister:inst19|inst4                     ; controllerTesting:inst6|controllerV2:inst|state.0111                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 0.000        ; -0.370     ; 1.307      ;
; 1.401  ; controllerTesting:inst6|controllerV2:inst|state.1100 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg1 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 2.036      ; 3.687      ;
; 1.418  ; controllerTesting:inst6|controllerV2:inst|state.1100 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_we_reg       ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.303      ; 2.971      ;
; 1.421  ; controllerTesting:inst6|controllerV2:inst|state.0111 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg1 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.303      ; 2.974      ;
; 1.440  ; controllerTesting:inst6|controllerV2:inst|state.1111 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg1 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 2.036      ; 3.726      ;
; 1.468  ; controllerTesting:inst6|controllerV2:inst|state.1100 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg3 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 2.036      ; 3.754      ;
; 1.519  ; controllerTesting:inst6|controllerV2:inst|state.1101 ; controllerTesting:inst6|controllerV2:inst|state.0001                                                               ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 0.613      ; 2.418      ;
; 1.530  ; controllerTesting:inst6|controllerV2:inst|state.1001 ; controllerTesting:inst6|controllerV2:inst|state.1010                                                               ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 0.613      ; 2.429      ;
; 1.539  ; InstructionRegister:inst19|inst3                     ; controllerTesting:inst6|controllerV2:inst|state.1000                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 0.000        ; -0.370     ; 1.455      ;
; 1.540  ; InstructionRegister:inst19|inst3                     ; controllerTesting:inst6|controllerV2:inst|state.1010                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 0.000        ; -0.370     ; 1.456      ;
; 1.547  ; controllerTesting:inst6|controllerV2:inst|state.0111 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg0 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 2.036      ; 3.833      ;
; 1.550  ; controllerTesting:inst6|controllerV2:inst|state.1010 ; controllerTesting:inst6|controllerV2:inst|state.1011                                                               ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 0.138      ; 1.974      ;
; 1.589  ; controllerTesting:inst6|controllerV2:inst|state.0111 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg2 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.303      ; 3.142      ;
; 1.606  ; controllerTesting:inst6|controllerV2:inst|state.0111 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg3 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.303      ; 3.159      ;
; 1.648  ; controllerTesting:inst6|controllerV2:inst|state.1000 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg0 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 2.036      ; 3.934      ;
; 1.678  ; InstructionRegister:inst19|inst4                     ; controllerTesting:inst6|controllerV2:inst|state.1110                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 0.000        ; -0.370     ; 1.594      ;
; 1.679  ; controllerTesting:inst6|controllerV2:inst|state.1101 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.916      ; 3.845      ;
; 1.686  ; controllerTesting:inst6|controllerV2:inst|state.1000 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg1 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 2.036      ; 3.972      ;
; 1.693  ; controllerTesting:inst6|controllerV2:inst|state.0000 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg3 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 2.045      ; 3.988      ;
; 1.700  ; controllerTesting:inst6|controllerV2:inst|state.0000 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg1 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.312      ; 3.262      ;
; 1.701  ; controllerTesting:inst6|controllerV2:inst|state.1101 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg1 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.916      ; 3.867      ;
; 1.704  ; controllerTesting:inst6|controllerV2:inst|state.1001 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg2 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.916      ; 3.870      ;
; 1.704  ; InstructionRegister:inst19|inst                      ; controllerTesting:inst6|controllerV2:inst|state.0110                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 0.000        ; -0.370     ; 1.620      ;
; 1.719  ; controllerTesting:inst6|controllerV2:inst|state.1101 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg2 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 2.649      ; 4.618      ;
; 1.725  ; controllerTesting:inst6|controllerV2:inst|state.1001 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg3 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.916      ; 3.891      ;
; 1.753  ; controllerTesting:inst6|controllerV2:inst|state.1000 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg3 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 2.036      ; 4.039      ;
; 1.763  ; controllerTesting:inst6|controllerV2:inst|state.1100 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.303      ; 3.316      ;
; 1.766  ; InstructionRegister:inst19|inst4                     ; controllerTesting:inst6|controllerV2:inst|state.1000                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 0.000        ; -0.370     ; 1.682      ;
+--------+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+---------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'controllerTesting:inst6|controllerV2:inst|state.0110'                                                                                                                                                                                         ;
+--------+------------------------------------------------------+------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -1.985 ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 2.454      ; 0.755      ;
; -1.979 ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 2.451      ; 0.758      ;
; -1.574 ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 2.581      ; 1.293      ;
; -1.485 ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; 2.454      ; 0.755      ;
; -1.479 ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; 2.451      ; 0.758      ;
; -1.476 ; Accumulator:ACC|74193:inst2|24~_emulated             ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|24~_emulated             ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 2.451      ; 1.538      ;
; -1.171 ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 1.812      ; 0.927      ;
; -1.074 ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; 2.581      ; 1.293      ;
; -0.976 ; Accumulator:ACC|74193:inst2|24~_emulated             ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|24~_emulated             ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; 2.451      ; 1.538      ;
; -0.671 ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; 1.812      ; 0.927      ;
; 1.114  ; Accumulator:ACC|74193:inst2|25~_emulated             ; Accumulator:ACC|74193:inst2|25~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 0.000      ; 1.400      ;
; 1.249  ; Accumulator:ACC|74193:inst2|26~_emulated             ; Accumulator:ACC|74193:inst2|26~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 0.000      ; 1.535      ;
; 1.566  ; Accumulator:ACC|74193:inst2|23~_emulated             ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 0.000      ; 1.852      ;
; 1.696  ; Accumulator:ACC|74193:inst2|25~_emulated             ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; -0.582     ; 1.400      ;
; 1.830  ; Accumulator:ACC|74193:inst2|23~_emulated             ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; -0.264     ; 1.852      ;
; 1.866  ; Accumulator:ACC|74193:inst2|23~_emulated             ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|24~_emulated             ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; -0.300     ; 1.852      ;
; 2.316  ; controllerTesting:inst6|controllerV2:inst|state.0101 ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -0.503     ; 1.599      ;
; 2.417  ; controllerTesting:inst6|controllerV2:inst|state.0101 ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -0.373     ; 1.830      ;
; 2.473  ; controllerTesting:inst6|controllerV2:inst|state.1011 ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -0.500     ; 1.759      ;
; 2.595  ; controllerTesting:inst6|controllerV2:inst|state.1011 ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -0.373     ; 2.008      ;
; 2.625  ; controllerTesting:inst6|controllerV2:inst|state.0101 ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -0.500     ; 1.911      ;
; 2.702  ; controllerTesting:inst6|controllerV2:inst|state.1011 ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -0.503     ; 1.985      ;
; 2.776  ; controllerTesting:inst6|controllerV2:inst|state.1011 ; Accumulator:ACC|74193:inst2|26~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -1.142     ; 1.420      ;
; 3.081  ; controllerTesting:inst6|controllerV2:inst|state.0101 ; Accumulator:ACC|74193:inst2|26~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -1.142     ; 1.725      ;
+--------+------------------------------------------------------+------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Accumulator:ACC|74193:inst2|24~_emulated'                                                                                                                                                                                         ;
+--------+------------------------------------------------------+------------------------------------------+------------------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                  ; Launch Clock                                         ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------+------------------------------------------------------+------------------------------------------+--------------+------------+------------+
; -1.874 ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|24~_emulated ; 0.000        ; 2.881      ; 1.293      ;
; -1.374 ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|24~_emulated ; -0.500       ; 2.881      ; 1.293      ;
; 1.266  ; Accumulator:ACC|74193:inst2|23~_emulated             ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|24~_emulated ; 0.000        ; 0.300      ; 1.852      ;
; 1.530  ; Accumulator:ACC|74193:inst2|23~_emulated             ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|24~_emulated ; 0.000        ; 0.036      ; 1.852      ;
; 1.566  ; Accumulator:ACC|74193:inst2|23~_emulated             ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|24~_emulated             ; Accumulator:ACC|74193:inst2|24~_emulated ; 0.000        ; 0.000      ; 1.852      ;
; 2.117  ; controllerTesting:inst6|controllerV2:inst|state.0101 ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|24~_emulated ; -0.500       ; -0.073     ; 1.830      ;
; 2.295  ; controllerTesting:inst6|controllerV2:inst|state.1011 ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|24~_emulated ; -0.500       ; -0.073     ; 2.008      ;
+--------+------------------------------------------------------+------------------------------------------+------------------------------------------------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'controllerTesting:inst6|controllerV2:inst|state.0100'                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.109 ; ProgramCounter:PC|74193:inst|24~_emulated                                                 ; ProgramCounter:PC|74193:inst|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0100 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.000        ; 0.000      ; 1.395      ;
; 1.113 ; ProgramCounter:PC|74193:inst|23~_emulated                                                 ; ProgramCounter:PC|74193:inst|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0100 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.000        ; 0.000      ; 1.399      ;
; 1.130 ; ProgramCounter:PC|74193:inst|25~_emulated                                                 ; ProgramCounter:PC|74193:inst|25~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0100 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.000        ; 0.000      ; 1.416      ;
; 1.261 ; ProgramCounter:PC|74193:inst|26~_emulated                                                 ; ProgramCounter:PC|74193:inst|26~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0100 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.000        ; 0.000      ; 1.547      ;
; 2.917 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[7] ; InstructionRegister:inst19|inst           ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.000        ; -1.643     ; 1.560      ;
; 2.920 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[4] ; InstructionRegister:inst19|inst4          ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.000        ; -1.643     ; 1.563      ;
; 2.922 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[5] ; InstructionRegister:inst19|inst3          ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.000        ; -1.643     ; 1.565      ;
; 3.486 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[6] ; InstructionRegister:inst19|inst2          ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.000        ; -1.643     ; 2.129      ;
; 3.595 ; controllerTesting:inst6|controllerV2:inst|state.0000                                      ; ProgramCounter:PC|74193:inst|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -0.603     ; 2.778      ;
; 3.795 ; controllerTesting:inst6|controllerV2:inst|state.1111                                      ; ProgramCounter:PC|74193:inst|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -0.612     ; 2.969      ;
; 3.798 ; controllerTesting:inst6|controllerV2:inst|state.0000                                      ; ProgramCounter:PC|74193:inst|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -0.615     ; 2.969      ;
; 3.916 ; controllerTesting:inst6|controllerV2:inst|state.0000                                      ; ProgramCounter:PC|74193:inst|25~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -1.130     ; 2.572      ;
; 4.040 ; controllerTesting:inst6|controllerV2:inst|state.1111                                      ; ProgramCounter:PC|74193:inst|25~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -1.139     ; 2.687      ;
; 4.189 ; controllerTesting:inst6|controllerV2:inst|state.1111                                      ; ProgramCounter:PC|74193:inst|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -0.624     ; 3.351      ;
; 4.337 ; controllerTesting:inst6|controllerV2:inst|state.1111                                      ; ProgramCounter:PC|74193:inst|26~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -1.614     ; 2.509      ;
; 4.532 ; controllerTesting:inst6|controllerV2:inst|state.0000                                      ; ProgramCounter:PC|74193:inst|26~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -1.605     ; 2.713      ;
; 4.720 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2] ; ProgramCounter:PC|74193:inst|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -1.892     ; 2.614      ;
; 5.358 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; ProgramCounter:PC|74193:inst|25~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -2.419     ; 2.725      ;
; 5.397 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3] ; ProgramCounter:PC|74193:inst|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -2.637     ; 2.546      ;
; 5.683 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; ProgramCounter:PC|74193:inst|26~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -2.894     ; 2.575      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'controllerTesting:inst6|controllerV2:inst|state.0100'                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------+---------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                   ; Launch Clock  ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------+---------------+------------------------------------------------------+--------------+------------+------------+
; -5.588 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; ProgramCounter:PC|74193:inst|26~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -2.894     ; 3.232      ;
; -5.280 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3] ; ProgramCounter:PC|74193:inst|23~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -2.637     ; 3.181      ;
; -5.147 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; ProgramCounter:PC|74193:inst|25~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -2.419     ; 3.266      ;
; -4.519 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2] ; ProgramCounter:PC|74193:inst|24~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -1.892     ; 3.165      ;
; -4.242 ; controllerTesting:inst6|controllerV2:inst|state.1111                                      ; ProgramCounter:PC|74193:inst|26~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -1.614     ; 3.166      ;
; -4.140 ; controllerTesting:inst6|controllerV2:inst|state.0000                                      ; ProgramCounter:PC|74193:inst|26~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -1.605     ; 3.073      ;
; -4.033 ; controllerTesting:inst6|controllerV2:inst|state.1111                                      ; ProgramCounter:PC|74193:inst|23~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -0.624     ; 3.947      ;
; -3.770 ; controllerTesting:inst6|controllerV2:inst|state.1111                                      ; ProgramCounter:PC|74193:inst|24~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -0.612     ; 3.696      ;
; -3.763 ; controllerTesting:inst6|controllerV2:inst|state.1111                                      ; ProgramCounter:PC|74193:inst|25~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -1.139     ; 3.162      ;
; -3.550 ; controllerTesting:inst6|controllerV2:inst|state.0000                                      ; ProgramCounter:PC|74193:inst|23~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -0.615     ; 3.473      ;
; -3.380 ; controllerTesting:inst6|controllerV2:inst|state.0000                                      ; ProgramCounter:PC|74193:inst|25~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -1.130     ; 2.788      ;
; -3.344 ; controllerTesting:inst6|controllerV2:inst|state.0000                                      ; ProgramCounter:PC|74193:inst|24~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -0.603     ; 3.279      ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------+---------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'controllerTesting:inst6|controllerV2:inst|state.0110'                                                                                                                                              ;
+--------+------------------------------------------------------+------------------------------------------+---------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                  ; Launch Clock  ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------+---------------+------------------------------------------------------+--------------+------------+------------+
; -2.698 ; controllerTesting:inst6|controllerV2:inst|state.0101 ; Accumulator:ACC|74193:inst2|26~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -1.142     ; 2.094      ;
; -2.571 ; controllerTesting:inst6|controllerV2:inst|state.1011 ; Accumulator:ACC|74193:inst2|26~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -1.142     ; 1.967      ;
; -2.433 ; controllerTesting:inst6|controllerV2:inst|state.0101 ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -0.373     ; 2.598      ;
; -2.316 ; controllerTesting:inst6|controllerV2:inst|state.0101 ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -0.503     ; 2.351      ;
; -2.313 ; controllerTesting:inst6|controllerV2:inst|state.0101 ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -0.500     ; 2.351      ;
; -2.306 ; controllerTesting:inst6|controllerV2:inst|state.1011 ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -0.373     ; 2.471      ;
; -2.189 ; controllerTesting:inst6|controllerV2:inst|state.1011 ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -0.503     ; 2.224      ;
; -2.186 ; controllerTesting:inst6|controllerV2:inst|state.1011 ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -0.500     ; 2.224      ;
+--------+------------------------------------------------------+------------------------------------------+---------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'Accumulator:ACC|74193:inst2|26~1'                                                                                                                                              ;
+--------+------------------------------------------------------+------------------------------------------+---------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                  ; Launch Clock  ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------+---------------+----------------------------------+--------------+------------+------------+
; -2.169 ; controllerTesting:inst6|controllerV2:inst|state.0101 ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; -0.109     ; 2.598      ;
; -2.160 ; controllerTesting:inst6|controllerV2:inst|state.0101 ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; -0.347     ; 2.351      ;
; -2.042 ; controllerTesting:inst6|controllerV2:inst|state.1011 ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; -0.109     ; 2.471      ;
; -2.033 ; controllerTesting:inst6|controllerV2:inst|state.1011 ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; -0.347     ; 2.224      ;
; -1.731 ; controllerTesting:inst6|controllerV2:inst|state.0101 ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; 0.082      ; 2.351      ;
; -1.604 ; controllerTesting:inst6|controllerV2:inst|state.1011 ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; 0.082      ; 2.224      ;
+--------+------------------------------------------------------+------------------------------------------+---------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'Accumulator:ACC|74193:inst2|24~_emulated'                                                                                                                                              ;
+--------+------------------------------------------------------+------------------------------------------+---------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                  ; Launch Clock  ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------+---------------+------------------------------------------+--------------+------------+------------+
; -2.133 ; controllerTesting:inst6|controllerV2:inst|state.0101 ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller ; Accumulator:ACC|74193:inst2|24~_emulated ; 0.500        ; -0.073     ; 2.598      ;
; -2.006 ; controllerTesting:inst6|controllerV2:inst|state.1011 ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller ; Accumulator:ACC|74193:inst2|24~_emulated ; 0.500        ; -0.073     ; 2.471      ;
+--------+------------------------------------------------------+------------------------------------------+---------------+------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'Accumulator:ACC|74193:inst2|26~1'                                                                                                                                              ;
+-------+------------------------------------------------------+------------------------------------------+---------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                  ; Launch Clock  ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------+---------------+----------------------------------+--------------+------------+------------+
; 1.929 ; controllerTesting:inst6|controllerV2:inst|state.1011 ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 0.756      ; 2.471      ;
; 2.056 ; controllerTesting:inst6|controllerV2:inst|state.0101 ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 0.756      ; 2.598      ;
; 2.356 ; controllerTesting:inst6|controllerV2:inst|state.1011 ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 0.082      ; 2.224      ;
; 2.358 ; controllerTesting:inst6|controllerV2:inst|state.1011 ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 0.080      ; 2.224      ;
; 2.483 ; controllerTesting:inst6|controllerV2:inst|state.0101 ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 0.082      ; 2.351      ;
; 2.485 ; controllerTesting:inst6|controllerV2:inst|state.0101 ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 0.080      ; 2.351      ;
+-------+------------------------------------------------------+------------------------------------------+---------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'Accumulator:ACC|74193:inst2|24~_emulated'                                                                                                                                              ;
+-------+------------------------------------------------------+------------------------------------------+---------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                  ; Launch Clock  ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------+---------------+------------------------------------------+--------------+------------+------------+
; 2.758 ; controllerTesting:inst6|controllerV2:inst|state.1011 ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller ; Accumulator:ACC|74193:inst2|24~_emulated ; -0.500       ; -0.073     ; 2.471      ;
; 2.885 ; controllerTesting:inst6|controllerV2:inst|state.0101 ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller ; Accumulator:ACC|74193:inst2|24~_emulated ; -0.500       ; -0.073     ; 2.598      ;
+-------+------------------------------------------------------+------------------------------------------+---------------+------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'controllerTesting:inst6|controllerV2:inst|state.0110'                                                                                                                                              ;
+-------+------------------------------------------------------+------------------------------------------+---------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                  ; Launch Clock  ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------+---------------+------------------------------------------------------+--------------+------------+------------+
; 2.938 ; controllerTesting:inst6|controllerV2:inst|state.1011 ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -0.500     ; 2.224      ;
; 2.941 ; controllerTesting:inst6|controllerV2:inst|state.1011 ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -0.503     ; 2.224      ;
; 3.058 ; controllerTesting:inst6|controllerV2:inst|state.1011 ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -0.373     ; 2.471      ;
; 3.065 ; controllerTesting:inst6|controllerV2:inst|state.0101 ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -0.500     ; 2.351      ;
; 3.068 ; controllerTesting:inst6|controllerV2:inst|state.0101 ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -0.503     ; 2.351      ;
; 3.185 ; controllerTesting:inst6|controllerV2:inst|state.0101 ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -0.373     ; 2.598      ;
; 3.323 ; controllerTesting:inst6|controllerV2:inst|state.1011 ; Accumulator:ACC|74193:inst2|26~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -1.142     ; 1.967      ;
; 3.450 ; controllerTesting:inst6|controllerV2:inst|state.0101 ; Accumulator:ACC|74193:inst2|26~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -1.142     ; 2.094      ;
+-------+------------------------------------------------------+------------------------------------------+---------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'controllerTesting:inst6|controllerV2:inst|state.0100'                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------+---------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                   ; Launch Clock  ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------+---------------+------------------------------------------------------+--------------+------------+------------+
; 4.096 ; controllerTesting:inst6|controllerV2:inst|state.0000                                      ; ProgramCounter:PC|74193:inst|24~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -0.603     ; 3.279      ;
; 4.132 ; controllerTesting:inst6|controllerV2:inst|state.0000                                      ; ProgramCounter:PC|74193:inst|25~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -1.130     ; 2.788      ;
; 4.296 ; controllerTesting:inst6|controllerV2:inst|state.1111                                      ; ProgramCounter:PC|74193:inst|24~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -0.612     ; 3.470      ;
; 4.302 ; controllerTesting:inst6|controllerV2:inst|state.0000                                      ; ProgramCounter:PC|74193:inst|23~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -0.615     ; 3.473      ;
; 4.394 ; controllerTesting:inst6|controllerV2:inst|state.1111                                      ; ProgramCounter:PC|74193:inst|25~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -1.139     ; 3.041      ;
; 4.693 ; controllerTesting:inst6|controllerV2:inst|state.1111                                      ; ProgramCounter:PC|74193:inst|23~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -0.624     ; 3.855      ;
; 4.878 ; controllerTesting:inst6|controllerV2:inst|state.1111                                      ; ProgramCounter:PC|74193:inst|26~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -1.614     ; 3.050      ;
; 4.892 ; controllerTesting:inst6|controllerV2:inst|state.0000                                      ; ProgramCounter:PC|74193:inst|26~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -1.605     ; 3.073      ;
; 5.247 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2] ; ProgramCounter:PC|74193:inst|24~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -1.892     ; 3.141      ;
; 5.833 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; ProgramCounter:PC|74193:inst|25~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -2.419     ; 3.200      ;
; 5.901 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3] ; ProgramCounter:PC|74193:inst|23~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -2.637     ; 3.050      ;
; 6.224 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; ProgramCounter:PC|74193:inst|26~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -2.894     ; 3.116      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------+---------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLKcontroller'                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock         ; Clock Edge ; Target                                                                                                             ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[4]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[4]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[5]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[5]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[6]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[6]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[7]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[7]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.469 ; 1.000        ; 2.469          ; Port Rate        ; CLKcontroller ; Rise       ; CLKcontroller                                                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0000                                                               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0000                                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0001                                                               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0001                                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0010                                                               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0010                                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0011                                                               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0011                                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100                                                               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100                                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0101                                                               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0101                                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0110                                                               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0110                                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0111                                                               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0111                                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.1000                                                               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.1000                                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.1001                                                               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.1001                                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.1010                                                               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.1010                                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.1011                                                               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.1011                                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.1100                                                               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.1100                                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.1101                                                               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.1101                                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.1110                                                               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.1110                                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.1111                                                               ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Accumulator:ACC|74193:inst2|26~1'                                                                                   ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------+
; -1.476 ; -0.365       ; 1.111          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; Accumulator:ACC|74193:inst2|23~_emulated ;
; -1.476 ; -0.365       ; 1.111          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; Accumulator:ACC|74193:inst2|23~_emulated ;
; -1.038 ; 0.073        ; 1.111          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated ;
; -1.038 ; 0.073        ; 1.111          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; Accumulator:ACC|74193:inst2|25~_emulated ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; Accumulator:ACC|74193:inst2|25~_emulated ;
; -0.365 ; -0.365       ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; ACC|inst2|21|combout                     ;
; -0.365 ; -0.365       ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; ACC|inst2|21|combout                     ;
; -0.365 ; -0.365       ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; ACC|inst2|23~_emulated|clk               ;
; -0.365 ; -0.365       ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; ACC|inst2|23~_emulated|clk               ;
; 0.073  ; 0.073        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; ACC|inst2|24~_emulated|clk               ;
; 0.073  ; 0.073        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; ACC|inst2|24~_emulated|clk               ;
; 0.073  ; 0.073        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; ACC|inst2|51|combout                     ;
; 0.073  ; 0.073        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; ACC|inst2|51|combout                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|21|dataa                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|21|dataa                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|21|datab                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|21|datab                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|21|datac                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|21|datac                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|24~0|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|24~0|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|24~0|datab                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|24~0|datab                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|25~0|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|25~0|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|25~0|datab                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|25~0|datab                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; ACC|inst2|25~_emulated|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; ACC|inst2|25~_emulated|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|26~1|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|26~1|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|26~2|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|26~2|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|26~2|dataa                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|26~2|dataa                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|51|dataa                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|51|dataa                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|51|datad                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|51|datad                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; ACC|inst2|5|combout                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; ACC|inst2|5|combout                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|5|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|5|datad                        ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'controllerTesting:inst6|controllerV2:inst|state.0100'                                                                                    ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; InstructionRegister:inst19|inst           ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; InstructionRegister:inst19|inst           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; InstructionRegister:inst19|inst2          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; InstructionRegister:inst19|inst2          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; InstructionRegister:inst19|inst3          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; InstructionRegister:inst19|inst3          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; InstructionRegister:inst19|inst4          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; InstructionRegister:inst19|inst4          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; ProgramCounter:PC|74193:inst|23~_emulated ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; ProgramCounter:PC|74193:inst|23~_emulated ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; ProgramCounter:PC|74193:inst|24~_emulated ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; ProgramCounter:PC|74193:inst|24~_emulated ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; ProgramCounter:PC|74193:inst|25~_emulated ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; ProgramCounter:PC|74193:inst|25~_emulated ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; ProgramCounter:PC|74193:inst|26~_emulated ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; ProgramCounter:PC|74193:inst|26~_emulated ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; PC|inst|21|combout                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; PC|inst|21|combout                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; PC|inst|21|datad                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; PC|inst|21|datad                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; PC|inst|23~_emulated|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; PC|inst|23~_emulated|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; PC|inst|24~_emulated|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; PC|inst|24~_emulated|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; PC|inst|25~_emulated|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; PC|inst|25~_emulated|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; PC|inst|26~_emulated|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; PC|inst|26~_emulated|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; PC|inst|51|combout                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; PC|inst|51|combout                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; PC|inst|51|datad                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; PC|inst|51|datad                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; PC|inst|5|combout                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; PC|inst|5|combout                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; PC|inst|5|datad                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; PC|inst|5|datad                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; inst19|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; inst19|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; inst19|inst3|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; inst19|inst3|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; inst19|inst4|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; inst19|inst4|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; inst19|inst|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; inst19|inst|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; inst6|inst|state.0100|regout              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; inst6|inst|state.0100|regout              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; inst6|inst|state.0100~clkctrl|inclk[0]    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; inst6|inst|state.0100~clkctrl|inclk[0]    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; inst6|inst|state.0100~clkctrl|outclk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; inst6|inst|state.0100~clkctrl|outclk      ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'controllerTesting:inst6|controllerV2:inst|state.0110'                                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; Accumulator:ACC|74193:inst2|23~_emulated ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; Accumulator:ACC|74193:inst2|23~_emulated ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; Accumulator:ACC|74193:inst2|25~_emulated ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; Accumulator:ACC|74193:inst2|25~_emulated ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; Accumulator:ACC|74193:inst2|26~_emulated ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; Accumulator:ACC|74193:inst2|26~_emulated ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; ACC|inst2|21|combout                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; ACC|inst2|21|combout                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Rise       ; ACC|inst2|21|datad                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Rise       ; ACC|inst2|21|datad                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; ACC|inst2|23~_emulated|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; ACC|inst2|23~_emulated|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; ACC|inst2|24~_emulated|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; ACC|inst2|24~_emulated|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; ACC|inst2|25~_emulated|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; ACC|inst2|25~_emulated|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Rise       ; ACC|inst2|26~_emulated|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Rise       ; ACC|inst2|26~_emulated|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; ACC|inst2|51|combout                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; ACC|inst2|51|combout                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Rise       ; ACC|inst2|51|datac                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Rise       ; ACC|inst2|51|datac                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; ACC|inst2|5|combout                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; ACC|inst2|5|combout                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Rise       ; ACC|inst2|5|datac                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Rise       ; ACC|inst2|5|datac                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Rise       ; inst6|inst|state.0110|regout             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Rise       ; inst6|inst|state.0110|regout             ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Accumulator:ACC|74193:inst2|24~_emulated'                                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+------------------------------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Accumulator:ACC|74193:inst2|24~_emulated ; Fall       ; Accumulator:ACC|74193:inst2|23~_emulated ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|24~_emulated ; Fall       ; Accumulator:ACC|74193:inst2|23~_emulated ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|24~_emulated ; Fall       ; ACC|inst2|21|combout                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|24~_emulated ; Fall       ; ACC|inst2|21|combout                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|24~_emulated ; Rise       ; ACC|inst2|21|datab                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|24~_emulated ; Rise       ; ACC|inst2|21|datab                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|24~_emulated ; Fall       ; ACC|inst2|23~_emulated|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|24~_emulated ; Fall       ; ACC|inst2|23~_emulated|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|24~_emulated ; Rise       ; ACC|inst2|24~0|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|24~_emulated ; Rise       ; ACC|inst2|24~0|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|24~_emulated ; Rise       ; ACC|inst2|24~0|datac                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|24~_emulated ; Rise       ; ACC|inst2|24~0|datac                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|24~_emulated ; Rise       ; ACC|inst2|24~_emulated|regout            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|24~_emulated ; Rise       ; ACC|inst2|24~_emulated|regout            ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                  ;
+-----------+------------------------------------------------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port                                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------------------------------------------------+--------+--------+------------+------------------------------------------------------+
; MDIn2     ; Accumulator:ACC|74193:inst2|24~_emulated             ; 5.466  ; 5.466  ; Rise       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex0  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 9.102  ; 9.102  ; Rise       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex1  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 8.528  ; 8.528  ; Rise       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex2  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 7.751  ; 7.751  ; Rise       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex3  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 9.695  ; 9.695  ; Rise       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex4  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 7.354  ; 7.354  ; Rise       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex5  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 9.660  ; 9.660  ; Rise       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex6  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 8.106  ; 8.106  ; Rise       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; R2        ; Accumulator:ACC|74193:inst2|24~_emulated             ; 6.868  ; 6.868  ; Rise       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; R3        ; Accumulator:ACC|74193:inst2|24~_emulated             ; 7.927  ; 7.927  ; Rise       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDIn2     ; Accumulator:ACC|74193:inst2|24~_emulated             ; 5.466  ; 5.466  ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDIn3     ; Accumulator:ACC|74193:inst2|24~_emulated             ; 8.780  ; 8.780  ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex0  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 11.767 ; 11.767 ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex1  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 11.179 ; 11.179 ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex2  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 10.413 ; 10.413 ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex3  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 12.358 ; 12.358 ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex4  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 10.009 ; 10.009 ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex5  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 12.320 ; 12.320 ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex6  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 10.771 ; 10.771 ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; R2        ; Accumulator:ACC|74193:inst2|24~_emulated             ; 6.868  ; 6.868  ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; R3        ; Accumulator:ACC|74193:inst2|24~_emulated             ; 9.291  ; 9.291  ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDIn0     ; Accumulator:ACC|74193:inst2|26~1                     ; 6.057  ; 6.057  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn1     ; Accumulator:ACC|74193:inst2|26~1                     ; 5.691  ; 5.691  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn2     ; Accumulator:ACC|74193:inst2|26~1                     ; 5.641  ; 5.641  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn3     ; Accumulator:ACC|74193:inst2|26~1                     ; 6.349  ; 6.349  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex0  ; Accumulator:ACC|74193:inst2|26~1                     ; 9.336  ; 9.336  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex1  ; Accumulator:ACC|74193:inst2|26~1                     ; 8.756  ; 8.756  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex2  ; Accumulator:ACC|74193:inst2|26~1                     ; 7.986  ; 7.986  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex3  ; Accumulator:ACC|74193:inst2|26~1                     ; 9.927  ; 9.927  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex4  ; Accumulator:ACC|74193:inst2|26~1                     ; 7.583  ; 7.583  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex5  ; Accumulator:ACC|74193:inst2|26~1                     ; 9.893  ; 9.893  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex6  ; Accumulator:ACC|74193:inst2|26~1                     ; 8.340  ; 8.340  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R0        ; Accumulator:ACC|74193:inst2|26~1                     ; 7.212  ; 7.212  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R1        ; Accumulator:ACC|74193:inst2|26~1                     ; 7.214  ; 7.214  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R2        ; Accumulator:ACC|74193:inst2|26~1                     ; 8.311  ; 8.311  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R3        ; Accumulator:ACC|74193:inst2|26~1                     ; 9.369  ; 9.369  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn0     ; Accumulator:ACC|74193:inst2|26~1                     ; 6.057  ; 6.057  ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn1     ; Accumulator:ACC|74193:inst2|26~1                     ; 8.686  ; 8.686  ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn2     ; Accumulator:ACC|74193:inst2|26~1                     ; 5.641  ; 5.641  ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn3     ; Accumulator:ACC|74193:inst2|26~1                     ; 9.609  ; 9.609  ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex0  ; Accumulator:ACC|74193:inst2|26~1                     ; 12.596 ; 12.596 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex1  ; Accumulator:ACC|74193:inst2|26~1                     ; 12.008 ; 12.008 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex2  ; Accumulator:ACC|74193:inst2|26~1                     ; 11.242 ; 11.242 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex3  ; Accumulator:ACC|74193:inst2|26~1                     ; 13.187 ; 13.187 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex4  ; Accumulator:ACC|74193:inst2|26~1                     ; 10.838 ; 10.838 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex5  ; Accumulator:ACC|74193:inst2|26~1                     ; 13.149 ; 13.149 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex6  ; Accumulator:ACC|74193:inst2|26~1                     ; 11.600 ; 11.600 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R0        ; Accumulator:ACC|74193:inst2|26~1                     ; 7.212  ; 7.212  ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R1        ; Accumulator:ACC|74193:inst2|26~1                     ; 9.961  ; 9.961  ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R2        ; Accumulator:ACC|74193:inst2|26~1                     ; 11.306 ; 11.306 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R3        ; Accumulator:ACC|74193:inst2|26~1                     ; 12.364 ; 12.364 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; C0        ; CLKcontroller                                        ; 7.795  ; 7.795  ; Rise       ; CLKcontroller                                        ;
; C1        ; CLKcontroller                                        ; 7.782  ; 7.782  ; Rise       ; CLKcontroller                                        ;
; C3        ; CLKcontroller                                        ; 9.198  ; 9.198  ; Rise       ; CLKcontroller                                        ;
; C4        ; CLKcontroller                                        ; 8.804  ; 8.804  ; Rise       ; CLKcontroller                                        ;
; C5        ; CLKcontroller                                        ; 9.051  ; 9.051  ; Rise       ; CLKcontroller                                        ;
; C8        ; CLKcontroller                                        ; 8.151  ; 8.151  ; Rise       ; CLKcontroller                                        ;
; C10       ; CLKcontroller                                        ; 8.922  ; 8.922  ; Rise       ; CLKcontroller                                        ;
; C11       ; CLKcontroller                                        ; 8.240  ; 8.240  ; Rise       ; CLKcontroller                                        ;
; C42       ; CLKcontroller                                        ; 7.097  ; 7.097  ; Rise       ; CLKcontroller                                        ;
; MAR0      ; CLKcontroller                                        ; 14.293 ; 14.293 ; Rise       ; CLKcontroller                                        ;
; MAR1      ; CLKcontroller                                        ; 13.496 ; 13.496 ; Rise       ; CLKcontroller                                        ;
; MAR2      ; CLKcontroller                                        ; 14.094 ; 14.094 ; Rise       ; CLKcontroller                                        ;
; MAR3      ; CLKcontroller                                        ; 12.447 ; 12.447 ; Rise       ; CLKcontroller                                        ;
; MARHex0   ; CLKcontroller                                        ; 15.206 ; 15.206 ; Rise       ; CLKcontroller                                        ;
; MARHex1   ; CLKcontroller                                        ; 15.239 ; 15.239 ; Rise       ; CLKcontroller                                        ;
; MARHex2   ; CLKcontroller                                        ; 15.463 ; 15.463 ; Rise       ; CLKcontroller                                        ;
; MARHex3   ; CLKcontroller                                        ; 15.569 ; 15.569 ; Rise       ; CLKcontroller                                        ;
; MARHex4   ; CLKcontroller                                        ; 15.599 ; 15.599 ; Rise       ; CLKcontroller                                        ;
; MARHex5   ; CLKcontroller                                        ; 15.566 ; 15.566 ; Rise       ; CLKcontroller                                        ;
; MARHex6   ; CLKcontroller                                        ; 15.596 ; 15.596 ; Rise       ; CLKcontroller                                        ;
; MDIn0     ; CLKcontroller                                        ; 8.754  ; 8.754  ; Rise       ; CLKcontroller                                        ;
; MDIn1     ; CLKcontroller                                        ; 9.115  ; 9.115  ; Rise       ; CLKcontroller                                        ;
; MDIn2     ; CLKcontroller                                        ; 9.144  ; 9.144  ; Rise       ; CLKcontroller                                        ;
; MDIn3     ; CLKcontroller                                        ; 9.009  ; 9.009  ; Rise       ; CLKcontroller                                        ;
; MDinHex0  ; CLKcontroller                                        ; 12.780 ; 12.780 ; Rise       ; CLKcontroller                                        ;
; MDinHex1  ; CLKcontroller                                        ; 12.206 ; 12.206 ; Rise       ; CLKcontroller                                        ;
; MDinHex2  ; CLKcontroller                                        ; 11.429 ; 11.429 ; Rise       ; CLKcontroller                                        ;
; MDinHex3  ; CLKcontroller                                        ; 13.373 ; 13.373 ; Rise       ; CLKcontroller                                        ;
; MDinHex4  ; CLKcontroller                                        ; 11.032 ; 11.032 ; Rise       ; CLKcontroller                                        ;
; MDinHex5  ; CLKcontroller                                        ; 13.338 ; 13.338 ; Rise       ; CLKcontroller                                        ;
; MDinHex6  ; CLKcontroller                                        ; 11.784 ; 11.784 ; Rise       ; CLKcontroller                                        ;
; MDoutHex0 ; CLKcontroller                                        ; 13.973 ; 13.973 ; Rise       ; CLKcontroller                                        ;
; MDoutHex1 ; CLKcontroller                                        ; 13.640 ; 13.640 ; Rise       ; CLKcontroller                                        ;
; MDoutHex2 ; CLKcontroller                                        ; 13.642 ; 13.642 ; Rise       ; CLKcontroller                                        ;
; MDoutHex3 ; CLKcontroller                                        ; 13.649 ; 13.649 ; Rise       ; CLKcontroller                                        ;
; MDoutHex4 ; CLKcontroller                                        ; 13.614 ; 13.614 ; Rise       ; CLKcontroller                                        ;
; MDoutHex5 ; CLKcontroller                                        ; 13.987 ; 13.987 ; Rise       ; CLKcontroller                                        ;
; MDoutHex6 ; CLKcontroller                                        ; 13.891 ; 13.891 ; Rise       ; CLKcontroller                                        ;
; Mout0     ; CLKcontroller                                        ; 12.008 ; 12.008 ; Rise       ; CLKcontroller                                        ;
; Mout1     ; CLKcontroller                                        ; 10.139 ; 10.139 ; Rise       ; CLKcontroller                                        ;
; Mout2     ; CLKcontroller                                        ; 11.219 ; 11.219 ; Rise       ; CLKcontroller                                        ;
; Mout3     ; CLKcontroller                                        ; 12.918 ; 12.918 ; Rise       ; CLKcontroller                                        ;
; Operand0  ; CLKcontroller                                        ; 9.193  ; 9.193  ; Rise       ; CLKcontroller                                        ;
; Operand1  ; CLKcontroller                                        ; 8.853  ; 8.853  ; Rise       ; CLKcontroller                                        ;
; Operand2  ; CLKcontroller                                        ; 8.852  ; 8.852  ; Rise       ; CLKcontroller                                        ;
; Operand3  ; CLKcontroller                                        ; 9.631  ; 9.631  ; Rise       ; CLKcontroller                                        ;
; PC0       ; CLKcontroller                                        ; 10.629 ; 10.629 ; Rise       ; CLKcontroller                                        ;
; PC1       ; CLKcontroller                                        ; 11.370 ; 11.370 ; Rise       ; CLKcontroller                                        ;
; PC2       ; CLKcontroller                                        ; 10.671 ; 10.671 ; Rise       ; CLKcontroller                                        ;
; PC3       ; CLKcontroller                                        ; 11.511 ; 11.511 ; Rise       ; CLKcontroller                                        ;
; R0        ; CLKcontroller                                        ; 10.569 ; 10.569 ; Rise       ; CLKcontroller                                        ;
; R1        ; CLKcontroller                                        ; 10.575 ; 10.575 ; Rise       ; CLKcontroller                                        ;
; R2        ; CLKcontroller                                        ; 12.080 ; 12.080 ; Rise       ; CLKcontroller                                        ;
; R3        ; CLKcontroller                                        ; 13.138 ; 13.138 ; Rise       ; CLKcontroller                                        ;
; readWrite ; CLKcontroller                                        ; 9.569  ; 9.569  ; Rise       ; CLKcontroller                                        ;
; readWrite ; CLKcontroller                                        ; 5.825  ; 5.825  ; Fall       ; CLKcontroller                                        ;
; C2        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 5.081  ;        ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; C7        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 5.464  ;        ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; IR0       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 8.290  ; 8.290  ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; IR1       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 7.375  ; 7.375  ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; IR2       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 7.421  ; 7.421  ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; IR3       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 7.995  ; 7.995  ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; C2        ; controllerTesting:inst6|controllerV2:inst|state.0100 ;        ; 5.081  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; C7        ; controllerTesting:inst6|controllerV2:inst|state.0100 ;        ; 5.464  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MAR0      ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 10.074 ; 10.074 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MAR1      ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 9.443  ; 9.443  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MAR2      ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 10.957 ; 10.957 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MAR3      ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 8.474  ; 8.474  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex0   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 12.069 ; 12.069 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex1   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 12.102 ; 12.102 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex2   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 12.326 ; 12.326 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex3   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 12.432 ; 12.432 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex4   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 12.462 ; 12.462 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex5   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 12.429 ; 12.429 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex6   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 12.459 ; 12.459 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; PC0       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 6.410  ; 6.410  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; PC1       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 7.317  ; 7.317  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; PC2       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 7.534  ; 7.534  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; PC3       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 7.538  ; 7.538  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; C9        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 4.304  ;        ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; C9        ; controllerTesting:inst6|controllerV2:inst|state.0110 ;        ; 4.304  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDIn0     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 7.422  ; 7.422  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDIn1     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 8.104  ; 8.104  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDIn3     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 8.480  ; 8.480  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex0  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 11.467 ; 11.467 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex1  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 10.879 ; 10.879 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex2  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 10.113 ; 10.113 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex3  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 12.058 ; 12.058 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex4  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 9.709  ; 9.709  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex5  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 12.020 ; 12.020 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex6  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 10.471 ; 10.471 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; R0        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 8.577  ; 8.577  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; R1        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 9.379  ; 9.379  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; R2        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 10.724 ; 10.724 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; R3        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 11.782 ; 11.782 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
+-----------+------------------------------------------------------+--------+--------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                          ;
+-----------+------------------------------------------------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port                                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------------------------------------------------+--------+--------+------------+------------------------------------------------------+
; MDIn2     ; Accumulator:ACC|74193:inst2|24~_emulated             ; 5.466  ; 5.466  ; Rise       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex0  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 9.102  ; 9.102  ; Rise       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex1  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 8.528  ; 8.528  ; Rise       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex2  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 7.751  ; 7.751  ; Rise       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex3  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 9.695  ; 9.695  ; Rise       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex4  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 7.354  ; 7.354  ; Rise       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex5  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 9.660  ; 9.660  ; Rise       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex6  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 8.106  ; 8.106  ; Rise       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; R2        ; Accumulator:ACC|74193:inst2|24~_emulated             ; 6.868  ; 6.868  ; Rise       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; R3        ; Accumulator:ACC|74193:inst2|24~_emulated             ; 7.927  ; 7.927  ; Rise       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDIn2     ; Accumulator:ACC|74193:inst2|24~_emulated             ; 5.466  ; 5.466  ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDIn3     ; Accumulator:ACC|74193:inst2|24~_emulated             ; 8.780  ; 8.780  ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex0  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 9.102  ; 9.102  ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex1  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 8.528  ; 8.528  ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex2  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 7.751  ; 7.751  ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex3  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 9.695  ; 9.695  ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex4  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 7.354  ; 7.354  ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex5  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 9.660  ; 9.660  ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex6  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 8.106  ; 8.106  ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; R2        ; Accumulator:ACC|74193:inst2|24~_emulated             ; 6.868  ; 6.868  ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; R3        ; Accumulator:ACC|74193:inst2|24~_emulated             ; 7.927  ; 7.927  ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDIn0     ; Accumulator:ACC|74193:inst2|26~1                     ; 6.057  ; 6.057  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn1     ; Accumulator:ACC|74193:inst2|26~1                     ; 5.691  ; 5.691  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn2     ; Accumulator:ACC|74193:inst2|26~1                     ; 5.641  ; 5.641  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn3     ; Accumulator:ACC|74193:inst2|26~1                     ; 6.349  ; 6.349  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex0  ; Accumulator:ACC|74193:inst2|26~1                     ; 8.905  ; 8.905  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex1  ; Accumulator:ACC|74193:inst2|26~1                     ; 8.320  ; 8.320  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex2  ; Accumulator:ACC|74193:inst2|26~1                     ; 7.551  ; 7.551  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex3  ; Accumulator:ACC|74193:inst2|26~1                     ; 9.502  ; 9.502  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex4  ; Accumulator:ACC|74193:inst2|26~1                     ; 7.153  ; 7.153  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex5  ; Accumulator:ACC|74193:inst2|26~1                     ; 9.460  ; 9.460  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex6  ; Accumulator:ACC|74193:inst2|26~1                     ; 7.910  ; 7.910  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R0        ; Accumulator:ACC|74193:inst2|26~1                     ; 7.212  ; 7.212  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R1        ; Accumulator:ACC|74193:inst2|26~1                     ; 6.966  ; 6.966  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R2        ; Accumulator:ACC|74193:inst2|26~1                     ; 7.043  ; 7.043  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R3        ; Accumulator:ACC|74193:inst2|26~1                     ; 6.860  ; 6.860  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn0     ; Accumulator:ACC|74193:inst2|26~1                     ; 6.057  ; 6.057  ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn1     ; Accumulator:ACC|74193:inst2|26~1                     ; 5.691  ; 5.691  ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn2     ; Accumulator:ACC|74193:inst2|26~1                     ; 5.641  ; 5.641  ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn3     ; Accumulator:ACC|74193:inst2|26~1                     ; 6.349  ; 6.349  ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex0  ; Accumulator:ACC|74193:inst2|26~1                     ; 8.905  ; 8.905  ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex1  ; Accumulator:ACC|74193:inst2|26~1                     ; 8.320  ; 8.320  ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex2  ; Accumulator:ACC|74193:inst2|26~1                     ; 7.551  ; 7.551  ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex3  ; Accumulator:ACC|74193:inst2|26~1                     ; 9.502  ; 9.502  ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex4  ; Accumulator:ACC|74193:inst2|26~1                     ; 7.153  ; 7.153  ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex5  ; Accumulator:ACC|74193:inst2|26~1                     ; 9.460  ; 9.460  ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex6  ; Accumulator:ACC|74193:inst2|26~1                     ; 7.910  ; 7.910  ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R0        ; Accumulator:ACC|74193:inst2|26~1                     ; 7.212  ; 7.212  ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R1        ; Accumulator:ACC|74193:inst2|26~1                     ; 6.966  ; 6.966  ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R2        ; Accumulator:ACC|74193:inst2|26~1                     ; 7.043  ; 7.043  ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R3        ; Accumulator:ACC|74193:inst2|26~1                     ; 6.860  ; 6.860  ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; C0        ; CLKcontroller                                        ; 7.795  ; 7.795  ; Rise       ; CLKcontroller                                        ;
; C1        ; CLKcontroller                                        ; 7.782  ; 7.782  ; Rise       ; CLKcontroller                                        ;
; C3        ; CLKcontroller                                        ; 8.443  ; 8.443  ; Rise       ; CLKcontroller                                        ;
; C4        ; CLKcontroller                                        ; 7.880  ; 7.880  ; Rise       ; CLKcontroller                                        ;
; C5        ; CLKcontroller                                        ; 8.471  ; 8.471  ; Rise       ; CLKcontroller                                        ;
; C8        ; CLKcontroller                                        ; 8.151  ; 8.151  ; Rise       ; CLKcontroller                                        ;
; C10       ; CLKcontroller                                        ; 8.237  ; 8.237  ; Rise       ; CLKcontroller                                        ;
; C11       ; CLKcontroller                                        ; 8.240  ; 8.240  ; Rise       ; CLKcontroller                                        ;
; C42       ; CLKcontroller                                        ; 6.745  ; 6.745  ; Rise       ; CLKcontroller                                        ;
; MAR0      ; CLKcontroller                                        ; 11.573 ; 11.573 ; Rise       ; CLKcontroller                                        ;
; MAR1      ; CLKcontroller                                        ; 11.344 ; 11.344 ; Rise       ; CLKcontroller                                        ;
; MAR2      ; CLKcontroller                                        ; 12.319 ; 12.319 ; Rise       ; CLKcontroller                                        ;
; MAR3      ; CLKcontroller                                        ; 9.845  ; 9.845  ; Rise       ; CLKcontroller                                        ;
; MARHex0   ; CLKcontroller                                        ; 11.330 ; 11.330 ; Rise       ; CLKcontroller                                        ;
; MARHex1   ; CLKcontroller                                        ; 11.359 ; 11.359 ; Rise       ; CLKcontroller                                        ;
; MARHex2   ; CLKcontroller                                        ; 11.582 ; 11.582 ; Rise       ; CLKcontroller                                        ;
; MARHex3   ; CLKcontroller                                        ; 11.693 ; 11.693 ; Rise       ; CLKcontroller                                        ;
; MARHex4   ; CLKcontroller                                        ; 11.723 ; 11.723 ; Rise       ; CLKcontroller                                        ;
; MARHex5   ; CLKcontroller                                        ; 11.721 ; 11.721 ; Rise       ; CLKcontroller                                        ;
; MARHex6   ; CLKcontroller                                        ; 11.712 ; 11.712 ; Rise       ; CLKcontroller                                        ;
; MDIn0     ; CLKcontroller                                        ; 8.449  ; 8.449  ; Rise       ; CLKcontroller                                        ;
; MDIn1     ; CLKcontroller                                        ; 8.963  ; 8.963  ; Rise       ; CLKcontroller                                        ;
; MDIn2     ; CLKcontroller                                        ; 8.758  ; 8.758  ; Rise       ; CLKcontroller                                        ;
; MDIn3     ; CLKcontroller                                        ; 8.831  ; 8.831  ; Rise       ; CLKcontroller                                        ;
; MDinHex0  ; CLKcontroller                                        ; 11.723 ; 11.723 ; Rise       ; CLKcontroller                                        ;
; MDinHex1  ; CLKcontroller                                        ; 11.148 ; 11.148 ; Rise       ; CLKcontroller                                        ;
; MDinHex2  ; CLKcontroller                                        ; 10.378 ; 10.378 ; Rise       ; CLKcontroller                                        ;
; MDinHex3  ; CLKcontroller                                        ; 12.316 ; 12.316 ; Rise       ; CLKcontroller                                        ;
; MDinHex4  ; CLKcontroller                                        ; 9.975  ; 9.975  ; Rise       ; CLKcontroller                                        ;
; MDinHex5  ; CLKcontroller                                        ; 12.285 ; 12.285 ; Rise       ; CLKcontroller                                        ;
; MDinHex6  ; CLKcontroller                                        ; 10.725 ; 10.725 ; Rise       ; CLKcontroller                                        ;
; MDoutHex0 ; CLKcontroller                                        ; 12.034 ; 12.034 ; Rise       ; CLKcontroller                                        ;
; MDoutHex1 ; CLKcontroller                                        ; 11.666 ; 11.666 ; Rise       ; CLKcontroller                                        ;
; MDoutHex2 ; CLKcontroller                                        ; 11.667 ; 11.667 ; Rise       ; CLKcontroller                                        ;
; MDoutHex3 ; CLKcontroller                                        ; 11.675 ; 11.675 ; Rise       ; CLKcontroller                                        ;
; MDoutHex4 ; CLKcontroller                                        ; 11.684 ; 11.684 ; Rise       ; CLKcontroller                                        ;
; MDoutHex5 ; CLKcontroller                                        ; 12.049 ; 12.049 ; Rise       ; CLKcontroller                                        ;
; MDoutHex6 ; CLKcontroller                                        ; 11.913 ; 11.913 ; Rise       ; CLKcontroller                                        ;
; Mout0     ; CLKcontroller                                        ; 12.008 ; 12.008 ; Rise       ; CLKcontroller                                        ;
; Mout1     ; CLKcontroller                                        ; 10.139 ; 10.139 ; Rise       ; CLKcontroller                                        ;
; Mout2     ; CLKcontroller                                        ; 11.219 ; 11.219 ; Rise       ; CLKcontroller                                        ;
; Mout3     ; CLKcontroller                                        ; 12.918 ; 12.918 ; Rise       ; CLKcontroller                                        ;
; Operand0  ; CLKcontroller                                        ; 9.193  ; 9.193  ; Rise       ; CLKcontroller                                        ;
; Operand1  ; CLKcontroller                                        ; 8.853  ; 8.853  ; Rise       ; CLKcontroller                                        ;
; Operand2  ; CLKcontroller                                        ; 8.852  ; 8.852  ; Rise       ; CLKcontroller                                        ;
; Operand3  ; CLKcontroller                                        ; 9.631  ; 9.631  ; Rise       ; CLKcontroller                                        ;
; PC0       ; CLKcontroller                                        ; 8.986  ; 8.986  ; Rise       ; CLKcontroller                                        ;
; PC1       ; CLKcontroller                                        ; 9.603  ; 9.603  ; Rise       ; CLKcontroller                                        ;
; PC2       ; CLKcontroller                                        ; 9.520  ; 9.520  ; Rise       ; CLKcontroller                                        ;
; PC3       ; CLKcontroller                                        ; 9.723  ; 9.723  ; Rise       ; CLKcontroller                                        ;
; R0        ; CLKcontroller                                        ; 9.604  ; 9.604  ; Rise       ; CLKcontroller                                        ;
; R1        ; CLKcontroller                                        ; 9.606  ; 9.606  ; Rise       ; CLKcontroller                                        ;
; R2        ; CLKcontroller                                        ; 9.857  ; 9.857  ; Rise       ; CLKcontroller                                        ;
; R3        ; CLKcontroller                                        ; 9.342  ; 9.342  ; Rise       ; CLKcontroller                                        ;
; readWrite ; CLKcontroller                                        ; 5.825  ; 5.825  ; Rise       ; CLKcontroller                                        ;
; readWrite ; CLKcontroller                                        ; 5.825  ; 5.825  ; Fall       ; CLKcontroller                                        ;
; C2        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 5.081  ;        ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; C7        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 5.464  ;        ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; IR0       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 8.290  ; 8.290  ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; IR1       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 7.375  ; 7.375  ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; IR2       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 7.421  ; 7.421  ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; IR3       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 7.995  ; 7.995  ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; C2        ; controllerTesting:inst6|controllerV2:inst|state.0100 ;        ; 5.081  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; C7        ; controllerTesting:inst6|controllerV2:inst|state.0100 ;        ; 5.464  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MAR0      ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 10.074 ; 10.074 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MAR1      ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 9.443  ; 9.443  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MAR2      ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 10.957 ; 10.957 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MAR3      ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 8.474  ; 8.474  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex0   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 9.959  ; 9.959  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex1   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 9.988  ; 9.988  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex2   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 10.211 ; 10.211 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex3   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 10.322 ; 10.322 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex4   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 10.352 ; 10.352 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex5   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 10.350 ; 10.350 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex6   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 10.341 ; 10.341 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; PC0       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 6.410  ; 6.410  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; PC1       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 7.317  ; 7.317  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; PC2       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 7.534  ; 7.534  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; PC3       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 7.538  ; 7.538  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; C9        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 4.304  ;        ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; C9        ; controllerTesting:inst6|controllerV2:inst|state.0110 ;        ; 4.304  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDIn0     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 7.422  ; 7.422  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDIn1     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 8.104  ; 8.104  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDIn3     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 8.480  ; 8.480  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex0  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 10.696 ; 10.696 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex1  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 10.121 ; 10.121 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex2  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 9.351  ; 9.351  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex3  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 11.289 ; 11.289 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex4  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 8.948  ; 8.948  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex5  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 11.258 ; 11.258 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex6  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 9.698  ; 9.698  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; R0        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 8.577  ; 8.577  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; R1        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 8.579  ; 8.579  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; R2        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 8.830  ; 8.830  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; R3        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 8.991  ; 8.991  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
+-----------+------------------------------------------------------+--------+--------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                      ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; controllerTesting:inst6|controllerV2:inst|state.0100 ; -2.222 ; -9.334        ;
; CLKcontroller                                        ; -1.460 ; -26.052       ;
; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.777 ; -2.638        ;
; Accumulator:ACC|74193:inst2|26~1                     ; -0.648 ; -1.658        ;
; Accumulator:ACC|74193:inst2|24~_emulated             ; -0.516 ; -0.516        ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                       ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; CLKcontroller                                        ; -1.719 ; -11.692       ;
; Accumulator:ACC|74193:inst2|26~1                     ; -1.094 ; -3.272        ;
; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.906 ; -3.193        ;
; Accumulator:ACC|74193:inst2|24~_emulated             ; -0.807 ; -0.807        ;
; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.413  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast Model Recovery Summary                                                   ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; controllerTesting:inst6|controllerV2:inst|state.0100 ; -2.533 ; -8.370        ;
; controllerTesting:inst6|controllerV2:inst|state.0110 ; -1.048 ; -3.871        ;
; Accumulator:ACC|74193:inst2|26~1                     ; -0.938 ; -2.620        ;
; Accumulator:ACC|74193:inst2|24~_emulated             ; -0.898 ; -0.898        ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast Model Removal Summary                                                   ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; Accumulator:ACC|74193:inst2|26~1                     ; 1.427 ; 0.000         ;
; Accumulator:ACC|74193:inst2|24~_emulated             ; 1.714 ; 0.000         ;
; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.753 ; 0.000         ;
; controllerTesting:inst6|controllerV2:inst|state.0100 ; 2.152 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                        ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; CLKcontroller                                        ; -2.000 ; -153.222      ;
; Accumulator:ACC|74193:inst2|26~1                     ; -0.819 ; -4.008        ;
; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500 ; -8.000        ;
; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500 ; -4.000        ;
; Accumulator:ACC|74193:inst2|24~_emulated             ; -0.500 ; -1.000        ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'controllerTesting:inst6|controllerV2:inst|state.0100'                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -2.222 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3] ; ProgramCounter:PC|74193:inst|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -1.694     ; 1.060      ;
; -1.872 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; ProgramCounter:PC|74193:inst|26~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -1.274     ; 1.130      ;
; -1.741 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; ProgramCounter:PC|74193:inst|25~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -1.085     ; 1.188      ;
; -1.383 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2] ; ProgramCounter:PC|74193:inst|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -0.887     ; 1.028      ;
; -1.352 ; controllerTesting:inst6|controllerV2:inst|state.1111                                      ; ProgramCounter:PC|74193:inst|26~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -0.782     ; 1.102      ;
; -1.319 ; controllerTesting:inst6|controllerV2:inst|state.0000                                      ; ProgramCounter:PC|74193:inst|26~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -0.775     ; 1.076      ;
; -1.211 ; controllerTesting:inst6|controllerV2:inst|state.1111                                      ; ProgramCounter:PC|74193:inst|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -0.402     ; 1.341      ;
; -1.176 ; controllerTesting:inst6|controllerV2:inst|state.1111                                      ; ProgramCounter:PC|74193:inst|25~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -0.593     ; 1.115      ;
; -1.073 ; controllerTesting:inst6|controllerV2:inst|state.0000                                      ; ProgramCounter:PC|74193:inst|25~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -0.586     ; 1.019      ;
; -1.071 ; controllerTesting:inst6|controllerV2:inst|state.1111                                      ; ProgramCounter:PC|74193:inst|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -0.395     ; 1.208      ;
; -1.027 ; controllerTesting:inst6|controllerV2:inst|state.0000                                      ; ProgramCounter:PC|74193:inst|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -0.395     ; 1.164      ;
; -0.954 ; controllerTesting:inst6|controllerV2:inst|state.0000                                      ; ProgramCounter:PC|74193:inst|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -0.388     ; 1.098      ;
; -0.687 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[6] ; InstructionRegister:inst19|inst2          ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 1.000        ; -0.828     ; 0.891      ;
; -0.478 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[5] ; InstructionRegister:inst19|inst3          ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 1.000        ; -0.828     ; 0.682      ;
; -0.476 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[4] ; InstructionRegister:inst19|inst4          ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 1.000        ; -0.828     ; 0.680      ;
; -0.475 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[7] ; InstructionRegister:inst19|inst           ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 1.000        ; -0.828     ; 0.679      ;
; 0.419  ; ProgramCounter:PC|74193:inst|26~_emulated                                                 ; ProgramCounter:PC|74193:inst|26~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0100 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 1.000        ; 0.000      ; 0.613      ;
; 0.454  ; ProgramCounter:PC|74193:inst|25~_emulated                                                 ; ProgramCounter:PC|74193:inst|25~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0100 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 1.000        ; 0.000      ; 0.578      ;
; 0.464  ; ProgramCounter:PC|74193:inst|23~_emulated                                                 ; ProgramCounter:PC|74193:inst|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0100 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 1.000        ; 0.000      ; 0.568      ;
; 0.467  ; ProgramCounter:PC|74193:inst|24~_emulated                                                 ; ProgramCounter:PC|74193:inst|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0100 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 1.000        ; 0.000      ; 0.565      ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLKcontroller'                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+---------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                          ; To Node                                                                                                            ; Launch Clock                                         ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+---------------+--------------+------------+------------+
; -1.460 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg0  ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_memory_reg0  ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg1  ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a1~porta_memory_reg0  ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg2  ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a2~porta_memory_reg0  ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_memory_reg0  ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg1  ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a4~porta_memory_reg0  ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg2  ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a5~porta_memory_reg0  ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg3  ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a6~porta_memory_reg0  ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg4  ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a7~porta_memory_reg0  ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.017     ; 2.442      ;
; -1.225 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3]                          ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg3 ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.782     ; 1.442      ;
; -0.979 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_we_reg       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg0 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg1 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg2 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg3 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_we_reg       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg0 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg1 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg2 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg3 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_we_reg       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg0 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg1 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg2 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg3 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_we_reg       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[7]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg0 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[7]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg1 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[7]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg2 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[7]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg3 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[7]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_we_reg       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[6]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg0 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[6]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg1 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[6]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg2 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[6]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg3 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[6]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_we_reg       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[5]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg0 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[5]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg1 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[5]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg2 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[5]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg3 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[5]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_we_reg       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[4]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg0 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[4]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg1 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[4]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg2 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[4]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg3 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[4]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_we_reg       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg0 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg1 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg2 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg3 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3]                          ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.018     ; 1.960      ;
; -0.639 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0]                          ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 0.018      ; 1.656      ;
; -0.539 ; InstructionRegister:inst19|inst3                                                                                   ; controllerTesting:inst6|controllerV2:inst|state.0001                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.464     ; 1.107      ;
; -0.525 ; InstructionRegister:inst19|inst4                                                                                   ; controllerTesting:inst6|controllerV2:inst|state.0001                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.464     ; 1.093      ;
; -0.504 ; InstructionRegister:inst19|inst2                                                                                   ; controllerTesting:inst6|controllerV2:inst|state.0001                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.464     ; 1.072      ;
; -0.501 ; InstructionRegister:inst19|inst                                                                                    ; controllerTesting:inst6|controllerV2:inst|state.0001                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.464     ; 1.069      ;
; -0.489 ; InstructionRegister:inst19|inst2                                                                                   ; controllerTesting:inst6|controllerV2:inst|state.1011                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.391     ; 1.130      ;
; -0.426 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1]                          ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg1 ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 0.018      ; 1.443      ;
; -0.426 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3]                          ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg3 ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 0.018      ; 1.443      ;
; -0.425 ; controllerTesting:inst6|controllerV2:inst|state.1011                                                               ; controllerTesting:inst6|controllerV2:inst|state.0001                                                               ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.073     ; 1.384      ;
; -0.400 ; InstructionRegister:inst19|inst                                                                                    ; controllerTesting:inst6|controllerV2:inst|state.1011                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.391     ; 1.041      ;
; -0.384 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2]                          ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg2 ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 0.018      ; 1.401      ;
; -0.323 ; InstructionRegister:inst19|inst2                                                                                   ; controllerTesting:inst6|controllerV2:inst|state.1010                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.464     ; 0.891      ;
; -0.322 ; InstructionRegister:inst19|inst2                                                                                   ; controllerTesting:inst6|controllerV2:inst|state.1000                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.464     ; 0.890      ;
; -0.319 ; InstructionRegister:inst19|inst3                                                                                   ; controllerTesting:inst6|controllerV2:inst|state.1110                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.464     ; 0.887      ;
; -0.317 ; InstructionRegister:inst19|inst3                                                                                   ; controllerTesting:inst6|controllerV2:inst|state.1100                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.464     ; 0.885      ;
; -0.315 ; InstructionRegister:inst19|inst3                                                                                   ; controllerTesting:inst6|controllerV2:inst|state.1111                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.464     ; 0.883      ;
; -0.313 ; InstructionRegister:inst19|inst3                                                                                   ; controllerTesting:inst6|controllerV2:inst|state.0111                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.464     ; 0.881      ;
; -0.312 ; InstructionRegister:inst19|inst                                                                                    ; controllerTesting:inst6|controllerV2:inst|state.1110                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.464     ; 0.880      ;
; -0.287 ; InstructionRegister:inst19|inst2                                                                                   ; controllerTesting:inst6|controllerV2:inst|state.0101                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.391     ; 0.928      ;
; -0.278 ; InstructionRegister:inst19|inst4                                                                                   ; controllerTesting:inst6|controllerV2:inst|state.1011                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.391     ; 0.919      ;
; -0.265 ; InstructionRegister:inst19|inst4                                                                                   ; controllerTesting:inst6|controllerV2:inst|state.0101                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.391     ; 0.906      ;
; -0.262 ; InstructionRegister:inst19|inst2                                                                                   ; controllerTesting:inst6|controllerV2:inst|state.1100                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.464     ; 0.830      ;
; -0.260 ; InstructionRegister:inst19|inst2                                                                                   ; controllerTesting:inst6|controllerV2:inst|state.1111                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.464     ; 0.828      ;
; -0.258 ; InstructionRegister:inst19|inst2                                                                                   ; controllerTesting:inst6|controllerV2:inst|state.0111                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.464     ; 0.826      ;
; -0.256 ; controllerTesting:inst6|controllerV2:inst|state.0101                                                               ; controllerTesting:inst6|controllerV2:inst|state.0001                                                               ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.073     ; 1.215      ;
; -0.255 ; InstructionRegister:inst19|inst2                                                                                   ; controllerTesting:inst6|controllerV2:inst|state.1110                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.464     ; 0.823      ;
; -0.254 ; InstructionRegister:inst19|inst3                                                                                   ; controllerTesting:inst6|controllerV2:inst|state.0101                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.391     ; 0.895      ;
; -0.235 ; controllerTesting:inst6|controllerV2:inst|state.0111                                                               ; controllerTesting:inst6|controllerV2:inst|state.0001                                                               ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 0.000      ; 1.267      ;
; -0.234 ; InstructionRegister:inst19|inst                                                                                    ; controllerTesting:inst6|controllerV2:inst|state.1010                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.464     ; 0.802      ;
; -0.233 ; InstructionRegister:inst19|inst                                                                                    ; controllerTesting:inst6|controllerV2:inst|state.1000                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.464     ; 0.801      ;
; -0.224 ; InstructionRegister:inst19|inst3                                                                                   ; controllerTesting:inst6|controllerV2:inst|state.1011                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.391     ; 0.865      ;
; -0.216 ; InstructionRegister:inst19|inst2                                                                                   ; controllerTesting:inst6|controllerV2:inst|state.0110                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.464     ; 0.784      ;
; -0.214 ; controllerTesting:inst6|controllerV2:inst|state.1111                                                               ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg3 ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 0.510      ; 1.723      ;
; -0.186 ; InstructionRegister:inst19|inst                                                                                    ; controllerTesting:inst6|controllerV2:inst|state.0101                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.391     ; 0.827      ;
; -0.183 ; InstructionRegister:inst19|inst3                                                                                   ; controllerTesting:inst6|controllerV2:inst|state.0110                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.464     ; 0.751      ;
; -0.130 ; InstructionRegister:inst19|inst4                                                                                   ; controllerTesting:inst6|controllerV2:inst|state.1110                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.464     ; 0.698      ;
; -0.119 ; controllerTesting:inst6|controllerV2:inst|state.1111                                                               ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 0.510      ; 1.628      ;
; -0.115 ; InstructionRegister:inst19|inst                                                                                    ; controllerTesting:inst6|controllerV2:inst|state.0110                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.464     ; 0.683      ;
; -0.112 ; InstructionRegister:inst19|inst4                                                                                   ; controllerTesting:inst6|controllerV2:inst|state.1010                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.464     ; 0.680      ;
; -0.111 ; InstructionRegister:inst19|inst4                                                                                   ; controllerTesting:inst6|controllerV2:inst|state.1000                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.464     ; 0.679      ;
; -0.086 ; controllerTesting:inst6|controllerV2:inst|state.0000                                                               ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 0.517      ; 1.602      ;
; -0.072 ; controllerTesting:inst6|controllerV2:inst|state.1111                                                               ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg2 ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 0.510      ; 1.581      ;
; -0.058 ; InstructionRegister:inst19|inst3                                                                                   ; controllerTesting:inst6|controllerV2:inst|state.1010                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.464     ; 0.626      ;
; -0.057 ; InstructionRegister:inst19|inst3                                                                                   ; controllerTesting:inst6|controllerV2:inst|state.1000                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.464     ; 0.625      ;
; -0.053 ; controllerTesting:inst6|controllerV2:inst|state.0111                                                               ; controllerTesting:inst6|controllerV2:inst|state.1000                                                               ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 0.000      ; 1.085      ;
; -0.036 ; controllerTesting:inst6|controllerV2:inst|state.1000                                                               ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg3 ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 0.510      ; 1.545      ;
; -0.030 ; controllerTesting:inst6|controllerV2:inst|state.0000                                                               ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg3 ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 0.517      ; 1.546      ;
; -0.022 ; controllerTesting:inst6|controllerV2:inst|state.1000                                                               ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg2 ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; 0.510      ; 1.531      ;
; 0.007  ; controllerTesting:inst6|controllerV2:inst|state.1100                                                               ; controllerTesting:inst6|controllerV2:inst|state.1101                                                               ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.219     ; 0.806      ;
; 0.015  ; controllerTesting:inst6|controllerV2:inst|state.1000                                                               ; controllerTesting:inst6|controllerV2:inst|state.1001                                                               ; CLKcontroller                                        ; CLKcontroller ; 1.000        ; -0.219     ; 0.798      ;
; 0.026  ; InstructionRegister:inst19|inst4                                                                                   ; controllerTesting:inst6|controllerV2:inst|state.0111                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 1.000        ; -0.464     ; 0.542      ;
+--------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+---------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'controllerTesting:inst6|controllerV2:inst|state.0110'                                                                                                                                                                                        ;
+--------+------------------------------------------------------+------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.777 ; controllerTesting:inst6|controllerV2:inst|state.0101 ; Accumulator:ACC|74193:inst2|26~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -0.603     ; 0.706      ;
; -0.648 ; controllerTesting:inst6|controllerV2:inst|state.1011 ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -0.397     ; 0.783      ;
; -0.647 ; controllerTesting:inst6|controllerV2:inst|state.0101 ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -0.396     ; 0.783      ;
; -0.646 ; controllerTesting:inst6|controllerV2:inst|state.1011 ; Accumulator:ACC|74193:inst2|26~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -0.603     ; 0.575      ;
; -0.566 ; controllerTesting:inst6|controllerV2:inst|state.1011 ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -0.319     ; 0.779      ;
; -0.566 ; controllerTesting:inst6|controllerV2:inst|state.1011 ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -0.396     ; 0.702      ;
; -0.516 ; controllerTesting:inst6|controllerV2:inst|state.0101 ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -0.397     ; 0.651      ;
; -0.509 ; controllerTesting:inst6|controllerV2:inst|state.0101 ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -0.319     ; 0.722      ;
; -0.031 ; Accumulator:ACC|74193:inst2|23~_emulated             ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; -0.337     ; 0.726      ;
; 0.256  ; Accumulator:ACC|74193:inst2|23~_emulated             ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|24~_emulated             ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; -0.050     ; 0.726      ;
; 0.282  ; Accumulator:ACC|74193:inst2|25~_emulated             ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; -0.185     ; 0.565      ;
; 0.306  ; Accumulator:ACC|74193:inst2|23~_emulated             ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 0.000      ; 0.726      ;
; 0.423  ; Accumulator:ACC|74193:inst2|26~_emulated             ; Accumulator:ACC|74193:inst2|26~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 0.000      ; 0.609      ;
; 0.467  ; Accumulator:ACC|74193:inst2|25~_emulated             ; Accumulator:ACC|74193:inst2|25~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 0.000      ; 0.565      ;
; 0.652  ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; 0.825      ; 0.705      ;
; 0.802  ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; 1.109      ; 0.839      ;
; 1.045  ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; 1.031      ; 0.518      ;
; 1.048  ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; 1.032      ; 0.516      ;
; 1.092  ; Accumulator:ACC|74193:inst2|24~_emulated             ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|24~_emulated             ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; 1.031      ; 0.612      ;
; 1.152  ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 0.825      ; 0.705      ;
; 1.302  ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 1.109      ; 0.839      ;
; 1.545  ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 1.031      ; 0.518      ;
; 1.548  ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 1.032      ; 0.516      ;
; 1.592  ; Accumulator:ACC|74193:inst2|24~_emulated             ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|24~_emulated             ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 1.000        ; 1.031      ; 0.612      ;
+--------+------------------------------------------------------+------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Accumulator:ACC|74193:inst2|26~1'                                                                                                                                                                                        ;
+--------+------------------------------------------------------+------------------------------------------+------------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                  ; Launch Clock                                         ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------+------------------------------------------------------+----------------------------------+--------------+------------+------------+
; -0.648 ; controllerTesting:inst6|controllerV2:inst|state.1011 ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; -0.397     ; 0.783      ;
; -0.548 ; controllerTesting:inst6|controllerV2:inst|state.1011 ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; -0.301     ; 0.779      ;
; -0.516 ; controllerTesting:inst6|controllerV2:inst|state.0101 ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; -0.397     ; 0.651      ;
; -0.491 ; controllerTesting:inst6|controllerV2:inst|state.0101 ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; -0.301     ; 0.722      ;
; -0.462 ; controllerTesting:inst6|controllerV2:inst|state.0101 ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; -0.211     ; 0.783      ;
; -0.381 ; controllerTesting:inst6|controllerV2:inst|state.1011 ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; -0.211     ; 0.702      ;
; -0.013 ; Accumulator:ACC|74193:inst2|23~_emulated             ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; -0.319     ; 0.726      ;
; 0.274  ; Accumulator:ACC|74193:inst2|23~_emulated             ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|24~_emulated             ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; -0.032     ; 0.726      ;
; 0.324  ; Accumulator:ACC|74193:inst2|23~_emulated             ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 0.018      ; 0.726      ;
; 0.467  ; Accumulator:ACC|74193:inst2|25~_emulated             ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 0.000      ; 0.565      ;
; 0.652  ; Accumulator:ACC|74193:inst2|25~_emulated             ; Accumulator:ACC|74193:inst2|25~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 0.185      ; 0.565      ;
; 0.820  ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; 1.127      ; 0.839      ;
; 1.045  ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; 1.031      ; 0.518      ;
; 1.092  ; Accumulator:ACC|74193:inst2|24~_emulated             ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|24~_emulated             ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; 1.031      ; 0.612      ;
; 1.233  ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; 1.217      ; 0.516      ;
; 1.320  ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 1.127      ; 0.839      ;
; 1.545  ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 1.031      ; 0.518      ;
; 1.592  ; Accumulator:ACC|74193:inst2|24~_emulated             ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|24~_emulated             ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 1.031      ; 0.612      ;
; 1.733  ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 1.000        ; 1.217      ; 0.516      ;
+--------+------------------------------------------------------+------------------------------------------+------------------------------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Accumulator:ACC|74193:inst2|24~_emulated'                                                                                                                                                                                        ;
+--------+------------------------------------------------------+------------------------------------------+------------------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                  ; Launch Clock                                         ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------+------------------------------------------------------+------------------------------------------+--------------+------------+------------+
; -0.516 ; controllerTesting:inst6|controllerV2:inst|state.1011 ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|24~_emulated ; 0.500        ; -0.269     ; 0.779      ;
; -0.459 ; controllerTesting:inst6|controllerV2:inst|state.0101 ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|24~_emulated ; 0.500        ; -0.269     ; 0.722      ;
; 0.019  ; Accumulator:ACC|74193:inst2|23~_emulated             ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|24~_emulated ; 1.000        ; -0.287     ; 0.726      ;
; 0.306  ; Accumulator:ACC|74193:inst2|23~_emulated             ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|24~_emulated             ; Accumulator:ACC|74193:inst2|24~_emulated ; 1.000        ; 0.000      ; 0.726      ;
; 0.356  ; Accumulator:ACC|74193:inst2|23~_emulated             ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|24~_emulated ; 1.000        ; 0.050      ; 0.726      ;
; 0.852  ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|24~_emulated ; 0.500        ; 1.159      ; 0.839      ;
; 1.352  ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|24~_emulated ; 1.000        ; 1.159      ; 0.839      ;
+--------+------------------------------------------------------+------------------------------------------+------------------------------------------------------+------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLKcontroller'                                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+---------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                                            ; Launch Clock                                         ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+---------------+--------------+------------+------------+
; -1.719 ; Accumulator:ACC|74193:inst2|26~1                                                          ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ; Accumulator:ACC|74193:inst2|26~1                     ; CLKcontroller ; 0.000        ; 2.664      ; 1.083      ;
; -1.341 ; Accumulator:ACC|74193:inst2|24~_emulated                                                  ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg2  ; Accumulator:ACC|74193:inst2|24~_emulated             ; CLKcontroller ; 0.000        ; 1.864      ; 0.802      ;
; -1.301 ; Accumulator:ACC|74193:inst2|26~1                                                          ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg1  ; Accumulator:ACC|74193:inst2|26~1                     ; CLKcontroller ; 0.000        ; 1.864      ; 0.701      ;
; -1.294 ; Accumulator:ACC|74193:inst2|26~1                                                          ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg2  ; Accumulator:ACC|74193:inst2|26~1                     ; CLKcontroller ; 0.000        ; 1.864      ; 0.708      ;
; -1.219 ; Accumulator:ACC|74193:inst2|26~1                                                          ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ; Accumulator:ACC|74193:inst2|26~1                     ; CLKcontroller ; -0.500       ; 2.664      ; 1.083      ;
; -1.098 ; Accumulator:ACC|74193:inst2|26~1                                                          ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg0  ; Accumulator:ACC|74193:inst2|26~1                     ; CLKcontroller ; 0.000        ; 1.864      ; 0.904      ;
; -0.905 ; controllerTesting:inst6|controllerV2:inst|state.0100                                      ; controllerTesting:inst6|controllerV2:inst|state.0110                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 0.000        ; 1.355      ; 0.743      ;
; -0.905 ; controllerTesting:inst6|controllerV2:inst|state.0100                                      ; controllerTesting:inst6|controllerV2:inst|state.1110                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 0.000        ; 1.355      ; 0.743      ;
; -0.898 ; controllerTesting:inst6|controllerV2:inst|state.0100                                      ; controllerTesting:inst6|controllerV2:inst|state.0101                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 0.000        ; 1.428      ; 0.823      ;
; -0.841 ; Accumulator:ACC|74193:inst2|24~_emulated                                                  ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg2  ; Accumulator:ACC|74193:inst2|24~_emulated             ; CLKcontroller ; -0.500       ; 1.864      ; 0.802      ;
; -0.801 ; Accumulator:ACC|74193:inst2|26~1                                                          ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg1  ; Accumulator:ACC|74193:inst2|26~1                     ; CLKcontroller ; -0.500       ; 1.864      ; 0.701      ;
; -0.794 ; Accumulator:ACC|74193:inst2|26~1                                                          ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg2  ; Accumulator:ACC|74193:inst2|26~1                     ; CLKcontroller ; -0.500       ; 1.864      ; 0.708      ;
; -0.776 ; controllerTesting:inst6|controllerV2:inst|state.0100                                      ; controllerTesting:inst6|controllerV2:inst|state.0111                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 0.000        ; 1.355      ; 0.872      ;
; -0.686 ; controllerTesting:inst6|controllerV2:inst|state.0100                                      ; controllerTesting:inst6|controllerV2:inst|state.0001                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; 0.000        ; 1.355      ; 0.962      ;
; -0.598 ; Accumulator:ACC|74193:inst2|26~1                                                          ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg0  ; Accumulator:ACC|74193:inst2|26~1                     ; CLKcontroller ; -0.500       ; 1.864      ; 0.904      ;
; -0.577 ; ProgramCounter:PC|74193:inst|25~_emulated                                                 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg1 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; -0.500       ; 1.903      ; 0.964      ;
; -0.466 ; ProgramCounter:PC|74193:inst|26~_emulated                                                 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg0 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; -0.500       ; 2.092      ; 1.264      ;
; -0.408 ; controllerTesting:inst6|controllerV2:inst|state.0101                                      ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.236      ; 0.966      ;
; -0.405 ; controllerTesting:inst6|controllerV2:inst|state.0100                                      ; controllerTesting:inst6|controllerV2:inst|state.0110                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; -0.500       ; 1.355      ; 0.743      ;
; -0.405 ; controllerTesting:inst6|controllerV2:inst|state.0100                                      ; controllerTesting:inst6|controllerV2:inst|state.1110                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; -0.500       ; 1.355      ; 0.743      ;
; -0.399 ; ProgramCounter:PC|74193:inst|23~_emulated                                                 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg3 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; -0.500       ; 1.712      ; 0.951      ;
; -0.398 ; controllerTesting:inst6|controllerV2:inst|state.0100                                      ; controllerTesting:inst6|controllerV2:inst|state.0101                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; -0.500       ; 1.428      ; 0.823      ;
; -0.397 ; controllerTesting:inst6|controllerV2:inst|state.0110                                      ; controllerTesting:inst6|controllerV2:inst|state.0001                                                               ; controllerTesting:inst6|controllerV2:inst|state.0110 ; CLKcontroller ; 0.000        ; 1.355      ; 1.251      ;
; -0.356 ; controllerTesting:inst6|controllerV2:inst|state.1101                                      ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_we_reg       ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.529      ; 1.311      ;
; -0.351 ; controllerTesting:inst6|controllerV2:inst|state.1011                                      ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.236      ; 1.023      ;
; -0.276 ; controllerTesting:inst6|controllerV2:inst|state.0100                                      ; controllerTesting:inst6|controllerV2:inst|state.0111                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; -0.500       ; 1.355      ; 0.872      ;
; -0.265 ; ProgramCounter:PC|74193:inst|24~_emulated                                                 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg2 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; -0.500       ; 1.705      ; 1.078      ;
; -0.223 ; Accumulator:ACC|74193:inst2|23~_emulated                                                  ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; CLKcontroller ; -0.500       ; 1.555      ; 0.970      ;
; -0.213 ; controllerTesting:inst6|controllerV2:inst|state.1001                                      ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg1 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.529      ; 1.454      ;
; -0.211 ; controllerTesting:inst6|controllerV2:inst|state.1001                                      ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg0 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.529      ; 1.456      ;
; -0.207 ; controllerTesting:inst6|controllerV2:inst|state.0111                                      ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg3 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.310      ; 1.241      ;
; -0.205 ; Accumulator:ACC|74193:inst2|23~_emulated                                                  ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ; Accumulator:ACC|74193:inst2|26~1                     ; CLKcontroller ; -0.500       ; 1.537      ; 0.970      ;
; -0.186 ; controllerTesting:inst6|controllerV2:inst|state.0100                                      ; controllerTesting:inst6|controllerV2:inst|state.0001                                                               ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; -0.500       ; 1.355      ; 0.962      ;
; -0.173 ; controllerTesting:inst6|controllerV2:inst|state.1001                                      ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg3 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.529      ; 1.494      ;
; -0.173 ; Accumulator:ACC|74193:inst2|23~_emulated                                                  ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ; Accumulator:ACC|74193:inst2|24~_emulated             ; CLKcontroller ; -0.500       ; 1.505      ; 0.970      ;
; -0.157 ; controllerTesting:inst6|controllerV2:inst|state.1100                                      ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_we_reg       ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.310      ; 1.291      ;
; -0.153 ; controllerTesting:inst6|controllerV2:inst|state.0111                                      ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg1 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.310      ; 1.295      ;
; -0.084 ; controllerTesting:inst6|controllerV2:inst|state.1101                                      ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg1 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.529      ; 1.583      ;
; -0.082 ; controllerTesting:inst6|controllerV2:inst|state.1101                                      ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg0 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.529      ; 1.585      ;
; -0.078 ; controllerTesting:inst6|controllerV2:inst|state.0111                                      ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg2 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.310      ; 1.370      ;
; -0.050 ; controllerTesting:inst6|controllerV2:inst|state.0000                                      ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg1 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.317      ; 1.405      ;
; -0.048 ; controllerTesting:inst6|controllerV2:inst|state.1001                                      ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg2 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.529      ; 1.619      ;
; -0.044 ; controllerTesting:inst6|controllerV2:inst|state.1101                                      ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg3 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.529      ; 1.623      ;
; -0.017 ; controllerTesting:inst6|controllerV2:inst|state.1111                                      ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg1 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.310      ; 1.431      ;
; -0.016 ; controllerTesting:inst6|controllerV2:inst|state.1100                                      ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg1 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.310      ; 1.432      ;
; -0.014 ; controllerTesting:inst6|controllerV2:inst|state.1100                                      ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg0 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.310      ; 1.434      ;
; 0.024  ; controllerTesting:inst6|controllerV2:inst|state.1100                                      ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg3 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.310      ; 1.472      ;
; 0.041  ; controllerTesting:inst6|controllerV2:inst|state.0111                                      ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg0 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.310      ; 1.489      ;
; 0.058  ; controllerTesting:inst6|controllerV2:inst|state.1000                                      ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg1 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.310      ; 1.506      ;
; 0.060  ; controllerTesting:inst6|controllerV2:inst|state.1000                                      ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg0 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.310      ; 1.508      ;
; 0.081  ; controllerTesting:inst6|controllerV2:inst|state.1101                                      ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg2 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.529      ; 1.748      ;
; 0.092  ; controllerTesting:inst6|controllerV2:inst|state.0000                                      ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg3 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.317      ; 1.547      ;
; 0.092  ; ProgramCounter:PC|74193:inst|25~_emulated                                                 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg1 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; -0.500       ; 1.103      ; 0.833      ;
; 0.098  ; controllerTesting:inst6|controllerV2:inst|state.1000                                      ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg3 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.310      ; 1.546      ;
; 0.103  ; controllerTesting:inst6|controllerV2:inst|state.0110                                      ; controllerTesting:inst6|controllerV2:inst|state.0001                                                               ; controllerTesting:inst6|controllerV2:inst|state.0110 ; CLKcontroller ; -0.500       ; 1.355      ; 1.251      ;
; 0.131  ; Accumulator:ACC|74193:inst2|26~_emulated                                                  ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg0  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; CLKcontroller ; -0.500       ; 1.039      ; 0.808      ;
; 0.149  ; controllerTesting:inst6|controllerV2:inst|state.1100                                      ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg2 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.310      ; 1.597      ;
; 0.156  ; controllerTesting:inst6|controllerV2:inst|state.0000                                      ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg2 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.317      ; 1.611      ;
; 0.160  ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg1 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 0.818      ; 1.116      ;
; 0.167  ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2] ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg2 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 0.818      ; 1.123      ;
; 0.178  ; controllerTesting:inst6|controllerV2:inst|state.1111                                      ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg0 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.310      ; 1.626      ;
; 0.200  ; controllerTesting:inst6|controllerV2:inst|state.1011                                      ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 0.436      ; 0.774      ;
; 0.209  ; ProgramCounter:PC|74193:inst|26~_emulated                                                 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg0 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; -0.500       ; 1.292      ; 1.139      ;
; 0.215  ; controllerTesting:inst6|controllerV2:inst|state.1010                                      ; controllerTesting:inst6|controllerV2:inst|state.1010                                                               ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 0.000      ; 0.367      ;
; 0.216  ; controllerTesting:inst6|controllerV2:inst|state.1111                                      ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg3 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.310      ; 1.664      ;
; 0.220  ; controllerTesting:inst6|controllerV2:inst|state.1111                                      ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg2 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.310      ; 1.668      ;
; 0.223  ; controllerTesting:inst6|controllerV2:inst|state.1000                                      ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg2 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.310      ; 1.671      ;
; 0.267  ; controllerTesting:inst6|controllerV2:inst|state.0101                                      ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 0.436      ; 0.841      ;
; 0.272  ; controllerTesting:inst6|controllerV2:inst|state.0000                                      ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg0 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 1.317      ; 1.727      ;
; 0.280  ; Accumulator:ACC|74193:inst2|25~_emulated                                                  ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg1  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; CLKcontroller ; -0.500       ; 0.832      ; 0.750      ;
; 0.310  ; controllerTesting:inst6|controllerV2:inst|state.0011                                      ; controllerTesting:inst6|controllerV2:inst|state.0100                                                               ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 0.212      ; 0.674      ;
; 0.313  ; controllerTesting:inst6|controllerV2:inst|state.1011                                      ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 0.436      ; 0.887      ;
; 0.325  ; controllerTesting:inst6|controllerV2:inst|state.1101                                      ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_we_reg       ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 0.729      ; 1.192      ;
; 0.331  ; controllerTesting:inst6|controllerV2:inst|state.0101                                      ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 0.436      ; 0.905      ;
; 0.394  ; controllerTesting:inst6|controllerV2:inst|state.0101                                      ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 0.436      ; 0.968      ;
; 0.395  ; ProgramCounter:PC|74193:inst|24~_emulated                                                 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg2 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; -0.500       ; 0.905      ; 0.938      ;
; 0.397  ; controllerTesting:inst6|controllerV2:inst|state.0111                                      ; controllerTesting:inst6|controllerV2:inst|state.1100                                                               ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 0.000      ; 0.549      ;
; 0.397  ; controllerTesting:inst6|controllerV2:inst|state.0111                                      ; controllerTesting:inst6|controllerV2:inst|state.1111                                                               ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 0.000      ; 0.549      ;
; 0.399  ; controllerTesting:inst6|controllerV2:inst|state.1011                                      ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 0.436      ; 0.973      ;
; 0.400  ; ProgramCounter:PC|74193:inst|23~_emulated                                                 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg3 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller ; -0.500       ; 0.912      ; 0.950      ;
; 0.448  ; controllerTesting:inst6|controllerV2:inst|state.0001                                      ; controllerTesting:inst6|controllerV2:inst|state.0010                                                               ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; -0.007     ; 0.593      ;
; 0.456  ; controllerTesting:inst6|controllerV2:inst|state.1001                                      ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg1 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 0.729      ; 1.323      ;
; 0.464  ; controllerTesting:inst6|controllerV2:inst|state.1001                                      ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 0.729      ; 1.331      ;
; 0.465  ; Accumulator:ACC|74193:inst2|25~_emulated                                                  ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg1  ; Accumulator:ACC|74193:inst2|26~1                     ; CLKcontroller ; -0.500       ; 0.647      ; 0.750      ;
; 0.516  ; controllerTesting:inst6|controllerV2:inst|state.0111                                      ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg1 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 0.510      ; 1.164      ;
; 0.524  ; controllerTesting:inst6|controllerV2:inst|state.1100                                      ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_we_reg       ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 0.510      ; 1.172      ;
; 0.529  ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg0 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 0.818      ; 1.485      ;
; 0.563  ; controllerTesting:inst6|controllerV2:inst|state.1101                                      ; controllerTesting:inst6|controllerV2:inst|state.0001                                                               ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 0.219      ; 0.934      ;
; 0.575  ; controllerTesting:inst6|controllerV2:inst|state.1001                                      ; controllerTesting:inst6|controllerV2:inst|state.1010                                                               ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 0.219      ; 0.946      ;
; 0.576  ; controllerTesting:inst6|controllerV2:inst|state.1010                                      ; controllerTesting:inst6|controllerV2:inst|state.1011                                                               ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 0.073      ; 0.801      ;
; 0.582  ; controllerTesting:inst6|controllerV2:inst|state.0111                                      ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg2 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 0.510      ; 1.230      ;
; 0.585  ; controllerTesting:inst6|controllerV2:inst|state.1101                                      ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg1 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 0.729      ; 1.452      ;
; 0.592  ; controllerTesting:inst6|controllerV2:inst|state.0111                                      ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg3 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 0.510      ; 1.240      ;
; 0.593  ; controllerTesting:inst6|controllerV2:inst|state.1101                                      ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 0.729      ; 1.460      ;
; 0.612  ; controllerTesting:inst6|controllerV2:inst|state.1001                                      ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg2 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 0.729      ; 1.479      ;
; 0.619  ; controllerTesting:inst6|controllerV2:inst|state.0000                                      ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg1 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 0.517      ; 1.274      ;
; 0.626  ; controllerTesting:inst6|controllerV2:inst|state.1001                                      ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg3 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 0.729      ; 1.493      ;
; 0.652  ; controllerTesting:inst6|controllerV2:inst|state.1111                                      ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg1 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 0.510      ; 1.300      ;
; 0.653  ; controllerTesting:inst6|controllerV2:inst|state.1100                                      ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg1 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 0.510      ; 1.301      ;
; 0.661  ; controllerTesting:inst6|controllerV2:inst|state.1100                                      ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLKcontroller                                        ; CLKcontroller ; 0.000        ; 0.510      ; 1.309      ;
+--------+-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+---------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Accumulator:ACC|74193:inst2|26~1'                                                                                                                                                                                         ;
+--------+------------------------------------------------------+------------------------------------------+------------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                  ; Launch Clock                                         ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------+------------------------------------------------------+----------------------------------+--------------+------------+------------+
; -1.094 ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 1.446      ; 0.504      ;
; -1.091 ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 1.217      ; 0.278      ;
; -1.087 ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 1.216      ; 0.281      ;
; -0.897 ; Accumulator:ACC|74193:inst2|24~_emulated             ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|24~_emulated             ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 1.216      ; 0.612      ;
; -0.594 ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 1.446      ; 0.504      ;
; -0.591 ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 1.217      ; 0.278      ;
; -0.587 ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 1.216      ; 0.281      ;
; -0.397 ; Accumulator:ACC|74193:inst2|24~_emulated             ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|24~_emulated             ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 1.216      ; 0.612      ;
; 0.228  ; Accumulator:ACC|74193:inst2|25~_emulated             ; Accumulator:ACC|74193:inst2|25~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 0.185      ; 0.565      ;
; 0.237  ; Accumulator:ACC|74193:inst2|23~_emulated             ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 0.337      ; 0.726      ;
; 0.255  ; Accumulator:ACC|74193:inst2|23~_emulated             ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 0.319      ; 0.726      ;
; 0.287  ; Accumulator:ACC|74193:inst2|23~_emulated             ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|24~_emulated             ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 0.287      ; 0.726      ;
; 0.413  ; Accumulator:ACC|74193:inst2|25~_emulated             ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1 ; 0.000        ; 0.000      ; 0.565      ;
; 1.052  ; controllerTesting:inst6|controllerV2:inst|state.0101 ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 0.018      ; 0.722      ;
; 1.109  ; controllerTesting:inst6|controllerV2:inst|state.1011 ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 0.018      ; 0.779      ;
; 1.211  ; controllerTesting:inst6|controllerV2:inst|state.0101 ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; -0.212     ; 0.651      ;
; 1.261  ; controllerTesting:inst6|controllerV2:inst|state.1011 ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; -0.211     ; 0.702      ;
; 1.342  ; controllerTesting:inst6|controllerV2:inst|state.0101 ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; -0.211     ; 0.783      ;
; 1.343  ; controllerTesting:inst6|controllerV2:inst|state.1011 ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; -0.212     ; 0.783      ;
+--------+------------------------------------------------------+------------------------------------------+------------------------------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'controllerTesting:inst6|controllerV2:inst|state.0110'                                                                                                                                                                                         ;
+--------+------------------------------------------------------+------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.906 ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 1.032      ; 0.278      ;
; -0.902 ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 1.031      ; 0.281      ;
; -0.757 ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 1.109      ; 0.504      ;
; -0.712 ; Accumulator:ACC|74193:inst2|24~_emulated             ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|24~_emulated             ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 1.031      ; 0.612      ;
; -0.628 ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 0.825      ; 0.349      ;
; -0.406 ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; 1.032      ; 0.278      ;
; -0.402 ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; 1.031      ; 0.281      ;
; -0.257 ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; 1.109      ; 0.504      ;
; -0.212 ; Accumulator:ACC|74193:inst2|24~_emulated             ; Accumulator:ACC|74193:inst2|24~_emulated ; Accumulator:ACC|74193:inst2|24~_emulated             ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; 1.031      ; 0.612      ;
; -0.128 ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; 0.825      ; 0.349      ;
; 0.413  ; Accumulator:ACC|74193:inst2|25~_emulated             ; Accumulator:ACC|74193:inst2|25~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 0.000      ; 0.565      ;
; 0.457  ; Accumulator:ACC|74193:inst2|26~_emulated             ; Accumulator:ACC|74193:inst2|26~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 0.000      ; 0.609      ;
; 0.574  ; Accumulator:ACC|74193:inst2|23~_emulated             ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; 0.000      ; 0.726      ;
; 0.592  ; Accumulator:ACC|74193:inst2|23~_emulated             ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; -0.018     ; 0.726      ;
; 0.598  ; Accumulator:ACC|74193:inst2|25~_emulated             ; Accumulator:ACC|74193:inst2|25~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; -0.185     ; 0.565      ;
; 0.624  ; Accumulator:ACC|74193:inst2|23~_emulated             ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|24~_emulated             ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.000        ; -0.050     ; 0.726      ;
; 1.389  ; controllerTesting:inst6|controllerV2:inst|state.0101 ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -0.319     ; 0.722      ;
; 1.396  ; controllerTesting:inst6|controllerV2:inst|state.0101 ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -0.397     ; 0.651      ;
; 1.446  ; controllerTesting:inst6|controllerV2:inst|state.1011 ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -0.396     ; 0.702      ;
; 1.446  ; controllerTesting:inst6|controllerV2:inst|state.1011 ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -0.319     ; 0.779      ;
; 1.526  ; controllerTesting:inst6|controllerV2:inst|state.1011 ; Accumulator:ACC|74193:inst2|26~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -0.603     ; 0.575      ;
; 1.527  ; controllerTesting:inst6|controllerV2:inst|state.0101 ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -0.396     ; 0.783      ;
; 1.528  ; controllerTesting:inst6|controllerV2:inst|state.1011 ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -0.397     ; 0.783      ;
; 1.657  ; controllerTesting:inst6|controllerV2:inst|state.0101 ; Accumulator:ACC|74193:inst2|26~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -0.603     ; 0.706      ;
+--------+------------------------------------------------------+------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Accumulator:ACC|74193:inst2|24~_emulated'                                                                                                                                                                                         ;
+--------+------------------------------------------------------+------------------------------------------+------------------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                  ; Launch Clock                                         ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------+------------------------------------------------------+------------------------------------------+--------------+------------+------------+
; -0.807 ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|24~_emulated ; 0.000        ; 1.159      ; 0.504      ;
; -0.307 ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|24~_emulated ; -0.500       ; 1.159      ; 0.504      ;
; 0.524  ; Accumulator:ACC|74193:inst2|23~_emulated             ; Accumulator:ACC|74193:inst2|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|24~_emulated ; 0.000        ; 0.050      ; 0.726      ;
; 0.542  ; Accumulator:ACC|74193:inst2|23~_emulated             ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|24~_emulated ; 0.000        ; 0.032      ; 0.726      ;
; 0.574  ; Accumulator:ACC|74193:inst2|23~_emulated             ; Accumulator:ACC|74193:inst2|23~_emulated ; Accumulator:ACC|74193:inst2|24~_emulated             ; Accumulator:ACC|74193:inst2|24~_emulated ; 0.000        ; 0.000      ; 0.726      ;
; 1.339  ; controllerTesting:inst6|controllerV2:inst|state.0101 ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|24~_emulated ; -0.500       ; -0.269     ; 0.722      ;
; 1.396  ; controllerTesting:inst6|controllerV2:inst|state.1011 ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|24~_emulated ; -0.500       ; -0.269     ; 0.779      ;
+--------+------------------------------------------------------+------------------------------------------+------------------------------------------------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'controllerTesting:inst6|controllerV2:inst|state.0100'                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.413 ; ProgramCounter:PC|74193:inst|24~_emulated                                                 ; ProgramCounter:PC|74193:inst|24~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0100 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.000        ; 0.000      ; 0.565      ;
; 0.416 ; ProgramCounter:PC|74193:inst|23~_emulated                                                 ; ProgramCounter:PC|74193:inst|23~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0100 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.000        ; 0.000      ; 0.568      ;
; 0.426 ; ProgramCounter:PC|74193:inst|25~_emulated                                                 ; ProgramCounter:PC|74193:inst|25~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0100 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.000        ; 0.000      ; 0.578      ;
; 0.461 ; ProgramCounter:PC|74193:inst|26~_emulated                                                 ; ProgramCounter:PC|74193:inst|26~_emulated ; controllerTesting:inst6|controllerV2:inst|state.0100 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.000        ; 0.000      ; 0.613      ;
; 1.355 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[7] ; InstructionRegister:inst19|inst           ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.000        ; -0.828     ; 0.679      ;
; 1.356 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[4] ; InstructionRegister:inst19|inst4          ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.000        ; -0.828     ; 0.680      ;
; 1.358 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[5] ; InstructionRegister:inst19|inst3          ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.000        ; -0.828     ; 0.682      ;
; 1.567 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[6] ; InstructionRegister:inst19|inst2          ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.000        ; -0.828     ; 0.891      ;
; 1.834 ; controllerTesting:inst6|controllerV2:inst|state.0000                                      ; ProgramCounter:PC|74193:inst|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -0.388     ; 1.098      ;
; 1.898 ; controllerTesting:inst6|controllerV2:inst|state.1111                                      ; ProgramCounter:PC|74193:inst|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -0.395     ; 1.155      ;
; 1.907 ; controllerTesting:inst6|controllerV2:inst|state.0000                                      ; ProgramCounter:PC|74193:inst|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -0.395     ; 1.164      ;
; 1.953 ; controllerTesting:inst6|controllerV2:inst|state.0000                                      ; ProgramCounter:PC|74193:inst|25~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -0.586     ; 1.019      ;
; 1.986 ; controllerTesting:inst6|controllerV2:inst|state.1111                                      ; ProgramCounter:PC|74193:inst|25~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -0.593     ; 1.045      ;
; 2.031 ; controllerTesting:inst6|controllerV2:inst|state.1111                                      ; ProgramCounter:PC|74193:inst|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -0.402     ; 1.281      ;
; 2.105 ; controllerTesting:inst6|controllerV2:inst|state.1111                                      ; ProgramCounter:PC|74193:inst|26~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -0.782     ; 0.975      ;
; 2.199 ; controllerTesting:inst6|controllerV2:inst|state.0000                                      ; ProgramCounter:PC|74193:inst|26~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -0.775     ; 1.076      ;
; 2.253 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2] ; ProgramCounter:PC|74193:inst|24~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -0.887     ; 1.018      ;
; 2.516 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; ProgramCounter:PC|74193:inst|25~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -1.085     ; 1.083      ;
; 2.653 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; ProgramCounter:PC|74193:inst|26~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -1.274     ; 1.031      ;
; 3.040 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3] ; ProgramCounter:PC|74193:inst|23~_emulated ; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -1.694     ; 0.998      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'controllerTesting:inst6|controllerV2:inst|state.0100'                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------+---------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                   ; Launch Clock  ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------+---------------+------------------------------------------------------+--------------+------------+------------+
; -2.533 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3] ; ProgramCounter:PC|74193:inst|23~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -1.694     ; 1.371      ;
; -2.142 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; ProgramCounter:PC|74193:inst|26~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -1.274     ; 1.400      ;
; -1.964 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; ProgramCounter:PC|74193:inst|25~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -1.085     ; 1.411      ;
; -1.731 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2] ; ProgramCounter:PC|74193:inst|24~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -0.887     ; 1.376      ;
; -1.622 ; controllerTesting:inst6|controllerV2:inst|state.1111                                      ; ProgramCounter:PC|74193:inst|26~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -0.782     ; 1.372      ;
; -1.589 ; controllerTesting:inst6|controllerV2:inst|state.0000                                      ; ProgramCounter:PC|74193:inst|26~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -0.775     ; 1.346      ;
; -1.522 ; controllerTesting:inst6|controllerV2:inst|state.1111                                      ; ProgramCounter:PC|74193:inst|23~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -0.402     ; 1.652      ;
; -1.434 ; controllerTesting:inst6|controllerV2:inst|state.1111                                      ; ProgramCounter:PC|74193:inst|25~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -0.593     ; 1.373      ;
; -1.419 ; controllerTesting:inst6|controllerV2:inst|state.1111                                      ; ProgramCounter:PC|74193:inst|24~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -0.395     ; 1.556      ;
; -1.371 ; controllerTesting:inst6|controllerV2:inst|state.0000                                      ; ProgramCounter:PC|74193:inst|23~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -0.395     ; 1.508      ;
; -1.296 ; controllerTesting:inst6|controllerV2:inst|state.0000                                      ; ProgramCounter:PC|74193:inst|24~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -0.388     ; 1.440      ;
; -1.272 ; controllerTesting:inst6|controllerV2:inst|state.0000                                      ; ProgramCounter:PC|74193:inst|25~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0.500        ; -0.586     ; 1.218      ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------+---------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'controllerTesting:inst6|controllerV2:inst|state.0110'                                                                                                                                              ;
+--------+------------------------------------------------------+------------------------------------------+---------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                  ; Launch Clock  ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------+---------------+------------------------------------------------------+--------------+------------+------------+
; -1.048 ; controllerTesting:inst6|controllerV2:inst|state.0101 ; Accumulator:ACC|74193:inst2|26~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -0.603     ; 0.977      ;
; -0.984 ; controllerTesting:inst6|controllerV2:inst|state.1011 ; Accumulator:ACC|74193:inst2|26~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -0.603     ; 0.913      ;
; -0.948 ; controllerTesting:inst6|controllerV2:inst|state.0101 ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -0.319     ; 1.161      ;
; -0.938 ; controllerTesting:inst6|controllerV2:inst|state.0101 ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -0.397     ; 1.073      ;
; -0.937 ; controllerTesting:inst6|controllerV2:inst|state.0101 ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -0.396     ; 1.073      ;
; -0.884 ; controllerTesting:inst6|controllerV2:inst|state.1011 ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -0.319     ; 1.097      ;
; -0.874 ; controllerTesting:inst6|controllerV2:inst|state.1011 ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -0.397     ; 1.009      ;
; -0.873 ; controllerTesting:inst6|controllerV2:inst|state.1011 ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0.500        ; -0.396     ; 1.009      ;
+--------+------------------------------------------------------+------------------------------------------+---------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'Accumulator:ACC|74193:inst2|26~1'                                                                                                                                              ;
+--------+------------------------------------------------------+------------------------------------------+---------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                  ; Launch Clock  ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------+---------------+----------------------------------+--------------+------------+------------+
; -0.938 ; controllerTesting:inst6|controllerV2:inst|state.0101 ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; -0.397     ; 1.073      ;
; -0.930 ; controllerTesting:inst6|controllerV2:inst|state.0101 ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; -0.301     ; 1.161      ;
; -0.874 ; controllerTesting:inst6|controllerV2:inst|state.1011 ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; -0.397     ; 1.009      ;
; -0.866 ; controllerTesting:inst6|controllerV2:inst|state.1011 ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; -0.301     ; 1.097      ;
; -0.752 ; controllerTesting:inst6|controllerV2:inst|state.0101 ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; -0.211     ; 1.073      ;
; -0.688 ; controllerTesting:inst6|controllerV2:inst|state.1011 ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller ; Accumulator:ACC|74193:inst2|26~1 ; 0.500        ; -0.211     ; 1.009      ;
+--------+------------------------------------------------------+------------------------------------------+---------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'Accumulator:ACC|74193:inst2|24~_emulated'                                                                                                                                              ;
+--------+------------------------------------------------------+------------------------------------------+---------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                  ; Launch Clock  ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------+---------------+------------------------------------------+--------------+------------+------------+
; -0.898 ; controllerTesting:inst6|controllerV2:inst|state.0101 ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller ; Accumulator:ACC|74193:inst2|24~_emulated ; 0.500        ; -0.269     ; 1.161      ;
; -0.834 ; controllerTesting:inst6|controllerV2:inst|state.1011 ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller ; Accumulator:ACC|74193:inst2|24~_emulated ; 0.500        ; -0.269     ; 1.097      ;
+--------+------------------------------------------------------+------------------------------------------+---------------+------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'Accumulator:ACC|74193:inst2|26~1'                                                                                                                                              ;
+-------+------------------------------------------------------+------------------------------------------+---------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                  ; Launch Clock  ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------+---------------+----------------------------------+--------------+------------+------------+
; 1.427 ; controllerTesting:inst6|controllerV2:inst|state.1011 ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 0.018      ; 1.097      ;
; 1.491 ; controllerTesting:inst6|controllerV2:inst|state.0101 ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; 0.018      ; 1.161      ;
; 1.568 ; controllerTesting:inst6|controllerV2:inst|state.1011 ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; -0.211     ; 1.009      ;
; 1.569 ; controllerTesting:inst6|controllerV2:inst|state.1011 ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; -0.212     ; 1.009      ;
; 1.632 ; controllerTesting:inst6|controllerV2:inst|state.0101 ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; -0.211     ; 1.073      ;
; 1.633 ; controllerTesting:inst6|controllerV2:inst|state.0101 ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller ; Accumulator:ACC|74193:inst2|26~1 ; -0.500       ; -0.212     ; 1.073      ;
+-------+------------------------------------------------------+------------------------------------------+---------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'Accumulator:ACC|74193:inst2|24~_emulated'                                                                                                                                              ;
+-------+------------------------------------------------------+------------------------------------------+---------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                  ; Launch Clock  ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------+---------------+------------------------------------------+--------------+------------+------------+
; 1.714 ; controllerTesting:inst6|controllerV2:inst|state.1011 ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller ; Accumulator:ACC|74193:inst2|24~_emulated ; -0.500       ; -0.269     ; 1.097      ;
; 1.778 ; controllerTesting:inst6|controllerV2:inst|state.0101 ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller ; Accumulator:ACC|74193:inst2|24~_emulated ; -0.500       ; -0.269     ; 1.161      ;
+-------+------------------------------------------------------+------------------------------------------+---------------+------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'controllerTesting:inst6|controllerV2:inst|state.0110'                                                                                                                                              ;
+-------+------------------------------------------------------+------------------------------------------+---------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                  ; Launch Clock  ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------+---------------+------------------------------------------------------+--------------+------------+------------+
; 1.753 ; controllerTesting:inst6|controllerV2:inst|state.1011 ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -0.396     ; 1.009      ;
; 1.754 ; controllerTesting:inst6|controllerV2:inst|state.1011 ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -0.397     ; 1.009      ;
; 1.764 ; controllerTesting:inst6|controllerV2:inst|state.1011 ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -0.319     ; 1.097      ;
; 1.817 ; controllerTesting:inst6|controllerV2:inst|state.0101 ; Accumulator:ACC|74193:inst2|25~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -0.396     ; 1.073      ;
; 1.818 ; controllerTesting:inst6|controllerV2:inst|state.0101 ; Accumulator:ACC|74193:inst2|24~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -0.397     ; 1.073      ;
; 1.828 ; controllerTesting:inst6|controllerV2:inst|state.0101 ; Accumulator:ACC|74193:inst2|23~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -0.319     ; 1.161      ;
; 1.864 ; controllerTesting:inst6|controllerV2:inst|state.1011 ; Accumulator:ACC|74193:inst2|26~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -0.603     ; 0.913      ;
; 1.928 ; controllerTesting:inst6|controllerV2:inst|state.0101 ; Accumulator:ACC|74193:inst2|26~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0110 ; -0.500       ; -0.603     ; 0.977      ;
+-------+------------------------------------------------------+------------------------------------------+---------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'controllerTesting:inst6|controllerV2:inst|state.0100'                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------+---------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                   ; Launch Clock  ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------+---------------+------------------------------------------------------+--------------+------------+------------+
; 2.152 ; controllerTesting:inst6|controllerV2:inst|state.0000                                      ; ProgramCounter:PC|74193:inst|25~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -0.586     ; 1.218      ;
; 2.176 ; controllerTesting:inst6|controllerV2:inst|state.0000                                      ; ProgramCounter:PC|74193:inst|24~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -0.388     ; 1.440      ;
; 2.240 ; controllerTesting:inst6|controllerV2:inst|state.1111                                      ; ProgramCounter:PC|74193:inst|24~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -0.395     ; 1.497      ;
; 2.251 ; controllerTesting:inst6|controllerV2:inst|state.0000                                      ; ProgramCounter:PC|74193:inst|23~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -0.395     ; 1.508      ;
; 2.255 ; controllerTesting:inst6|controllerV2:inst|state.1111                                      ; ProgramCounter:PC|74193:inst|25~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -0.593     ; 1.314      ;
; 2.375 ; controllerTesting:inst6|controllerV2:inst|state.1111                                      ; ProgramCounter:PC|74193:inst|23~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -0.402     ; 1.625      ;
; 2.448 ; controllerTesting:inst6|controllerV2:inst|state.1111                                      ; ProgramCounter:PC|74193:inst|26~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -0.782     ; 1.318      ;
; 2.469 ; controllerTesting:inst6|controllerV2:inst|state.0000                                      ; ProgramCounter:PC|74193:inst|26~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -0.775     ; 1.346      ;
; 2.595 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2] ; ProgramCounter:PC|74193:inst|24~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -0.887     ; 1.360      ;
; 2.820 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1] ; ProgramCounter:PC|74193:inst|25~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -1.085     ; 1.387      ;
; 2.996 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0] ; ProgramCounter:PC|74193:inst|26~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -1.274     ; 1.374      ;
; 3.384 ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3] ; ProgramCounter:PC|74193:inst|23~_emulated ; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; -0.500       ; -1.694     ; 1.342      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------+---------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLKcontroller'                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock         ; Clock Edge ; Target                                                                                                             ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[0]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[1]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[2]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[3]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[4]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[4]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[5]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[5]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[6]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[6]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[7]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|q_a[7]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a3~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLKcontroller ; Rise       ; TRISCRAMf14C:inst11|altsyncram:altsyncram_component|altsyncram_rlc1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; CLKcontroller ; Rise       ; CLKcontroller                                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0000                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0000                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0001                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0001                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0010                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0010                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0011                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0011                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0101                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0101                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0110                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0110                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0111                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0111                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.1000                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.1000                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.1001                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.1001                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.1010                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.1010                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.1011                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.1011                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.1100                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.1100                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.1101                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.1101                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.1110                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.1110                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLKcontroller ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.1111                                                               ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Accumulator:ACC|74193:inst2|26~1'                                                                                   ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------+
; -0.819 ; 0.181        ; 1.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; Accumulator:ACC|74193:inst2|23~_emulated ;
; -0.819 ; 0.181        ; 1.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; Accumulator:ACC|74193:inst2|23~_emulated ;
; -0.685 ; 0.315        ; 1.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated ;
; -0.685 ; 0.315        ; 1.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; Accumulator:ACC|74193:inst2|25~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; Accumulator:ACC|74193:inst2|25~_emulated ;
; 0.181  ; 0.181        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; ACC|inst2|21|combout                     ;
; 0.181  ; 0.181        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; ACC|inst2|21|combout                     ;
; 0.181  ; 0.181        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; ACC|inst2|23~_emulated|clk               ;
; 0.181  ; 0.181        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; ACC|inst2|23~_emulated|clk               ;
; 0.315  ; 0.315        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; ACC|inst2|24~_emulated|clk               ;
; 0.315  ; 0.315        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; ACC|inst2|24~_emulated|clk               ;
; 0.315  ; 0.315        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; ACC|inst2|51|combout                     ;
; 0.315  ; 0.315        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; ACC|inst2|51|combout                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|21|dataa                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|21|dataa                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|21|datab                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|21|datab                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|21|datac                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|21|datac                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|24~0|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|24~0|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|24~0|datab                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|24~0|datab                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|25~0|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|25~0|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|25~0|datab                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|25~0|datab                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; ACC|inst2|25~_emulated|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; ACC|inst2|25~_emulated|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|26~1|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|26~1|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|26~2|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|26~2|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|26~2|dataa                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|26~2|dataa                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|51|dataa                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|51|dataa                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|51|datad                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|51|datad                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; ACC|inst2|5|combout                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Fall       ; ACC|inst2|5|combout                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|5|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|26~1 ; Rise       ; ACC|inst2|5|datad                        ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'controllerTesting:inst6|controllerV2:inst|state.0100'                                                                                    ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; InstructionRegister:inst19|inst           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; InstructionRegister:inst19|inst           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; InstructionRegister:inst19|inst2          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; InstructionRegister:inst19|inst2          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; InstructionRegister:inst19|inst3          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; InstructionRegister:inst19|inst3          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; InstructionRegister:inst19|inst4          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; InstructionRegister:inst19|inst4          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; ProgramCounter:PC|74193:inst|23~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; ProgramCounter:PC|74193:inst|23~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; ProgramCounter:PC|74193:inst|24~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; ProgramCounter:PC|74193:inst|24~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; ProgramCounter:PC|74193:inst|25~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; ProgramCounter:PC|74193:inst|25~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; ProgramCounter:PC|74193:inst|26~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; ProgramCounter:PC|74193:inst|26~_emulated ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; PC|inst|21|combout                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; PC|inst|21|combout                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; PC|inst|21|datad                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; PC|inst|21|datad                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; PC|inst|23~_emulated|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; PC|inst|23~_emulated|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; PC|inst|24~_emulated|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; PC|inst|24~_emulated|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; PC|inst|25~_emulated|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; PC|inst|25~_emulated|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; PC|inst|26~_emulated|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; PC|inst|26~_emulated|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; PC|inst|51|combout                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; PC|inst|51|combout                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; PC|inst|51|datad                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; PC|inst|51|datad                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; PC|inst|5|combout                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Fall       ; PC|inst|5|combout                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; PC|inst|5|datad                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; PC|inst|5|datad                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; inst19|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; inst19|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; inst19|inst3|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; inst19|inst3|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; inst19|inst4|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; inst19|inst4|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; inst19|inst|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; inst19|inst|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; inst6|inst|state.0100|regout              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; inst6|inst|state.0100|regout              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; inst6|inst|state.0100~clkctrl|inclk[0]    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; inst6|inst|state.0100~clkctrl|inclk[0]    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; inst6|inst|state.0100~clkctrl|outclk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0100 ; Rise       ; inst6|inst|state.0100~clkctrl|outclk      ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'controllerTesting:inst6|controllerV2:inst|state.0110'                                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; Accumulator:ACC|74193:inst2|23~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; Accumulator:ACC|74193:inst2|23~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; Accumulator:ACC|74193:inst2|25~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; Accumulator:ACC|74193:inst2|25~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; Accumulator:ACC|74193:inst2|26~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; Accumulator:ACC|74193:inst2|26~_emulated ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; ACC|inst2|21|combout                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; ACC|inst2|21|combout                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Rise       ; ACC|inst2|21|datad                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Rise       ; ACC|inst2|21|datad                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; ACC|inst2|23~_emulated|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; ACC|inst2|23~_emulated|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; ACC|inst2|24~_emulated|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; ACC|inst2|24~_emulated|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; ACC|inst2|25~_emulated|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; ACC|inst2|25~_emulated|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Rise       ; ACC|inst2|26~_emulated|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Rise       ; ACC|inst2|26~_emulated|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; ACC|inst2|51|combout                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; ACC|inst2|51|combout                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Rise       ; ACC|inst2|51|datac                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Rise       ; ACC|inst2|51|datac                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; ACC|inst2|5|combout                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Fall       ; ACC|inst2|5|combout                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Rise       ; ACC|inst2|5|datac                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Rise       ; ACC|inst2|5|datac                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Rise       ; inst6|inst|state.0110|regout             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; Rise       ; inst6|inst|state.0110|regout             ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Accumulator:ACC|74193:inst2|24~_emulated'                                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|24~_emulated ; Fall       ; Accumulator:ACC|74193:inst2|23~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|24~_emulated ; Fall       ; Accumulator:ACC|74193:inst2|23~_emulated ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|24~_emulated ; Fall       ; ACC|inst2|21|combout                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|24~_emulated ; Fall       ; ACC|inst2|21|combout                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|24~_emulated ; Rise       ; ACC|inst2|21|datab                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|24~_emulated ; Rise       ; ACC|inst2|21|datab                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|24~_emulated ; Fall       ; ACC|inst2|23~_emulated|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|24~_emulated ; Fall       ; ACC|inst2|23~_emulated|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|24~_emulated ; Rise       ; ACC|inst2|24~0|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|24~_emulated ; Rise       ; ACC|inst2|24~0|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|24~_emulated ; Rise       ; ACC|inst2|24~0|datac                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|24~_emulated ; Rise       ; ACC|inst2|24~0|datac                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:ACC|74193:inst2|24~_emulated ; Rise       ; ACC|inst2|24~_emulated|regout            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:ACC|74193:inst2|24~_emulated ; Rise       ; ACC|inst2|24~_emulated|regout            ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                ;
+-----------+------------------------------------------------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------------------------------------------------+-------+-------+------------+------------------------------------------------------+
; MDIn2     ; Accumulator:ACC|74193:inst2|24~_emulated             ; 2.413 ; 2.413 ; Rise       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex0  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 3.838 ; 3.838 ; Rise       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex1  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 3.739 ; 3.739 ; Rise       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex2  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 3.427 ; 3.427 ; Rise       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex3  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 4.040 ; 4.040 ; Rise       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex4  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 3.249 ; 3.249 ; Rise       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex5  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 4.014 ; 4.014 ; Rise       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex6  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 3.521 ; 3.521 ; Rise       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; R2        ; Accumulator:ACC|74193:inst2|24~_emulated             ; 2.899 ; 2.899 ; Rise       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; R3        ; Accumulator:ACC|74193:inst2|24~_emulated             ; 3.368 ; 3.368 ; Rise       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDIn2     ; Accumulator:ACC|74193:inst2|24~_emulated             ; 2.413 ; 2.413 ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDIn3     ; Accumulator:ACC|74193:inst2|24~_emulated             ; 3.783 ; 3.783 ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex0  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 4.962 ; 4.962 ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex1  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 4.851 ; 4.851 ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex2  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 4.538 ; 4.538 ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex3  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 5.165 ; 5.165 ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex4  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 4.363 ; 4.363 ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex5  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 5.125 ; 5.125 ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex6  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 4.642 ; 4.642 ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; R2        ; Accumulator:ACC|74193:inst2|24~_emulated             ; 2.899 ; 2.899 ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; R3        ; Accumulator:ACC|74193:inst2|24~_emulated             ; 4.031 ; 4.031 ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDIn0     ; Accumulator:ACC|74193:inst2|26~1                     ; 2.725 ; 2.725 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn1     ; Accumulator:ACC|74193:inst2|26~1                     ; 2.570 ; 2.570 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn2     ; Accumulator:ACC|74193:inst2|26~1                     ; 2.460 ; 2.460 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn3     ; Accumulator:ACC|74193:inst2|26~1                     ; 2.737 ; 2.737 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex0  ; Accumulator:ACC|74193:inst2|26~1                     ; 3.916 ; 3.916 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex1  ; Accumulator:ACC|74193:inst2|26~1                     ; 3.809 ; 3.809 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex2  ; Accumulator:ACC|74193:inst2|26~1                     ; 3.497 ; 3.497 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex3  ; Accumulator:ACC|74193:inst2|26~1                     ; 4.119 ; 4.119 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex4  ; Accumulator:ACC|74193:inst2|26~1                     ; 3.322 ; 3.322 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex5  ; Accumulator:ACC|74193:inst2|26~1                     ; 4.084 ; 4.084 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex6  ; Accumulator:ACC|74193:inst2|26~1                     ; 3.596 ; 3.596 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R0        ; Accumulator:ACC|74193:inst2|26~1                     ; 3.148 ; 3.148 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R1        ; Accumulator:ACC|74193:inst2|26~1                     ; 3.149 ; 3.149 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R2        ; Accumulator:ACC|74193:inst2|26~1                     ; 3.461 ; 3.461 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R3        ; Accumulator:ACC|74193:inst2|26~1                     ; 3.929 ; 3.929 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn0     ; Accumulator:ACC|74193:inst2|26~1                     ; 2.725 ; 2.725 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn1     ; Accumulator:ACC|74193:inst2|26~1                     ; 3.836 ; 3.836 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn2     ; Accumulator:ACC|74193:inst2|26~1                     ; 2.460 ; 2.460 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn3     ; Accumulator:ACC|74193:inst2|26~1                     ; 4.070 ; 4.070 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex0  ; Accumulator:ACC|74193:inst2|26~1                     ; 5.249 ; 5.249 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex1  ; Accumulator:ACC|74193:inst2|26~1                     ; 5.138 ; 5.138 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex2  ; Accumulator:ACC|74193:inst2|26~1                     ; 4.825 ; 4.825 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex3  ; Accumulator:ACC|74193:inst2|26~1                     ; 5.452 ; 5.452 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex4  ; Accumulator:ACC|74193:inst2|26~1                     ; 4.650 ; 4.650 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex5  ; Accumulator:ACC|74193:inst2|26~1                     ; 5.412 ; 5.412 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex6  ; Accumulator:ACC|74193:inst2|26~1                     ; 4.929 ; 4.929 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R0        ; Accumulator:ACC|74193:inst2|26~1                     ; 3.148 ; 3.148 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R1        ; Accumulator:ACC|74193:inst2|26~1                     ; 4.305 ; 4.305 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R2        ; Accumulator:ACC|74193:inst2|26~1                     ; 4.727 ; 4.727 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R3        ; Accumulator:ACC|74193:inst2|26~1                     ; 5.195 ; 5.195 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; C0        ; CLKcontroller                                        ; 3.669 ; 3.669 ; Rise       ; CLKcontroller                                        ;
; C1        ; CLKcontroller                                        ; 3.663 ; 3.663 ; Rise       ; CLKcontroller                                        ;
; C3        ; CLKcontroller                                        ; 4.129 ; 4.129 ; Rise       ; CLKcontroller                                        ;
; C4        ; CLKcontroller                                        ; 4.025 ; 4.025 ; Rise       ; CLKcontroller                                        ;
; C5        ; CLKcontroller                                        ; 4.115 ; 4.115 ; Rise       ; CLKcontroller                                        ;
; C8        ; CLKcontroller                                        ; 3.819 ; 3.819 ; Rise       ; CLKcontroller                                        ;
; C10       ; CLKcontroller                                        ; 4.123 ; 4.123 ; Rise       ; CLKcontroller                                        ;
; C11       ; CLKcontroller                                        ; 3.865 ; 3.865 ; Rise       ; CLKcontroller                                        ;
; C42       ; CLKcontroller                                        ; 3.391 ; 3.391 ; Rise       ; CLKcontroller                                        ;
; MAR0      ; CLKcontroller                                        ; 6.269 ; 6.269 ; Rise       ; CLKcontroller                                        ;
; MAR1      ; CLKcontroller                                        ; 5.930 ; 5.930 ; Rise       ; CLKcontroller                                        ;
; MAR2      ; CLKcontroller                                        ; 6.203 ; 6.203 ; Rise       ; CLKcontroller                                        ;
; MAR3      ; CLKcontroller                                        ; 5.953 ; 5.953 ; Rise       ; CLKcontroller                                        ;
; MARHex0   ; CLKcontroller                                        ; 6.663 ; 6.663 ; Rise       ; CLKcontroller                                        ;
; MARHex1   ; CLKcontroller                                        ; 6.695 ; 6.695 ; Rise       ; CLKcontroller                                        ;
; MARHex2   ; CLKcontroller                                        ; 6.771 ; 6.771 ; Rise       ; CLKcontroller                                        ;
; MARHex3   ; CLKcontroller                                        ; 6.814 ; 6.814 ; Rise       ; CLKcontroller                                        ;
; MARHex4   ; CLKcontroller                                        ; 6.842 ; 6.842 ; Rise       ; CLKcontroller                                        ;
; MARHex5   ; CLKcontroller                                        ; 6.840 ; 6.840 ; Rise       ; CLKcontroller                                        ;
; MARHex6   ; CLKcontroller                                        ; 6.834 ; 6.834 ; Rise       ; CLKcontroller                                        ;
; MDIn0     ; CLKcontroller                                        ; 4.154 ; 4.154 ; Rise       ; CLKcontroller                                        ;
; MDIn1     ; CLKcontroller                                        ; 4.265 ; 4.265 ; Rise       ; CLKcontroller                                        ;
; MDIn2     ; CLKcontroller                                        ; 4.153 ; 4.153 ; Rise       ; CLKcontroller                                        ;
; MDIn3     ; CLKcontroller                                        ; 4.105 ; 4.105 ; Rise       ; CLKcontroller                                        ;
; MDinHex0  ; CLKcontroller                                        ; 5.578 ; 5.578 ; Rise       ; CLKcontroller                                        ;
; MDinHex1  ; CLKcontroller                                        ; 5.479 ; 5.479 ; Rise       ; CLKcontroller                                        ;
; MDinHex2  ; CLKcontroller                                        ; 5.167 ; 5.167 ; Rise       ; CLKcontroller                                        ;
; MDinHex3  ; CLKcontroller                                        ; 5.780 ; 5.780 ; Rise       ; CLKcontroller                                        ;
; MDinHex4  ; CLKcontroller                                        ; 4.989 ; 4.989 ; Rise       ; CLKcontroller                                        ;
; MDinHex5  ; CLKcontroller                                        ; 5.754 ; 5.754 ; Rise       ; CLKcontroller                                        ;
; MDinHex6  ; CLKcontroller                                        ; 5.261 ; 5.261 ; Rise       ; CLKcontroller                                        ;
; MDoutHex0 ; CLKcontroller                                        ; 6.677 ; 6.677 ; Rise       ; CLKcontroller                                        ;
; MDoutHex1 ; CLKcontroller                                        ; 6.519 ; 6.519 ; Rise       ; CLKcontroller                                        ;
; MDoutHex2 ; CLKcontroller                                        ; 6.525 ; 6.525 ; Rise       ; CLKcontroller                                        ;
; MDoutHex3 ; CLKcontroller                                        ; 6.528 ; 6.528 ; Rise       ; CLKcontroller                                        ;
; MDoutHex4 ; CLKcontroller                                        ; 6.538 ; 6.538 ; Rise       ; CLKcontroller                                        ;
; MDoutHex5 ; CLKcontroller                                        ; 6.688 ; 6.688 ; Rise       ; CLKcontroller                                        ;
; MDoutHex6 ; CLKcontroller                                        ; 6.622 ; 6.622 ; Rise       ; CLKcontroller                                        ;
; Mout0     ; CLKcontroller                                        ; 5.921 ; 5.921 ; Rise       ; CLKcontroller                                        ;
; Mout1     ; CLKcontroller                                        ; 5.141 ; 5.141 ; Rise       ; CLKcontroller                                        ;
; Mout2     ; CLKcontroller                                        ; 5.655 ; 5.655 ; Rise       ; CLKcontroller                                        ;
; Mout3     ; CLKcontroller                                        ; 6.282 ; 6.282 ; Rise       ; CLKcontroller                                        ;
; Operand0  ; CLKcontroller                                        ; 4.278 ; 4.278 ; Rise       ; CLKcontroller                                        ;
; Operand1  ; CLKcontroller                                        ; 4.133 ; 4.133 ; Rise       ; CLKcontroller                                        ;
; Operand2  ; CLKcontroller                                        ; 4.031 ; 4.031 ; Rise       ; CLKcontroller                                        ;
; Operand3  ; CLKcontroller                                        ; 4.864 ; 4.864 ; Rise       ; CLKcontroller                                        ;
; PC0       ; CLKcontroller                                        ; 4.706 ; 4.706 ; Rise       ; CLKcontroller                                        ;
; PC1       ; CLKcontroller                                        ; 4.988 ; 4.988 ; Rise       ; CLKcontroller                                        ;
; PC2       ; CLKcontroller                                        ; 4.715 ; 4.715 ; Rise       ; CLKcontroller                                        ;
; PC3       ; CLKcontroller                                        ; 5.547 ; 5.547 ; Rise       ; CLKcontroller                                        ;
; R0        ; CLKcontroller                                        ; 4.763 ; 4.763 ; Rise       ; CLKcontroller                                        ;
; R1        ; CLKcontroller                                        ; 4.766 ; 4.766 ; Rise       ; CLKcontroller                                        ;
; R2        ; CLKcontroller                                        ; 5.228 ; 5.228 ; Rise       ; CLKcontroller                                        ;
; R3        ; CLKcontroller                                        ; 5.944 ; 5.944 ; Rise       ; CLKcontroller                                        ;
; readWrite ; CLKcontroller                                        ; 4.263 ; 4.263 ; Rise       ; CLKcontroller                                        ;
; readWrite ; CLKcontroller                                        ; 2.725 ; 2.725 ; Fall       ; CLKcontroller                                        ;
; C2        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 2.328 ;       ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; C7        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 2.502 ;       ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; IR0       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4.236 ; 4.236 ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; IR1       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 3.789 ; 3.789 ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; IR2       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 3.819 ; 3.819 ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; IR3       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4.027 ; 4.027 ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; C2        ; controllerTesting:inst6|controllerV2:inst|state.0100 ;       ; 2.328 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; C7        ; controllerTesting:inst6|controllerV2:inst|state.0100 ;       ; 2.502 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MAR0      ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4.478 ; 4.478 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MAR1      ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4.235 ; 4.235 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MAR2      ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4.853 ; 4.853 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MAR3      ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 3.767 ; 3.767 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex0   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 5.313 ; 5.313 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex1   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 5.345 ; 5.345 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex2   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 5.421 ; 5.421 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex3   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 5.464 ; 5.464 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex4   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 5.492 ; 5.492 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex5   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 5.490 ; 5.490 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex6   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 5.484 ; 5.484 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; PC0       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 2.915 ; 2.915 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; PC1       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 3.293 ; 3.293 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; PC2       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 3.365 ; 3.365 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; PC3       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 3.361 ; 3.361 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; C9        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 2.002 ;       ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; C9        ; controllerTesting:inst6|controllerV2:inst|state.0110 ;       ; 2.002 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDIn0     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 3.454 ; 3.454 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDIn1     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 3.651 ; 3.651 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDIn3     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 3.733 ; 3.733 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex0  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 4.912 ; 4.912 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex1  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 4.801 ; 4.801 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex2  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 4.488 ; 4.488 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex3  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 5.115 ; 5.115 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex4  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 4.313 ; 4.313 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex5  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 5.075 ; 5.075 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex6  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 4.592 ; 4.592 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; R0        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 3.877 ; 3.877 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; R1        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 4.120 ; 4.120 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; R2        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 4.542 ; 4.542 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; R3        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 5.010 ; 5.010 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
+-----------+------------------------------------------------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                        ;
+-----------+------------------------------------------------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------------------------------------------------+-------+-------+------------+------------------------------------------------------+
; MDIn2     ; Accumulator:ACC|74193:inst2|24~_emulated             ; 2.413 ; 2.413 ; Rise       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex0  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 3.838 ; 3.838 ; Rise       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex1  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 3.739 ; 3.739 ; Rise       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex2  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 3.427 ; 3.427 ; Rise       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex3  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 4.040 ; 4.040 ; Rise       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex4  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 3.249 ; 3.249 ; Rise       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex5  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 4.014 ; 4.014 ; Rise       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex6  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 3.521 ; 3.521 ; Rise       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; R2        ; Accumulator:ACC|74193:inst2|24~_emulated             ; 2.899 ; 2.899 ; Rise       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; R3        ; Accumulator:ACC|74193:inst2|24~_emulated             ; 3.368 ; 3.368 ; Rise       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDIn2     ; Accumulator:ACC|74193:inst2|24~_emulated             ; 2.413 ; 2.413 ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDIn3     ; Accumulator:ACC|74193:inst2|24~_emulated             ; 3.783 ; 3.783 ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex0  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 3.838 ; 3.838 ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex1  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 3.739 ; 3.739 ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex2  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 3.427 ; 3.427 ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex3  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 4.040 ; 4.040 ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex4  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 3.249 ; 3.249 ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex5  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 4.014 ; 4.014 ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex6  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 3.521 ; 3.521 ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; R2        ; Accumulator:ACC|74193:inst2|24~_emulated             ; 2.899 ; 2.899 ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; R3        ; Accumulator:ACC|74193:inst2|24~_emulated             ; 3.368 ; 3.368 ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDIn0     ; Accumulator:ACC|74193:inst2|26~1                     ; 2.725 ; 2.725 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn1     ; Accumulator:ACC|74193:inst2|26~1                     ; 2.570 ; 2.570 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn2     ; Accumulator:ACC|74193:inst2|26~1                     ; 2.460 ; 2.460 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn3     ; Accumulator:ACC|74193:inst2|26~1                     ; 2.737 ; 2.737 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex0  ; Accumulator:ACC|74193:inst2|26~1                     ; 3.761 ; 3.761 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex1  ; Accumulator:ACC|74193:inst2|26~1                     ; 3.654 ; 3.654 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex2  ; Accumulator:ACC|74193:inst2|26~1                     ; 3.343 ; 3.343 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex3  ; Accumulator:ACC|74193:inst2|26~1                     ; 3.965 ; 3.965 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex4  ; Accumulator:ACC|74193:inst2|26~1                     ; 3.167 ; 3.167 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex5  ; Accumulator:ACC|74193:inst2|26~1                     ; 3.931 ; 3.931 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex6  ; Accumulator:ACC|74193:inst2|26~1                     ; 3.446 ; 3.446 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R0        ; Accumulator:ACC|74193:inst2|26~1                     ; 3.148 ; 3.148 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R1        ; Accumulator:ACC|74193:inst2|26~1                     ; 3.039 ; 3.039 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R2        ; Accumulator:ACC|74193:inst2|26~1                     ; 2.946 ; 2.946 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R3        ; Accumulator:ACC|74193:inst2|26~1                     ; 2.985 ; 2.985 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn0     ; Accumulator:ACC|74193:inst2|26~1                     ; 2.725 ; 2.725 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn1     ; Accumulator:ACC|74193:inst2|26~1                     ; 2.570 ; 2.570 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn2     ; Accumulator:ACC|74193:inst2|26~1                     ; 2.460 ; 2.460 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn3     ; Accumulator:ACC|74193:inst2|26~1                     ; 2.737 ; 2.737 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex0  ; Accumulator:ACC|74193:inst2|26~1                     ; 3.761 ; 3.761 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex1  ; Accumulator:ACC|74193:inst2|26~1                     ; 3.654 ; 3.654 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex2  ; Accumulator:ACC|74193:inst2|26~1                     ; 3.343 ; 3.343 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex3  ; Accumulator:ACC|74193:inst2|26~1                     ; 3.965 ; 3.965 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex4  ; Accumulator:ACC|74193:inst2|26~1                     ; 3.167 ; 3.167 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex5  ; Accumulator:ACC|74193:inst2|26~1                     ; 3.931 ; 3.931 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex6  ; Accumulator:ACC|74193:inst2|26~1                     ; 3.446 ; 3.446 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R0        ; Accumulator:ACC|74193:inst2|26~1                     ; 3.148 ; 3.148 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R1        ; Accumulator:ACC|74193:inst2|26~1                     ; 3.039 ; 3.039 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R2        ; Accumulator:ACC|74193:inst2|26~1                     ; 2.946 ; 2.946 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R3        ; Accumulator:ACC|74193:inst2|26~1                     ; 2.985 ; 2.985 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; C0        ; CLKcontroller                                        ; 3.669 ; 3.669 ; Rise       ; CLKcontroller                                        ;
; C1        ; CLKcontroller                                        ; 3.663 ; 3.663 ; Rise       ; CLKcontroller                                        ;
; C3        ; CLKcontroller                                        ; 3.858 ; 3.858 ; Rise       ; CLKcontroller                                        ;
; C4        ; CLKcontroller                                        ; 3.679 ; 3.679 ; Rise       ; CLKcontroller                                        ;
; C5        ; CLKcontroller                                        ; 3.916 ; 3.916 ; Rise       ; CLKcontroller                                        ;
; C8        ; CLKcontroller                                        ; 3.819 ; 3.819 ; Rise       ; CLKcontroller                                        ;
; C10       ; CLKcontroller                                        ; 3.820 ; 3.820 ; Rise       ; CLKcontroller                                        ;
; C11       ; CLKcontroller                                        ; 3.865 ; 3.865 ; Rise       ; CLKcontroller                                        ;
; C42       ; CLKcontroller                                        ; 3.272 ; 3.272 ; Rise       ; CLKcontroller                                        ;
; MAR0      ; CLKcontroller                                        ; 5.233 ; 5.233 ; Rise       ; CLKcontroller                                        ;
; MAR1      ; CLKcontroller                                        ; 5.099 ; 5.099 ; Rise       ; CLKcontroller                                        ;
; MAR2      ; CLKcontroller                                        ; 5.540 ; 5.540 ; Rise       ; CLKcontroller                                        ;
; MAR3      ; CLKcontroller                                        ; 4.459 ; 4.459 ; Rise       ; CLKcontroller                                        ;
; MARHex0   ; CLKcontroller                                        ; 5.077 ; 5.077 ; Rise       ; CLKcontroller                                        ;
; MARHex1   ; CLKcontroller                                        ; 5.106 ; 5.106 ; Rise       ; CLKcontroller                                        ;
; MARHex2   ; CLKcontroller                                        ; 5.182 ; 5.182 ; Rise       ; CLKcontroller                                        ;
; MARHex3   ; CLKcontroller                                        ; 5.227 ; 5.227 ; Rise       ; CLKcontroller                                        ;
; MARHex4   ; CLKcontroller                                        ; 5.255 ; 5.255 ; Rise       ; CLKcontroller                                        ;
; MARHex5   ; CLKcontroller                                        ; 5.253 ; 5.253 ; Rise       ; CLKcontroller                                        ;
; MARHex6   ; CLKcontroller                                        ; 5.247 ; 5.247 ; Rise       ; CLKcontroller                                        ;
; MDIn0     ; CLKcontroller                                        ; 4.023 ; 4.023 ; Rise       ; CLKcontroller                                        ;
; MDIn1     ; CLKcontroller                                        ; 4.184 ; 4.184 ; Rise       ; CLKcontroller                                        ;
; MDIn2     ; CLKcontroller                                        ; 4.021 ; 4.021 ; Rise       ; CLKcontroller                                        ;
; MDIn3     ; CLKcontroller                                        ; 4.048 ; 4.048 ; Rise       ; CLKcontroller                                        ;
; MDinHex0  ; CLKcontroller                                        ; 5.209 ; 5.209 ; Rise       ; CLKcontroller                                        ;
; MDinHex1  ; CLKcontroller                                        ; 5.107 ; 5.107 ; Rise       ; CLKcontroller                                        ;
; MDinHex2  ; CLKcontroller                                        ; 4.795 ; 4.795 ; Rise       ; CLKcontroller                                        ;
; MDinHex3  ; CLKcontroller                                        ; 5.407 ; 5.407 ; Rise       ; CLKcontroller                                        ;
; MDinHex4  ; CLKcontroller                                        ; 4.620 ; 4.620 ; Rise       ; CLKcontroller                                        ;
; MDinHex5  ; CLKcontroller                                        ; 5.382 ; 5.382 ; Rise       ; CLKcontroller                                        ;
; MDinHex6  ; CLKcontroller                                        ; 4.888 ; 4.888 ; Rise       ; CLKcontroller                                        ;
; MDoutHex0 ; CLKcontroller                                        ; 5.923 ; 5.923 ; Rise       ; CLKcontroller                                        ;
; MDoutHex1 ; CLKcontroller                                        ; 5.766 ; 5.766 ; Rise       ; CLKcontroller                                        ;
; MDoutHex2 ; CLKcontroller                                        ; 5.771 ; 5.771 ; Rise       ; CLKcontroller                                        ;
; MDoutHex3 ; CLKcontroller                                        ; 5.775 ; 5.775 ; Rise       ; CLKcontroller                                        ;
; MDoutHex4 ; CLKcontroller                                        ; 5.785 ; 5.785 ; Rise       ; CLKcontroller                                        ;
; MDoutHex5 ; CLKcontroller                                        ; 5.935 ; 5.935 ; Rise       ; CLKcontroller                                        ;
; MDoutHex6 ; CLKcontroller                                        ; 5.869 ; 5.869 ; Rise       ; CLKcontroller                                        ;
; Mout0     ; CLKcontroller                                        ; 5.921 ; 5.921 ; Rise       ; CLKcontroller                                        ;
; Mout1     ; CLKcontroller                                        ; 5.141 ; 5.141 ; Rise       ; CLKcontroller                                        ;
; Mout2     ; CLKcontroller                                        ; 5.655 ; 5.655 ; Rise       ; CLKcontroller                                        ;
; Mout3     ; CLKcontroller                                        ; 6.282 ; 6.282 ; Rise       ; CLKcontroller                                        ;
; Operand0  ; CLKcontroller                                        ; 4.278 ; 4.278 ; Rise       ; CLKcontroller                                        ;
; Operand1  ; CLKcontroller                                        ; 4.133 ; 4.133 ; Rise       ; CLKcontroller                                        ;
; Operand2  ; CLKcontroller                                        ; 4.031 ; 4.031 ; Rise       ; CLKcontroller                                        ;
; Operand3  ; CLKcontroller                                        ; 4.864 ; 4.864 ; Rise       ; CLKcontroller                                        ;
; PC0       ; CLKcontroller                                        ; 4.059 ; 4.059 ; Rise       ; CLKcontroller                                        ;
; PC1       ; CLKcontroller                                        ; 4.320 ; 4.320 ; Rise       ; CLKcontroller                                        ;
; PC2       ; CLKcontroller                                        ; 4.286 ; 4.286 ; Rise       ; CLKcontroller                                        ;
; PC3       ; CLKcontroller                                        ; 4.352 ; 4.352 ; Rise       ; CLKcontroller                                        ;
; R0        ; CLKcontroller                                        ; 4.446 ; 4.446 ; Rise       ; CLKcontroller                                        ;
; R1        ; CLKcontroller                                        ; 4.447 ; 4.447 ; Rise       ; CLKcontroller                                        ;
; R2        ; CLKcontroller                                        ; 4.400 ; 4.400 ; Rise       ; CLKcontroller                                        ;
; R3        ; CLKcontroller                                        ; 4.296 ; 4.296 ; Rise       ; CLKcontroller                                        ;
; readWrite ; CLKcontroller                                        ; 2.725 ; 2.725 ; Rise       ; CLKcontroller                                        ;
; readWrite ; CLKcontroller                                        ; 2.725 ; 2.725 ; Fall       ; CLKcontroller                                        ;
; C2        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 2.328 ;       ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; C7        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 2.502 ;       ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; IR0       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4.236 ; 4.236 ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; IR1       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 3.789 ; 3.789 ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; IR2       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 3.819 ; 3.819 ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; IR3       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4.027 ; 4.027 ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; C2        ; controllerTesting:inst6|controllerV2:inst|state.0100 ;       ; 2.328 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; C7        ; controllerTesting:inst6|controllerV2:inst|state.0100 ;       ; 2.502 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MAR0      ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4.478 ; 4.478 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MAR1      ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4.235 ; 4.235 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MAR2      ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4.853 ; 4.853 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MAR3      ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 3.767 ; 3.767 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex0   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4.385 ; 4.385 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex1   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4.414 ; 4.414 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex2   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4.490 ; 4.490 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex3   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4.535 ; 4.535 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex4   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4.563 ; 4.563 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex5   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4.561 ; 4.561 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex6   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4.555 ; 4.555 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; PC0       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 2.915 ; 2.915 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; PC1       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 3.293 ; 3.293 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; PC2       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 3.365 ; 3.365 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; PC3       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 3.361 ; 3.361 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; C9        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 2.002 ;       ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; C9        ; controllerTesting:inst6|controllerV2:inst|state.0110 ;       ; 2.002 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDIn0     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 3.454 ; 3.454 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDIn1     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 3.651 ; 3.651 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDIn3     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 3.733 ; 3.733 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex0  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 4.640 ; 4.640 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex1  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 4.538 ; 4.538 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex2  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 4.226 ; 4.226 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex3  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 4.838 ; 4.838 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex4  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 4.051 ; 4.051 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex5  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 4.813 ; 4.813 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex6  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 4.319 ; 4.319 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; R0        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 3.877 ; 3.877 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; R1        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 3.878 ; 3.878 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; R2        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 3.831 ; 3.831 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; R3        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 3.981 ; 3.981 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
+-----------+------------------------------------------------------+-------+-------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+-------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                                 ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                      ; -5.228   ; -2.703  ; -5.588   ; 1.427   ; -2.064              ;
;  Accumulator:ACC|74193:inst2|24~_emulated             ; -1.643   ; -1.874  ; -2.133   ; 1.714   ; -0.611              ;
;  Accumulator:ACC|74193:inst2|26~1                     ; -1.794   ; -2.703  ; -2.169   ; 1.427   ; -1.476              ;
;  CLKcontroller                                        ; -3.498   ; -2.605  ; N/A      ; N/A     ; -2.064              ;
;  controllerTesting:inst6|controllerV2:inst|state.0100 ; -5.228   ; 0.413   ; -5.588   ; 2.152   ; -0.611              ;
;  controllerTesting:inst6|controllerV2:inst|state.0110 ; -2.329   ; -1.985  ; -2.698   ; 1.753   ; -0.611              ;
; Design-wide TNS                                       ; -127.399 ; -32.869 ; -38.487  ; 0.0     ; -184.969            ;
;  Accumulator:ACC|74193:inst2|24~_emulated             ; -1.643   ; -1.874  ; -2.133   ; 0.000   ; -1.222              ;
;  Accumulator:ACC|74193:inst2|26~1                     ; -4.764   ; -7.832  ; -6.060   ; 0.000   ; -7.710              ;
;  CLKcontroller                                        ; -84.673  ; -16.454 ; N/A      ; N/A     ; -161.373            ;
;  controllerTesting:inst6|controllerV2:inst|state.0100 ; -28.224  ; 0.000   ; -20.534  ; 0.000   ; -9.776              ;
;  controllerTesting:inst6|controllerV2:inst|state.0110 ; -8.095   ; -6.709  ; -9.760   ; 0.000   ; -4.888              ;
+-------------------------------------------------------+----------+---------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                  ;
+-----------+------------------------------------------------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port                                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------------------------------------------------+--------+--------+------------+------------------------------------------------------+
; MDIn2     ; Accumulator:ACC|74193:inst2|24~_emulated             ; 5.466  ; 5.466  ; Rise       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex0  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 9.102  ; 9.102  ; Rise       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex1  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 8.528  ; 8.528  ; Rise       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex2  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 7.751  ; 7.751  ; Rise       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex3  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 9.695  ; 9.695  ; Rise       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex4  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 7.354  ; 7.354  ; Rise       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex5  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 9.660  ; 9.660  ; Rise       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex6  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 8.106  ; 8.106  ; Rise       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; R2        ; Accumulator:ACC|74193:inst2|24~_emulated             ; 6.868  ; 6.868  ; Rise       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; R3        ; Accumulator:ACC|74193:inst2|24~_emulated             ; 7.927  ; 7.927  ; Rise       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDIn2     ; Accumulator:ACC|74193:inst2|24~_emulated             ; 5.466  ; 5.466  ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDIn3     ; Accumulator:ACC|74193:inst2|24~_emulated             ; 8.780  ; 8.780  ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex0  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 11.767 ; 11.767 ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex1  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 11.179 ; 11.179 ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex2  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 10.413 ; 10.413 ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex3  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 12.358 ; 12.358 ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex4  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 10.009 ; 10.009 ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex5  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 12.320 ; 12.320 ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex6  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 10.771 ; 10.771 ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; R2        ; Accumulator:ACC|74193:inst2|24~_emulated             ; 6.868  ; 6.868  ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; R3        ; Accumulator:ACC|74193:inst2|24~_emulated             ; 9.291  ; 9.291  ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDIn0     ; Accumulator:ACC|74193:inst2|26~1                     ; 6.057  ; 6.057  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn1     ; Accumulator:ACC|74193:inst2|26~1                     ; 5.691  ; 5.691  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn2     ; Accumulator:ACC|74193:inst2|26~1                     ; 5.641  ; 5.641  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn3     ; Accumulator:ACC|74193:inst2|26~1                     ; 6.349  ; 6.349  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex0  ; Accumulator:ACC|74193:inst2|26~1                     ; 9.336  ; 9.336  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex1  ; Accumulator:ACC|74193:inst2|26~1                     ; 8.756  ; 8.756  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex2  ; Accumulator:ACC|74193:inst2|26~1                     ; 7.986  ; 7.986  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex3  ; Accumulator:ACC|74193:inst2|26~1                     ; 9.927  ; 9.927  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex4  ; Accumulator:ACC|74193:inst2|26~1                     ; 7.583  ; 7.583  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex5  ; Accumulator:ACC|74193:inst2|26~1                     ; 9.893  ; 9.893  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex6  ; Accumulator:ACC|74193:inst2|26~1                     ; 8.340  ; 8.340  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R0        ; Accumulator:ACC|74193:inst2|26~1                     ; 7.212  ; 7.212  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R1        ; Accumulator:ACC|74193:inst2|26~1                     ; 7.214  ; 7.214  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R2        ; Accumulator:ACC|74193:inst2|26~1                     ; 8.311  ; 8.311  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R3        ; Accumulator:ACC|74193:inst2|26~1                     ; 9.369  ; 9.369  ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn0     ; Accumulator:ACC|74193:inst2|26~1                     ; 6.057  ; 6.057  ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn1     ; Accumulator:ACC|74193:inst2|26~1                     ; 8.686  ; 8.686  ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn2     ; Accumulator:ACC|74193:inst2|26~1                     ; 5.641  ; 5.641  ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn3     ; Accumulator:ACC|74193:inst2|26~1                     ; 9.609  ; 9.609  ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex0  ; Accumulator:ACC|74193:inst2|26~1                     ; 12.596 ; 12.596 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex1  ; Accumulator:ACC|74193:inst2|26~1                     ; 12.008 ; 12.008 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex2  ; Accumulator:ACC|74193:inst2|26~1                     ; 11.242 ; 11.242 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex3  ; Accumulator:ACC|74193:inst2|26~1                     ; 13.187 ; 13.187 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex4  ; Accumulator:ACC|74193:inst2|26~1                     ; 10.838 ; 10.838 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex5  ; Accumulator:ACC|74193:inst2|26~1                     ; 13.149 ; 13.149 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex6  ; Accumulator:ACC|74193:inst2|26~1                     ; 11.600 ; 11.600 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R0        ; Accumulator:ACC|74193:inst2|26~1                     ; 7.212  ; 7.212  ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R1        ; Accumulator:ACC|74193:inst2|26~1                     ; 9.961  ; 9.961  ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R2        ; Accumulator:ACC|74193:inst2|26~1                     ; 11.306 ; 11.306 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R3        ; Accumulator:ACC|74193:inst2|26~1                     ; 12.364 ; 12.364 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; C0        ; CLKcontroller                                        ; 7.795  ; 7.795  ; Rise       ; CLKcontroller                                        ;
; C1        ; CLKcontroller                                        ; 7.782  ; 7.782  ; Rise       ; CLKcontroller                                        ;
; C3        ; CLKcontroller                                        ; 9.198  ; 9.198  ; Rise       ; CLKcontroller                                        ;
; C4        ; CLKcontroller                                        ; 8.804  ; 8.804  ; Rise       ; CLKcontroller                                        ;
; C5        ; CLKcontroller                                        ; 9.051  ; 9.051  ; Rise       ; CLKcontroller                                        ;
; C8        ; CLKcontroller                                        ; 8.151  ; 8.151  ; Rise       ; CLKcontroller                                        ;
; C10       ; CLKcontroller                                        ; 8.922  ; 8.922  ; Rise       ; CLKcontroller                                        ;
; C11       ; CLKcontroller                                        ; 8.240  ; 8.240  ; Rise       ; CLKcontroller                                        ;
; C42       ; CLKcontroller                                        ; 7.097  ; 7.097  ; Rise       ; CLKcontroller                                        ;
; MAR0      ; CLKcontroller                                        ; 14.293 ; 14.293 ; Rise       ; CLKcontroller                                        ;
; MAR1      ; CLKcontroller                                        ; 13.496 ; 13.496 ; Rise       ; CLKcontroller                                        ;
; MAR2      ; CLKcontroller                                        ; 14.094 ; 14.094 ; Rise       ; CLKcontroller                                        ;
; MAR3      ; CLKcontroller                                        ; 12.447 ; 12.447 ; Rise       ; CLKcontroller                                        ;
; MARHex0   ; CLKcontroller                                        ; 15.206 ; 15.206 ; Rise       ; CLKcontroller                                        ;
; MARHex1   ; CLKcontroller                                        ; 15.239 ; 15.239 ; Rise       ; CLKcontroller                                        ;
; MARHex2   ; CLKcontroller                                        ; 15.463 ; 15.463 ; Rise       ; CLKcontroller                                        ;
; MARHex3   ; CLKcontroller                                        ; 15.569 ; 15.569 ; Rise       ; CLKcontroller                                        ;
; MARHex4   ; CLKcontroller                                        ; 15.599 ; 15.599 ; Rise       ; CLKcontroller                                        ;
; MARHex5   ; CLKcontroller                                        ; 15.566 ; 15.566 ; Rise       ; CLKcontroller                                        ;
; MARHex6   ; CLKcontroller                                        ; 15.596 ; 15.596 ; Rise       ; CLKcontroller                                        ;
; MDIn0     ; CLKcontroller                                        ; 8.754  ; 8.754  ; Rise       ; CLKcontroller                                        ;
; MDIn1     ; CLKcontroller                                        ; 9.115  ; 9.115  ; Rise       ; CLKcontroller                                        ;
; MDIn2     ; CLKcontroller                                        ; 9.144  ; 9.144  ; Rise       ; CLKcontroller                                        ;
; MDIn3     ; CLKcontroller                                        ; 9.009  ; 9.009  ; Rise       ; CLKcontroller                                        ;
; MDinHex0  ; CLKcontroller                                        ; 12.780 ; 12.780 ; Rise       ; CLKcontroller                                        ;
; MDinHex1  ; CLKcontroller                                        ; 12.206 ; 12.206 ; Rise       ; CLKcontroller                                        ;
; MDinHex2  ; CLKcontroller                                        ; 11.429 ; 11.429 ; Rise       ; CLKcontroller                                        ;
; MDinHex3  ; CLKcontroller                                        ; 13.373 ; 13.373 ; Rise       ; CLKcontroller                                        ;
; MDinHex4  ; CLKcontroller                                        ; 11.032 ; 11.032 ; Rise       ; CLKcontroller                                        ;
; MDinHex5  ; CLKcontroller                                        ; 13.338 ; 13.338 ; Rise       ; CLKcontroller                                        ;
; MDinHex6  ; CLKcontroller                                        ; 11.784 ; 11.784 ; Rise       ; CLKcontroller                                        ;
; MDoutHex0 ; CLKcontroller                                        ; 13.973 ; 13.973 ; Rise       ; CLKcontroller                                        ;
; MDoutHex1 ; CLKcontroller                                        ; 13.640 ; 13.640 ; Rise       ; CLKcontroller                                        ;
; MDoutHex2 ; CLKcontroller                                        ; 13.642 ; 13.642 ; Rise       ; CLKcontroller                                        ;
; MDoutHex3 ; CLKcontroller                                        ; 13.649 ; 13.649 ; Rise       ; CLKcontroller                                        ;
; MDoutHex4 ; CLKcontroller                                        ; 13.614 ; 13.614 ; Rise       ; CLKcontroller                                        ;
; MDoutHex5 ; CLKcontroller                                        ; 13.987 ; 13.987 ; Rise       ; CLKcontroller                                        ;
; MDoutHex6 ; CLKcontroller                                        ; 13.891 ; 13.891 ; Rise       ; CLKcontroller                                        ;
; Mout0     ; CLKcontroller                                        ; 12.008 ; 12.008 ; Rise       ; CLKcontroller                                        ;
; Mout1     ; CLKcontroller                                        ; 10.139 ; 10.139 ; Rise       ; CLKcontroller                                        ;
; Mout2     ; CLKcontroller                                        ; 11.219 ; 11.219 ; Rise       ; CLKcontroller                                        ;
; Mout3     ; CLKcontroller                                        ; 12.918 ; 12.918 ; Rise       ; CLKcontroller                                        ;
; Operand0  ; CLKcontroller                                        ; 9.193  ; 9.193  ; Rise       ; CLKcontroller                                        ;
; Operand1  ; CLKcontroller                                        ; 8.853  ; 8.853  ; Rise       ; CLKcontroller                                        ;
; Operand2  ; CLKcontroller                                        ; 8.852  ; 8.852  ; Rise       ; CLKcontroller                                        ;
; Operand3  ; CLKcontroller                                        ; 9.631  ; 9.631  ; Rise       ; CLKcontroller                                        ;
; PC0       ; CLKcontroller                                        ; 10.629 ; 10.629 ; Rise       ; CLKcontroller                                        ;
; PC1       ; CLKcontroller                                        ; 11.370 ; 11.370 ; Rise       ; CLKcontroller                                        ;
; PC2       ; CLKcontroller                                        ; 10.671 ; 10.671 ; Rise       ; CLKcontroller                                        ;
; PC3       ; CLKcontroller                                        ; 11.511 ; 11.511 ; Rise       ; CLKcontroller                                        ;
; R0        ; CLKcontroller                                        ; 10.569 ; 10.569 ; Rise       ; CLKcontroller                                        ;
; R1        ; CLKcontroller                                        ; 10.575 ; 10.575 ; Rise       ; CLKcontroller                                        ;
; R2        ; CLKcontroller                                        ; 12.080 ; 12.080 ; Rise       ; CLKcontroller                                        ;
; R3        ; CLKcontroller                                        ; 13.138 ; 13.138 ; Rise       ; CLKcontroller                                        ;
; readWrite ; CLKcontroller                                        ; 9.569  ; 9.569  ; Rise       ; CLKcontroller                                        ;
; readWrite ; CLKcontroller                                        ; 5.825  ; 5.825  ; Fall       ; CLKcontroller                                        ;
; C2        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 5.081  ;        ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; C7        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 5.464  ;        ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; IR0       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 8.290  ; 8.290  ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; IR1       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 7.375  ; 7.375  ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; IR2       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 7.421  ; 7.421  ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; IR3       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 7.995  ; 7.995  ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; C2        ; controllerTesting:inst6|controllerV2:inst|state.0100 ;        ; 5.081  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; C7        ; controllerTesting:inst6|controllerV2:inst|state.0100 ;        ; 5.464  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MAR0      ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 10.074 ; 10.074 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MAR1      ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 9.443  ; 9.443  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MAR2      ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 10.957 ; 10.957 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MAR3      ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 8.474  ; 8.474  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex0   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 12.069 ; 12.069 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex1   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 12.102 ; 12.102 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex2   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 12.326 ; 12.326 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex3   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 12.432 ; 12.432 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex4   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 12.462 ; 12.462 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex5   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 12.429 ; 12.429 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex6   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 12.459 ; 12.459 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; PC0       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 6.410  ; 6.410  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; PC1       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 7.317  ; 7.317  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; PC2       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 7.534  ; 7.534  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; PC3       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 7.538  ; 7.538  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; C9        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 4.304  ;        ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; C9        ; controllerTesting:inst6|controllerV2:inst|state.0110 ;        ; 4.304  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDIn0     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 7.422  ; 7.422  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDIn1     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 8.104  ; 8.104  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDIn3     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 8.480  ; 8.480  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex0  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 11.467 ; 11.467 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex1  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 10.879 ; 10.879 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex2  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 10.113 ; 10.113 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex3  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 12.058 ; 12.058 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex4  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 9.709  ; 9.709  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex5  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 12.020 ; 12.020 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex6  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 10.471 ; 10.471 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; R0        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 8.577  ; 8.577  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; R1        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 9.379  ; 9.379  ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; R2        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 10.724 ; 10.724 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; R3        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 11.782 ; 11.782 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
+-----------+------------------------------------------------------+--------+--------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                        ;
+-----------+------------------------------------------------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------------------------------------------------+-------+-------+------------+------------------------------------------------------+
; MDIn2     ; Accumulator:ACC|74193:inst2|24~_emulated             ; 2.413 ; 2.413 ; Rise       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex0  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 3.838 ; 3.838 ; Rise       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex1  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 3.739 ; 3.739 ; Rise       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex2  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 3.427 ; 3.427 ; Rise       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex3  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 4.040 ; 4.040 ; Rise       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex4  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 3.249 ; 3.249 ; Rise       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex5  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 4.014 ; 4.014 ; Rise       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex6  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 3.521 ; 3.521 ; Rise       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; R2        ; Accumulator:ACC|74193:inst2|24~_emulated             ; 2.899 ; 2.899 ; Rise       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; R3        ; Accumulator:ACC|74193:inst2|24~_emulated             ; 3.368 ; 3.368 ; Rise       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDIn2     ; Accumulator:ACC|74193:inst2|24~_emulated             ; 2.413 ; 2.413 ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDIn3     ; Accumulator:ACC|74193:inst2|24~_emulated             ; 3.783 ; 3.783 ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex0  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 3.838 ; 3.838 ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex1  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 3.739 ; 3.739 ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex2  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 3.427 ; 3.427 ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex3  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 4.040 ; 4.040 ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex4  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 3.249 ; 3.249 ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex5  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 4.014 ; 4.014 ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDinHex6  ; Accumulator:ACC|74193:inst2|24~_emulated             ; 3.521 ; 3.521 ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; R2        ; Accumulator:ACC|74193:inst2|24~_emulated             ; 2.899 ; 2.899 ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; R3        ; Accumulator:ACC|74193:inst2|24~_emulated             ; 3.368 ; 3.368 ; Fall       ; Accumulator:ACC|74193:inst2|24~_emulated             ;
; MDIn0     ; Accumulator:ACC|74193:inst2|26~1                     ; 2.725 ; 2.725 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn1     ; Accumulator:ACC|74193:inst2|26~1                     ; 2.570 ; 2.570 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn2     ; Accumulator:ACC|74193:inst2|26~1                     ; 2.460 ; 2.460 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn3     ; Accumulator:ACC|74193:inst2|26~1                     ; 2.737 ; 2.737 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex0  ; Accumulator:ACC|74193:inst2|26~1                     ; 3.761 ; 3.761 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex1  ; Accumulator:ACC|74193:inst2|26~1                     ; 3.654 ; 3.654 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex2  ; Accumulator:ACC|74193:inst2|26~1                     ; 3.343 ; 3.343 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex3  ; Accumulator:ACC|74193:inst2|26~1                     ; 3.965 ; 3.965 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex4  ; Accumulator:ACC|74193:inst2|26~1                     ; 3.167 ; 3.167 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex5  ; Accumulator:ACC|74193:inst2|26~1                     ; 3.931 ; 3.931 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex6  ; Accumulator:ACC|74193:inst2|26~1                     ; 3.446 ; 3.446 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R0        ; Accumulator:ACC|74193:inst2|26~1                     ; 3.148 ; 3.148 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R1        ; Accumulator:ACC|74193:inst2|26~1                     ; 3.039 ; 3.039 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R2        ; Accumulator:ACC|74193:inst2|26~1                     ; 2.946 ; 2.946 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R3        ; Accumulator:ACC|74193:inst2|26~1                     ; 2.985 ; 2.985 ; Rise       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn0     ; Accumulator:ACC|74193:inst2|26~1                     ; 2.725 ; 2.725 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn1     ; Accumulator:ACC|74193:inst2|26~1                     ; 2.570 ; 2.570 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn2     ; Accumulator:ACC|74193:inst2|26~1                     ; 2.460 ; 2.460 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDIn3     ; Accumulator:ACC|74193:inst2|26~1                     ; 2.737 ; 2.737 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex0  ; Accumulator:ACC|74193:inst2|26~1                     ; 3.761 ; 3.761 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex1  ; Accumulator:ACC|74193:inst2|26~1                     ; 3.654 ; 3.654 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex2  ; Accumulator:ACC|74193:inst2|26~1                     ; 3.343 ; 3.343 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex3  ; Accumulator:ACC|74193:inst2|26~1                     ; 3.965 ; 3.965 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex4  ; Accumulator:ACC|74193:inst2|26~1                     ; 3.167 ; 3.167 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex5  ; Accumulator:ACC|74193:inst2|26~1                     ; 3.931 ; 3.931 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; MDinHex6  ; Accumulator:ACC|74193:inst2|26~1                     ; 3.446 ; 3.446 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R0        ; Accumulator:ACC|74193:inst2|26~1                     ; 3.148 ; 3.148 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R1        ; Accumulator:ACC|74193:inst2|26~1                     ; 3.039 ; 3.039 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R2        ; Accumulator:ACC|74193:inst2|26~1                     ; 2.946 ; 2.946 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; R3        ; Accumulator:ACC|74193:inst2|26~1                     ; 2.985 ; 2.985 ; Fall       ; Accumulator:ACC|74193:inst2|26~1                     ;
; C0        ; CLKcontroller                                        ; 3.669 ; 3.669 ; Rise       ; CLKcontroller                                        ;
; C1        ; CLKcontroller                                        ; 3.663 ; 3.663 ; Rise       ; CLKcontroller                                        ;
; C3        ; CLKcontroller                                        ; 3.858 ; 3.858 ; Rise       ; CLKcontroller                                        ;
; C4        ; CLKcontroller                                        ; 3.679 ; 3.679 ; Rise       ; CLKcontroller                                        ;
; C5        ; CLKcontroller                                        ; 3.916 ; 3.916 ; Rise       ; CLKcontroller                                        ;
; C8        ; CLKcontroller                                        ; 3.819 ; 3.819 ; Rise       ; CLKcontroller                                        ;
; C10       ; CLKcontroller                                        ; 3.820 ; 3.820 ; Rise       ; CLKcontroller                                        ;
; C11       ; CLKcontroller                                        ; 3.865 ; 3.865 ; Rise       ; CLKcontroller                                        ;
; C42       ; CLKcontroller                                        ; 3.272 ; 3.272 ; Rise       ; CLKcontroller                                        ;
; MAR0      ; CLKcontroller                                        ; 5.233 ; 5.233 ; Rise       ; CLKcontroller                                        ;
; MAR1      ; CLKcontroller                                        ; 5.099 ; 5.099 ; Rise       ; CLKcontroller                                        ;
; MAR2      ; CLKcontroller                                        ; 5.540 ; 5.540 ; Rise       ; CLKcontroller                                        ;
; MAR3      ; CLKcontroller                                        ; 4.459 ; 4.459 ; Rise       ; CLKcontroller                                        ;
; MARHex0   ; CLKcontroller                                        ; 5.077 ; 5.077 ; Rise       ; CLKcontroller                                        ;
; MARHex1   ; CLKcontroller                                        ; 5.106 ; 5.106 ; Rise       ; CLKcontroller                                        ;
; MARHex2   ; CLKcontroller                                        ; 5.182 ; 5.182 ; Rise       ; CLKcontroller                                        ;
; MARHex3   ; CLKcontroller                                        ; 5.227 ; 5.227 ; Rise       ; CLKcontroller                                        ;
; MARHex4   ; CLKcontroller                                        ; 5.255 ; 5.255 ; Rise       ; CLKcontroller                                        ;
; MARHex5   ; CLKcontroller                                        ; 5.253 ; 5.253 ; Rise       ; CLKcontroller                                        ;
; MARHex6   ; CLKcontroller                                        ; 5.247 ; 5.247 ; Rise       ; CLKcontroller                                        ;
; MDIn0     ; CLKcontroller                                        ; 4.023 ; 4.023 ; Rise       ; CLKcontroller                                        ;
; MDIn1     ; CLKcontroller                                        ; 4.184 ; 4.184 ; Rise       ; CLKcontroller                                        ;
; MDIn2     ; CLKcontroller                                        ; 4.021 ; 4.021 ; Rise       ; CLKcontroller                                        ;
; MDIn3     ; CLKcontroller                                        ; 4.048 ; 4.048 ; Rise       ; CLKcontroller                                        ;
; MDinHex0  ; CLKcontroller                                        ; 5.209 ; 5.209 ; Rise       ; CLKcontroller                                        ;
; MDinHex1  ; CLKcontroller                                        ; 5.107 ; 5.107 ; Rise       ; CLKcontroller                                        ;
; MDinHex2  ; CLKcontroller                                        ; 4.795 ; 4.795 ; Rise       ; CLKcontroller                                        ;
; MDinHex3  ; CLKcontroller                                        ; 5.407 ; 5.407 ; Rise       ; CLKcontroller                                        ;
; MDinHex4  ; CLKcontroller                                        ; 4.620 ; 4.620 ; Rise       ; CLKcontroller                                        ;
; MDinHex5  ; CLKcontroller                                        ; 5.382 ; 5.382 ; Rise       ; CLKcontroller                                        ;
; MDinHex6  ; CLKcontroller                                        ; 4.888 ; 4.888 ; Rise       ; CLKcontroller                                        ;
; MDoutHex0 ; CLKcontroller                                        ; 5.923 ; 5.923 ; Rise       ; CLKcontroller                                        ;
; MDoutHex1 ; CLKcontroller                                        ; 5.766 ; 5.766 ; Rise       ; CLKcontroller                                        ;
; MDoutHex2 ; CLKcontroller                                        ; 5.771 ; 5.771 ; Rise       ; CLKcontroller                                        ;
; MDoutHex3 ; CLKcontroller                                        ; 5.775 ; 5.775 ; Rise       ; CLKcontroller                                        ;
; MDoutHex4 ; CLKcontroller                                        ; 5.785 ; 5.785 ; Rise       ; CLKcontroller                                        ;
; MDoutHex5 ; CLKcontroller                                        ; 5.935 ; 5.935 ; Rise       ; CLKcontroller                                        ;
; MDoutHex6 ; CLKcontroller                                        ; 5.869 ; 5.869 ; Rise       ; CLKcontroller                                        ;
; Mout0     ; CLKcontroller                                        ; 5.921 ; 5.921 ; Rise       ; CLKcontroller                                        ;
; Mout1     ; CLKcontroller                                        ; 5.141 ; 5.141 ; Rise       ; CLKcontroller                                        ;
; Mout2     ; CLKcontroller                                        ; 5.655 ; 5.655 ; Rise       ; CLKcontroller                                        ;
; Mout3     ; CLKcontroller                                        ; 6.282 ; 6.282 ; Rise       ; CLKcontroller                                        ;
; Operand0  ; CLKcontroller                                        ; 4.278 ; 4.278 ; Rise       ; CLKcontroller                                        ;
; Operand1  ; CLKcontroller                                        ; 4.133 ; 4.133 ; Rise       ; CLKcontroller                                        ;
; Operand2  ; CLKcontroller                                        ; 4.031 ; 4.031 ; Rise       ; CLKcontroller                                        ;
; Operand3  ; CLKcontroller                                        ; 4.864 ; 4.864 ; Rise       ; CLKcontroller                                        ;
; PC0       ; CLKcontroller                                        ; 4.059 ; 4.059 ; Rise       ; CLKcontroller                                        ;
; PC1       ; CLKcontroller                                        ; 4.320 ; 4.320 ; Rise       ; CLKcontroller                                        ;
; PC2       ; CLKcontroller                                        ; 4.286 ; 4.286 ; Rise       ; CLKcontroller                                        ;
; PC3       ; CLKcontroller                                        ; 4.352 ; 4.352 ; Rise       ; CLKcontroller                                        ;
; R0        ; CLKcontroller                                        ; 4.446 ; 4.446 ; Rise       ; CLKcontroller                                        ;
; R1        ; CLKcontroller                                        ; 4.447 ; 4.447 ; Rise       ; CLKcontroller                                        ;
; R2        ; CLKcontroller                                        ; 4.400 ; 4.400 ; Rise       ; CLKcontroller                                        ;
; R3        ; CLKcontroller                                        ; 4.296 ; 4.296 ; Rise       ; CLKcontroller                                        ;
; readWrite ; CLKcontroller                                        ; 2.725 ; 2.725 ; Rise       ; CLKcontroller                                        ;
; readWrite ; CLKcontroller                                        ; 2.725 ; 2.725 ; Fall       ; CLKcontroller                                        ;
; C2        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 2.328 ;       ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; C7        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 2.502 ;       ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; IR0       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4.236 ; 4.236 ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; IR1       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 3.789 ; 3.789 ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; IR2       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 3.819 ; 3.819 ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; IR3       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4.027 ; 4.027 ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; C2        ; controllerTesting:inst6|controllerV2:inst|state.0100 ;       ; 2.328 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; C7        ; controllerTesting:inst6|controllerV2:inst|state.0100 ;       ; 2.502 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MAR0      ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4.478 ; 4.478 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MAR1      ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4.235 ; 4.235 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MAR2      ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4.853 ; 4.853 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MAR3      ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 3.767 ; 3.767 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex0   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4.385 ; 4.385 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex1   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4.414 ; 4.414 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex2   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4.490 ; 4.490 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex3   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4.535 ; 4.535 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex4   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4.563 ; 4.563 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex5   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4.561 ; 4.561 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; MARHex6   ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4.555 ; 4.555 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; PC0       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 2.915 ; 2.915 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; PC1       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 3.293 ; 3.293 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; PC2       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 3.365 ; 3.365 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; PC3       ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 3.361 ; 3.361 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0100 ;
; C9        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 2.002 ;       ; Rise       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; C9        ; controllerTesting:inst6|controllerV2:inst|state.0110 ;       ; 2.002 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDIn0     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 3.454 ; 3.454 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDIn1     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 3.651 ; 3.651 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDIn3     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 3.733 ; 3.733 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex0  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 4.640 ; 4.640 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex1  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 4.538 ; 4.538 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex2  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 4.226 ; 4.226 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex3  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 4.838 ; 4.838 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex4  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 4.051 ; 4.051 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex5  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 4.813 ; 4.813 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; MDinHex6  ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 4.319 ; 4.319 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; R0        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 3.877 ; 3.877 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; R1        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 3.878 ; 3.878 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; R2        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 3.831 ; 3.831 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
; R3        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 3.981 ; 3.981 ; Fall       ; controllerTesting:inst6|controllerV2:inst|state.0110 ;
+-----------+------------------------------------------------------+-------+-------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; Accumulator:ACC|74193:inst2|24~_emulated             ; Accumulator:ACC|74193:inst2|24~_emulated             ; 0        ; 0        ; 0        ; 1        ;
; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|24~_emulated             ; 0        ; 0        ; 2        ; 3        ;
; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|24~_emulated             ; 0        ; 0        ; 2        ; 0        ;
; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|24~_emulated             ; 0        ; 0        ; 0        ; 1        ;
; Accumulator:ACC|74193:inst2|24~_emulated             ; Accumulator:ACC|74193:inst2|26~1                     ; 0        ; 0        ; 1        ; 2        ;
; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1                     ; 0        ; 0        ; 6        ; 8        ;
; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1                     ; 0        ; 0        ; 6        ; 0        ;
; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1                     ; 0        ; 0        ; 0        ; 2        ;
; Accumulator:ACC|74193:inst2|24~_emulated             ; CLKcontroller                                        ; 1        ; 2        ; 0        ; 0        ;
; Accumulator:ACC|74193:inst2|26~1                     ; CLKcontroller                                        ; 4        ; 6        ; 0        ; 0        ;
; CLKcontroller                                        ; CLKcontroller                                        ; 167      ; 0        ; 0        ; 0        ;
; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller                                        ; 57       ; 13       ; 0        ; 0        ;
; controllerTesting:inst6|controllerV2:inst|state.0110 ; CLKcontroller                                        ; 1        ; 4        ; 0        ; 0        ;
; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4        ; 0        ; 20       ; 0        ;
; controllerTesting:inst6|controllerV2:inst|state.0100 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0        ; 0        ; 0        ; 4        ;
; Accumulator:ACC|74193:inst2|24~_emulated             ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0        ; 0        ; 1        ; 2        ;
; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0        ; 0        ; 8        ; 10       ;
; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0        ; 0        ; 8        ; 0        ;
; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0        ; 0        ; 0        ; 3        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; Accumulator:ACC|74193:inst2|24~_emulated             ; Accumulator:ACC|74193:inst2|24~_emulated             ; 0        ; 0        ; 0        ; 1        ;
; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|24~_emulated             ; 0        ; 0        ; 2        ; 3        ;
; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|24~_emulated             ; 0        ; 0        ; 2        ; 0        ;
; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|24~_emulated             ; 0        ; 0        ; 0        ; 1        ;
; Accumulator:ACC|74193:inst2|24~_emulated             ; Accumulator:ACC|74193:inst2|26~1                     ; 0        ; 0        ; 1        ; 2        ;
; Accumulator:ACC|74193:inst2|26~1                     ; Accumulator:ACC|74193:inst2|26~1                     ; 0        ; 0        ; 6        ; 8        ;
; CLKcontroller                                        ; Accumulator:ACC|74193:inst2|26~1                     ; 0        ; 0        ; 6        ; 0        ;
; controllerTesting:inst6|controllerV2:inst|state.0110 ; Accumulator:ACC|74193:inst2|26~1                     ; 0        ; 0        ; 0        ; 2        ;
; Accumulator:ACC|74193:inst2|24~_emulated             ; CLKcontroller                                        ; 1        ; 2        ; 0        ; 0        ;
; Accumulator:ACC|74193:inst2|26~1                     ; CLKcontroller                                        ; 4        ; 6        ; 0        ; 0        ;
; CLKcontroller                                        ; CLKcontroller                                        ; 167      ; 0        ; 0        ; 0        ;
; controllerTesting:inst6|controllerV2:inst|state.0100 ; CLKcontroller                                        ; 57       ; 13       ; 0        ; 0        ;
; controllerTesting:inst6|controllerV2:inst|state.0110 ; CLKcontroller                                        ; 1        ; 4        ; 0        ; 0        ;
; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 4        ; 0        ; 20       ; 0        ;
; controllerTesting:inst6|controllerV2:inst|state.0100 ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0        ; 0        ; 0        ; 4        ;
; Accumulator:ACC|74193:inst2|24~_emulated             ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0        ; 0        ; 1        ; 2        ;
; Accumulator:ACC|74193:inst2|26~1                     ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0        ; 0        ; 8        ; 10       ;
; CLKcontroller                                        ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0        ; 0        ; 8        ; 0        ;
; controllerTesting:inst6|controllerV2:inst|state.0110 ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0        ; 0        ; 0        ; 3        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                               ;
+---------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock    ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------+------------------------------------------------------+----------+----------+----------+----------+
; CLKcontroller ; Accumulator:ACC|74193:inst2|24~_emulated             ; 0        ; 0        ; 2        ; 0        ;
; CLKcontroller ; Accumulator:ACC|74193:inst2|26~1                     ; 0        ; 0        ; 6        ; 0        ;
; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0        ; 0        ; 20       ; 0        ;
; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0        ; 0        ; 8        ; 0        ;
+---------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                ;
+---------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock    ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------+------------------------------------------------------+----------+----------+----------+----------+
; CLKcontroller ; Accumulator:ACC|74193:inst2|24~_emulated             ; 0        ; 0        ; 2        ; 0        ;
; CLKcontroller ; Accumulator:ACC|74193:inst2|26~1                     ; 0        ; 0        ; 6        ; 0        ;
; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0100 ; 0        ; 0        ; 20       ; 0        ;
; CLKcontroller ; controllerTesting:inst6|controllerV2:inst|state.0110 ; 0        ; 0        ; 8        ; 0        ;
+---------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 17    ; 17   ;
; Unconstrained Output Ports      ; 62    ; 62   ;
; Unconstrained Output Port Paths ; 359   ; 359  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Dec 02 21:11:54 2014
Info: Command: quartus_sta partA -c partA
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'partA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLKcontroller CLKcontroller
    Info (332105): create_clock -period 1.000 -name controllerTesting:inst6|controllerV2:inst|state.0100 controllerTesting:inst6|controllerV2:inst|state.0100
    Info (332105): create_clock -period 1.000 -name Accumulator:ACC|74193:inst2|24~_emulated Accumulator:ACC|74193:inst2|24~_emulated
    Info (332105): create_clock -period 1.000 -name Accumulator:ACC|74193:inst2|26~1 Accumulator:ACC|74193:inst2|26~1
    Info (332105): create_clock -period 1.000 -name controllerTesting:inst6|controllerV2:inst|state.0110 controllerTesting:inst6|controllerV2:inst|state.0110
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: ACC|inst2|24~0  from: datab  to: combout
    Info (332098): Cell: ACC|inst2|24~0  from: datac  to: combout
    Info (332098): Cell: ACC|inst2|25~0  from: datab  to: combout
    Info (332098): Cell: ACC|inst2|26~2  from: dataa  to: combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.228
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.228       -28.224 controllerTesting:inst6|controllerV2:inst|state.0100 
    Info (332119):    -3.498       -84.673 CLKcontroller 
    Info (332119):    -2.329        -8.095 controllerTesting:inst6|controllerV2:inst|state.0110 
    Info (332119):    -1.794        -4.764 Accumulator:ACC|74193:inst2|26~1 
    Info (332119):    -1.643        -1.643 Accumulator:ACC|74193:inst2|24~_emulated 
Info (332146): Worst-case hold slack is -2.703
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.703        -7.832 Accumulator:ACC|74193:inst2|26~1 
    Info (332119):    -2.605       -16.454 CLKcontroller 
    Info (332119):    -1.985        -6.709 controllerTesting:inst6|controllerV2:inst|state.0110 
    Info (332119):    -1.874        -1.874 Accumulator:ACC|74193:inst2|24~_emulated 
    Info (332119):     1.109         0.000 controllerTesting:inst6|controllerV2:inst|state.0100 
Info (332146): Worst-case recovery slack is -5.588
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.588       -20.534 controllerTesting:inst6|controllerV2:inst|state.0100 
    Info (332119):    -2.698        -9.760 controllerTesting:inst6|controllerV2:inst|state.0110 
    Info (332119):    -2.169        -6.060 Accumulator:ACC|74193:inst2|26~1 
    Info (332119):    -2.133        -2.133 Accumulator:ACC|74193:inst2|24~_emulated 
Info (332146): Worst-case removal slack is 1.929
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.929         0.000 Accumulator:ACC|74193:inst2|26~1 
    Info (332119):     2.758         0.000 Accumulator:ACC|74193:inst2|24~_emulated 
    Info (332119):     2.938         0.000 controllerTesting:inst6|controllerV2:inst|state.0110 
    Info (332119):     4.096         0.000 controllerTesting:inst6|controllerV2:inst|state.0100 
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064      -161.373 CLKcontroller 
    Info (332119):    -1.476        -7.710 Accumulator:ACC|74193:inst2|26~1 
    Info (332119):    -0.611        -9.776 controllerTesting:inst6|controllerV2:inst|state.0100 
    Info (332119):    -0.611        -4.888 controllerTesting:inst6|controllerV2:inst|state.0110 
    Info (332119):    -0.611        -1.222 Accumulator:ACC|74193:inst2|24~_emulated 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: ACC|inst2|24~0  from: datab  to: combout
    Info (332098): Cell: ACC|inst2|24~0  from: datac  to: combout
    Info (332098): Cell: ACC|inst2|25~0  from: datab  to: combout
    Info (332098): Cell: ACC|inst2|26~2  from: dataa  to: combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.222
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.222        -9.334 controllerTesting:inst6|controllerV2:inst|state.0100 
    Info (332119):    -1.460       -26.052 CLKcontroller 
    Info (332119):    -0.777        -2.638 controllerTesting:inst6|controllerV2:inst|state.0110 
    Info (332119):    -0.648        -1.658 Accumulator:ACC|74193:inst2|26~1 
    Info (332119):    -0.516        -0.516 Accumulator:ACC|74193:inst2|24~_emulated 
Info (332146): Worst-case hold slack is -1.719
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.719       -11.692 CLKcontroller 
    Info (332119):    -1.094        -3.272 Accumulator:ACC|74193:inst2|26~1 
    Info (332119):    -0.906        -3.193 controllerTesting:inst6|controllerV2:inst|state.0110 
    Info (332119):    -0.807        -0.807 Accumulator:ACC|74193:inst2|24~_emulated 
    Info (332119):     0.413         0.000 controllerTesting:inst6|controllerV2:inst|state.0100 
Info (332146): Worst-case recovery slack is -2.533
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.533        -8.370 controllerTesting:inst6|controllerV2:inst|state.0100 
    Info (332119):    -1.048        -3.871 controllerTesting:inst6|controllerV2:inst|state.0110 
    Info (332119):    -0.938        -2.620 Accumulator:ACC|74193:inst2|26~1 
    Info (332119):    -0.898        -0.898 Accumulator:ACC|74193:inst2|24~_emulated 
Info (332146): Worst-case removal slack is 1.427
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.427         0.000 Accumulator:ACC|74193:inst2|26~1 
    Info (332119):     1.714         0.000 Accumulator:ACC|74193:inst2|24~_emulated 
    Info (332119):     1.753         0.000 controllerTesting:inst6|controllerV2:inst|state.0110 
    Info (332119):     2.152         0.000 controllerTesting:inst6|controllerV2:inst|state.0100 
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -153.222 CLKcontroller 
    Info (332119):    -0.819        -4.008 Accumulator:ACC|74193:inst2|26~1 
    Info (332119):    -0.500        -8.000 controllerTesting:inst6|controllerV2:inst|state.0100 
    Info (332119):    -0.500        -4.000 controllerTesting:inst6|controllerV2:inst|state.0110 
    Info (332119):    -0.500        -1.000 Accumulator:ACC|74193:inst2|24~_emulated 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 394 megabytes
    Info: Processing ended: Tue Dec 02 21:11:57 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


