Release 13.2 - xst O.61xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.24 secs
 
--> Reading design: Top_Systmem.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top_Systmem.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top_Systmem"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : Top_Systmem
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\manuel\Desktop\final\Top_System\Top_System\ipcore_dir\Prescaler100to1.vhd" into library work
Parsing entity <Prescaler100to1>.
Parsing architecture <Prescaler100to1_a> of entity <prescaler100to1>.
Parsing VHDL file "C:\Users\manuel\Desktop\final\Top_System\Top_System\antirebote.vhd" into library work
Parsing entity <antirebote>.
Parsing architecture <algoritmica> of entity <antirebote>.
Parsing VHDL file "C:\Users\manuel\Desktop\final\Top_System\Top_System\FSM_lapso.vhd" into library work
Parsing entity <FSM_lapso>.
Parsing architecture <Behavioral> of entity <fsm_lapso>.
Parsing VHDL file "C:\Users\manuel\Desktop\final\Top_System\Top_System\ipcore_dir\DCM.vhd" into library work
Parsing entity <DCM>.
Parsing architecture <xilinx> of entity <dcm>.
Parsing VHDL file "C:\Users\manuel\Desktop\final\Top_System\Top_System\ipcore_dir\DCM\example_design\DCM_exdes.vhd" into library work
Parsing entity <DCM_exdes>.
Parsing architecture <xilinx> of entity <dcm_exdes>.
Parsing VHDL file "C:\Users\manuel\Desktop\final\Top_System\Top_System\counter_model.vhd" into library work
Parsing entity <counter_model>.
Parsing architecture <algoritmica> of entity <counter_model>.
Parsing VHDL file "C:\Users\manuel\Desktop\final\Top_System\Top_System\bin2bcd.vhd" into library work
Parsing entity <bin2bcd>.
Parsing architecture <algoritmica> of entity <bin2bcd>.
Parsing VHDL file "C:\Users\manuel\Desktop\final\Top_System\Top_System\Top_Systmem.vhd" into library work
Parsing entity <Top_Systmem>.
Parsing architecture <Behavioral> of entity <top_systmem>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Top_Systmem> (architecture <Behavioral>) from library <work>.

Elaborating entity <counter_model> (architecture <algoritmica>) from library <work>.

Elaborating entity <FSM_lapso> (architecture <Behavioral>) from library <work>.

Elaborating entity <antirebote> (architecture <algoritmica>) with generics from library <work>.

Elaborating entity <bin2bcd> (architecture <algoritmica>) from library <work>.

Elaborating entity <Prescaler100to1> (architecture <Prescaler100to1_a>) from library <work>.

Elaborating entity <DCM> (architecture <xilinx>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Top_Systmem>.
    Related source file is "c:/users/manuel/desktop/final/top_system/top_system/top_systmem.vhd".
INFO:Xst:3210 - "c:/users/manuel/desktop/final/top_system/top_system/top_systmem.vhd" line 134: Output port <q> of the instance <precaler_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/manuel/desktop/final/top_system/top_system/top_systmem.vhd" line 142: Output port <LOCKED> of the instance <DCM_inst> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Top_Systmem> synthesized.

Synthesizing Unit <counter_model>.
    Related source file is "c:/users/manuel/desktop/final/top_system/top_system/counter_model.vhd".
    Found 6-bit register for signal <count_reg>.
    Found 6-bit register for signal <q>.
    Found 6-bit adder for signal <count_reg[5]_GND_7_o_add_1_OUT> created at line 92.
    Found 6-bit subtractor for signal <GND_7_o_GND_7_o_sub_5_OUT<5:0>> created at line 98.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <counter_model> synthesized.

Synthesizing Unit <FSM_lapso>.
    Related source file is "c:/users/manuel/desktop/final/top_system/top_system/fsm_lapso.vhd".
    Set property "enum_encoding = 00 01 10 11" for signal <estado>.
    Found 1-bit register for signal <actualizar>.
    Found 2-bit register for signal <estado>.
    Found finite state machine <FSM_0> for signal <estado>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 1                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | s1                                             |
    | Power Up State     | s1                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 4-to-1 multiplexer for signal <estado[1]_actualizar_Mux_5_o> created at line 78.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <FSM_lapso> synthesized.

Synthesizing Unit <antirebote>.
    Related source file is "c:/users/manuel/desktop/final/top_system/top_system/antirebote.vhd".
        bits_contador = 21
    Found 22-bit register for signal <cuenta>.
    Found 2-bit register for signal <biestables_D>.
    Found 1-bit register for signal <salida>.
    Found 22-bit adder for signal <cuenta[21]_GND_10_o_add_0_OUT> created at line 62.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <antirebote> synthesized.

Synthesizing Unit <bin2bcd>.
    Related source file is "c:/users/manuel/desktop/final/top_system/top_system/bin2bcd.vhd".
    Found 4-bit register for signal <BCD_dec>.
    Found 4-bit register for signal <BCD_uni>.
    Found 4-bit subtractor for signal <GND_12_o_GND_12_o_sub_2_OUT<3:0>> created at line 82.
    Found 4-bit subtractor for signal <GND_12_o_GND_12_o_sub_4_OUT<3:0>> created at line 85.
    Found 4-bit subtractor for signal <GND_12_o_GND_12_o_sub_6_OUT<3:0>> created at line 88.
    Found 4-bit subtractor for signal <GND_12_o_GND_12_o_sub_8_OUT<3:0>> created at line 91.
    Found 4-bit subtractor for signal <GND_12_o_GND_12_o_sub_10_OUT<3:0>> created at line 94.
    Found 6-bit comparator lessequal for signal <n0000> created at line 81
    Found 6-bit comparator lessequal for signal <n0003> created at line 84
    Found 6-bit comparator lessequal for signal <n0006> created at line 87
    Found 6-bit comparator lessequal for signal <n0009> created at line 90
    Found 6-bit comparator lessequal for signal <n0012> created at line 93
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred   9 Multiplexer(s).
Unit <bin2bcd> synthesized.

Synthesizing Unit <DCM>.
    Related source file is "c:/users/manuel/desktop/final/top_system/top_system/ipcore_dir/dcm.vhd".
    Summary:
	no macro.
Unit <DCM> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 22-bit adder                                          : 1
 4-bit subtractor                                      : 1
 6-bit addsub                                          : 1
# Registers                                            : 8
 1-bit register                                        : 2
 2-bit register                                        : 1
 22-bit register                                       : 1
 4-bit register                                        : 2
 6-bit register                                        : 2
# Comparators                                          : 5
 6-bit comparator lessequal                            : 5
# Multiplexers                                         : 21
 1-bit 2-to-1 multiplexer                              : 4
 1-bit 4-to-1 multiplexer                              : 1
 2-bit 2-to-1 multiplexer                              : 2
 22-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 5
 6-bit 2-to-1 multiplexer                              : 6
# FSMs                                                 : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/Prescaler100to1.ngc>.
Loading core <Prescaler100to1> for timing and area information for instance <precaler_inst>.
WARNING:Xst:1710 - FF/Latch <BCD_dec_3> (without init value) has a constant value of 0 in block <bin2bcd_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <BCD_dec<3:3>> (without init value) have a constant value of 0 in block <bin2bcd>.

Synthesizing (advanced) Unit <antirebote>.
The following registers are absorbed into counter <cuenta>: 1 register on signal <cuenta>.
Unit <antirebote> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 4-bit subtractor                                      : 1
 6-bit addsub                                          : 1
# Counters                                             : 1
 22-bit up counter                                     : 1
# Registers                                            : 23
 Flip-Flops                                            : 23
# Comparators                                          : 5
 6-bit comparator lessequal                            : 5
# Multiplexers                                         : 20
 1-bit 2-to-1 multiplexer                              : 4
 1-bit 4-to-1 multiplexer                              : 1
 2-bit 2-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 5
 6-bit 2-to-1 multiplexer                              : 6
# FSMs                                                 : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <counter_inst/FSM_lapso_inst/FSM_0> on signal <estado[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 s1    | 00
 s2    | 01
 s3    | 10
 s4    | 11
-------------------

Optimizing unit <Top_Systmem> ...

Optimizing unit <counter_model> ...

Optimizing unit <antirebote> ...

Optimizing unit <bin2bcd> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top_Systmem, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 47
 Flip-Flops                                            : 47

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Top_Systmem.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 219
#      GND                         : 2
#      INV                         : 4
#      LUT1                        : 26
#      LUT2                        : 32
#      LUT3                        : 27
#      LUT4                        : 4
#      LUT5                        : 11
#      LUT6                        : 16
#      MUXCY                       : 47
#      VCC                         : 1
#      XORCY                       : 49
# FlipFlops/Latches                : 75
#      FD                          : 28
#      FDC                         : 2
#      FDCE                        : 28
#      FDE                         : 8
#      FDP                         : 1
#      FDR                         : 8
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 12
#      IBUF                        : 2
#      IBUFG                       : 2
#      OBUF                        : 8
# DCMs                             : 1
#      DCM_SP                      : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              75  out of  54576     0%  
 Number of Slice LUTs:                  120  out of  27288     0%  
    Number used as Logic:               120  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    128
   Number with an unused Flip Flop:      53  out of    128    41%  
   Number with an unused LUT:             8  out of    128     6%  
   Number of fully used LUT-FF pairs:    67  out of    128    52%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    218     5%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------+-------+
Clock Signal                       | Clock buffer(FF name)    | Load  |
-----------------------------------+--------------------------+-------+
CLK1                               | DCM_inst/dcm_sp_inst:CLK0| 75    |
-----------------------------------+--------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.115ns (Maximum Frequency: 243.002MHz)
   Minimum input arrival time before clock: 5.394ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK1'
  Clock period: 4.115ns (frequency: 243.002MHz)
  Total number of paths / destination ports: 2301 / 108
-------------------------------------------------------------------------
Delay:               4.115ns (Levels of Logic = 6)
  Source:            precaler_inst/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output_1 (FF)
  Destination:       precaler_inst/U0/i_synth/i_baseblox.i_baseblox_counter/q_thresh0_i (FF)
  Source Clock:      CLK1 rising
  Destination Clock: CLK1 rising

  Data Path: precaler_inst/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output_1 to precaler_inst/U0/i_synth/i_baseblox.i_baseblox_counter/q_thresh0_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output_1 (q<0>)
     INV:I->O              1   0.206   0.000  U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_i_simple_model.halfsum_0_xo<0>1_INV_0 (U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.halfsum<0>)
     MUXCY:S->O            1   0.172   0.000  U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_need_mux.carrymux0 (U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<0>)
     XORCY:CI->O           2   0.180   0.617  U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor (U0/i_synth/i_baseblox.i_baseblox_counter/q_next<1>)
     LUT2:I1->O            1   0.205   0.580  U0/i_synth/i_baseblox.i_baseblox_counter/thresh0_i<26>2 (U0/i_synth/i_baseblox.i_baseblox_counter/thresh0_i<26>1)
     LUT6:I5->O            1   0.205   0.580  U0/i_synth/i_baseblox.i_baseblox_counter/thresh0_i<26>3_SW0 (N2)
     LUT6:I5->O            1   0.205   0.000  U0/i_synth/i_baseblox.i_baseblox_counter/thresh0_i<26>8 (U0/i_synth/i_baseblox.i_baseblox_counter/thresh0_i)
     FDR:D                     0.102          U0/i_synth/i_baseblox.i_baseblox_counter/q_thresh0_i
    ----------------------------------------
    Total                      4.115ns (1.722ns logic, 2.393ns route)
                                       (41.8% logic, 58.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK1'
  Total number of paths / destination ports: 82 / 81
-------------------------------------------------------------------------
Offset:              5.394ns (Levels of Logic = 5)
  Source:            DIO_BTN<1> (PAD)
  Destination:       precaler_inst/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output_24 (FF)
  Destination Clock: CLK1 rising

  Data Path: DIO_BTN<1> to precaler_inst/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUFG:I->O            5   1.222   0.714  IBUFG_inst (counter_inst/FSM_lapso_inst/antirebote_inst/rst_inv)
     INV:I->O             41   0.206   1.784  rst1_INV_0 (rst)
     begin scope: 'precaler_inst:sclr'
     LUT6:I0->O           14   0.203   0.958  U0/i_synth/i_baseblox.i_baseblox_counter/clear_count4 (U0/i_synth/i_baseblox.i_baseblox_counter/clear_count)
     LUT2:I1->O            1   0.205   0.000  U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output_24_rstpot (U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output_24_rstpot)
     FD:D                      0.102          U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output_24
    ----------------------------------------
    Total                      5.394ns (1.938ns logic, 3.456ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK1'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            bin2bcd_inst/BCD_dec_2 (FF)
  Destination:       DIO_LED<7> (PAD)
  Source Clock:      CLK1 rising

  Data Path: bin2bcd_inst/BCD_dec_2 to DIO_LED<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.447   0.579  bin2bcd_inst/BCD_dec_2 (bin2bcd_inst/BCD_dec_2)
     OBUF:I->O                 2.571          DIO_LED_7_OBUF (DIO_LED<7>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK1           |    4.115|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 10.89 secs
 
--> 

Total memory usage is 164740 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    3 (   0 filtered)

