
subROV.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fa7c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000f38  0800fc10  0800fc10  0001fc10  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010b48  08010b48  00030bac  2**0
                  CONTENTS
  4 .ARM          00000008  08010b48  08010b48  00020b48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010b50  08010b50  00030bac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08010b50  08010b50  00020b50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08010b58  08010b58  00020b58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000bac  20000000  08010b5c  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000bc8  20000bac  08011708  00030bac  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001774  08011708  00031774  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030bac  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017378  00000000  00000000  00030bdc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000358b  00000000  00000000  00047f54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001248  00000000  00000000  0004b4e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000010f0  00000000  00000000  0004c728  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022f0a  00000000  00000000  0004d818  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000154fc  00000000  00000000  00070722  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cfd29  00000000  00000000  00085c1e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00155947  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006694  00000000  00000000  0015599c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000bac 	.word	0x20000bac
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800fbf4 	.word	0x0800fbf4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000bb0 	.word	0x20000bb0
 80001cc:	0800fbf4 	.word	0x0800fbf4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a4 	b.w	8000fe8 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468c      	mov	ip, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	f040 8083 	bne.w	8000e3a <__udivmoddi4+0x116>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d947      	bls.n	8000dca <__udivmoddi4+0xa6>
 8000d3a:	fab2 f282 	clz	r2, r2
 8000d3e:	b142      	cbz	r2, 8000d52 <__udivmoddi4+0x2e>
 8000d40:	f1c2 0020 	rsb	r0, r2, #32
 8000d44:	fa24 f000 	lsr.w	r0, r4, r0
 8000d48:	4091      	lsls	r1, r2
 8000d4a:	4097      	lsls	r7, r2
 8000d4c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d50:	4094      	lsls	r4, r2
 8000d52:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d56:	0c23      	lsrs	r3, r4, #16
 8000d58:	fbbc f6f8 	udiv	r6, ip, r8
 8000d5c:	fa1f fe87 	uxth.w	lr, r7
 8000d60:	fb08 c116 	mls	r1, r8, r6, ip
 8000d64:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d68:	fb06 f10e 	mul.w	r1, r6, lr
 8000d6c:	4299      	cmp	r1, r3
 8000d6e:	d909      	bls.n	8000d84 <__udivmoddi4+0x60>
 8000d70:	18fb      	adds	r3, r7, r3
 8000d72:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d76:	f080 8119 	bcs.w	8000fac <__udivmoddi4+0x288>
 8000d7a:	4299      	cmp	r1, r3
 8000d7c:	f240 8116 	bls.w	8000fac <__udivmoddi4+0x288>
 8000d80:	3e02      	subs	r6, #2
 8000d82:	443b      	add	r3, r7
 8000d84:	1a5b      	subs	r3, r3, r1
 8000d86:	b2a4      	uxth	r4, r4
 8000d88:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d8c:	fb08 3310 	mls	r3, r8, r0, r3
 8000d90:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d94:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d98:	45a6      	cmp	lr, r4
 8000d9a:	d909      	bls.n	8000db0 <__udivmoddi4+0x8c>
 8000d9c:	193c      	adds	r4, r7, r4
 8000d9e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da2:	f080 8105 	bcs.w	8000fb0 <__udivmoddi4+0x28c>
 8000da6:	45a6      	cmp	lr, r4
 8000da8:	f240 8102 	bls.w	8000fb0 <__udivmoddi4+0x28c>
 8000dac:	3802      	subs	r0, #2
 8000dae:	443c      	add	r4, r7
 8000db0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000db4:	eba4 040e 	sub.w	r4, r4, lr
 8000db8:	2600      	movs	r6, #0
 8000dba:	b11d      	cbz	r5, 8000dc4 <__udivmoddi4+0xa0>
 8000dbc:	40d4      	lsrs	r4, r2
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc4:	4631      	mov	r1, r6
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	b902      	cbnz	r2, 8000dce <__udivmoddi4+0xaa>
 8000dcc:	deff      	udf	#255	; 0xff
 8000dce:	fab2 f282 	clz	r2, r2
 8000dd2:	2a00      	cmp	r2, #0
 8000dd4:	d150      	bne.n	8000e78 <__udivmoddi4+0x154>
 8000dd6:	1bcb      	subs	r3, r1, r7
 8000dd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ddc:	fa1f f887 	uxth.w	r8, r7
 8000de0:	2601      	movs	r6, #1
 8000de2:	fbb3 fcfe 	udiv	ip, r3, lr
 8000de6:	0c21      	lsrs	r1, r4, #16
 8000de8:	fb0e 331c 	mls	r3, lr, ip, r3
 8000dec:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000df0:	fb08 f30c 	mul.w	r3, r8, ip
 8000df4:	428b      	cmp	r3, r1
 8000df6:	d907      	bls.n	8000e08 <__udivmoddi4+0xe4>
 8000df8:	1879      	adds	r1, r7, r1
 8000dfa:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000dfe:	d202      	bcs.n	8000e06 <__udivmoddi4+0xe2>
 8000e00:	428b      	cmp	r3, r1
 8000e02:	f200 80e9 	bhi.w	8000fd8 <__udivmoddi4+0x2b4>
 8000e06:	4684      	mov	ip, r0
 8000e08:	1ac9      	subs	r1, r1, r3
 8000e0a:	b2a3      	uxth	r3, r4
 8000e0c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e10:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e14:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e18:	fb08 f800 	mul.w	r8, r8, r0
 8000e1c:	45a0      	cmp	r8, r4
 8000e1e:	d907      	bls.n	8000e30 <__udivmoddi4+0x10c>
 8000e20:	193c      	adds	r4, r7, r4
 8000e22:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e26:	d202      	bcs.n	8000e2e <__udivmoddi4+0x10a>
 8000e28:	45a0      	cmp	r8, r4
 8000e2a:	f200 80d9 	bhi.w	8000fe0 <__udivmoddi4+0x2bc>
 8000e2e:	4618      	mov	r0, r3
 8000e30:	eba4 0408 	sub.w	r4, r4, r8
 8000e34:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e38:	e7bf      	b.n	8000dba <__udivmoddi4+0x96>
 8000e3a:	428b      	cmp	r3, r1
 8000e3c:	d909      	bls.n	8000e52 <__udivmoddi4+0x12e>
 8000e3e:	2d00      	cmp	r5, #0
 8000e40:	f000 80b1 	beq.w	8000fa6 <__udivmoddi4+0x282>
 8000e44:	2600      	movs	r6, #0
 8000e46:	e9c5 0100 	strd	r0, r1, [r5]
 8000e4a:	4630      	mov	r0, r6
 8000e4c:	4631      	mov	r1, r6
 8000e4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e52:	fab3 f683 	clz	r6, r3
 8000e56:	2e00      	cmp	r6, #0
 8000e58:	d14a      	bne.n	8000ef0 <__udivmoddi4+0x1cc>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d302      	bcc.n	8000e64 <__udivmoddi4+0x140>
 8000e5e:	4282      	cmp	r2, r0
 8000e60:	f200 80b8 	bhi.w	8000fd4 <__udivmoddi4+0x2b0>
 8000e64:	1a84      	subs	r4, r0, r2
 8000e66:	eb61 0103 	sbc.w	r1, r1, r3
 8000e6a:	2001      	movs	r0, #1
 8000e6c:	468c      	mov	ip, r1
 8000e6e:	2d00      	cmp	r5, #0
 8000e70:	d0a8      	beq.n	8000dc4 <__udivmoddi4+0xa0>
 8000e72:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e76:	e7a5      	b.n	8000dc4 <__udivmoddi4+0xa0>
 8000e78:	f1c2 0320 	rsb	r3, r2, #32
 8000e7c:	fa20 f603 	lsr.w	r6, r0, r3
 8000e80:	4097      	lsls	r7, r2
 8000e82:	fa01 f002 	lsl.w	r0, r1, r2
 8000e86:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e8a:	40d9      	lsrs	r1, r3
 8000e8c:	4330      	orrs	r0, r6
 8000e8e:	0c03      	lsrs	r3, r0, #16
 8000e90:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e94:	fa1f f887 	uxth.w	r8, r7
 8000e98:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e9c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ea0:	fb06 f108 	mul.w	r1, r6, r8
 8000ea4:	4299      	cmp	r1, r3
 8000ea6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eaa:	d909      	bls.n	8000ec0 <__udivmoddi4+0x19c>
 8000eac:	18fb      	adds	r3, r7, r3
 8000eae:	f106 3cff 	add.w	ip, r6, #4294967295
 8000eb2:	f080 808d 	bcs.w	8000fd0 <__udivmoddi4+0x2ac>
 8000eb6:	4299      	cmp	r1, r3
 8000eb8:	f240 808a 	bls.w	8000fd0 <__udivmoddi4+0x2ac>
 8000ebc:	3e02      	subs	r6, #2
 8000ebe:	443b      	add	r3, r7
 8000ec0:	1a5b      	subs	r3, r3, r1
 8000ec2:	b281      	uxth	r1, r0
 8000ec4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ec8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ecc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed0:	fb00 f308 	mul.w	r3, r0, r8
 8000ed4:	428b      	cmp	r3, r1
 8000ed6:	d907      	bls.n	8000ee8 <__udivmoddi4+0x1c4>
 8000ed8:	1879      	adds	r1, r7, r1
 8000eda:	f100 3cff 	add.w	ip, r0, #4294967295
 8000ede:	d273      	bcs.n	8000fc8 <__udivmoddi4+0x2a4>
 8000ee0:	428b      	cmp	r3, r1
 8000ee2:	d971      	bls.n	8000fc8 <__udivmoddi4+0x2a4>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	4439      	add	r1, r7
 8000ee8:	1acb      	subs	r3, r1, r3
 8000eea:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000eee:	e778      	b.n	8000de2 <__udivmoddi4+0xbe>
 8000ef0:	f1c6 0c20 	rsb	ip, r6, #32
 8000ef4:	fa03 f406 	lsl.w	r4, r3, r6
 8000ef8:	fa22 f30c 	lsr.w	r3, r2, ip
 8000efc:	431c      	orrs	r4, r3
 8000efe:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f02:	fa01 f306 	lsl.w	r3, r1, r6
 8000f06:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f0a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f0e:	431f      	orrs	r7, r3
 8000f10:	0c3b      	lsrs	r3, r7, #16
 8000f12:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f16:	fa1f f884 	uxth.w	r8, r4
 8000f1a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f1e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f22:	fb09 fa08 	mul.w	sl, r9, r8
 8000f26:	458a      	cmp	sl, r1
 8000f28:	fa02 f206 	lsl.w	r2, r2, r6
 8000f2c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f30:	d908      	bls.n	8000f44 <__udivmoddi4+0x220>
 8000f32:	1861      	adds	r1, r4, r1
 8000f34:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f38:	d248      	bcs.n	8000fcc <__udivmoddi4+0x2a8>
 8000f3a:	458a      	cmp	sl, r1
 8000f3c:	d946      	bls.n	8000fcc <__udivmoddi4+0x2a8>
 8000f3e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f42:	4421      	add	r1, r4
 8000f44:	eba1 010a 	sub.w	r1, r1, sl
 8000f48:	b2bf      	uxth	r7, r7
 8000f4a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f4e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f52:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f56:	fb00 f808 	mul.w	r8, r0, r8
 8000f5a:	45b8      	cmp	r8, r7
 8000f5c:	d907      	bls.n	8000f6e <__udivmoddi4+0x24a>
 8000f5e:	19e7      	adds	r7, r4, r7
 8000f60:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f64:	d22e      	bcs.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f66:	45b8      	cmp	r8, r7
 8000f68:	d92c      	bls.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f6a:	3802      	subs	r0, #2
 8000f6c:	4427      	add	r7, r4
 8000f6e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f72:	eba7 0708 	sub.w	r7, r7, r8
 8000f76:	fba0 8902 	umull	r8, r9, r0, r2
 8000f7a:	454f      	cmp	r7, r9
 8000f7c:	46c6      	mov	lr, r8
 8000f7e:	4649      	mov	r1, r9
 8000f80:	d31a      	bcc.n	8000fb8 <__udivmoddi4+0x294>
 8000f82:	d017      	beq.n	8000fb4 <__udivmoddi4+0x290>
 8000f84:	b15d      	cbz	r5, 8000f9e <__udivmoddi4+0x27a>
 8000f86:	ebb3 020e 	subs.w	r2, r3, lr
 8000f8a:	eb67 0701 	sbc.w	r7, r7, r1
 8000f8e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f92:	40f2      	lsrs	r2, r6
 8000f94:	ea4c 0202 	orr.w	r2, ip, r2
 8000f98:	40f7      	lsrs	r7, r6
 8000f9a:	e9c5 2700 	strd	r2, r7, [r5]
 8000f9e:	2600      	movs	r6, #0
 8000fa0:	4631      	mov	r1, r6
 8000fa2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fa6:	462e      	mov	r6, r5
 8000fa8:	4628      	mov	r0, r5
 8000faa:	e70b      	b.n	8000dc4 <__udivmoddi4+0xa0>
 8000fac:	4606      	mov	r6, r0
 8000fae:	e6e9      	b.n	8000d84 <__udivmoddi4+0x60>
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	e6fd      	b.n	8000db0 <__udivmoddi4+0x8c>
 8000fb4:	4543      	cmp	r3, r8
 8000fb6:	d2e5      	bcs.n	8000f84 <__udivmoddi4+0x260>
 8000fb8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000fbc:	eb69 0104 	sbc.w	r1, r9, r4
 8000fc0:	3801      	subs	r0, #1
 8000fc2:	e7df      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fc4:	4608      	mov	r0, r1
 8000fc6:	e7d2      	b.n	8000f6e <__udivmoddi4+0x24a>
 8000fc8:	4660      	mov	r0, ip
 8000fca:	e78d      	b.n	8000ee8 <__udivmoddi4+0x1c4>
 8000fcc:	4681      	mov	r9, r0
 8000fce:	e7b9      	b.n	8000f44 <__udivmoddi4+0x220>
 8000fd0:	4666      	mov	r6, ip
 8000fd2:	e775      	b.n	8000ec0 <__udivmoddi4+0x19c>
 8000fd4:	4630      	mov	r0, r6
 8000fd6:	e74a      	b.n	8000e6e <__udivmoddi4+0x14a>
 8000fd8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fdc:	4439      	add	r1, r7
 8000fde:	e713      	b.n	8000e08 <__udivmoddi4+0xe4>
 8000fe0:	3802      	subs	r0, #2
 8000fe2:	443c      	add	r4, r7
 8000fe4:	e724      	b.n	8000e30 <__udivmoddi4+0x10c>
 8000fe6:	bf00      	nop

08000fe8 <__aeabi_idiv0>:
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop

08000fec <PID_init>:
};
//Roll,Pitch,Yaw,z x y
float target_ver[6];
int pidinit = 0;
void PID_init()
{
 8000fec:	b480      	push	{r7}
 8000fee:	af00      	add	r7, sp, #0
    target_ver[0] = 0;
 8000ff0:	4b0b      	ldr	r3, [pc, #44]	; (8001020 <PID_init+0x34>)
 8000ff2:	f04f 0200 	mov.w	r2, #0
 8000ff6:	601a      	str	r2, [r3, #0]
    target_ver[1] = 0;
 8000ff8:	4b09      	ldr	r3, [pc, #36]	; (8001020 <PID_init+0x34>)
 8000ffa:	f04f 0200 	mov.w	r2, #0
 8000ffe:	605a      	str	r2, [r3, #4]
    target_ver[2] = yaw;
 8001000:	4b08      	ldr	r3, [pc, #32]	; (8001024 <PID_init+0x38>)
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	4a06      	ldr	r2, [pc, #24]	; (8001020 <PID_init+0x34>)
 8001006:	6093      	str	r3, [r2, #8]
    target_ver[3] = 0.2;
 8001008:	4b05      	ldr	r3, [pc, #20]	; (8001020 <PID_init+0x34>)
 800100a:	4a07      	ldr	r2, [pc, #28]	; (8001028 <PID_init+0x3c>)
 800100c:	60da      	str	r2, [r3, #12]
    pidinit = 1;
 800100e:	4b07      	ldr	r3, [pc, #28]	; (800102c <PID_init+0x40>)
 8001010:	2201      	movs	r2, #1
 8001012:	601a      	str	r2, [r3, #0]
}
 8001014:	bf00      	nop
 8001016:	46bd      	mov	sp, r7
 8001018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop
 8001020:	20000c90 	.word	0x20000c90
 8001024:	20000d04 	.word	0x20000d04
 8001028:	3e4ccccd 	.word	0x3e4ccccd
 800102c:	20000bc8 	.word	0x20000bc8

08001030 <PID_CTRL>:

void PID_CTRL() // encodeL encodeR
{
 8001030:	b480      	push	{r7}
 8001032:	b089      	sub	sp, #36	; 0x24
 8001034:	af00      	add	r7, sp, #0
    //out += Kpr * (err - err1) + Tir * err+Tdr*(err-2*err1+err2); //
    //PID =+P*(-)+I*
    float err[6];
    float tmp_yaw;
    tmp_yaw = target_ver[2];
 8001036:	4b99      	ldr	r3, [pc, #612]	; (800129c <PID_CTRL+0x26c>)
 8001038:	689b      	ldr	r3, [r3, #8]
 800103a:	61fb      	str	r3, [r7, #28]
    if (tmp_yaw > 180)
 800103c:	edd7 7a07 	vldr	s15, [r7, #28]
 8001040:	ed9f 7a97 	vldr	s14, [pc, #604]	; 80012a0 <PID_CTRL+0x270>
 8001044:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001048:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800104c:	dd08      	ble.n	8001060 <PID_CTRL+0x30>
    	tmp_yaw = target_ver[2] - 360;
 800104e:	4b93      	ldr	r3, [pc, #588]	; (800129c <PID_CTRL+0x26c>)
 8001050:	edd3 7a02 	vldr	s15, [r3, #8]
 8001054:	ed9f 7a93 	vldr	s14, [pc, #588]	; 80012a4 <PID_CTRL+0x274>
 8001058:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800105c:	edc7 7a07 	vstr	s15, [r7, #28]
    if (tmp_yaw < -180)
 8001060:	edd7 7a07 	vldr	s15, [r7, #28]
 8001064:	ed9f 7a90 	vldr	s14, [pc, #576]	; 80012a8 <PID_CTRL+0x278>
 8001068:	eef4 7ac7 	vcmpe.f32	s15, s14
 800106c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001070:	d508      	bpl.n	8001084 <PID_CTRL+0x54>
    	tmp_yaw = target_ver[2] + 360;
 8001072:	4b8a      	ldr	r3, [pc, #552]	; (800129c <PID_CTRL+0x26c>)
 8001074:	edd3 7a02 	vldr	s15, [r3, #8]
 8001078:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 80012a4 <PID_CTRL+0x274>
 800107c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001080:	edc7 7a07 	vstr	s15, [r7, #28]

    err[0] = target_ver[0] - roll;  //
 8001084:	4b85      	ldr	r3, [pc, #532]	; (800129c <PID_CTRL+0x26c>)
 8001086:	ed93 7a00 	vldr	s14, [r3]
 800108a:	4b88      	ldr	r3, [pc, #544]	; (80012ac <PID_CTRL+0x27c>)
 800108c:	edd3 7a00 	vldr	s15, [r3]
 8001090:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001094:	edc7 7a00 	vstr	s15, [r7]
    err[1] = target_ver[1] - pitch; //
 8001098:	4b80      	ldr	r3, [pc, #512]	; (800129c <PID_CTRL+0x26c>)
 800109a:	ed93 7a01 	vldr	s14, [r3, #4]
 800109e:	4b84      	ldr	r3, [pc, #528]	; (80012b0 <PID_CTRL+0x280>)
 80010a0:	edd3 7a00 	vldr	s15, [r3]
 80010a4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80010a8:	edc7 7a01 	vstr	s15, [r7, #4]
    err[2] = tmp_yaw - yaw;   //
 80010ac:	4b81      	ldr	r3, [pc, #516]	; (80012b4 <PID_CTRL+0x284>)
 80010ae:	edd3 7a00 	vldr	s15, [r3]
 80010b2:	ed97 7a07 	vldr	s14, [r7, #28]
 80010b6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80010ba:	edc7 7a02 	vstr	s15, [r7, #8]

    if (err[2] > 180)
 80010be:	edd7 7a02 	vldr	s15, [r7, #8]
 80010c2:	ed9f 7a77 	vldr	s14, [pc, #476]	; 80012a0 <PID_CTRL+0x270>
 80010c6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010ce:	dd07      	ble.n	80010e0 <PID_CTRL+0xb0>
        err[2] -= 360;
 80010d0:	edd7 7a02 	vldr	s15, [r7, #8]
 80010d4:	ed9f 7a73 	vldr	s14, [pc, #460]	; 80012a4 <PID_CTRL+0x274>
 80010d8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80010dc:	edc7 7a02 	vstr	s15, [r7, #8]
    if (err[2] < -180)
 80010e0:	edd7 7a02 	vldr	s15, [r7, #8]
 80010e4:	ed9f 7a70 	vldr	s14, [pc, #448]	; 80012a8 <PID_CTRL+0x278>
 80010e8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010f0:	d507      	bpl.n	8001102 <PID_CTRL+0xd2>
        err[2] += 360;
 80010f2:	edd7 7a02 	vldr	s15, [r7, #8]
 80010f6:	ed9f 7a6b 	vldr	s14, [pc, #428]	; 80012a4 <PID_CTRL+0x274>
 80010fa:	ee77 7a87 	vadd.f32	s15, s15, s14
 80010fe:	edc7 7a02 	vstr	s15, [r7, #8]

    err[3] = target_ver[3] - deep; //
 8001102:	4b66      	ldr	r3, [pc, #408]	; (800129c <PID_CTRL+0x26c>)
 8001104:	ed93 7a03 	vldr	s14, [r3, #12]
 8001108:	4b6b      	ldr	r3, [pc, #428]	; (80012b8 <PID_CTRL+0x288>)
 800110a:	edd3 7a00 	vldr	s15, [r3]
 800110e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001112:	edc7 7a03 	vstr	s15, [r7, #12]
    err[4] = target_ver[4]; //
 8001116:	4b61      	ldr	r3, [pc, #388]	; (800129c <PID_CTRL+0x26c>)
 8001118:	691b      	ldr	r3, [r3, #16]
 800111a:	613b      	str	r3, [r7, #16]
    err[5] = target_ver[5]; //
 800111c:	4b5f      	ldr	r3, [pc, #380]	; (800129c <PID_CTRL+0x26c>)
 800111e:	695b      	ldr	r3, [r3, #20]
 8001120:	617b      	str	r3, [r7, #20]
    for (int i = 0; i < 6; i++)
 8001122:	2300      	movs	r3, #0
 8001124:	61bb      	str	r3, [r7, #24]
 8001126:	e0ad      	b.n	8001284 <PID_CTRL+0x254>
    {
        pid_ver[i][3] += pid_ver[i][0] * (err[i] - pid_ver[i][4]) + pid_ver[i][1] * err[i] + pid_ver[i][2] * (err[i] - 2 * pid_ver[i][4] + pid_ver[i][5]);
 8001128:	4964      	ldr	r1, [pc, #400]	; (80012bc <PID_CTRL+0x28c>)
 800112a:	69ba      	ldr	r2, [r7, #24]
 800112c:	4613      	mov	r3, r2
 800112e:	00db      	lsls	r3, r3, #3
 8001130:	1a9b      	subs	r3, r3, r2
 8001132:	009b      	lsls	r3, r3, #2
 8001134:	440b      	add	r3, r1
 8001136:	330c      	adds	r3, #12
 8001138:	ed93 7a00 	vldr	s14, [r3]
 800113c:	495f      	ldr	r1, [pc, #380]	; (80012bc <PID_CTRL+0x28c>)
 800113e:	69ba      	ldr	r2, [r7, #24]
 8001140:	4613      	mov	r3, r2
 8001142:	00db      	lsls	r3, r3, #3
 8001144:	1a9b      	subs	r3, r3, r2
 8001146:	009b      	lsls	r3, r3, #2
 8001148:	440b      	add	r3, r1
 800114a:	edd3 6a00 	vldr	s13, [r3]
 800114e:	69bb      	ldr	r3, [r7, #24]
 8001150:	009b      	lsls	r3, r3, #2
 8001152:	f107 0220 	add.w	r2, r7, #32
 8001156:	4413      	add	r3, r2
 8001158:	3b20      	subs	r3, #32
 800115a:	ed93 6a00 	vldr	s12, [r3]
 800115e:	4957      	ldr	r1, [pc, #348]	; (80012bc <PID_CTRL+0x28c>)
 8001160:	69ba      	ldr	r2, [r7, #24]
 8001162:	4613      	mov	r3, r2
 8001164:	00db      	lsls	r3, r3, #3
 8001166:	1a9b      	subs	r3, r3, r2
 8001168:	009b      	lsls	r3, r3, #2
 800116a:	440b      	add	r3, r1
 800116c:	3310      	adds	r3, #16
 800116e:	edd3 7a00 	vldr	s15, [r3]
 8001172:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001176:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800117a:	4950      	ldr	r1, [pc, #320]	; (80012bc <PID_CTRL+0x28c>)
 800117c:	69ba      	ldr	r2, [r7, #24]
 800117e:	4613      	mov	r3, r2
 8001180:	00db      	lsls	r3, r3, #3
 8001182:	1a9b      	subs	r3, r3, r2
 8001184:	009b      	lsls	r3, r3, #2
 8001186:	440b      	add	r3, r1
 8001188:	3304      	adds	r3, #4
 800118a:	ed93 6a00 	vldr	s12, [r3]
 800118e:	69bb      	ldr	r3, [r7, #24]
 8001190:	009b      	lsls	r3, r3, #2
 8001192:	f107 0220 	add.w	r2, r7, #32
 8001196:	4413      	add	r3, r2
 8001198:	3b20      	subs	r3, #32
 800119a:	edd3 7a00 	vldr	s15, [r3]
 800119e:	ee66 7a27 	vmul.f32	s15, s12, s15
 80011a2:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80011a6:	4945      	ldr	r1, [pc, #276]	; (80012bc <PID_CTRL+0x28c>)
 80011a8:	69ba      	ldr	r2, [r7, #24]
 80011aa:	4613      	mov	r3, r2
 80011ac:	00db      	lsls	r3, r3, #3
 80011ae:	1a9b      	subs	r3, r3, r2
 80011b0:	009b      	lsls	r3, r3, #2
 80011b2:	440b      	add	r3, r1
 80011b4:	3308      	adds	r3, #8
 80011b6:	ed93 6a00 	vldr	s12, [r3]
 80011ba:	69bb      	ldr	r3, [r7, #24]
 80011bc:	009b      	lsls	r3, r3, #2
 80011be:	f107 0220 	add.w	r2, r7, #32
 80011c2:	4413      	add	r3, r2
 80011c4:	3b20      	subs	r3, #32
 80011c6:	edd3 5a00 	vldr	s11, [r3]
 80011ca:	493c      	ldr	r1, [pc, #240]	; (80012bc <PID_CTRL+0x28c>)
 80011cc:	69ba      	ldr	r2, [r7, #24]
 80011ce:	4613      	mov	r3, r2
 80011d0:	00db      	lsls	r3, r3, #3
 80011d2:	1a9b      	subs	r3, r3, r2
 80011d4:	009b      	lsls	r3, r3, #2
 80011d6:	440b      	add	r3, r1
 80011d8:	3310      	adds	r3, #16
 80011da:	edd3 7a00 	vldr	s15, [r3]
 80011de:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80011e2:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80011e6:	4935      	ldr	r1, [pc, #212]	; (80012bc <PID_CTRL+0x28c>)
 80011e8:	69ba      	ldr	r2, [r7, #24]
 80011ea:	4613      	mov	r3, r2
 80011ec:	00db      	lsls	r3, r3, #3
 80011ee:	1a9b      	subs	r3, r3, r2
 80011f0:	009b      	lsls	r3, r3, #2
 80011f2:	440b      	add	r3, r1
 80011f4:	3314      	adds	r3, #20
 80011f6:	edd3 7a00 	vldr	s15, [r3]
 80011fa:	ee75 7aa7 	vadd.f32	s15, s11, s15
 80011fe:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001202:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001206:	ee77 7a27 	vadd.f32	s15, s14, s15
 800120a:	492c      	ldr	r1, [pc, #176]	; (80012bc <PID_CTRL+0x28c>)
 800120c:	69ba      	ldr	r2, [r7, #24]
 800120e:	4613      	mov	r3, r2
 8001210:	00db      	lsls	r3, r3, #3
 8001212:	1a9b      	subs	r3, r3, r2
 8001214:	009b      	lsls	r3, r3, #2
 8001216:	440b      	add	r3, r1
 8001218:	330c      	adds	r3, #12
 800121a:	edc3 7a00 	vstr	s15, [r3]
        dof6[i] = pid_ver[i][3];       //6
 800121e:	4927      	ldr	r1, [pc, #156]	; (80012bc <PID_CTRL+0x28c>)
 8001220:	69ba      	ldr	r2, [r7, #24]
 8001222:	4613      	mov	r3, r2
 8001224:	00db      	lsls	r3, r3, #3
 8001226:	1a9b      	subs	r3, r3, r2
 8001228:	009b      	lsls	r3, r3, #2
 800122a:	440b      	add	r3, r1
 800122c:	330c      	adds	r3, #12
 800122e:	681a      	ldr	r2, [r3, #0]
 8001230:	4923      	ldr	r1, [pc, #140]	; (80012c0 <PID_CTRL+0x290>)
 8001232:	69bb      	ldr	r3, [r7, #24]
 8001234:	009b      	lsls	r3, r3, #2
 8001236:	440b      	add	r3, r1
 8001238:	601a      	str	r2, [r3, #0]
        pid_ver[i][5] = pid_ver[i][4]; //
 800123a:	4920      	ldr	r1, [pc, #128]	; (80012bc <PID_CTRL+0x28c>)
 800123c:	69ba      	ldr	r2, [r7, #24]
 800123e:	4613      	mov	r3, r2
 8001240:	00db      	lsls	r3, r3, #3
 8001242:	1a9b      	subs	r3, r3, r2
 8001244:	009b      	lsls	r3, r3, #2
 8001246:	440b      	add	r3, r1
 8001248:	3310      	adds	r3, #16
 800124a:	6819      	ldr	r1, [r3, #0]
 800124c:	481b      	ldr	r0, [pc, #108]	; (80012bc <PID_CTRL+0x28c>)
 800124e:	69ba      	ldr	r2, [r7, #24]
 8001250:	4613      	mov	r3, r2
 8001252:	00db      	lsls	r3, r3, #3
 8001254:	1a9b      	subs	r3, r3, r2
 8001256:	009b      	lsls	r3, r3, #2
 8001258:	4403      	add	r3, r0
 800125a:	3314      	adds	r3, #20
 800125c:	6019      	str	r1, [r3, #0]
        pid_ver[i][4] = err[i];        //
 800125e:	69bb      	ldr	r3, [r7, #24]
 8001260:	009b      	lsls	r3, r3, #2
 8001262:	f107 0220 	add.w	r2, r7, #32
 8001266:	4413      	add	r3, r2
 8001268:	3b20      	subs	r3, #32
 800126a:	6819      	ldr	r1, [r3, #0]
 800126c:	4813      	ldr	r0, [pc, #76]	; (80012bc <PID_CTRL+0x28c>)
 800126e:	69ba      	ldr	r2, [r7, #24]
 8001270:	4613      	mov	r3, r2
 8001272:	00db      	lsls	r3, r3, #3
 8001274:	1a9b      	subs	r3, r3, r2
 8001276:	009b      	lsls	r3, r3, #2
 8001278:	4403      	add	r3, r0
 800127a:	3310      	adds	r3, #16
 800127c:	6019      	str	r1, [r3, #0]
    for (int i = 0; i < 6; i++)
 800127e:	69bb      	ldr	r3, [r7, #24]
 8001280:	3301      	adds	r3, #1
 8001282:	61bb      	str	r3, [r7, #24]
 8001284:	69bb      	ldr	r3, [r7, #24]
 8001286:	2b05      	cmp	r3, #5
 8001288:	f77f af4e 	ble.w	8001128 <PID_CTRL+0xf8>
    }
}
 800128c:	bf00      	nop
 800128e:	bf00      	nop
 8001290:	3724      	adds	r7, #36	; 0x24
 8001292:	46bd      	mov	sp, r7
 8001294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001298:	4770      	bx	lr
 800129a:	bf00      	nop
 800129c:	20000c90 	.word	0x20000c90
 80012a0:	43340000 	.word	0x43340000
 80012a4:	43b40000 	.word	0x43b40000
 80012a8:	c3340000 	.word	0xc3340000
 80012ac:	20000d0c 	.word	0x20000d0c
 80012b0:	20000d08 	.word	0x20000d08
 80012b4:	20000d04 	.word	0x20000d04
 80012b8:	20000d10 	.word	0x20000d10
 80012bc:	20000000 	.word	0x20000000
 80012c0:	20000bcc 	.word	0x20000bcc

080012c4 <VRUinit>:
float pitch, roll, yaw,*dat;
int tim;
//UART_HandleTypeDef *VRUhuart;

void VRUinit(UART_HandleTypeDef *huart)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b082      	sub	sp, #8
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
	//VRUhuart = huart;
    __HAL_UART_ENABLE_IT(huart, UART_IT_IDLE);
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	68da      	ldr	r2, [r3, #12]
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	f042 0210 	orr.w	r2, r2, #16
 80012da:	60da      	str	r2, [r3, #12]
    HAL_UART_Receive_DMA(huart, ch110, 82);
 80012dc:	2252      	movs	r2, #82	; 0x52
 80012de:	4904      	ldr	r1, [pc, #16]	; (80012f0 <VRUinit+0x2c>)
 80012e0:	6878      	ldr	r0, [r7, #4]
 80012e2:	f006 f809 	bl	80072f8 <HAL_UART_Receive_DMA>
}
 80012e6:	bf00      	nop
 80012e8:	3708      	adds	r7, #8
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bd80      	pop	{r7, pc}
 80012ee:	bf00      	nop
 80012f0:	20000cb0 	.word	0x20000cb0

080012f4 <VRUupdate>:
//  
void VRUupdate()
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b082      	sub	sp, #8
 80012f8:	af00      	add	r7, sp, #0
	float * datflo;
	datflo=(float *) (ch110 + 18);
 80012fa:	4b15      	ldr	r3, [pc, #84]	; (8001350 <VRUupdate+0x5c>)
 80012fc:	603b      	str	r3, [r7, #0]
	/*
	roll = *(float *) (ch110 + 54);
	pitch = *(float *) (ch110 + 58);
	yaw = *(float *) (ch110 + 62);
	*/
	roll = datflo[9];
 80012fe:	683b      	ldr	r3, [r7, #0]
 8001300:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001302:	4a14      	ldr	r2, [pc, #80]	; (8001354 <VRUupdate+0x60>)
 8001304:	6013      	str	r3, [r2, #0]
	pitch = datflo[10];
 8001306:	683b      	ldr	r3, [r7, #0]
 8001308:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800130a:	4a13      	ldr	r2, [pc, #76]	; (8001358 <VRUupdate+0x64>)
 800130c:	6013      	str	r3, [r2, #0]
	yaw = datflo[11];
 800130e:	683b      	ldr	r3, [r7, #0]
 8001310:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001312:	4a12      	ldr	r2, [pc, #72]	; (800135c <VRUupdate+0x68>)
 8001314:	6013      	str	r3, [r2, #0]

	for(int i=0;i<16;i++)
 8001316:	2300      	movs	r3, #0
 8001318:	607b      	str	r3, [r7, #4]
 800131a:	e00c      	b.n	8001336 <VRUupdate+0x42>
	{
		frame.fdata[i] = datflo[i];
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	009b      	lsls	r3, r3, #2
 8001320:	683a      	ldr	r2, [r7, #0]
 8001322:	4413      	add	r3, r2
 8001324:	681a      	ldr	r2, [r3, #0]
 8001326:	490e      	ldr	r1, [pc, #56]	; (8001360 <VRUupdate+0x6c>)
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	009b      	lsls	r3, r3, #2
 800132c:	440b      	add	r3, r1
 800132e:	601a      	str	r2, [r3, #0]
	for(int i=0;i<16;i++)
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	3301      	adds	r3, #1
 8001334:	607b      	str	r3, [r7, #4]
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	2b0f      	cmp	r3, #15
 800133a:	ddef      	ble.n	800131c <VRUupdate+0x28>
		//3XYZ
		//6XYZ
		//9Roll Pitch Yaw
		//12WXYZ
	}
    if(pidinit == 0)
 800133c:	4b09      	ldr	r3, [pc, #36]	; (8001364 <VRUupdate+0x70>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	2b00      	cmp	r3, #0
 8001342:	d101      	bne.n	8001348 <VRUupdate+0x54>
        PID_init();
 8001344:	f7ff fe52 	bl	8000fec <PID_init>
    if(pidinit == 1)
    {
        PID_CTRL();
        setmotor();
    }*/
}
 8001348:	bf00      	nop
 800134a:	3708      	adds	r7, #8
 800134c:	46bd      	mov	sp, r7
 800134e:	bd80      	pop	{r7, pc}
 8001350:	20000cc2 	.word	0x20000cc2
 8001354:	20000d0c 	.word	0x20000d0c
 8001358:	20000d08 	.word	0x20000d08
 800135c:	20000d04 	.word	0x20000d04
 8001360:	200000a8 	.word	0x200000a8
 8001364:	20000bc8 	.word	0x20000bc8

08001368 <VRUerror>:
void VRUerror(UART_HandleTypeDef *huart)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b082      	sub	sp, #8
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
    HAL_UART_AbortReceive(huart);
 8001370:	6878      	ldr	r0, [r7, #4]
 8001372:	f005 fff1 	bl	8007358 <HAL_UART_AbortReceive>
    HAL_UART_Receive_DMA(huart, ch110, 82);
 8001376:	2252      	movs	r2, #82	; 0x52
 8001378:	4903      	ldr	r1, [pc, #12]	; (8001388 <VRUerror+0x20>)
 800137a:	6878      	ldr	r0, [r7, #4]
 800137c:	f005 ffbc 	bl	80072f8 <HAL_UART_Receive_DMA>
}
 8001380:	bf00      	nop
 8001382:	3708      	adds	r7, #8
 8001384:	46bd      	mov	sp, r7
 8001386:	bd80      	pop	{r7, pc}
 8001388:	20000cb0 	.word	0x20000cb0

0800138c <deepSensorInit>:

unsigned char deepSensorBuff[20];
float deep,temperature;

void deepSensorInit(UART_HandleTypeDef *huart)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b082      	sub	sp, #8
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
    __HAL_UART_ENABLE_IT(huart, UART_IT_IDLE);
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	68da      	ldr	r2, [r3, #12]
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	f042 0210 	orr.w	r2, r2, #16
 80013a2:	60da      	str	r2, [r3, #12]
    HAL_UART_Receive_DMA(huart, deepSensorBuff, 20);
 80013a4:	2214      	movs	r2, #20
 80013a6:	4904      	ldr	r1, [pc, #16]	; (80013b8 <deepSensorInit+0x2c>)
 80013a8:	6878      	ldr	r0, [r7, #4]
 80013aa:	f005 ffa5 	bl	80072f8 <HAL_UART_Receive_DMA>
}
 80013ae:	bf00      	nop
 80013b0:	3708      	adds	r7, #8
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}
 80013b6:	bf00      	nop
 80013b8:	20000d18 	.word	0x20000d18

080013bc <deepSensorUpdate>:

void deepSensorUpdate(unsigned char *deepSsensorBuff)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b082      	sub	sp, #8
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
	sscanf((char *)deepSensorBuff,"T=%fD=%f",&temperature,&deep);
 80013c4:	4b08      	ldr	r3, [pc, #32]	; (80013e8 <deepSensorUpdate+0x2c>)
 80013c6:	4a09      	ldr	r2, [pc, #36]	; (80013ec <deepSensorUpdate+0x30>)
 80013c8:	4909      	ldr	r1, [pc, #36]	; (80013f0 <deepSensorUpdate+0x34>)
 80013ca:	480a      	ldr	r0, [pc, #40]	; (80013f4 <deepSensorUpdate+0x38>)
 80013cc:	f006 fee8 	bl	80081a0 <sscanf>
	frame.fdata[27]=deep;
 80013d0:	4b05      	ldr	r3, [pc, #20]	; (80013e8 <deepSensorUpdate+0x2c>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	4a08      	ldr	r2, [pc, #32]	; (80013f8 <deepSensorUpdate+0x3c>)
 80013d6:	66d3      	str	r3, [r2, #108]	; 0x6c
	frame.fdata[28]=temperature;
 80013d8:	4b04      	ldr	r3, [pc, #16]	; (80013ec <deepSensorUpdate+0x30>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	4a06      	ldr	r2, [pc, #24]	; (80013f8 <deepSensorUpdate+0x3c>)
 80013de:	6713      	str	r3, [r2, #112]	; 0x70
}
 80013e0:	bf00      	nop
 80013e2:	3708      	adds	r7, #8
 80013e4:	46bd      	mov	sp, r7
 80013e6:	bd80      	pop	{r7, pc}
 80013e8:	20000d10 	.word	0x20000d10
 80013ec:	20000d14 	.word	0x20000d14
 80013f0:	0800fc10 	.word	0x0800fc10
 80013f4:	20000d18 	.word	0x20000d18
 80013f8:	200000a8 	.word	0x200000a8

080013fc <deepSensorerr>:

void deepSensorerr(UART_HandleTypeDef *huart)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b082      	sub	sp, #8
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
    HAL_UART_AbortReceive(huart);
 8001404:	6878      	ldr	r0, [r7, #4]
 8001406:	f005 ffa7 	bl	8007358 <HAL_UART_AbortReceive>
    HAL_UART_Receive_DMA(huart, deepSensorBuff, 20);
 800140a:	2214      	movs	r2, #20
 800140c:	4903      	ldr	r1, [pc, #12]	; (800141c <deepSensorerr+0x20>)
 800140e:	6878      	ldr	r0, [r7, #4]
 8001410:	f005 ff72 	bl	80072f8 <HAL_UART_Receive_DMA>
}
 8001414:	bf00      	nop
 8001416:	3708      	adds	r7, #8
 8001418:	46bd      	mov	sp, r7
 800141a:	bd80      	pop	{r7, pc}
 800141c:	20000d18 	.word	0x20000d18

08001420 <_write>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len) {
 8001420:	b580      	push	{r7, lr}
 8001422:	b084      	sub	sp, #16
 8001424:	af00      	add	r7, sp, #0
 8001426:	60f8      	str	r0, [r7, #12]
 8001428:	60b9      	str	r1, [r7, #8]
 800142a:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*) ptr, len, 300);
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	b29a      	uxth	r2, r3
 8001430:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8001434:	68b9      	ldr	r1, [r7, #8]
 8001436:	4804      	ldr	r0, [pc, #16]	; (8001448 <_write+0x28>)
 8001438:	f005 fe87 	bl	800714a <HAL_UART_Transmit>
	return len;
 800143c:	687b      	ldr	r3, [r7, #4]
}
 800143e:	4618      	mov	r0, r3
 8001440:	3710      	adds	r7, #16
 8001442:	46bd      	mov	sp, r7
 8001444:	bd80      	pop	{r7, pc}
 8001446:	bf00      	nop
 8001448:	2000109c 	.word	0x2000109c

0800144c <HAL_UART_RxCpltCallback>:
void delay_ms(unsigned int ms) {
	HAL_Delay(ms);
	return;
}
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b082      	sub	sp, #8
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
	if(&huart2==huart)
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	4a08      	ldr	r2, [pc, #32]	; (8001478 <HAL_UART_RxCpltCallback+0x2c>)
 8001458:	4293      	cmp	r3, r2
 800145a:	d102      	bne.n	8001462 <HAL_UART_RxCpltCallback+0x16>
	{
		VRUupdate();
 800145c:	f7ff ff4a 	bl	80012f4 <VRUupdate>
	}else if(&huart4==huart)
	 {
		raspiUpdate();
	}
}
 8001460:	e005      	b.n	800146e <HAL_UART_RxCpltCallback+0x22>
	}else if(&huart4==huart)
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	4a05      	ldr	r2, [pc, #20]	; (800147c <HAL_UART_RxCpltCallback+0x30>)
 8001466:	4293      	cmp	r3, r2
 8001468:	d101      	bne.n	800146e <HAL_UART_RxCpltCallback+0x22>
		raspiUpdate();
 800146a:	f001 fb3d 	bl	8002ae8 <raspiUpdate>
}
 800146e:	bf00      	nop
 8001470:	3708      	adds	r7, #8
 8001472:	46bd      	mov	sp, r7
 8001474:	bd80      	pop	{r7, pc}
 8001476:	bf00      	nop
 8001478:	2000120c 	.word	0x2000120c
 800147c:	20001128 	.word	0x20001128

08001480 <HAL_UART_ErrorCallback>:
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b082      	sub	sp, #8
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
	if(&huart2==huart)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	4a13      	ldr	r2, [pc, #76]	; (80014d8 <HAL_UART_ErrorCallback+0x58>)
 800148c:	4293      	cmp	r3, r2
 800148e:	d103      	bne.n	8001498 <HAL_UART_ErrorCallback+0x18>
	{
		VRUerror(huart);
 8001490:	6878      	ldr	r0, [r7, #4]
 8001492:	f7ff ff69 	bl	8001368 <VRUerror>
		deepSensorerr(huart);
	}else if(&huart4==huart)
	{
		raspierr(huart);
	}
}
 8001496:	e01a      	b.n	80014ce <HAL_UART_ErrorCallback+0x4e>
	}else if(&huart1==huart)
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	4a10      	ldr	r2, [pc, #64]	; (80014dc <HAL_UART_ErrorCallback+0x5c>)
 800149c:	4293      	cmp	r3, r2
 800149e:	d016      	beq.n	80014ce <HAL_UART_ErrorCallback+0x4e>
	}else if(&huart5==huart)
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	4a0f      	ldr	r2, [pc, #60]	; (80014e0 <HAL_UART_ErrorCallback+0x60>)
 80014a4:	4293      	cmp	r3, r2
 80014a6:	d103      	bne.n	80014b0 <HAL_UART_ErrorCallback+0x30>
		remoteerr(huart);
 80014a8:	6878      	ldr	r0, [r7, #4]
 80014aa:	f001 fcbd 	bl	8002e28 <remoteerr>
}
 80014ae:	e00e      	b.n	80014ce <HAL_UART_ErrorCallback+0x4e>
	}else if(&huart3==huart)
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	4a0c      	ldr	r2, [pc, #48]	; (80014e4 <HAL_UART_ErrorCallback+0x64>)
 80014b4:	4293      	cmp	r3, r2
 80014b6:	d103      	bne.n	80014c0 <HAL_UART_ErrorCallback+0x40>
		deepSensorerr(huart);
 80014b8:	6878      	ldr	r0, [r7, #4]
 80014ba:	f7ff ff9f 	bl	80013fc <deepSensorerr>
}
 80014be:	e006      	b.n	80014ce <HAL_UART_ErrorCallback+0x4e>
	}else if(&huart4==huart)
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	4a09      	ldr	r2, [pc, #36]	; (80014e8 <HAL_UART_ErrorCallback+0x68>)
 80014c4:	4293      	cmp	r3, r2
 80014c6:	d102      	bne.n	80014ce <HAL_UART_ErrorCallback+0x4e>
		raspierr(huart);
 80014c8:	6878      	ldr	r0, [r7, #4]
 80014ca:	f001 fb81 	bl	8002bd0 <raspierr>
}
 80014ce:	bf00      	nop
 80014d0:	3708      	adds	r7, #8
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}
 80014d6:	bf00      	nop
 80014d8:	2000120c 	.word	0x2000120c
 80014dc:	2000109c 	.word	0x2000109c
 80014e0:	20000fb0 	.word	0x20000fb0
 80014e4:	20000edc 	.word	0x20000edc
 80014e8:	20001128 	.word	0x20001128

080014ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b082      	sub	sp, #8
 80014f0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014f2:	f002 fc55 	bl	8003da0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014f6:	f000 f889 	bl	800160c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014fa:	f000 fddd 	bl	80020b8 <MX_GPIO_Init>
  MX_DMA_Init();
 80014fe:	f000 fd8d 	bl	800201c <MX_DMA_Init>
  MX_ADC1_Init();
 8001502:	f000 f8ed 	bl	80016e0 <MX_ADC1_Init>
  MX_SPI1_Init();
 8001506:	f000 f93d 	bl	8001784 <MX_SPI1_Init>
  MX_TIM1_Init();
 800150a:	f000 f971 	bl	80017f0 <MX_TIM1_Init>
  MX_TIM2_Init();
 800150e:	f000 f9bf 	bl	8001890 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001512:	f000 fa09 	bl	8001928 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001516:	f000 fa9f 	bl	8001a58 <MX_TIM4_Init>
  MX_TIM5_Init();
 800151a:	f000 fb35 	bl	8001b88 <MX_TIM5_Init>
  MX_TIM8_Init();
 800151e:	f000 fb97 	bl	8001c50 <MX_TIM8_Init>
  MX_UART4_Init();
 8001522:	f000 fca9 	bl	8001e78 <MX_UART4_Init>
  MX_UART5_Init();
 8001526:	f000 fcd1 	bl	8001ecc <MX_UART5_Init>
  MX_USART1_UART_Init();
 800152a:	f000 fcf9 	bl	8001f20 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 800152e:	f000 fd21 	bl	8001f74 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8001532:	f000 fd49 	bl	8001fc8 <MX_USART3_UART_Init>
  MX_TIM12_Init();
 8001536:	f000 fc4f 	bl	8001dd8 <MX_TIM12_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim2);//delay function sppeeort
 800153a:	4827      	ldr	r0, [pc, #156]	; (80015d8 <main+0xec>)
 800153c:	f004 fd24 	bl	8005f88 <HAL_TIM_Base_Start>

  motorinit();
 8001540:	f000 fed0 	bl	80022e4 <motorinit>

	HAL_TIM_Base_Start_IT(&htim1);
 8001544:	4825      	ldr	r0, [pc, #148]	; (80015dc <main+0xf0>)
 8001546:	f004 fd87 	bl	8006058 <HAL_TIM_Base_Start_IT>

	VRUinit(&huart2);
 800154a:	4825      	ldr	r0, [pc, #148]	; (80015e0 <main+0xf4>)
 800154c:	f7ff feba 	bl	80012c4 <VRUinit>
	OLED_Init();
 8001550:	f001 fa04 	bl	800295c <OLED_Init>
	//PID_init();
	remoteInit(&huart5);
 8001554:	4823      	ldr	r0, [pc, #140]	; (80015e4 <main+0xf8>)
 8001556:	f001 fb4d 	bl	8002bf4 <remoteInit>
	raspiInit(&huart4);
 800155a:	4823      	ldr	r0, [pc, #140]	; (80015e8 <main+0xfc>)
 800155c:	f001 faaa 	bl	8002ab4 <raspiInit>
	deepSensorInit(&huart3);
 8001560:	4822      	ldr	r0, [pc, #136]	; (80015ec <main+0x100>)
 8001562:	f7ff ff13 	bl	800138c <deepSensorInit>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  printf("hello\r\n");
 8001566:	4822      	ldr	r0, [pc, #136]	; (80015f0 <main+0x104>)
 8001568:	f006 fe12 	bl	8008190 <puts>
  OLED_ShowString(0,0,"runing...");
 800156c:	4a21      	ldr	r2, [pc, #132]	; (80015f4 <main+0x108>)
 800156e:	2100      	movs	r1, #0
 8001570:	2000      	movs	r0, #0
 8001572:	f001 f9c1 	bl	80028f8 <OLED_ShowString>

  while (1)
  {
	  OLED_ShowString(0,12,"run time:");
 8001576:	4a20      	ldr	r2, [pc, #128]	; (80015f8 <main+0x10c>)
 8001578:	210c      	movs	r1, #12
 800157a:	2000      	movs	r0, #0
 800157c:	f001 f9bc 	bl	80028f8 <OLED_ShowString>
	  OLED_ShowNumber(0, 24, HAL_GetTick()/1000, 3, 12);
 8001580:	f002 fc44 	bl	8003e0c <HAL_GetTick>
 8001584:	4603      	mov	r3, r0
 8001586:	4a1d      	ldr	r2, [pc, #116]	; (80015fc <main+0x110>)
 8001588:	fba2 2303 	umull	r2, r3, r2, r3
 800158c:	099a      	lsrs	r2, r3, #6
 800158e:	230c      	movs	r3, #12
 8001590:	9300      	str	r3, [sp, #0]
 8001592:	2303      	movs	r3, #3
 8001594:	2118      	movs	r1, #24
 8001596:	2000      	movs	r0, #0
 8001598:	f001 f940 	bl	800281c <OLED_ShowNumber>
	  OLED_ShowNumber(0, 36, raspiBuffer[10], 3, 12);
 800159c:	4b18      	ldr	r3, [pc, #96]	; (8001600 <main+0x114>)
 800159e:	7a9b      	ldrb	r3, [r3, #10]
 80015a0:	461a      	mov	r2, r3
 80015a2:	230c      	movs	r3, #12
 80015a4:	9300      	str	r3, [sp, #0]
 80015a6:	2303      	movs	r3, #3
 80015a8:	2124      	movs	r1, #36	; 0x24
 80015aa:	2000      	movs	r0, #0
 80015ac:	f001 f936 	bl	800281c <OLED_ShowNumber>
	  OLED_ShowNumber(0, 48, (int)(deep*100), 3, 12);
 80015b0:	4b14      	ldr	r3, [pc, #80]	; (8001604 <main+0x118>)
 80015b2:	edd3 7a00 	vldr	s15, [r3]
 80015b6:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8001608 <main+0x11c>
 80015ba:	ee67 7a87 	vmul.f32	s15, s15, s14
 80015be:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80015c2:	ee17 2a90 	vmov	r2, s15
 80015c6:	230c      	movs	r3, #12
 80015c8:	9300      	str	r3, [sp, #0]
 80015ca:	2303      	movs	r3, #3
 80015cc:	2130      	movs	r1, #48	; 0x30
 80015ce:	2000      	movs	r0, #0
 80015d0:	f001 f924 	bl	800281c <OLED_ShowNumber>
	  OLED_ShowString(0,12,"run time:");
 80015d4:	e7cf      	b.n	8001576 <main+0x8a>
 80015d6:	bf00      	nop
 80015d8:	200011c4 	.word	0x200011c4
 80015dc:	200010e0 	.word	0x200010e0
 80015e0:	2000120c 	.word	0x2000120c
 80015e4:	20000fb0 	.word	0x20000fb0
 80015e8:	20001128 	.word	0x20001128
 80015ec:	20000edc 	.word	0x20000edc
 80015f0:	0800fc1c 	.word	0x0800fc1c
 80015f4:	0800fc24 	.word	0x0800fc24
 80015f8:	0800fc30 	.word	0x0800fc30
 80015fc:	10624dd3 	.word	0x10624dd3
 8001600:	20000be8 	.word	0x20000be8
 8001604:	20000d10 	.word	0x20000d10
 8001608:	42c80000 	.word	0x42c80000

0800160c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b094      	sub	sp, #80	; 0x50
 8001610:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001612:	f107 0320 	add.w	r3, r7, #32
 8001616:	2230      	movs	r2, #48	; 0x30
 8001618:	2100      	movs	r1, #0
 800161a:	4618      	mov	r0, r3
 800161c:	f006 fd6a 	bl	80080f4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001620:	f107 030c 	add.w	r3, r7, #12
 8001624:	2200      	movs	r2, #0
 8001626:	601a      	str	r2, [r3, #0]
 8001628:	605a      	str	r2, [r3, #4]
 800162a:	609a      	str	r2, [r3, #8]
 800162c:	60da      	str	r2, [r3, #12]
 800162e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001630:	2300      	movs	r3, #0
 8001632:	60bb      	str	r3, [r7, #8]
 8001634:	4b28      	ldr	r3, [pc, #160]	; (80016d8 <SystemClock_Config+0xcc>)
 8001636:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001638:	4a27      	ldr	r2, [pc, #156]	; (80016d8 <SystemClock_Config+0xcc>)
 800163a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800163e:	6413      	str	r3, [r2, #64]	; 0x40
 8001640:	4b25      	ldr	r3, [pc, #148]	; (80016d8 <SystemClock_Config+0xcc>)
 8001642:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001644:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001648:	60bb      	str	r3, [r7, #8]
 800164a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800164c:	2300      	movs	r3, #0
 800164e:	607b      	str	r3, [r7, #4]
 8001650:	4b22      	ldr	r3, [pc, #136]	; (80016dc <SystemClock_Config+0xd0>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	4a21      	ldr	r2, [pc, #132]	; (80016dc <SystemClock_Config+0xd0>)
 8001656:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800165a:	6013      	str	r3, [r2, #0]
 800165c:	4b1f      	ldr	r3, [pc, #124]	; (80016dc <SystemClock_Config+0xd0>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001664:	607b      	str	r3, [r7, #4]
 8001666:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001668:	2301      	movs	r3, #1
 800166a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800166c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001670:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001672:	2302      	movs	r3, #2
 8001674:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001676:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800167a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800167c:	2308      	movs	r3, #8
 800167e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001680:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001684:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001686:	2302      	movs	r3, #2
 8001688:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800168a:	2304      	movs	r3, #4
 800168c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800168e:	f107 0320 	add.w	r3, r7, #32
 8001692:	4618      	mov	r0, r3
 8001694:	f003 fcf2 	bl	800507c <HAL_RCC_OscConfig>
 8001698:	4603      	mov	r3, r0
 800169a:	2b00      	cmp	r3, #0
 800169c:	d001      	beq.n	80016a2 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800169e:	f000 fe1b 	bl	80022d8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016a2:	230f      	movs	r3, #15
 80016a4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016a6:	2302      	movs	r3, #2
 80016a8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016aa:	2300      	movs	r3, #0
 80016ac:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80016ae:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80016b2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80016b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016b8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80016ba:	f107 030c 	add.w	r3, r7, #12
 80016be:	2105      	movs	r1, #5
 80016c0:	4618      	mov	r0, r3
 80016c2:	f003 ff53 	bl	800556c <HAL_RCC_ClockConfig>
 80016c6:	4603      	mov	r3, r0
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d001      	beq.n	80016d0 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80016cc:	f000 fe04 	bl	80022d8 <Error_Handler>
  }
}
 80016d0:	bf00      	nop
 80016d2:	3750      	adds	r7, #80	; 0x50
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd80      	pop	{r7, pc}
 80016d8:	40023800 	.word	0x40023800
 80016dc:	40007000 	.word	0x40007000

080016e0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b084      	sub	sp, #16
 80016e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80016e6:	463b      	mov	r3, r7
 80016e8:	2200      	movs	r2, #0
 80016ea:	601a      	str	r2, [r3, #0]
 80016ec:	605a      	str	r2, [r3, #4]
 80016ee:	609a      	str	r2, [r3, #8]
 80016f0:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80016f2:	4b21      	ldr	r3, [pc, #132]	; (8001778 <MX_ADC1_Init+0x98>)
 80016f4:	4a21      	ldr	r2, [pc, #132]	; (800177c <MX_ADC1_Init+0x9c>)
 80016f6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80016f8:	4b1f      	ldr	r3, [pc, #124]	; (8001778 <MX_ADC1_Init+0x98>)
 80016fa:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80016fe:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001700:	4b1d      	ldr	r3, [pc, #116]	; (8001778 <MX_ADC1_Init+0x98>)
 8001702:	2200      	movs	r2, #0
 8001704:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001706:	4b1c      	ldr	r3, [pc, #112]	; (8001778 <MX_ADC1_Init+0x98>)
 8001708:	2200      	movs	r2, #0
 800170a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800170c:	4b1a      	ldr	r3, [pc, #104]	; (8001778 <MX_ADC1_Init+0x98>)
 800170e:	2200      	movs	r2, #0
 8001710:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001712:	4b19      	ldr	r3, [pc, #100]	; (8001778 <MX_ADC1_Init+0x98>)
 8001714:	2200      	movs	r2, #0
 8001716:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800171a:	4b17      	ldr	r3, [pc, #92]	; (8001778 <MX_ADC1_Init+0x98>)
 800171c:	2200      	movs	r2, #0
 800171e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001720:	4b15      	ldr	r3, [pc, #84]	; (8001778 <MX_ADC1_Init+0x98>)
 8001722:	4a17      	ldr	r2, [pc, #92]	; (8001780 <MX_ADC1_Init+0xa0>)
 8001724:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001726:	4b14      	ldr	r3, [pc, #80]	; (8001778 <MX_ADC1_Init+0x98>)
 8001728:	2200      	movs	r2, #0
 800172a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800172c:	4b12      	ldr	r3, [pc, #72]	; (8001778 <MX_ADC1_Init+0x98>)
 800172e:	2201      	movs	r2, #1
 8001730:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001732:	4b11      	ldr	r3, [pc, #68]	; (8001778 <MX_ADC1_Init+0x98>)
 8001734:	2200      	movs	r2, #0
 8001736:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800173a:	4b0f      	ldr	r3, [pc, #60]	; (8001778 <MX_ADC1_Init+0x98>)
 800173c:	2201      	movs	r2, #1
 800173e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001740:	480d      	ldr	r0, [pc, #52]	; (8001778 <MX_ADC1_Init+0x98>)
 8001742:	f002 fb93 	bl	8003e6c <HAL_ADC_Init>
 8001746:	4603      	mov	r3, r0
 8001748:	2b00      	cmp	r3, #0
 800174a:	d001      	beq.n	8001750 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800174c:	f000 fdc4 	bl	80022d8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001750:	2304      	movs	r3, #4
 8001752:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001754:	2301      	movs	r3, #1
 8001756:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001758:	2300      	movs	r3, #0
 800175a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800175c:	463b      	mov	r3, r7
 800175e:	4619      	mov	r1, r3
 8001760:	4805      	ldr	r0, [pc, #20]	; (8001778 <MX_ADC1_Init+0x98>)
 8001762:	f002 fbc7 	bl	8003ef4 <HAL_ADC_ConfigChannel>
 8001766:	4603      	mov	r3, r0
 8001768:	2b00      	cmp	r3, #0
 800176a:	d001      	beq.n	8001770 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800176c:	f000 fdb4 	bl	80022d8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001770:	bf00      	nop
 8001772:	3710      	adds	r7, #16
 8001774:	46bd      	mov	sp, r7
 8001776:	bd80      	pop	{r7, pc}
 8001778:	20000ff4 	.word	0x20000ff4
 800177c:	40012000 	.word	0x40012000
 8001780:	0f000001 	.word	0x0f000001

08001784 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001788:	4b17      	ldr	r3, [pc, #92]	; (80017e8 <MX_SPI1_Init+0x64>)
 800178a:	4a18      	ldr	r2, [pc, #96]	; (80017ec <MX_SPI1_Init+0x68>)
 800178c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800178e:	4b16      	ldr	r3, [pc, #88]	; (80017e8 <MX_SPI1_Init+0x64>)
 8001790:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001794:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001796:	4b14      	ldr	r3, [pc, #80]	; (80017e8 <MX_SPI1_Init+0x64>)
 8001798:	2200      	movs	r2, #0
 800179a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800179c:	4b12      	ldr	r3, [pc, #72]	; (80017e8 <MX_SPI1_Init+0x64>)
 800179e:	2200      	movs	r2, #0
 80017a0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80017a2:	4b11      	ldr	r3, [pc, #68]	; (80017e8 <MX_SPI1_Init+0x64>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80017a8:	4b0f      	ldr	r3, [pc, #60]	; (80017e8 <MX_SPI1_Init+0x64>)
 80017aa:	2200      	movs	r2, #0
 80017ac:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80017ae:	4b0e      	ldr	r3, [pc, #56]	; (80017e8 <MX_SPI1_Init+0x64>)
 80017b0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80017b4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80017b6:	4b0c      	ldr	r3, [pc, #48]	; (80017e8 <MX_SPI1_Init+0x64>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80017bc:	4b0a      	ldr	r3, [pc, #40]	; (80017e8 <MX_SPI1_Init+0x64>)
 80017be:	2200      	movs	r2, #0
 80017c0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80017c2:	4b09      	ldr	r3, [pc, #36]	; (80017e8 <MX_SPI1_Init+0x64>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80017c8:	4b07      	ldr	r3, [pc, #28]	; (80017e8 <MX_SPI1_Init+0x64>)
 80017ca:	2200      	movs	r2, #0
 80017cc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80017ce:	4b06      	ldr	r3, [pc, #24]	; (80017e8 <MX_SPI1_Init+0x64>)
 80017d0:	220a      	movs	r2, #10
 80017d2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80017d4:	4804      	ldr	r0, [pc, #16]	; (80017e8 <MX_SPI1_Init+0x64>)
 80017d6:	f004 f8f7 	bl	80059c8 <HAL_SPI_Init>
 80017da:	4603      	mov	r3, r0
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d001      	beq.n	80017e4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80017e0:	f000 fd7a 	bl	80022d8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80017e4:	bf00      	nop
 80017e6:	bd80      	pop	{r7, pc}
 80017e8:	2000116c 	.word	0x2000116c
 80017ec:	40013000 	.word	0x40013000

080017f0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b086      	sub	sp, #24
 80017f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017f6:	f107 0308 	add.w	r3, r7, #8
 80017fa:	2200      	movs	r2, #0
 80017fc:	601a      	str	r2, [r3, #0]
 80017fe:	605a      	str	r2, [r3, #4]
 8001800:	609a      	str	r2, [r3, #8]
 8001802:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001804:	463b      	mov	r3, r7
 8001806:	2200      	movs	r2, #0
 8001808:	601a      	str	r2, [r3, #0]
 800180a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800180c:	4b1e      	ldr	r3, [pc, #120]	; (8001888 <MX_TIM1_Init+0x98>)
 800180e:	4a1f      	ldr	r2, [pc, #124]	; (800188c <MX_TIM1_Init+0x9c>)
 8001810:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 167;
 8001812:	4b1d      	ldr	r3, [pc, #116]	; (8001888 <MX_TIM1_Init+0x98>)
 8001814:	22a7      	movs	r2, #167	; 0xa7
 8001816:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001818:	4b1b      	ldr	r3, [pc, #108]	; (8001888 <MX_TIM1_Init+0x98>)
 800181a:	2200      	movs	r2, #0
 800181c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 20000;
 800181e:	4b1a      	ldr	r3, [pc, #104]	; (8001888 <MX_TIM1_Init+0x98>)
 8001820:	f644 6220 	movw	r2, #20000	; 0x4e20
 8001824:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001826:	4b18      	ldr	r3, [pc, #96]	; (8001888 <MX_TIM1_Init+0x98>)
 8001828:	2200      	movs	r2, #0
 800182a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800182c:	4b16      	ldr	r3, [pc, #88]	; (8001888 <MX_TIM1_Init+0x98>)
 800182e:	2200      	movs	r2, #0
 8001830:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001832:	4b15      	ldr	r3, [pc, #84]	; (8001888 <MX_TIM1_Init+0x98>)
 8001834:	2200      	movs	r2, #0
 8001836:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001838:	4813      	ldr	r0, [pc, #76]	; (8001888 <MX_TIM1_Init+0x98>)
 800183a:	f004 fb55 	bl	8005ee8 <HAL_TIM_Base_Init>
 800183e:	4603      	mov	r3, r0
 8001840:	2b00      	cmp	r3, #0
 8001842:	d001      	beq.n	8001848 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001844:	f000 fd48 	bl	80022d8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001848:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800184c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800184e:	f107 0308 	add.w	r3, r7, #8
 8001852:	4619      	mov	r1, r3
 8001854:	480c      	ldr	r0, [pc, #48]	; (8001888 <MX_TIM1_Init+0x98>)
 8001856:	f004 ff4d 	bl	80066f4 <HAL_TIM_ConfigClockSource>
 800185a:	4603      	mov	r3, r0
 800185c:	2b00      	cmp	r3, #0
 800185e:	d001      	beq.n	8001864 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001860:	f000 fd3a 	bl	80022d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001864:	2300      	movs	r3, #0
 8001866:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001868:	2300      	movs	r3, #0
 800186a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800186c:	463b      	mov	r3, r7
 800186e:	4619      	mov	r1, r3
 8001870:	4805      	ldr	r0, [pc, #20]	; (8001888 <MX_TIM1_Init+0x98>)
 8001872:	f005 fb3b 	bl	8006eec <HAL_TIMEx_MasterConfigSynchronization>
 8001876:	4603      	mov	r3, r0
 8001878:	2b00      	cmp	r3, #0
 800187a:	d001      	beq.n	8001880 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 800187c:	f000 fd2c 	bl	80022d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001880:	bf00      	nop
 8001882:	3718      	adds	r7, #24
 8001884:	46bd      	mov	sp, r7
 8001886:	bd80      	pop	{r7, pc}
 8001888:	200010e0 	.word	0x200010e0
 800188c:	40010000 	.word	0x40010000

08001890 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b086      	sub	sp, #24
 8001894:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001896:	f107 0308 	add.w	r3, r7, #8
 800189a:	2200      	movs	r2, #0
 800189c:	601a      	str	r2, [r3, #0]
 800189e:	605a      	str	r2, [r3, #4]
 80018a0:	609a      	str	r2, [r3, #8]
 80018a2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018a4:	463b      	mov	r3, r7
 80018a6:	2200      	movs	r2, #0
 80018a8:	601a      	str	r2, [r3, #0]
 80018aa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80018ac:	4b1d      	ldr	r3, [pc, #116]	; (8001924 <MX_TIM2_Init+0x94>)
 80018ae:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80018b2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 83;
 80018b4:	4b1b      	ldr	r3, [pc, #108]	; (8001924 <MX_TIM2_Init+0x94>)
 80018b6:	2253      	movs	r2, #83	; 0x53
 80018b8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018ba:	4b1a      	ldr	r3, [pc, #104]	; (8001924 <MX_TIM2_Init+0x94>)
 80018bc:	2200      	movs	r2, #0
 80018be:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80018c0:	4b18      	ldr	r3, [pc, #96]	; (8001924 <MX_TIM2_Init+0x94>)
 80018c2:	f04f 32ff 	mov.w	r2, #4294967295
 80018c6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018c8:	4b16      	ldr	r3, [pc, #88]	; (8001924 <MX_TIM2_Init+0x94>)
 80018ca:	2200      	movs	r2, #0
 80018cc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018ce:	4b15      	ldr	r3, [pc, #84]	; (8001924 <MX_TIM2_Init+0x94>)
 80018d0:	2200      	movs	r2, #0
 80018d2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80018d4:	4813      	ldr	r0, [pc, #76]	; (8001924 <MX_TIM2_Init+0x94>)
 80018d6:	f004 fb07 	bl	8005ee8 <HAL_TIM_Base_Init>
 80018da:	4603      	mov	r3, r0
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d001      	beq.n	80018e4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80018e0:	f000 fcfa 	bl	80022d8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018e4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018e8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80018ea:	f107 0308 	add.w	r3, r7, #8
 80018ee:	4619      	mov	r1, r3
 80018f0:	480c      	ldr	r0, [pc, #48]	; (8001924 <MX_TIM2_Init+0x94>)
 80018f2:	f004 feff 	bl	80066f4 <HAL_TIM_ConfigClockSource>
 80018f6:	4603      	mov	r3, r0
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d001      	beq.n	8001900 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80018fc:	f000 fcec 	bl	80022d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001900:	2300      	movs	r3, #0
 8001902:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001904:	2300      	movs	r3, #0
 8001906:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001908:	463b      	mov	r3, r7
 800190a:	4619      	mov	r1, r3
 800190c:	4805      	ldr	r0, [pc, #20]	; (8001924 <MX_TIM2_Init+0x94>)
 800190e:	f005 faed 	bl	8006eec <HAL_TIMEx_MasterConfigSynchronization>
 8001912:	4603      	mov	r3, r0
 8001914:	2b00      	cmp	r3, #0
 8001916:	d001      	beq.n	800191c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001918:	f000 fcde 	bl	80022d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800191c:	bf00      	nop
 800191e:	3718      	adds	r7, #24
 8001920:	46bd      	mov	sp, r7
 8001922:	bd80      	pop	{r7, pc}
 8001924:	200011c4 	.word	0x200011c4

08001928 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b08e      	sub	sp, #56	; 0x38
 800192c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800192e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001932:	2200      	movs	r2, #0
 8001934:	601a      	str	r2, [r3, #0]
 8001936:	605a      	str	r2, [r3, #4]
 8001938:	609a      	str	r2, [r3, #8]
 800193a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800193c:	f107 0320 	add.w	r3, r7, #32
 8001940:	2200      	movs	r2, #0
 8001942:	601a      	str	r2, [r3, #0]
 8001944:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001946:	1d3b      	adds	r3, r7, #4
 8001948:	2200      	movs	r2, #0
 800194a:	601a      	str	r2, [r3, #0]
 800194c:	605a      	str	r2, [r3, #4]
 800194e:	609a      	str	r2, [r3, #8]
 8001950:	60da      	str	r2, [r3, #12]
 8001952:	611a      	str	r2, [r3, #16]
 8001954:	615a      	str	r2, [r3, #20]
 8001956:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001958:	4b3d      	ldr	r3, [pc, #244]	; (8001a50 <MX_TIM3_Init+0x128>)
 800195a:	4a3e      	ldr	r2, [pc, #248]	; (8001a54 <MX_TIM3_Init+0x12c>)
 800195c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800195e:	4b3c      	ldr	r3, [pc, #240]	; (8001a50 <MX_TIM3_Init+0x128>)
 8001960:	2200      	movs	r2, #0
 8001962:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001964:	4b3a      	ldr	r3, [pc, #232]	; (8001a50 <MX_TIM3_Init+0x128>)
 8001966:	2200      	movs	r2, #0
 8001968:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800196a:	4b39      	ldr	r3, [pc, #228]	; (8001a50 <MX_TIM3_Init+0x128>)
 800196c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001970:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001972:	4b37      	ldr	r3, [pc, #220]	; (8001a50 <MX_TIM3_Init+0x128>)
 8001974:	2200      	movs	r2, #0
 8001976:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001978:	4b35      	ldr	r3, [pc, #212]	; (8001a50 <MX_TIM3_Init+0x128>)
 800197a:	2200      	movs	r2, #0
 800197c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800197e:	4834      	ldr	r0, [pc, #208]	; (8001a50 <MX_TIM3_Init+0x128>)
 8001980:	f004 fab2 	bl	8005ee8 <HAL_TIM_Base_Init>
 8001984:	4603      	mov	r3, r0
 8001986:	2b00      	cmp	r3, #0
 8001988:	d001      	beq.n	800198e <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800198a:	f000 fca5 	bl	80022d8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800198e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001992:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001994:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001998:	4619      	mov	r1, r3
 800199a:	482d      	ldr	r0, [pc, #180]	; (8001a50 <MX_TIM3_Init+0x128>)
 800199c:	f004 feaa 	bl	80066f4 <HAL_TIM_ConfigClockSource>
 80019a0:	4603      	mov	r3, r0
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d001      	beq.n	80019aa <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 80019a6:	f000 fc97 	bl	80022d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80019aa:	4829      	ldr	r0, [pc, #164]	; (8001a50 <MX_TIM3_Init+0x128>)
 80019ac:	f004 fbc4 	bl	8006138 <HAL_TIM_PWM_Init>
 80019b0:	4603      	mov	r3, r0
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d001      	beq.n	80019ba <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80019b6:	f000 fc8f 	bl	80022d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019ba:	2300      	movs	r3, #0
 80019bc:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019be:	2300      	movs	r3, #0
 80019c0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80019c2:	f107 0320 	add.w	r3, r7, #32
 80019c6:	4619      	mov	r1, r3
 80019c8:	4821      	ldr	r0, [pc, #132]	; (8001a50 <MX_TIM3_Init+0x128>)
 80019ca:	f005 fa8f 	bl	8006eec <HAL_TIMEx_MasterConfigSynchronization>
 80019ce:	4603      	mov	r3, r0
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d001      	beq.n	80019d8 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80019d4:	f000 fc80 	bl	80022d8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80019d8:	2360      	movs	r3, #96	; 0x60
 80019da:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80019dc:	2300      	movs	r3, #0
 80019de:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80019e0:	2300      	movs	r3, #0
 80019e2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80019e4:	2300      	movs	r3, #0
 80019e6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80019e8:	1d3b      	adds	r3, r7, #4
 80019ea:	2200      	movs	r2, #0
 80019ec:	4619      	mov	r1, r3
 80019ee:	4818      	ldr	r0, [pc, #96]	; (8001a50 <MX_TIM3_Init+0x128>)
 80019f0:	f004 fdc2 	bl	8006578 <HAL_TIM_PWM_ConfigChannel>
 80019f4:	4603      	mov	r3, r0
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d001      	beq.n	80019fe <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80019fa:	f000 fc6d 	bl	80022d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80019fe:	1d3b      	adds	r3, r7, #4
 8001a00:	2204      	movs	r2, #4
 8001a02:	4619      	mov	r1, r3
 8001a04:	4812      	ldr	r0, [pc, #72]	; (8001a50 <MX_TIM3_Init+0x128>)
 8001a06:	f004 fdb7 	bl	8006578 <HAL_TIM_PWM_ConfigChannel>
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d001      	beq.n	8001a14 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8001a10:	f000 fc62 	bl	80022d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001a14:	1d3b      	adds	r3, r7, #4
 8001a16:	2208      	movs	r2, #8
 8001a18:	4619      	mov	r1, r3
 8001a1a:	480d      	ldr	r0, [pc, #52]	; (8001a50 <MX_TIM3_Init+0x128>)
 8001a1c:	f004 fdac 	bl	8006578 <HAL_TIM_PWM_ConfigChannel>
 8001a20:	4603      	mov	r3, r0
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d001      	beq.n	8001a2a <MX_TIM3_Init+0x102>
  {
    Error_Handler();
 8001a26:	f000 fc57 	bl	80022d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001a2a:	1d3b      	adds	r3, r7, #4
 8001a2c:	220c      	movs	r2, #12
 8001a2e:	4619      	mov	r1, r3
 8001a30:	4807      	ldr	r0, [pc, #28]	; (8001a50 <MX_TIM3_Init+0x128>)
 8001a32:	f004 fda1 	bl	8006578 <HAL_TIM_PWM_ConfigChannel>
 8001a36:	4603      	mov	r3, r0
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d001      	beq.n	8001a40 <MX_TIM3_Init+0x118>
  {
    Error_Handler();
 8001a3c:	f000 fc4c 	bl	80022d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001a40:	4803      	ldr	r0, [pc, #12]	; (8001a50 <MX_TIM3_Init+0x128>)
 8001a42:	f001 fbc5 	bl	80031d0 <HAL_TIM_MspPostInit>

}
 8001a46:	bf00      	nop
 8001a48:	3738      	adds	r7, #56	; 0x38
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}
 8001a4e:	bf00      	nop
 8001a50:	20000f68 	.word	0x20000f68
 8001a54:	40000400 	.word	0x40000400

08001a58 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b08e      	sub	sp, #56	; 0x38
 8001a5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a5e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001a62:	2200      	movs	r2, #0
 8001a64:	601a      	str	r2, [r3, #0]
 8001a66:	605a      	str	r2, [r3, #4]
 8001a68:	609a      	str	r2, [r3, #8]
 8001a6a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a6c:	f107 0320 	add.w	r3, r7, #32
 8001a70:	2200      	movs	r2, #0
 8001a72:	601a      	str	r2, [r3, #0]
 8001a74:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a76:	1d3b      	adds	r3, r7, #4
 8001a78:	2200      	movs	r2, #0
 8001a7a:	601a      	str	r2, [r3, #0]
 8001a7c:	605a      	str	r2, [r3, #4]
 8001a7e:	609a      	str	r2, [r3, #8]
 8001a80:	60da      	str	r2, [r3, #12]
 8001a82:	611a      	str	r2, [r3, #16]
 8001a84:	615a      	str	r2, [r3, #20]
 8001a86:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001a88:	4b3d      	ldr	r3, [pc, #244]	; (8001b80 <MX_TIM4_Init+0x128>)
 8001a8a:	4a3e      	ldr	r2, [pc, #248]	; (8001b84 <MX_TIM4_Init+0x12c>)
 8001a8c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 83;
 8001a8e:	4b3c      	ldr	r3, [pc, #240]	; (8001b80 <MX_TIM4_Init+0x128>)
 8001a90:	2253      	movs	r2, #83	; 0x53
 8001a92:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a94:	4b3a      	ldr	r3, [pc, #232]	; (8001b80 <MX_TIM4_Init+0x128>)
 8001a96:	2200      	movs	r2, #0
 8001a98:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 19999;
 8001a9a:	4b39      	ldr	r3, [pc, #228]	; (8001b80 <MX_TIM4_Init+0x128>)
 8001a9c:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8001aa0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001aa2:	4b37      	ldr	r3, [pc, #220]	; (8001b80 <MX_TIM4_Init+0x128>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001aa8:	4b35      	ldr	r3, [pc, #212]	; (8001b80 <MX_TIM4_Init+0x128>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001aae:	4834      	ldr	r0, [pc, #208]	; (8001b80 <MX_TIM4_Init+0x128>)
 8001ab0:	f004 fa1a 	bl	8005ee8 <HAL_TIM_Base_Init>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d001      	beq.n	8001abe <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8001aba:	f000 fc0d 	bl	80022d8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001abe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ac2:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001ac4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001ac8:	4619      	mov	r1, r3
 8001aca:	482d      	ldr	r0, [pc, #180]	; (8001b80 <MX_TIM4_Init+0x128>)
 8001acc:	f004 fe12 	bl	80066f4 <HAL_TIM_ConfigClockSource>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d001      	beq.n	8001ada <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8001ad6:	f000 fbff 	bl	80022d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001ada:	4829      	ldr	r0, [pc, #164]	; (8001b80 <MX_TIM4_Init+0x128>)
 8001adc:	f004 fb2c 	bl	8006138 <HAL_TIM_PWM_Init>
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d001      	beq.n	8001aea <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8001ae6:	f000 fbf7 	bl	80022d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001aea:	2300      	movs	r3, #0
 8001aec:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001aee:	2300      	movs	r3, #0
 8001af0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001af2:	f107 0320 	add.w	r3, r7, #32
 8001af6:	4619      	mov	r1, r3
 8001af8:	4821      	ldr	r0, [pc, #132]	; (8001b80 <MX_TIM4_Init+0x128>)
 8001afa:	f005 f9f7 	bl	8006eec <HAL_TIMEx_MasterConfigSynchronization>
 8001afe:	4603      	mov	r3, r0
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d001      	beq.n	8001b08 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8001b04:	f000 fbe8 	bl	80022d8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b08:	2360      	movs	r3, #96	; 0x60
 8001b0a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b10:	2300      	movs	r3, #0
 8001b12:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b14:	2300      	movs	r3, #0
 8001b16:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b18:	1d3b      	adds	r3, r7, #4
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	4619      	mov	r1, r3
 8001b1e:	4818      	ldr	r0, [pc, #96]	; (8001b80 <MX_TIM4_Init+0x128>)
 8001b20:	f004 fd2a 	bl	8006578 <HAL_TIM_PWM_ConfigChannel>
 8001b24:	4603      	mov	r3, r0
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d001      	beq.n	8001b2e <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8001b2a:	f000 fbd5 	bl	80022d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001b2e:	1d3b      	adds	r3, r7, #4
 8001b30:	2204      	movs	r2, #4
 8001b32:	4619      	mov	r1, r3
 8001b34:	4812      	ldr	r0, [pc, #72]	; (8001b80 <MX_TIM4_Init+0x128>)
 8001b36:	f004 fd1f 	bl	8006578 <HAL_TIM_PWM_ConfigChannel>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d001      	beq.n	8001b44 <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 8001b40:	f000 fbca 	bl	80022d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001b44:	1d3b      	adds	r3, r7, #4
 8001b46:	2208      	movs	r2, #8
 8001b48:	4619      	mov	r1, r3
 8001b4a:	480d      	ldr	r0, [pc, #52]	; (8001b80 <MX_TIM4_Init+0x128>)
 8001b4c:	f004 fd14 	bl	8006578 <HAL_TIM_PWM_ConfigChannel>
 8001b50:	4603      	mov	r3, r0
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d001      	beq.n	8001b5a <MX_TIM4_Init+0x102>
  {
    Error_Handler();
 8001b56:	f000 fbbf 	bl	80022d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001b5a:	1d3b      	adds	r3, r7, #4
 8001b5c:	220c      	movs	r2, #12
 8001b5e:	4619      	mov	r1, r3
 8001b60:	4807      	ldr	r0, [pc, #28]	; (8001b80 <MX_TIM4_Init+0x128>)
 8001b62:	f004 fd09 	bl	8006578 <HAL_TIM_PWM_ConfigChannel>
 8001b66:	4603      	mov	r3, r0
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d001      	beq.n	8001b70 <MX_TIM4_Init+0x118>
  {
    Error_Handler();
 8001b6c:	f000 fbb4 	bl	80022d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001b70:	4803      	ldr	r0, [pc, #12]	; (8001b80 <MX_TIM4_Init+0x128>)
 8001b72:	f001 fb2d 	bl	80031d0 <HAL_TIM_MspPostInit>

}
 8001b76:	bf00      	nop
 8001b78:	3738      	adds	r7, #56	; 0x38
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}
 8001b7e:	bf00      	nop
 8001b80:	20000e34 	.word	0x20000e34
 8001b84:	40000800 	.word	0x40000800

08001b88 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b08a      	sub	sp, #40	; 0x28
 8001b8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b8e:	f107 0320 	add.w	r3, r7, #32
 8001b92:	2200      	movs	r2, #0
 8001b94:	601a      	str	r2, [r3, #0]
 8001b96:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b98:	1d3b      	adds	r3, r7, #4
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	601a      	str	r2, [r3, #0]
 8001b9e:	605a      	str	r2, [r3, #4]
 8001ba0:	609a      	str	r2, [r3, #8]
 8001ba2:	60da      	str	r2, [r3, #12]
 8001ba4:	611a      	str	r2, [r3, #16]
 8001ba6:	615a      	str	r2, [r3, #20]
 8001ba8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001baa:	4b27      	ldr	r3, [pc, #156]	; (8001c48 <MX_TIM5_Init+0xc0>)
 8001bac:	4a27      	ldr	r2, [pc, #156]	; (8001c4c <MX_TIM5_Init+0xc4>)
 8001bae:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001bb0:	4b25      	ldr	r3, [pc, #148]	; (8001c48 <MX_TIM5_Init+0xc0>)
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bb6:	4b24      	ldr	r3, [pc, #144]	; (8001c48 <MX_TIM5_Init+0xc0>)
 8001bb8:	2200      	movs	r2, #0
 8001bba:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001bbc:	4b22      	ldr	r3, [pc, #136]	; (8001c48 <MX_TIM5_Init+0xc0>)
 8001bbe:	f04f 32ff 	mov.w	r2, #4294967295
 8001bc2:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bc4:	4b20      	ldr	r3, [pc, #128]	; (8001c48 <MX_TIM5_Init+0xc0>)
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bca:	4b1f      	ldr	r3, [pc, #124]	; (8001c48 <MX_TIM5_Init+0xc0>)
 8001bcc:	2200      	movs	r2, #0
 8001bce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8001bd0:	481d      	ldr	r0, [pc, #116]	; (8001c48 <MX_TIM5_Init+0xc0>)
 8001bd2:	f004 fab1 	bl	8006138 <HAL_TIM_PWM_Init>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d001      	beq.n	8001be0 <MX_TIM5_Init+0x58>
  {
    Error_Handler();
 8001bdc:	f000 fb7c 	bl	80022d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001be0:	2300      	movs	r3, #0
 8001be2:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001be4:	2300      	movs	r3, #0
 8001be6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001be8:	f107 0320 	add.w	r3, r7, #32
 8001bec:	4619      	mov	r1, r3
 8001bee:	4816      	ldr	r0, [pc, #88]	; (8001c48 <MX_TIM5_Init+0xc0>)
 8001bf0:	f005 f97c 	bl	8006eec <HAL_TIMEx_MasterConfigSynchronization>
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d001      	beq.n	8001bfe <MX_TIM5_Init+0x76>
  {
    Error_Handler();
 8001bfa:	f000 fb6d 	bl	80022d8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001bfe:	2360      	movs	r3, #96	; 0x60
 8001c00:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001c02:	2300      	movs	r3, #0
 8001c04:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c06:	2300      	movs	r3, #0
 8001c08:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001c0e:	1d3b      	adds	r3, r7, #4
 8001c10:	2208      	movs	r2, #8
 8001c12:	4619      	mov	r1, r3
 8001c14:	480c      	ldr	r0, [pc, #48]	; (8001c48 <MX_TIM5_Init+0xc0>)
 8001c16:	f004 fcaf 	bl	8006578 <HAL_TIM_PWM_ConfigChannel>
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d001      	beq.n	8001c24 <MX_TIM5_Init+0x9c>
  {
    Error_Handler();
 8001c20:	f000 fb5a 	bl	80022d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001c24:	1d3b      	adds	r3, r7, #4
 8001c26:	220c      	movs	r2, #12
 8001c28:	4619      	mov	r1, r3
 8001c2a:	4807      	ldr	r0, [pc, #28]	; (8001c48 <MX_TIM5_Init+0xc0>)
 8001c2c:	f004 fca4 	bl	8006578 <HAL_TIM_PWM_ConfigChannel>
 8001c30:	4603      	mov	r3, r0
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d001      	beq.n	8001c3a <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 8001c36:	f000 fb4f 	bl	80022d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8001c3a:	4803      	ldr	r0, [pc, #12]	; (8001c48 <MX_TIM5_Init+0xc0>)
 8001c3c:	f001 fac8 	bl	80031d0 <HAL_TIM_MspPostInit>

}
 8001c40:	bf00      	nop
 8001c42:	3728      	adds	r7, #40	; 0x28
 8001c44:	46bd      	mov	sp, r7
 8001c46:	bd80      	pop	{r7, pc}
 8001c48:	20000f20 	.word	0x20000f20
 8001c4c:	40000c00 	.word	0x40000c00

08001c50 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b096      	sub	sp, #88	; 0x58
 8001c54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c56:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	601a      	str	r2, [r3, #0]
 8001c5e:	605a      	str	r2, [r3, #4]
 8001c60:	609a      	str	r2, [r3, #8]
 8001c62:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c64:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001c68:	2200      	movs	r2, #0
 8001c6a:	601a      	str	r2, [r3, #0]
 8001c6c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c6e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c72:	2200      	movs	r2, #0
 8001c74:	601a      	str	r2, [r3, #0]
 8001c76:	605a      	str	r2, [r3, #4]
 8001c78:	609a      	str	r2, [r3, #8]
 8001c7a:	60da      	str	r2, [r3, #12]
 8001c7c:	611a      	str	r2, [r3, #16]
 8001c7e:	615a      	str	r2, [r3, #20]
 8001c80:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001c82:	1d3b      	adds	r3, r7, #4
 8001c84:	2220      	movs	r2, #32
 8001c86:	2100      	movs	r1, #0
 8001c88:	4618      	mov	r0, r3
 8001c8a:	f006 fa33 	bl	80080f4 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001c8e:	4b50      	ldr	r3, [pc, #320]	; (8001dd0 <MX_TIM8_Init+0x180>)
 8001c90:	4a50      	ldr	r2, [pc, #320]	; (8001dd4 <MX_TIM8_Init+0x184>)
 8001c92:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 167;
 8001c94:	4b4e      	ldr	r3, [pc, #312]	; (8001dd0 <MX_TIM8_Init+0x180>)
 8001c96:	22a7      	movs	r2, #167	; 0xa7
 8001c98:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c9a:	4b4d      	ldr	r3, [pc, #308]	; (8001dd0 <MX_TIM8_Init+0x180>)
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 19999;
 8001ca0:	4b4b      	ldr	r3, [pc, #300]	; (8001dd0 <MX_TIM8_Init+0x180>)
 8001ca2:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8001ca6:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ca8:	4b49      	ldr	r3, [pc, #292]	; (8001dd0 <MX_TIM8_Init+0x180>)
 8001caa:	2200      	movs	r2, #0
 8001cac:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001cae:	4b48      	ldr	r3, [pc, #288]	; (8001dd0 <MX_TIM8_Init+0x180>)
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cb4:	4b46      	ldr	r3, [pc, #280]	; (8001dd0 <MX_TIM8_Init+0x180>)
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001cba:	4845      	ldr	r0, [pc, #276]	; (8001dd0 <MX_TIM8_Init+0x180>)
 8001cbc:	f004 f914 	bl	8005ee8 <HAL_TIM_Base_Init>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d001      	beq.n	8001cca <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 8001cc6:	f000 fb07 	bl	80022d8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001cca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001cce:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001cd0:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001cd4:	4619      	mov	r1, r3
 8001cd6:	483e      	ldr	r0, [pc, #248]	; (8001dd0 <MX_TIM8_Init+0x180>)
 8001cd8:	f004 fd0c 	bl	80066f4 <HAL_TIM_ConfigClockSource>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d001      	beq.n	8001ce6 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8001ce2:	f000 faf9 	bl	80022d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001ce6:	483a      	ldr	r0, [pc, #232]	; (8001dd0 <MX_TIM8_Init+0x180>)
 8001ce8:	f004 fa26 	bl	8006138 <HAL_TIM_PWM_Init>
 8001cec:	4603      	mov	r3, r0
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d001      	beq.n	8001cf6 <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 8001cf2:	f000 faf1 	bl	80022d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001cfe:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001d02:	4619      	mov	r1, r3
 8001d04:	4832      	ldr	r0, [pc, #200]	; (8001dd0 <MX_TIM8_Init+0x180>)
 8001d06:	f005 f8f1 	bl	8006eec <HAL_TIMEx_MasterConfigSynchronization>
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d001      	beq.n	8001d14 <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 8001d10:	f000 fae2 	bl	80022d8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d14:	2360      	movs	r3, #96	; 0x60
 8001d16:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001d20:	2300      	movs	r3, #0
 8001d22:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d24:	2300      	movs	r3, #0
 8001d26:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001d30:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d34:	2200      	movs	r2, #0
 8001d36:	4619      	mov	r1, r3
 8001d38:	4825      	ldr	r0, [pc, #148]	; (8001dd0 <MX_TIM8_Init+0x180>)
 8001d3a:	f004 fc1d 	bl	8006578 <HAL_TIM_PWM_ConfigChannel>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d001      	beq.n	8001d48 <MX_TIM8_Init+0xf8>
  {
    Error_Handler();
 8001d44:	f000 fac8 	bl	80022d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001d48:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d4c:	2204      	movs	r2, #4
 8001d4e:	4619      	mov	r1, r3
 8001d50:	481f      	ldr	r0, [pc, #124]	; (8001dd0 <MX_TIM8_Init+0x180>)
 8001d52:	f004 fc11 	bl	8006578 <HAL_TIM_PWM_ConfigChannel>
 8001d56:	4603      	mov	r3, r0
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d001      	beq.n	8001d60 <MX_TIM8_Init+0x110>
  {
    Error_Handler();
 8001d5c:	f000 fabc 	bl	80022d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001d60:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d64:	2208      	movs	r2, #8
 8001d66:	4619      	mov	r1, r3
 8001d68:	4819      	ldr	r0, [pc, #100]	; (8001dd0 <MX_TIM8_Init+0x180>)
 8001d6a:	f004 fc05 	bl	8006578 <HAL_TIM_PWM_ConfigChannel>
 8001d6e:	4603      	mov	r3, r0
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d001      	beq.n	8001d78 <MX_TIM8_Init+0x128>
  {
    Error_Handler();
 8001d74:	f000 fab0 	bl	80022d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001d78:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d7c:	220c      	movs	r2, #12
 8001d7e:	4619      	mov	r1, r3
 8001d80:	4813      	ldr	r0, [pc, #76]	; (8001dd0 <MX_TIM8_Init+0x180>)
 8001d82:	f004 fbf9 	bl	8006578 <HAL_TIM_PWM_ConfigChannel>
 8001d86:	4603      	mov	r3, r0
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d001      	beq.n	8001d90 <MX_TIM8_Init+0x140>
  {
    Error_Handler();
 8001d8c:	f000 faa4 	bl	80022d8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001d90:	2300      	movs	r3, #0
 8001d92:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001d94:	2300      	movs	r3, #0
 8001d96:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001da0:	2300      	movs	r3, #0
 8001da2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001da4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001da8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001daa:	2300      	movs	r3, #0
 8001dac:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8001dae:	1d3b      	adds	r3, r7, #4
 8001db0:	4619      	mov	r1, r3
 8001db2:	4807      	ldr	r0, [pc, #28]	; (8001dd0 <MX_TIM8_Init+0x180>)
 8001db4:	f005 f916 	bl	8006fe4 <HAL_TIMEx_ConfigBreakDeadTime>
 8001db8:	4603      	mov	r3, r0
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d001      	beq.n	8001dc2 <MX_TIM8_Init+0x172>
  {
    Error_Handler();
 8001dbe:	f000 fa8b 	bl	80022d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8001dc2:	4803      	ldr	r0, [pc, #12]	; (8001dd0 <MX_TIM8_Init+0x180>)
 8001dc4:	f001 fa04 	bl	80031d0 <HAL_TIM_MspPostInit>

}
 8001dc8:	bf00      	nop
 8001dca:	3758      	adds	r7, #88	; 0x58
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	bd80      	pop	{r7, pc}
 8001dd0:	20000dec 	.word	0x20000dec
 8001dd4:	40010400 	.word	0x40010400

08001dd8 <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b088      	sub	sp, #32
 8001ddc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001dde:	1d3b      	adds	r3, r7, #4
 8001de0:	2200      	movs	r2, #0
 8001de2:	601a      	str	r2, [r3, #0]
 8001de4:	605a      	str	r2, [r3, #4]
 8001de6:	609a      	str	r2, [r3, #8]
 8001de8:	60da      	str	r2, [r3, #12]
 8001dea:	611a      	str	r2, [r3, #16]
 8001dec:	615a      	str	r2, [r3, #20]
 8001dee:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8001df0:	4b1f      	ldr	r3, [pc, #124]	; (8001e70 <MX_TIM12_Init+0x98>)
 8001df2:	4a20      	ldr	r2, [pc, #128]	; (8001e74 <MX_TIM12_Init+0x9c>)
 8001df4:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 0;
 8001df6:	4b1e      	ldr	r3, [pc, #120]	; (8001e70 <MX_TIM12_Init+0x98>)
 8001df8:	2200      	movs	r2, #0
 8001dfa:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dfc:	4b1c      	ldr	r3, [pc, #112]	; (8001e70 <MX_TIM12_Init+0x98>)
 8001dfe:	2200      	movs	r2, #0
 8001e00:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 65535;
 8001e02:	4b1b      	ldr	r3, [pc, #108]	; (8001e70 <MX_TIM12_Init+0x98>)
 8001e04:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001e08:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e0a:	4b19      	ldr	r3, [pc, #100]	; (8001e70 <MX_TIM12_Init+0x98>)
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e10:	4b17      	ldr	r3, [pc, #92]	; (8001e70 <MX_TIM12_Init+0x98>)
 8001e12:	2200      	movs	r2, #0
 8001e14:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8001e16:	4816      	ldr	r0, [pc, #88]	; (8001e70 <MX_TIM12_Init+0x98>)
 8001e18:	f004 f98e 	bl	8006138 <HAL_TIM_PWM_Init>
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d001      	beq.n	8001e26 <MX_TIM12_Init+0x4e>
  {
    Error_Handler();
 8001e22:	f000 fa59 	bl	80022d8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e26:	2360      	movs	r3, #96	; 0x60
 8001e28:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e32:	2300      	movs	r3, #0
 8001e34:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e36:	1d3b      	adds	r3, r7, #4
 8001e38:	2200      	movs	r2, #0
 8001e3a:	4619      	mov	r1, r3
 8001e3c:	480c      	ldr	r0, [pc, #48]	; (8001e70 <MX_TIM12_Init+0x98>)
 8001e3e:	f004 fb9b 	bl	8006578 <HAL_TIM_PWM_ConfigChannel>
 8001e42:	4603      	mov	r3, r0
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d001      	beq.n	8001e4c <MX_TIM12_Init+0x74>
  {
    Error_Handler();
 8001e48:	f000 fa46 	bl	80022d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001e4c:	1d3b      	adds	r3, r7, #4
 8001e4e:	2204      	movs	r2, #4
 8001e50:	4619      	mov	r1, r3
 8001e52:	4807      	ldr	r0, [pc, #28]	; (8001e70 <MX_TIM12_Init+0x98>)
 8001e54:	f004 fb90 	bl	8006578 <HAL_TIM_PWM_ConfigChannel>
 8001e58:	4603      	mov	r3, r0
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d001      	beq.n	8001e62 <MX_TIM12_Init+0x8a>
  {
    Error_Handler();
 8001e5e:	f000 fa3b 	bl	80022d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 8001e62:	4803      	ldr	r0, [pc, #12]	; (8001e70 <MX_TIM12_Init+0x98>)
 8001e64:	f001 f9b4 	bl	80031d0 <HAL_TIM_MspPostInit>

}
 8001e68:	bf00      	nop
 8001e6a:	3720      	adds	r7, #32
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	bd80      	pop	{r7, pc}
 8001e70:	200012b0 	.word	0x200012b0
 8001e74:	40001800 	.word	0x40001800

08001e78 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001e7c:	4b11      	ldr	r3, [pc, #68]	; (8001ec4 <MX_UART4_Init+0x4c>)
 8001e7e:	4a12      	ldr	r2, [pc, #72]	; (8001ec8 <MX_UART4_Init+0x50>)
 8001e80:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8001e82:	4b10      	ldr	r3, [pc, #64]	; (8001ec4 <MX_UART4_Init+0x4c>)
 8001e84:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001e88:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001e8a:	4b0e      	ldr	r3, [pc, #56]	; (8001ec4 <MX_UART4_Init+0x4c>)
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001e90:	4b0c      	ldr	r3, [pc, #48]	; (8001ec4 <MX_UART4_Init+0x4c>)
 8001e92:	2200      	movs	r2, #0
 8001e94:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001e96:	4b0b      	ldr	r3, [pc, #44]	; (8001ec4 <MX_UART4_Init+0x4c>)
 8001e98:	2200      	movs	r2, #0
 8001e9a:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001e9c:	4b09      	ldr	r3, [pc, #36]	; (8001ec4 <MX_UART4_Init+0x4c>)
 8001e9e:	220c      	movs	r2, #12
 8001ea0:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ea2:	4b08      	ldr	r3, [pc, #32]	; (8001ec4 <MX_UART4_Init+0x4c>)
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ea8:	4b06      	ldr	r3, [pc, #24]	; (8001ec4 <MX_UART4_Init+0x4c>)
 8001eaa:	2200      	movs	r2, #0
 8001eac:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001eae:	4805      	ldr	r0, [pc, #20]	; (8001ec4 <MX_UART4_Init+0x4c>)
 8001eb0:	f005 f8fe 	bl	80070b0 <HAL_UART_Init>
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d001      	beq.n	8001ebe <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8001eba:	f000 fa0d 	bl	80022d8 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001ebe:	bf00      	nop
 8001ec0:	bd80      	pop	{r7, pc}
 8001ec2:	bf00      	nop
 8001ec4:	20001128 	.word	0x20001128
 8001ec8:	40004c00 	.word	0x40004c00

08001ecc <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8001ed0:	4b11      	ldr	r3, [pc, #68]	; (8001f18 <MX_UART5_Init+0x4c>)
 8001ed2:	4a12      	ldr	r2, [pc, #72]	; (8001f1c <MX_UART5_Init+0x50>)
 8001ed4:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8001ed6:	4b10      	ldr	r3, [pc, #64]	; (8001f18 <MX_UART5_Init+0x4c>)
 8001ed8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001edc:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8001ede:	4b0e      	ldr	r3, [pc, #56]	; (8001f18 <MX_UART5_Init+0x4c>)
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8001ee4:	4b0c      	ldr	r3, [pc, #48]	; (8001f18 <MX_UART5_Init+0x4c>)
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8001eea:	4b0b      	ldr	r3, [pc, #44]	; (8001f18 <MX_UART5_Init+0x4c>)
 8001eec:	2200      	movs	r2, #0
 8001eee:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8001ef0:	4b09      	ldr	r3, [pc, #36]	; (8001f18 <MX_UART5_Init+0x4c>)
 8001ef2:	220c      	movs	r2, #12
 8001ef4:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ef6:	4b08      	ldr	r3, [pc, #32]	; (8001f18 <MX_UART5_Init+0x4c>)
 8001ef8:	2200      	movs	r2, #0
 8001efa:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001efc:	4b06      	ldr	r3, [pc, #24]	; (8001f18 <MX_UART5_Init+0x4c>)
 8001efe:	2200      	movs	r2, #0
 8001f00:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8001f02:	4805      	ldr	r0, [pc, #20]	; (8001f18 <MX_UART5_Init+0x4c>)
 8001f04:	f005 f8d4 	bl	80070b0 <HAL_UART_Init>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d001      	beq.n	8001f12 <MX_UART5_Init+0x46>
  {
    Error_Handler();
 8001f0e:	f000 f9e3 	bl	80022d8 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8001f12:	bf00      	nop
 8001f14:	bd80      	pop	{r7, pc}
 8001f16:	bf00      	nop
 8001f18:	20000fb0 	.word	0x20000fb0
 8001f1c:	40005000 	.word	0x40005000

08001f20 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001f24:	4b11      	ldr	r3, [pc, #68]	; (8001f6c <MX_USART1_UART_Init+0x4c>)
 8001f26:	4a12      	ldr	r2, [pc, #72]	; (8001f70 <MX_USART1_UART_Init+0x50>)
 8001f28:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001f2a:	4b10      	ldr	r3, [pc, #64]	; (8001f6c <MX_USART1_UART_Init+0x4c>)
 8001f2c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001f30:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001f32:	4b0e      	ldr	r3, [pc, #56]	; (8001f6c <MX_USART1_UART_Init+0x4c>)
 8001f34:	2200      	movs	r2, #0
 8001f36:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001f38:	4b0c      	ldr	r3, [pc, #48]	; (8001f6c <MX_USART1_UART_Init+0x4c>)
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001f3e:	4b0b      	ldr	r3, [pc, #44]	; (8001f6c <MX_USART1_UART_Init+0x4c>)
 8001f40:	2200      	movs	r2, #0
 8001f42:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001f44:	4b09      	ldr	r3, [pc, #36]	; (8001f6c <MX_USART1_UART_Init+0x4c>)
 8001f46:	220c      	movs	r2, #12
 8001f48:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f4a:	4b08      	ldr	r3, [pc, #32]	; (8001f6c <MX_USART1_UART_Init+0x4c>)
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f50:	4b06      	ldr	r3, [pc, #24]	; (8001f6c <MX_USART1_UART_Init+0x4c>)
 8001f52:	2200      	movs	r2, #0
 8001f54:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001f56:	4805      	ldr	r0, [pc, #20]	; (8001f6c <MX_USART1_UART_Init+0x4c>)
 8001f58:	f005 f8aa 	bl	80070b0 <HAL_UART_Init>
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d001      	beq.n	8001f66 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001f62:	f000 f9b9 	bl	80022d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001f66:	bf00      	nop
 8001f68:	bd80      	pop	{r7, pc}
 8001f6a:	bf00      	nop
 8001f6c:	2000109c 	.word	0x2000109c
 8001f70:	40011000 	.word	0x40011000

08001f74 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001f78:	4b11      	ldr	r3, [pc, #68]	; (8001fc0 <MX_USART2_UART_Init+0x4c>)
 8001f7a:	4a12      	ldr	r2, [pc, #72]	; (8001fc4 <MX_USART2_UART_Init+0x50>)
 8001f7c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001f7e:	4b10      	ldr	r3, [pc, #64]	; (8001fc0 <MX_USART2_UART_Init+0x4c>)
 8001f80:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001f84:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001f86:	4b0e      	ldr	r3, [pc, #56]	; (8001fc0 <MX_USART2_UART_Init+0x4c>)
 8001f88:	2200      	movs	r2, #0
 8001f8a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001f8c:	4b0c      	ldr	r3, [pc, #48]	; (8001fc0 <MX_USART2_UART_Init+0x4c>)
 8001f8e:	2200      	movs	r2, #0
 8001f90:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001f92:	4b0b      	ldr	r3, [pc, #44]	; (8001fc0 <MX_USART2_UART_Init+0x4c>)
 8001f94:	2200      	movs	r2, #0
 8001f96:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001f98:	4b09      	ldr	r3, [pc, #36]	; (8001fc0 <MX_USART2_UART_Init+0x4c>)
 8001f9a:	220c      	movs	r2, #12
 8001f9c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f9e:	4b08      	ldr	r3, [pc, #32]	; (8001fc0 <MX_USART2_UART_Init+0x4c>)
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001fa4:	4b06      	ldr	r3, [pc, #24]	; (8001fc0 <MX_USART2_UART_Init+0x4c>)
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001faa:	4805      	ldr	r0, [pc, #20]	; (8001fc0 <MX_USART2_UART_Init+0x4c>)
 8001fac:	f005 f880 	bl	80070b0 <HAL_UART_Init>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d001      	beq.n	8001fba <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001fb6:	f000 f98f 	bl	80022d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001fba:	bf00      	nop
 8001fbc:	bd80      	pop	{r7, pc}
 8001fbe:	bf00      	nop
 8001fc0:	2000120c 	.word	0x2000120c
 8001fc4:	40004400 	.word	0x40004400

08001fc8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001fcc:	4b11      	ldr	r3, [pc, #68]	; (8002014 <MX_USART3_UART_Init+0x4c>)
 8001fce:	4a12      	ldr	r2, [pc, #72]	; (8002018 <MX_USART3_UART_Init+0x50>)
 8001fd0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001fd2:	4b10      	ldr	r3, [pc, #64]	; (8002014 <MX_USART3_UART_Init+0x4c>)
 8001fd4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001fd8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001fda:	4b0e      	ldr	r3, [pc, #56]	; (8002014 <MX_USART3_UART_Init+0x4c>)
 8001fdc:	2200      	movs	r2, #0
 8001fde:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001fe0:	4b0c      	ldr	r3, [pc, #48]	; (8002014 <MX_USART3_UART_Init+0x4c>)
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001fe6:	4b0b      	ldr	r3, [pc, #44]	; (8002014 <MX_USART3_UART_Init+0x4c>)
 8001fe8:	2200      	movs	r2, #0
 8001fea:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001fec:	4b09      	ldr	r3, [pc, #36]	; (8002014 <MX_USART3_UART_Init+0x4c>)
 8001fee:	220c      	movs	r2, #12
 8001ff0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ff2:	4b08      	ldr	r3, [pc, #32]	; (8002014 <MX_USART3_UART_Init+0x4c>)
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ff8:	4b06      	ldr	r3, [pc, #24]	; (8002014 <MX_USART3_UART_Init+0x4c>)
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001ffe:	4805      	ldr	r0, [pc, #20]	; (8002014 <MX_USART3_UART_Init+0x4c>)
 8002000:	f005 f856 	bl	80070b0 <HAL_UART_Init>
 8002004:	4603      	mov	r3, r0
 8002006:	2b00      	cmp	r3, #0
 8002008:	d001      	beq.n	800200e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800200a:	f000 f965 	bl	80022d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800200e:	bf00      	nop
 8002010:	bd80      	pop	{r7, pc}
 8002012:	bf00      	nop
 8002014:	20000edc 	.word	0x20000edc
 8002018:	40004800 	.word	0x40004800

0800201c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b082      	sub	sp, #8
 8002020:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002022:	2300      	movs	r3, #0
 8002024:	607b      	str	r3, [r7, #4]
 8002026:	4b23      	ldr	r3, [pc, #140]	; (80020b4 <MX_DMA_Init+0x98>)
 8002028:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800202a:	4a22      	ldr	r2, [pc, #136]	; (80020b4 <MX_DMA_Init+0x98>)
 800202c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002030:	6313      	str	r3, [r2, #48]	; 0x30
 8002032:	4b20      	ldr	r3, [pc, #128]	; (80020b4 <MX_DMA_Init+0x98>)
 8002034:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002036:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800203a:	607b      	str	r3, [r7, #4]
 800203c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 800203e:	2300      	movs	r3, #0
 8002040:	603b      	str	r3, [r7, #0]
 8002042:	4b1c      	ldr	r3, [pc, #112]	; (80020b4 <MX_DMA_Init+0x98>)
 8002044:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002046:	4a1b      	ldr	r2, [pc, #108]	; (80020b4 <MX_DMA_Init+0x98>)
 8002048:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800204c:	6313      	str	r3, [r2, #48]	; 0x30
 800204e:	4b19      	ldr	r3, [pc, #100]	; (80020b4 <MX_DMA_Init+0x98>)
 8002050:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002052:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002056:	603b      	str	r3, [r7, #0]
 8002058:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 800205a:	2200      	movs	r2, #0
 800205c:	2100      	movs	r1, #0
 800205e:	200b      	movs	r0, #11
 8002060:	f002 fa1e 	bl	80044a0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8002064:	200b      	movs	r0, #11
 8002066:	f002 fa37 	bl	80044d8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 800206a:	2200      	movs	r2, #0
 800206c:	2100      	movs	r1, #0
 800206e:	200c      	movs	r0, #12
 8002070:	f002 fa16 	bl	80044a0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8002074:	200c      	movs	r0, #12
 8002076:	f002 fa2f 	bl	80044d8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 800207a:	2200      	movs	r2, #0
 800207c:	2100      	movs	r1, #0
 800207e:	200d      	movs	r0, #13
 8002080:	f002 fa0e 	bl	80044a0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8002084:	200d      	movs	r0, #13
 8002086:	f002 fa27 	bl	80044d8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800208a:	2200      	movs	r2, #0
 800208c:	2100      	movs	r1, #0
 800208e:	2010      	movs	r0, #16
 8002090:	f002 fa06 	bl	80044a0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8002094:	2010      	movs	r0, #16
 8002096:	f002 fa1f 	bl	80044d8 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800209a:	2200      	movs	r2, #0
 800209c:	2100      	movs	r1, #0
 800209e:	203a      	movs	r0, #58	; 0x3a
 80020a0:	f002 f9fe 	bl	80044a0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80020a4:	203a      	movs	r0, #58	; 0x3a
 80020a6:	f002 fa17 	bl	80044d8 <HAL_NVIC_EnableIRQ>

}
 80020aa:	bf00      	nop
 80020ac:	3708      	adds	r7, #8
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}
 80020b2:	bf00      	nop
 80020b4:	40023800 	.word	0x40023800

080020b8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b08c      	sub	sp, #48	; 0x30
 80020bc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020be:	f107 031c 	add.w	r3, r7, #28
 80020c2:	2200      	movs	r2, #0
 80020c4:	601a      	str	r2, [r3, #0]
 80020c6:	605a      	str	r2, [r3, #4]
 80020c8:	609a      	str	r2, [r3, #8]
 80020ca:	60da      	str	r2, [r3, #12]
 80020cc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80020ce:	2300      	movs	r3, #0
 80020d0:	61bb      	str	r3, [r7, #24]
 80020d2:	4b62      	ldr	r3, [pc, #392]	; (800225c <MX_GPIO_Init+0x1a4>)
 80020d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020d6:	4a61      	ldr	r2, [pc, #388]	; (800225c <MX_GPIO_Init+0x1a4>)
 80020d8:	f043 0310 	orr.w	r3, r3, #16
 80020dc:	6313      	str	r3, [r2, #48]	; 0x30
 80020de:	4b5f      	ldr	r3, [pc, #380]	; (800225c <MX_GPIO_Init+0x1a4>)
 80020e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020e2:	f003 0310 	and.w	r3, r3, #16
 80020e6:	61bb      	str	r3, [r7, #24]
 80020e8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80020ea:	2300      	movs	r3, #0
 80020ec:	617b      	str	r3, [r7, #20]
 80020ee:	4b5b      	ldr	r3, [pc, #364]	; (800225c <MX_GPIO_Init+0x1a4>)
 80020f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020f2:	4a5a      	ldr	r2, [pc, #360]	; (800225c <MX_GPIO_Init+0x1a4>)
 80020f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80020f8:	6313      	str	r3, [r2, #48]	; 0x30
 80020fa:	4b58      	ldr	r3, [pc, #352]	; (800225c <MX_GPIO_Init+0x1a4>)
 80020fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002102:	617b      	str	r3, [r7, #20]
 8002104:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002106:	2300      	movs	r3, #0
 8002108:	613b      	str	r3, [r7, #16]
 800210a:	4b54      	ldr	r3, [pc, #336]	; (800225c <MX_GPIO_Init+0x1a4>)
 800210c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800210e:	4a53      	ldr	r2, [pc, #332]	; (800225c <MX_GPIO_Init+0x1a4>)
 8002110:	f043 0301 	orr.w	r3, r3, #1
 8002114:	6313      	str	r3, [r2, #48]	; 0x30
 8002116:	4b51      	ldr	r3, [pc, #324]	; (800225c <MX_GPIO_Init+0x1a4>)
 8002118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800211a:	f003 0301 	and.w	r3, r3, #1
 800211e:	613b      	str	r3, [r7, #16]
 8002120:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002122:	2300      	movs	r3, #0
 8002124:	60fb      	str	r3, [r7, #12]
 8002126:	4b4d      	ldr	r3, [pc, #308]	; (800225c <MX_GPIO_Init+0x1a4>)
 8002128:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800212a:	4a4c      	ldr	r2, [pc, #304]	; (800225c <MX_GPIO_Init+0x1a4>)
 800212c:	f043 0302 	orr.w	r3, r3, #2
 8002130:	6313      	str	r3, [r2, #48]	; 0x30
 8002132:	4b4a      	ldr	r3, [pc, #296]	; (800225c <MX_GPIO_Init+0x1a4>)
 8002134:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002136:	f003 0302 	and.w	r3, r3, #2
 800213a:	60fb      	str	r3, [r7, #12]
 800213c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800213e:	2300      	movs	r3, #0
 8002140:	60bb      	str	r3, [r7, #8]
 8002142:	4b46      	ldr	r3, [pc, #280]	; (800225c <MX_GPIO_Init+0x1a4>)
 8002144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002146:	4a45      	ldr	r2, [pc, #276]	; (800225c <MX_GPIO_Init+0x1a4>)
 8002148:	f043 0308 	orr.w	r3, r3, #8
 800214c:	6313      	str	r3, [r2, #48]	; 0x30
 800214e:	4b43      	ldr	r3, [pc, #268]	; (800225c <MX_GPIO_Init+0x1a4>)
 8002150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002152:	f003 0308 	and.w	r3, r3, #8
 8002156:	60bb      	str	r3, [r7, #8]
 8002158:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800215a:	2300      	movs	r3, #0
 800215c:	607b      	str	r3, [r7, #4]
 800215e:	4b3f      	ldr	r3, [pc, #252]	; (800225c <MX_GPIO_Init+0x1a4>)
 8002160:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002162:	4a3e      	ldr	r2, [pc, #248]	; (800225c <MX_GPIO_Init+0x1a4>)
 8002164:	f043 0304 	orr.w	r3, r3, #4
 8002168:	6313      	str	r3, [r2, #48]	; 0x30
 800216a:	4b3c      	ldr	r3, [pc, #240]	; (800225c <MX_GPIO_Init+0x1a4>)
 800216c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800216e:	f003 0304 	and.w	r3, r3, #4
 8002172:	607b      	str	r3, [r7, #4]
 8002174:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8002176:	2200      	movs	r2, #0
 8002178:	f44f 7180 	mov.w	r1, #256	; 0x100
 800217c:	4838      	ldr	r0, [pc, #224]	; (8002260 <MX_GPIO_Init+0x1a8>)
 800217e:	f002 ff63 	bl	8005048 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OLED_CSN_GPIO_Port, OLED_CSN_Pin, GPIO_PIN_RESET);
 8002182:	2200      	movs	r2, #0
 8002184:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002188:	4836      	ldr	r0, [pc, #216]	; (8002264 <MX_GPIO_Init+0x1ac>)
 800218a:	f002 ff5d 	bl	8005048 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, OLED_RES_Pin|OLED_DC_Pin, GPIO_PIN_RESET);
 800218e:	2200      	movs	r2, #0
 8002190:	21c0      	movs	r1, #192	; 0xc0
 8002192:	4835      	ldr	r0, [pc, #212]	; (8002268 <MX_GPIO_Init+0x1b0>)
 8002194:	f002 ff58 	bl	8005048 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE5 PE6 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8002198:	2360      	movs	r3, #96	; 0x60
 800219a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800219c:	2302      	movs	r3, #2
 800219e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021a0:	2300      	movs	r3, #0
 80021a2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021a4:	2300      	movs	r3, #0
 80021a6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 80021a8:	2303      	movs	r3, #3
 80021aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80021ac:	f107 031c 	add.w	r3, r7, #28
 80021b0:	4619      	mov	r1, r3
 80021b2:	482e      	ldr	r0, [pc, #184]	; (800226c <MX_GPIO_Init+0x1b4>)
 80021b4:	f002 fdac 	bl	8004d10 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED1_Pin */
  GPIO_InitStruct.Pin = LED1_Pin;
 80021b8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80021bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021be:	2301      	movs	r3, #1
 80021c0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021c2:	2300      	movs	r3, #0
 80021c4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021c6:	2300      	movs	r3, #0
 80021c8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 80021ca:	f107 031c 	add.w	r3, r7, #28
 80021ce:	4619      	mov	r1, r3
 80021d0:	4823      	ldr	r0, [pc, #140]	; (8002260 <MX_GPIO_Init+0x1a8>)
 80021d2:	f002 fd9d 	bl	8004d10 <HAL_GPIO_Init>

  /*Configure GPIO pin : OLED_CSN_Pin */
  GPIO_InitStruct.Pin = OLED_CSN_Pin;
 80021d6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80021da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021dc:	2301      	movs	r3, #1
 80021de:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021e0:	2300      	movs	r3, #0
 80021e2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021e4:	2303      	movs	r3, #3
 80021e6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OLED_CSN_GPIO_Port, &GPIO_InitStruct);
 80021e8:	f107 031c 	add.w	r3, r7, #28
 80021ec:	4619      	mov	r1, r3
 80021ee:	481d      	ldr	r0, [pc, #116]	; (8002264 <MX_GPIO_Init+0x1ac>)
 80021f0:	f002 fd8e 	bl	8004d10 <HAL_GPIO_Init>

  /*Configure GPIO pins : OLED_RES_Pin OLED_DC_Pin */
  GPIO_InitStruct.Pin = OLED_RES_Pin|OLED_DC_Pin;
 80021f4:	23c0      	movs	r3, #192	; 0xc0
 80021f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021f8:	2301      	movs	r3, #1
 80021fa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021fc:	2300      	movs	r3, #0
 80021fe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002200:	2303      	movs	r3, #3
 8002202:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002204:	f107 031c 	add.w	r3, r7, #28
 8002208:	4619      	mov	r1, r3
 800220a:	4817      	ldr	r0, [pc, #92]	; (8002268 <MX_GPIO_Init+0x1b0>)
 800220c:	f002 fd80 	bl	8004d10 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002210:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002214:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002216:	2302      	movs	r3, #2
 8002218:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800221a:	2300      	movs	r3, #0
 800221c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800221e:	2300      	movs	r3, #0
 8002220:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 8002222:	2303      	movs	r3, #3
 8002224:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002226:	f107 031c 	add.w	r3, r7, #28
 800222a:	4619      	mov	r1, r3
 800222c:	480e      	ldr	r0, [pc, #56]	; (8002268 <MX_GPIO_Init+0x1b0>)
 800222e:	f002 fd6f 	bl	8004d10 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002232:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002236:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002238:	2302      	movs	r3, #2
 800223a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800223c:	2300      	movs	r3, #0
 800223e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002240:	2300      	movs	r3, #0
 8002242:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 8002244:	2303      	movs	r3, #3
 8002246:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002248:	f107 031c 	add.w	r3, r7, #28
 800224c:	4619      	mov	r1, r3
 800224e:	4806      	ldr	r0, [pc, #24]	; (8002268 <MX_GPIO_Init+0x1b0>)
 8002250:	f002 fd5e 	bl	8004d10 <HAL_GPIO_Init>

}
 8002254:	bf00      	nop
 8002256:	3730      	adds	r7, #48	; 0x30
 8002258:	46bd      	mov	sp, r7
 800225a:	bd80      	pop	{r7, pc}
 800225c:	40023800 	.word	0x40023800
 8002260:	40020c00 	.word	0x40020c00
 8002264:	40020000 	.word	0x40020000
 8002268:	40020400 	.word	0x40020400
 800226c:	40021000 	.word	0x40021000

08002270 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b082      	sub	sp, #8
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7) {
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	4a10      	ldr	r2, [pc, #64]	; (80022c0 <HAL_TIM_PeriodElapsedCallback+0x50>)
 800227e:	4293      	cmp	r3, r2
 8002280:	d102      	bne.n	8002288 <HAL_TIM_PeriodElapsedCallback+0x18>
    HAL_IncTick();
 8002282:	f001 fdaf 	bl	8003de4 <HAL_IncTick>
      if(pidinit==1&&lock!=0)
    	  PID_CTRL();
      setmotor();
  }
  /* USER CODE END Callback 1 */
}
 8002286:	e017      	b.n	80022b8 <HAL_TIM_PeriodElapsedCallback+0x48>
  else if(htim->Instance == TIM1)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	4a0d      	ldr	r2, [pc, #52]	; (80022c4 <HAL_TIM_PeriodElapsedCallback+0x54>)
 800228e:	4293      	cmp	r3, r2
 8002290:	d112      	bne.n	80022b8 <HAL_TIM_PeriodElapsedCallback+0x48>
	  HAL_UART_Transmit_IT(&huart5, (unsigned char *)&frame, sizeof(frame));
 8002292:	2284      	movs	r2, #132	; 0x84
 8002294:	490c      	ldr	r1, [pc, #48]	; (80022c8 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8002296:	480d      	ldr	r0, [pc, #52]	; (80022cc <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8002298:	f004 ffe9 	bl	800726e <HAL_UART_Transmit_IT>
	  OLED_Refresh_Gram();
 800229c:	f000 f956 	bl	800254c <OLED_Refresh_Gram>
      if(pidinit==1&&lock!=0)
 80022a0:	4b0b      	ldr	r3, [pc, #44]	; (80022d0 <HAL_TIM_PeriodElapsedCallback+0x60>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	2b01      	cmp	r3, #1
 80022a6:	d105      	bne.n	80022b4 <HAL_TIM_PeriodElapsedCallback+0x44>
 80022a8:	4b0a      	ldr	r3, [pc, #40]	; (80022d4 <HAL_TIM_PeriodElapsedCallback+0x64>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d001      	beq.n	80022b4 <HAL_TIM_PeriodElapsedCallback+0x44>
    	  PID_CTRL();
 80022b0:	f7fe febe 	bl	8001030 <PID_CTRL>
      setmotor();
 80022b4:	f000 f83e 	bl	8002334 <setmotor>
}
 80022b8:	bf00      	nop
 80022ba:	3708      	adds	r7, #8
 80022bc:	46bd      	mov	sp, r7
 80022be:	bd80      	pop	{r7, pc}
 80022c0:	40001400 	.word	0x40001400
 80022c4:	40010000 	.word	0x40010000
 80022c8:	200000a8 	.word	0x200000a8
 80022cc:	20000fb0 	.word	0x20000fb0
 80022d0:	20000bc8 	.word	0x20000bc8
 80022d4:	20000be4 	.word	0x20000be4

080022d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80022d8:	b480      	push	{r7}
 80022da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80022dc:	b672      	cpsid	i
}
 80022de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80022e0:	e7fe      	b.n	80022e0 <Error_Handler+0x8>
	...

080022e4 <motorinit>:
		{ 1.0f, 1.0f, 0, 0,1.0f, 0, 0, 0, 0, },
		{ -1.0f, 1.0f, 0, 0, 1.0f, 0, 0, 0, 0, }, };*/
float motor[8];
//dof68 
void motorinit()
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	af00      	add	r7, sp, #0
	extern TIM_HandleTypeDef htim4;
	extern TIM_HandleTypeDef htim8;
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 80022e8:	2100      	movs	r1, #0
 80022ea:	4810      	ldr	r0, [pc, #64]	; (800232c <motorinit+0x48>)
 80022ec:	f003 ff74 	bl	80061d8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 80022f0:	2104      	movs	r1, #4
 80022f2:	480e      	ldr	r0, [pc, #56]	; (800232c <motorinit+0x48>)
 80022f4:	f003 ff70 	bl	80061d8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 80022f8:	2108      	movs	r1, #8
 80022fa:	480c      	ldr	r0, [pc, #48]	; (800232c <motorinit+0x48>)
 80022fc:	f003 ff6c 	bl	80061d8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8002300:	210c      	movs	r1, #12
 8002302:	480a      	ldr	r0, [pc, #40]	; (800232c <motorinit+0x48>)
 8002304:	f003 ff68 	bl	80061d8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 8002308:	2100      	movs	r1, #0
 800230a:	4809      	ldr	r0, [pc, #36]	; (8002330 <motorinit+0x4c>)
 800230c:	f003 ff64 	bl	80061d8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 8002310:	2104      	movs	r1, #4
 8002312:	4807      	ldr	r0, [pc, #28]	; (8002330 <motorinit+0x4c>)
 8002314:	f003 ff60 	bl	80061d8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 8002318:	2108      	movs	r1, #8
 800231a:	4805      	ldr	r0, [pc, #20]	; (8002330 <motorinit+0x4c>)
 800231c:	f003 ff5c 	bl	80061d8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 8002320:	210c      	movs	r1, #12
 8002322:	4803      	ldr	r0, [pc, #12]	; (8002330 <motorinit+0x4c>)
 8002324:	f003 ff58 	bl	80061d8 <HAL_TIM_PWM_Start>
}
 8002328:	bf00      	nop
 800232a:	bd80      	pop	{r7, pc}
 800232c:	20000e34 	.word	0x20000e34
 8002330:	20000dec 	.word	0x20000dec

08002334 <setmotor>:
void setmotor()
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b084      	sub	sp, #16
 8002338:	af00      	add	r7, sp, #0
    int time = HAL_GetTick();
 800233a:	f001 fd67 	bl	8003e0c <HAL_GetTick>
 800233e:	4603      	mov	r3, r0
 8002340:	603b      	str	r3, [r7, #0]
    for (int i = 0; i < 8; i++)
 8002342:	2300      	movs	r3, #0
 8002344:	60fb      	str	r3, [r7, #12]
 8002346:	e05d      	b.n	8002404 <setmotor+0xd0>
    {
        float tmp = 0;
 8002348:	f04f 0300 	mov.w	r3, #0
 800234c:	60bb      	str	r3, [r7, #8]
        for (int j = 0; j < 6; j++)
 800234e:	2300      	movs	r3, #0
 8002350:	607b      	str	r3, [r7, #4]
 8002352:	e01c      	b.n	800238e <setmotor+0x5a>
            tmp += hcc[i][j] * dof6[j];
 8002354:	4973      	ldr	r1, [pc, #460]	; (8002524 <setmotor+0x1f0>)
 8002356:	68fa      	ldr	r2, [r7, #12]
 8002358:	4613      	mov	r3, r2
 800235a:	005b      	lsls	r3, r3, #1
 800235c:	4413      	add	r3, r2
 800235e:	005b      	lsls	r3, r3, #1
 8002360:	687a      	ldr	r2, [r7, #4]
 8002362:	4413      	add	r3, r2
 8002364:	009b      	lsls	r3, r3, #2
 8002366:	440b      	add	r3, r1
 8002368:	ed93 7a00 	vldr	s14, [r3]
 800236c:	4a6e      	ldr	r2, [pc, #440]	; (8002528 <setmotor+0x1f4>)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	009b      	lsls	r3, r3, #2
 8002372:	4413      	add	r3, r2
 8002374:	edd3 7a00 	vldr	s15, [r3]
 8002378:	ee67 7a27 	vmul.f32	s15, s14, s15
 800237c:	ed97 7a02 	vldr	s14, [r7, #8]
 8002380:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002384:	edc7 7a02 	vstr	s15, [r7, #8]
        for (int j = 0; j < 6; j++)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	3301      	adds	r3, #1
 800238c:	607b      	str	r3, [r7, #4]
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	2b05      	cmp	r3, #5
 8002392:	dddf      	ble.n	8002354 <setmotor+0x20>
        if(tmp > 1)
 8002394:	edd7 7a02 	vldr	s15, [r7, #8]
 8002398:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800239c:	eef4 7ac7 	vcmpe.f32	s15, s14
 80023a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023a4:	dd02      	ble.n	80023ac <setmotor+0x78>
            tmp = 1;
 80023a6:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80023aa:	60bb      	str	r3, [r7, #8]
        if(tmp < -1)
 80023ac:	edd7 7a02 	vldr	s15, [r7, #8]
 80023b0:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80023b4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80023b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023bc:	d501      	bpl.n	80023c2 <setmotor+0x8e>
            tmp = -1;
 80023be:	4b5b      	ldr	r3, [pc, #364]	; (800252c <setmotor+0x1f8>)
 80023c0:	60bb      	str	r3, [r7, #8]
        if(time<10000||lock==0)//||
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	f242 720f 	movw	r2, #9999	; 0x270f
 80023c8:	4293      	cmp	r3, r2
 80023ca:	dd03      	ble.n	80023d4 <setmotor+0xa0>
 80023cc:	4b58      	ldr	r3, [pc, #352]	; (8002530 <setmotor+0x1fc>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d107      	bne.n	80023e4 <setmotor+0xb0>
			motor[i] = 0;
 80023d4:	4a57      	ldr	r2, [pc, #348]	; (8002534 <setmotor+0x200>)
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	009b      	lsls	r3, r3, #2
 80023da:	4413      	add	r3, r2
 80023dc:	f04f 0200 	mov.w	r2, #0
 80023e0:	601a      	str	r2, [r3, #0]
 80023e2:	e005      	b.n	80023f0 <setmotor+0xbc>
        else
        	motor[i] = tmp;
 80023e4:	4a53      	ldr	r2, [pc, #332]	; (8002534 <setmotor+0x200>)
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	009b      	lsls	r3, r3, #2
 80023ea:	4413      	add	r3, r2
 80023ec:	68ba      	ldr	r2, [r7, #8]
 80023ee:	601a      	str	r2, [r3, #0]
        frame.fdata[i + 16] = tmp;//
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	3310      	adds	r3, #16
 80023f4:	4a50      	ldr	r2, [pc, #320]	; (8002538 <setmotor+0x204>)
 80023f6:	009b      	lsls	r3, r3, #2
 80023f8:	4413      	add	r3, r2
 80023fa:	68ba      	ldr	r2, [r7, #8]
 80023fc:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < 8; i++)
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	3301      	adds	r3, #1
 8002402:	60fb      	str	r3, [r7, #12]
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	2b07      	cmp	r3, #7
 8002408:	dd9e      	ble.n	8002348 <setmotor+0x14>
    }

    MOTOR_1 = motor[0] * MOTOR_WAY + MOTOR_CENTER;
 800240a:	4b4a      	ldr	r3, [pc, #296]	; (8002534 <setmotor+0x200>)
 800240c:	edd3 7a00 	vldr	s15, [r3]
 8002410:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 800253c <setmotor+0x208>
 8002414:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002418:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8002540 <setmotor+0x20c>
 800241c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002420:	4b48      	ldr	r3, [pc, #288]	; (8002544 <setmotor+0x210>)
 8002422:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002426:	ee17 2a90 	vmov	r2, s15
 800242a:	635a      	str	r2, [r3, #52]	; 0x34
    MOTOR_2 = motor[1] * MOTOR_WAY + MOTOR_CENTER;
 800242c:	4b41      	ldr	r3, [pc, #260]	; (8002534 <setmotor+0x200>)
 800242e:	edd3 7a01 	vldr	s15, [r3, #4]
 8002432:	ed9f 7a42 	vldr	s14, [pc, #264]	; 800253c <setmotor+0x208>
 8002436:	ee67 7a87 	vmul.f32	s15, s15, s14
 800243a:	ed9f 7a41 	vldr	s14, [pc, #260]	; 8002540 <setmotor+0x20c>
 800243e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002442:	4b40      	ldr	r3, [pc, #256]	; (8002544 <setmotor+0x210>)
 8002444:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002448:	ee17 2a90 	vmov	r2, s15
 800244c:	639a      	str	r2, [r3, #56]	; 0x38
    MOTOR_3 = motor[2] * MOTOR_WAY + MOTOR_CENTER;
 800244e:	4b39      	ldr	r3, [pc, #228]	; (8002534 <setmotor+0x200>)
 8002450:	edd3 7a02 	vldr	s15, [r3, #8]
 8002454:	ed9f 7a39 	vldr	s14, [pc, #228]	; 800253c <setmotor+0x208>
 8002458:	ee67 7a87 	vmul.f32	s15, s15, s14
 800245c:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8002540 <setmotor+0x20c>
 8002460:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002464:	4b37      	ldr	r3, [pc, #220]	; (8002544 <setmotor+0x210>)
 8002466:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800246a:	ee17 2a90 	vmov	r2, s15
 800246e:	63da      	str	r2, [r3, #60]	; 0x3c
    MOTOR_4 = motor[3] * MOTOR_WAY + MOTOR_CENTER;
 8002470:	4b30      	ldr	r3, [pc, #192]	; (8002534 <setmotor+0x200>)
 8002472:	edd3 7a03 	vldr	s15, [r3, #12]
 8002476:	ed9f 7a31 	vldr	s14, [pc, #196]	; 800253c <setmotor+0x208>
 800247a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800247e:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8002540 <setmotor+0x20c>
 8002482:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002486:	4b2f      	ldr	r3, [pc, #188]	; (8002544 <setmotor+0x210>)
 8002488:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800248c:	ee17 2a90 	vmov	r2, s15
 8002490:	641a      	str	r2, [r3, #64]	; 0x40
    MOTOR_5 = motor[4] * MOTOR_WAY + MOTOR_CENTER;
 8002492:	4b28      	ldr	r3, [pc, #160]	; (8002534 <setmotor+0x200>)
 8002494:	edd3 7a04 	vldr	s15, [r3, #16]
 8002498:	ed9f 7a28 	vldr	s14, [pc, #160]	; 800253c <setmotor+0x208>
 800249c:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024a0:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8002540 <setmotor+0x20c>
 80024a4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80024a8:	4b27      	ldr	r3, [pc, #156]	; (8002548 <setmotor+0x214>)
 80024aa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80024ae:	ee17 2a90 	vmov	r2, s15
 80024b2:	635a      	str	r2, [r3, #52]	; 0x34
    MOTOR_6 = motor[5] * MOTOR_WAY + MOTOR_CENTER;
 80024b4:	4b1f      	ldr	r3, [pc, #124]	; (8002534 <setmotor+0x200>)
 80024b6:	edd3 7a05 	vldr	s15, [r3, #20]
 80024ba:	ed9f 7a20 	vldr	s14, [pc, #128]	; 800253c <setmotor+0x208>
 80024be:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024c2:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8002540 <setmotor+0x20c>
 80024c6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80024ca:	4b1f      	ldr	r3, [pc, #124]	; (8002548 <setmotor+0x214>)
 80024cc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80024d0:	ee17 2a90 	vmov	r2, s15
 80024d4:	639a      	str	r2, [r3, #56]	; 0x38
    MOTOR_7 = motor[6] * MOTOR_WAY + MOTOR_CENTER;
 80024d6:	4b17      	ldr	r3, [pc, #92]	; (8002534 <setmotor+0x200>)
 80024d8:	edd3 7a06 	vldr	s15, [r3, #24]
 80024dc:	ed9f 7a17 	vldr	s14, [pc, #92]	; 800253c <setmotor+0x208>
 80024e0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024e4:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8002540 <setmotor+0x20c>
 80024e8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80024ec:	4b16      	ldr	r3, [pc, #88]	; (8002548 <setmotor+0x214>)
 80024ee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80024f2:	ee17 2a90 	vmov	r2, s15
 80024f6:	63da      	str	r2, [r3, #60]	; 0x3c
    MOTOR_8 = motor[7] * MOTOR_WAY + MOTOR_CENTER;
 80024f8:	4b0e      	ldr	r3, [pc, #56]	; (8002534 <setmotor+0x200>)
 80024fa:	edd3 7a07 	vldr	s15, [r3, #28]
 80024fe:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 800253c <setmotor+0x208>
 8002502:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002506:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8002540 <setmotor+0x20c>
 800250a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800250e:	4b0e      	ldr	r3, [pc, #56]	; (8002548 <setmotor+0x214>)
 8002510:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002514:	ee17 2a90 	vmov	r2, s15
 8002518:	641a      	str	r2, [r3, #64]	; 0x40
}
 800251a:	bf00      	nop
 800251c:	3710      	adds	r7, #16
 800251e:	46bd      	mov	sp, r7
 8002520:	bd80      	pop	{r7, pc}
 8002522:	bf00      	nop
 8002524:	2000012c 	.word	0x2000012c
 8002528:	20000bcc 	.word	0x20000bcc
 800252c:	bf800000 	.word	0xbf800000
 8002530:	20000be4 	.word	0x20000be4
 8002534:	200012f8 	.word	0x200012f8
 8002538:	200000a8 	.word	0x200000a8
 800253c:	44480000 	.word	0x44480000
 8002540:	44bb8000 	.word	0x44bb8000
 8002544:	40000800 	.word	0x40000800
 8002548:	40010400 	.word	0x40010400

0800254c <OLED_Refresh_Gram>:
extern SPI_HandleTypeDef hspi1;

  
u8 OLED_GRAM[8][128];	   //GRAM
void OLED_Refresh_Gram(void) //32GRAMOLED
{
 800254c:	b580      	push	{r7, lr}
 800254e:	b082      	sub	sp, #8
 8002550:	af00      	add	r7, sp, #0
	//u8 i,n;
	for(int i=0;i<8;i++)
 8002552:	2300      	movs	r3, #0
 8002554:	607b      	str	r3, [r7, #4]
 8002556:	e01b      	b.n	8002590 <OLED_Refresh_Gram+0x44>
	{
		OLED_WR_Byte (0xb0+i,OLED_CMD);    //0~7
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	b2db      	uxtb	r3, r3
 800255c:	3b50      	subs	r3, #80	; 0x50
 800255e:	b2db      	uxtb	r3, r3
 8002560:	2100      	movs	r1, #0
 8002562:	4618      	mov	r0, r3
 8002564:	f000 f820 	bl	80025a8 <OLED_WR_Byte>
		OLED_WR_Byte (0x00,OLED_CMD);      //
 8002568:	2100      	movs	r1, #0
 800256a:	2000      	movs	r0, #0
 800256c:	f000 f81c 	bl	80025a8 <OLED_WR_Byte>
		OLED_WR_Byte (0x10,OLED_CMD);      //
 8002570:	2100      	movs	r1, #0
 8002572:	2010      	movs	r0, #16
 8002574:	f000 f818 	bl	80025a8 <OLED_WR_Byte>
		//OLED_RS_Set();
		HAL_SPI_Transmit(&hspi1, OLED_GRAM[i], 128, 10);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	01db      	lsls	r3, r3, #7
 800257c:	4a08      	ldr	r2, [pc, #32]	; (80025a0 <OLED_Refresh_Gram+0x54>)
 800257e:	1899      	adds	r1, r3, r2
 8002580:	230a      	movs	r3, #10
 8002582:	2280      	movs	r2, #128	; 0x80
 8002584:	4807      	ldr	r0, [pc, #28]	; (80025a4 <OLED_Refresh_Gram+0x58>)
 8002586:	f003 faa8 	bl	8005ada <HAL_SPI_Transmit>
	for(int i=0;i<8;i++)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	3301      	adds	r3, #1
 800258e:	607b      	str	r3, [r7, #4]
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	2b07      	cmp	r3, #7
 8002594:	dde0      	ble.n	8002558 <OLED_Refresh_Gram+0xc>
		//for(n=0;n<128;n++)OLED_WR_Byte(OLED_GRAM[n][i],OLED_DATA);
	}
}
 8002596:	bf00      	nop
 8002598:	bf00      	nop
 800259a:	3708      	adds	r7, #8
 800259c:	46bd      	mov	sp, r7
 800259e:	bd80      	pop	{r7, pc}
 80025a0:	20001318 	.word	0x20001318
 80025a4:	2000116c 	.word	0x2000116c

080025a8 <OLED_WR_Byte>:
OLED
dat:/  cmd:/ 0,;1,;
  
**************************************************************************/
void OLED_WR_Byte(u8 dat,u8 cmd)
{	
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b082      	sub	sp, #8
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	4603      	mov	r3, r0
 80025b0:	460a      	mov	r2, r1
 80025b2:	71fb      	strb	r3, [r7, #7]
 80025b4:	4613      	mov	r3, r2
 80025b6:	71bb      	strb	r3, [r7, #6]
	//u8 i;
	if(cmd)
 80025b8:	79bb      	ldrb	r3, [r7, #6]
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d005      	beq.n	80025ca <OLED_WR_Byte+0x22>
	  OLED_RS_Set();
 80025be:	2201      	movs	r2, #1
 80025c0:	2180      	movs	r1, #128	; 0x80
 80025c2:	480c      	ldr	r0, [pc, #48]	; (80025f4 <OLED_WR_Byte+0x4c>)
 80025c4:	f002 fd40 	bl	8005048 <HAL_GPIO_WritePin>
 80025c8:	e004      	b.n	80025d4 <OLED_WR_Byte+0x2c>
	else 
	  OLED_RS_Clr();
 80025ca:	2200      	movs	r2, #0
 80025cc:	2180      	movs	r1, #128	; 0x80
 80025ce:	4809      	ldr	r0, [pc, #36]	; (80025f4 <OLED_WR_Byte+0x4c>)
 80025d0:	f002 fd3a 	bl	8005048 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &dat, 1, 10);
 80025d4:	1df9      	adds	r1, r7, #7
 80025d6:	230a      	movs	r3, #10
 80025d8:	2201      	movs	r2, #1
 80025da:	4807      	ldr	r0, [pc, #28]	; (80025f8 <OLED_WR_Byte+0x50>)
 80025dc:	f003 fa7d 	bl	8005ada <HAL_SPI_Transmit>
		   OLED_SDIN_Clr();
		OLED_SCLK_Set();
		dat<<=1;   
	}				 		  
	*/
	OLED_RS_Set();   	  
 80025e0:	2201      	movs	r2, #1
 80025e2:	2180      	movs	r1, #128	; 0x80
 80025e4:	4803      	ldr	r0, [pc, #12]	; (80025f4 <OLED_WR_Byte+0x4c>)
 80025e6:	f002 fd2f 	bl	8005048 <HAL_GPIO_WritePin>
} 
 80025ea:	bf00      	nop
 80025ec:	3708      	adds	r7, #8
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd80      	pop	{r7, pc}
 80025f2:	bf00      	nop
 80025f4:	40020400 	.word	0x40020400
 80025f8:	2000116c 	.word	0x2000116c

080025fc <OLED_Clear>:
	OLED_WR_Byte(0XAE,OLED_CMD);  //DISPLAY OFF
}	
////////////////////////////////////////////////////////////////////////////////
//,,!!!!	  
void OLED_Clear(void)  
{  
 80025fc:	b480      	push	{r7}
 80025fe:	b083      	sub	sp, #12
 8002600:	af00      	add	r7, sp, #0
	u8 i,n;  
	for(i=0;i<8;i++)for(n=0;n<128;n++)OLED_GRAM[i][n]=0X00;
 8002602:	2300      	movs	r3, #0
 8002604:	71fb      	strb	r3, [r7, #7]
 8002606:	e014      	b.n	8002632 <OLED_Clear+0x36>
 8002608:	2300      	movs	r3, #0
 800260a:	71bb      	strb	r3, [r7, #6]
 800260c:	e00a      	b.n	8002624 <OLED_Clear+0x28>
 800260e:	79fa      	ldrb	r2, [r7, #7]
 8002610:	79bb      	ldrb	r3, [r7, #6]
 8002612:	490d      	ldr	r1, [pc, #52]	; (8002648 <OLED_Clear+0x4c>)
 8002614:	01d2      	lsls	r2, r2, #7
 8002616:	440a      	add	r2, r1
 8002618:	4413      	add	r3, r2
 800261a:	2200      	movs	r2, #0
 800261c:	701a      	strb	r2, [r3, #0]
 800261e:	79bb      	ldrb	r3, [r7, #6]
 8002620:	3301      	adds	r3, #1
 8002622:	71bb      	strb	r3, [r7, #6]
 8002624:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002628:	2b00      	cmp	r3, #0
 800262a:	daf0      	bge.n	800260e <OLED_Clear+0x12>
 800262c:	79fb      	ldrb	r3, [r7, #7]
 800262e:	3301      	adds	r3, #1
 8002630:	71fb      	strb	r3, [r7, #7]
 8002632:	79fb      	ldrb	r3, [r7, #7]
 8002634:	2b07      	cmp	r3, #7
 8002636:	d9e7      	bls.n	8002608 <OLED_Clear+0xc>
		OLED_WR_Byte (0x10,OLED_CMD);      //   
		//for(k=0;k<128;k++)OLED_WR_Byte(OLED_GRAM[j][k],OLED_DATA);
	}
	//OLED_Refresh_Gram();//
	 */
}
 8002638:	bf00      	nop
 800263a:	bf00      	nop
 800263c:	370c      	adds	r7, #12
 800263e:	46bd      	mov	sp, r7
 8002640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002644:	4770      	bx	lr
 8002646:	bf00      	nop
 8002648:	20001318 	.word	0x20001318

0800264c <OLED_DrawPoint>:
OLED
:x0~127y:0~63  t:1  0,		
  
**************************************************************************/
void OLED_DrawPoint(u8 x,u8 y,u8 t)
{
 800264c:	b480      	push	{r7}
 800264e:	b085      	sub	sp, #20
 8002650:	af00      	add	r7, sp, #0
 8002652:	4603      	mov	r3, r0
 8002654:	71fb      	strb	r3, [r7, #7]
 8002656:	460b      	mov	r3, r1
 8002658:	71bb      	strb	r3, [r7, #6]
 800265a:	4613      	mov	r3, r2
 800265c:	717b      	strb	r3, [r7, #5]
	u8 pos,bx,temp=0;
 800265e:	2300      	movs	r3, #0
 8002660:	73fb      	strb	r3, [r7, #15]
	if(x>127||y>63)return;//.
 8002662:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002666:	2b00      	cmp	r3, #0
 8002668:	db41      	blt.n	80026ee <OLED_DrawPoint+0xa2>
 800266a:	79bb      	ldrb	r3, [r7, #6]
 800266c:	2b3f      	cmp	r3, #63	; 0x3f
 800266e:	d83e      	bhi.n	80026ee <OLED_DrawPoint+0xa2>
	pos=7-y/8;
 8002670:	79bb      	ldrb	r3, [r7, #6]
 8002672:	08db      	lsrs	r3, r3, #3
 8002674:	b2db      	uxtb	r3, r3
 8002676:	f1c3 0307 	rsb	r3, r3, #7
 800267a:	73bb      	strb	r3, [r7, #14]
	bx=y%8;
 800267c:	79bb      	ldrb	r3, [r7, #6]
 800267e:	f003 0307 	and.w	r3, r3, #7
 8002682:	737b      	strb	r3, [r7, #13]
	temp=1<<(7-bx);
 8002684:	7b7b      	ldrb	r3, [r7, #13]
 8002686:	f1c3 0307 	rsb	r3, r3, #7
 800268a:	2201      	movs	r2, #1
 800268c:	fa02 f303 	lsl.w	r3, r2, r3
 8002690:	73fb      	strb	r3, [r7, #15]
	if(t)OLED_GRAM[pos][x]|=temp;
 8002692:	797b      	ldrb	r3, [r7, #5]
 8002694:	2b00      	cmp	r3, #0
 8002696:	d012      	beq.n	80026be <OLED_DrawPoint+0x72>
 8002698:	7bba      	ldrb	r2, [r7, #14]
 800269a:	79fb      	ldrb	r3, [r7, #7]
 800269c:	4917      	ldr	r1, [pc, #92]	; (80026fc <OLED_DrawPoint+0xb0>)
 800269e:	01d2      	lsls	r2, r2, #7
 80026a0:	440a      	add	r2, r1
 80026a2:	4413      	add	r3, r2
 80026a4:	7818      	ldrb	r0, [r3, #0]
 80026a6:	7bba      	ldrb	r2, [r7, #14]
 80026a8:	79fb      	ldrb	r3, [r7, #7]
 80026aa:	7bf9      	ldrb	r1, [r7, #15]
 80026ac:	4301      	orrs	r1, r0
 80026ae:	b2c8      	uxtb	r0, r1
 80026b0:	4912      	ldr	r1, [pc, #72]	; (80026fc <OLED_DrawPoint+0xb0>)
 80026b2:	01d2      	lsls	r2, r2, #7
 80026b4:	440a      	add	r2, r1
 80026b6:	4413      	add	r3, r2
 80026b8:	4602      	mov	r2, r0
 80026ba:	701a      	strb	r2, [r3, #0]
 80026bc:	e018      	b.n	80026f0 <OLED_DrawPoint+0xa4>
	else OLED_GRAM[pos][x]&=~temp;
 80026be:	7bba      	ldrb	r2, [r7, #14]
 80026c0:	79fb      	ldrb	r3, [r7, #7]
 80026c2:	490e      	ldr	r1, [pc, #56]	; (80026fc <OLED_DrawPoint+0xb0>)
 80026c4:	01d2      	lsls	r2, r2, #7
 80026c6:	440a      	add	r2, r1
 80026c8:	4413      	add	r3, r2
 80026ca:	781b      	ldrb	r3, [r3, #0]
 80026cc:	b25a      	sxtb	r2, r3
 80026ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026d2:	43db      	mvns	r3, r3
 80026d4:	b25b      	sxtb	r3, r3
 80026d6:	4013      	ands	r3, r2
 80026d8:	b259      	sxtb	r1, r3
 80026da:	7bba      	ldrb	r2, [r7, #14]
 80026dc:	79fb      	ldrb	r3, [r7, #7]
 80026de:	b2c8      	uxtb	r0, r1
 80026e0:	4906      	ldr	r1, [pc, #24]	; (80026fc <OLED_DrawPoint+0xb0>)
 80026e2:	01d2      	lsls	r2, r2, #7
 80026e4:	440a      	add	r2, r1
 80026e6:	4413      	add	r3, r2
 80026e8:	4602      	mov	r2, r0
 80026ea:	701a      	strb	r2, [r3, #0]
 80026ec:	e000      	b.n	80026f0 <OLED_DrawPoint+0xa4>
	if(x>127||y>63)return;//.
 80026ee:	bf00      	nop
}
 80026f0:	3714      	adds	r7, #20
 80026f2:	46bd      	mov	sp, r7
 80026f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f8:	4770      	bx	lr
 80026fa:	bf00      	nop
 80026fc:	20001318 	.word	0x20001318

08002700 <OLED_ShowChar>:

:x0~127y:0~63 mode:0,;1,	size: 12-16		
  
**************************************************************************/
void OLED_ShowChar(u8 x,u8 y,u8 chr,u8 size,u8 mode)
{      			    
 8002700:	b590      	push	{r4, r7, lr}
 8002702:	b085      	sub	sp, #20
 8002704:	af00      	add	r7, sp, #0
 8002706:	4604      	mov	r4, r0
 8002708:	4608      	mov	r0, r1
 800270a:	4611      	mov	r1, r2
 800270c:	461a      	mov	r2, r3
 800270e:	4623      	mov	r3, r4
 8002710:	71fb      	strb	r3, [r7, #7]
 8002712:	4603      	mov	r3, r0
 8002714:	71bb      	strb	r3, [r7, #6]
 8002716:	460b      	mov	r3, r1
 8002718:	717b      	strb	r3, [r7, #5]
 800271a:	4613      	mov	r3, r2
 800271c:	713b      	strb	r3, [r7, #4]
	u8 temp,t,t1;
	u8 y0=y;
 800271e:	79bb      	ldrb	r3, [r7, #6]
 8002720:	733b      	strb	r3, [r7, #12]
	chr=chr-' ';//				   
 8002722:	797b      	ldrb	r3, [r7, #5]
 8002724:	3b20      	subs	r3, #32
 8002726:	717b      	strb	r3, [r7, #5]
    for(t=0;t<size;t++)
 8002728:	2300      	movs	r3, #0
 800272a:	73bb      	strb	r3, [r7, #14]
 800272c:	e04d      	b.n	80027ca <OLED_ShowChar+0xca>
    {   
		if(size==12)temp=oled_asc2_1206[chr][t];  //1206
 800272e:	793b      	ldrb	r3, [r7, #4]
 8002730:	2b0c      	cmp	r3, #12
 8002732:	d10b      	bne.n	800274c <OLED_ShowChar+0x4c>
 8002734:	797a      	ldrb	r2, [r7, #5]
 8002736:	7bb9      	ldrb	r1, [r7, #14]
 8002738:	4828      	ldr	r0, [pc, #160]	; (80027dc <OLED_ShowChar+0xdc>)
 800273a:	4613      	mov	r3, r2
 800273c:	005b      	lsls	r3, r3, #1
 800273e:	4413      	add	r3, r2
 8002740:	009b      	lsls	r3, r3, #2
 8002742:	4403      	add	r3, r0
 8002744:	440b      	add	r3, r1
 8002746:	781b      	ldrb	r3, [r3, #0]
 8002748:	73fb      	strb	r3, [r7, #15]
 800274a:	e007      	b.n	800275c <OLED_ShowChar+0x5c>
		else temp=oled_asc2_1608[chr][t];		 //1608 	                          
 800274c:	797a      	ldrb	r2, [r7, #5]
 800274e:	7bbb      	ldrb	r3, [r7, #14]
 8002750:	4923      	ldr	r1, [pc, #140]	; (80027e0 <OLED_ShowChar+0xe0>)
 8002752:	0112      	lsls	r2, r2, #4
 8002754:	440a      	add	r2, r1
 8002756:	4413      	add	r3, r2
 8002758:	781b      	ldrb	r3, [r3, #0]
 800275a:	73fb      	strb	r3, [r7, #15]
        for(t1=0;t1<8;t1++)
 800275c:	2300      	movs	r3, #0
 800275e:	737b      	strb	r3, [r7, #13]
 8002760:	e02d      	b.n	80027be <OLED_ShowChar+0xbe>
		{
			if(temp&0x80)OLED_DrawPoint(x,y,mode);
 8002762:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002766:	2b00      	cmp	r3, #0
 8002768:	da07      	bge.n	800277a <OLED_ShowChar+0x7a>
 800276a:	f897 2020 	ldrb.w	r2, [r7, #32]
 800276e:	79b9      	ldrb	r1, [r7, #6]
 8002770:	79fb      	ldrb	r3, [r7, #7]
 8002772:	4618      	mov	r0, r3
 8002774:	f7ff ff6a 	bl	800264c <OLED_DrawPoint>
 8002778:	e00c      	b.n	8002794 <OLED_ShowChar+0x94>
			else OLED_DrawPoint(x,y,!mode);
 800277a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800277e:	2b00      	cmp	r3, #0
 8002780:	bf0c      	ite	eq
 8002782:	2301      	moveq	r3, #1
 8002784:	2300      	movne	r3, #0
 8002786:	b2db      	uxtb	r3, r3
 8002788:	461a      	mov	r2, r3
 800278a:	79b9      	ldrb	r1, [r7, #6]
 800278c:	79fb      	ldrb	r3, [r7, #7]
 800278e:	4618      	mov	r0, r3
 8002790:	f7ff ff5c 	bl	800264c <OLED_DrawPoint>
			temp<<=1;
 8002794:	7bfb      	ldrb	r3, [r7, #15]
 8002796:	005b      	lsls	r3, r3, #1
 8002798:	73fb      	strb	r3, [r7, #15]
			y++;
 800279a:	79bb      	ldrb	r3, [r7, #6]
 800279c:	3301      	adds	r3, #1
 800279e:	71bb      	strb	r3, [r7, #6]
			if((y-y0)==size)
 80027a0:	79ba      	ldrb	r2, [r7, #6]
 80027a2:	7b3b      	ldrb	r3, [r7, #12]
 80027a4:	1ad2      	subs	r2, r2, r3
 80027a6:	793b      	ldrb	r3, [r7, #4]
 80027a8:	429a      	cmp	r2, r3
 80027aa:	d105      	bne.n	80027b8 <OLED_ShowChar+0xb8>
			{
				y=y0;
 80027ac:	7b3b      	ldrb	r3, [r7, #12]
 80027ae:	71bb      	strb	r3, [r7, #6]
				x++;
 80027b0:	79fb      	ldrb	r3, [r7, #7]
 80027b2:	3301      	adds	r3, #1
 80027b4:	71fb      	strb	r3, [r7, #7]
				break;
 80027b6:	e005      	b.n	80027c4 <OLED_ShowChar+0xc4>
        for(t1=0;t1<8;t1++)
 80027b8:	7b7b      	ldrb	r3, [r7, #13]
 80027ba:	3301      	adds	r3, #1
 80027bc:	737b      	strb	r3, [r7, #13]
 80027be:	7b7b      	ldrb	r3, [r7, #13]
 80027c0:	2b07      	cmp	r3, #7
 80027c2:	d9ce      	bls.n	8002762 <OLED_ShowChar+0x62>
    for(t=0;t<size;t++)
 80027c4:	7bbb      	ldrb	r3, [r7, #14]
 80027c6:	3301      	adds	r3, #1
 80027c8:	73bb      	strb	r3, [r7, #14]
 80027ca:	7bba      	ldrb	r2, [r7, #14]
 80027cc:	793b      	ldrb	r3, [r7, #4]
 80027ce:	429a      	cmp	r2, r3
 80027d0:	d3ad      	bcc.n	800272e <OLED_ShowChar+0x2e>
			}
		}  	 
    }          
}
 80027d2:	bf00      	nop
 80027d4:	bf00      	nop
 80027d6:	3714      	adds	r7, #20
 80027d8:	46bd      	mov	sp, r7
 80027da:	bd90      	pop	{r4, r7, pc}
 80027dc:	0800fc3c 	.word	0x0800fc3c
 80027e0:	080100b0 	.word	0x080100b0

080027e4 <oled_pow>:

//m^n
u32 oled_pow(u8 m,u8 n)
{
 80027e4:	b480      	push	{r7}
 80027e6:	b085      	sub	sp, #20
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	4603      	mov	r3, r0
 80027ec:	460a      	mov	r2, r1
 80027ee:	71fb      	strb	r3, [r7, #7]
 80027f0:	4613      	mov	r3, r2
 80027f2:	71bb      	strb	r3, [r7, #6]
	u32 result=1;	 
 80027f4:	2301      	movs	r3, #1
 80027f6:	60fb      	str	r3, [r7, #12]
	while(n--)result*=m;    
 80027f8:	e004      	b.n	8002804 <oled_pow+0x20>
 80027fa:	79fa      	ldrb	r2, [r7, #7]
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	fb02 f303 	mul.w	r3, r2, r3
 8002802:	60fb      	str	r3, [r7, #12]
 8002804:	79bb      	ldrb	r3, [r7, #6]
 8002806:	1e5a      	subs	r2, r3, #1
 8002808:	71ba      	strb	r2, [r7, #6]
 800280a:	2b00      	cmp	r3, #0
 800280c:	d1f5      	bne.n	80027fa <oled_pow+0x16>
	return result;
 800280e:	68fb      	ldr	r3, [r7, #12]
}	
 8002810:	4618      	mov	r0, r3
 8002812:	3714      	adds	r7, #20
 8002814:	46bd      	mov	sp, r7
 8002816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281a:	4770      	bx	lr

0800281c <OLED_ShowNumber>:
2
:x0~127y:0~63 num:(0~4294967295)mode:0, 1, size: 12-16		
  
**************************************************************************/  
void OLED_ShowNumber(u8 x,u8 y,u32 num,u8 len,u8 size)
{         	
 800281c:	b590      	push	{r4, r7, lr}
 800281e:	b087      	sub	sp, #28
 8002820:	af02      	add	r7, sp, #8
 8002822:	603a      	str	r2, [r7, #0]
 8002824:	461a      	mov	r2, r3
 8002826:	4603      	mov	r3, r0
 8002828:	71fb      	strb	r3, [r7, #7]
 800282a:	460b      	mov	r3, r1
 800282c:	71bb      	strb	r3, [r7, #6]
 800282e:	4613      	mov	r3, r2
 8002830:	717b      	strb	r3, [r7, #5]
	u8 t,temp;
	u8 enshow=0;						   
 8002832:	2300      	movs	r3, #0
 8002834:	73bb      	strb	r3, [r7, #14]
	for(t=0;t<len;t++)
 8002836:	2300      	movs	r3, #0
 8002838:	73fb      	strb	r3, [r7, #15]
 800283a:	e051      	b.n	80028e0 <OLED_ShowNumber+0xc4>
	{
		temp=(num/oled_pow(10,len-t-1))%10;
 800283c:	797a      	ldrb	r2, [r7, #5]
 800283e:	7bfb      	ldrb	r3, [r7, #15]
 8002840:	1ad3      	subs	r3, r2, r3
 8002842:	b2db      	uxtb	r3, r3
 8002844:	3b01      	subs	r3, #1
 8002846:	b2db      	uxtb	r3, r3
 8002848:	4619      	mov	r1, r3
 800284a:	200a      	movs	r0, #10
 800284c:	f7ff ffca 	bl	80027e4 <oled_pow>
 8002850:	4602      	mov	r2, r0
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	fbb3 f1f2 	udiv	r1, r3, r2
 8002858:	4b26      	ldr	r3, [pc, #152]	; (80028f4 <OLED_ShowNumber+0xd8>)
 800285a:	fba3 2301 	umull	r2, r3, r3, r1
 800285e:	08da      	lsrs	r2, r3, #3
 8002860:	4613      	mov	r3, r2
 8002862:	009b      	lsls	r3, r3, #2
 8002864:	4413      	add	r3, r2
 8002866:	005b      	lsls	r3, r3, #1
 8002868:	1aca      	subs	r2, r1, r3
 800286a:	4613      	mov	r3, r2
 800286c:	737b      	strb	r3, [r7, #13]
		if(enshow==0&&t<(len-1))
 800286e:	7bbb      	ldrb	r3, [r7, #14]
 8002870:	2b00      	cmp	r3, #0
 8002872:	d11d      	bne.n	80028b0 <OLED_ShowNumber+0x94>
 8002874:	7bfa      	ldrb	r2, [r7, #15]
 8002876:	797b      	ldrb	r3, [r7, #5]
 8002878:	3b01      	subs	r3, #1
 800287a:	429a      	cmp	r2, r3
 800287c:	da18      	bge.n	80028b0 <OLED_ShowNumber+0x94>
		{
			if(temp==0)
 800287e:	7b7b      	ldrb	r3, [r7, #13]
 8002880:	2b00      	cmp	r3, #0
 8002882:	d113      	bne.n	80028ac <OLED_ShowNumber+0x90>
			{
				OLED_ShowChar(x+(size/2)*t,y,' ',size,1);
 8002884:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002888:	085b      	lsrs	r3, r3, #1
 800288a:	b2db      	uxtb	r3, r3
 800288c:	7bfa      	ldrb	r2, [r7, #15]
 800288e:	fb12 f303 	smulbb	r3, r2, r3
 8002892:	b2da      	uxtb	r2, r3
 8002894:	79fb      	ldrb	r3, [r7, #7]
 8002896:	4413      	add	r3, r2
 8002898:	b2d8      	uxtb	r0, r3
 800289a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800289e:	79b9      	ldrb	r1, [r7, #6]
 80028a0:	2201      	movs	r2, #1
 80028a2:	9200      	str	r2, [sp, #0]
 80028a4:	2220      	movs	r2, #32
 80028a6:	f7ff ff2b 	bl	8002700 <OLED_ShowChar>
				continue;
 80028aa:	e016      	b.n	80028da <OLED_ShowNumber+0xbe>
			}else enshow=1; 
 80028ac:	2301      	movs	r3, #1
 80028ae:	73bb      	strb	r3, [r7, #14]
		 	 
		}
	 	OLED_ShowChar(x+(size/2)*t,y,temp+'0',size,1); 
 80028b0:	f897 3020 	ldrb.w	r3, [r7, #32]
 80028b4:	085b      	lsrs	r3, r3, #1
 80028b6:	b2db      	uxtb	r3, r3
 80028b8:	7bfa      	ldrb	r2, [r7, #15]
 80028ba:	fb12 f303 	smulbb	r3, r2, r3
 80028be:	b2da      	uxtb	r2, r3
 80028c0:	79fb      	ldrb	r3, [r7, #7]
 80028c2:	4413      	add	r3, r2
 80028c4:	b2d8      	uxtb	r0, r3
 80028c6:	7b7b      	ldrb	r3, [r7, #13]
 80028c8:	3330      	adds	r3, #48	; 0x30
 80028ca:	b2da      	uxtb	r2, r3
 80028cc:	f897 3020 	ldrb.w	r3, [r7, #32]
 80028d0:	79b9      	ldrb	r1, [r7, #6]
 80028d2:	2401      	movs	r4, #1
 80028d4:	9400      	str	r4, [sp, #0]
 80028d6:	f7ff ff13 	bl	8002700 <OLED_ShowChar>
	for(t=0;t<len;t++)
 80028da:	7bfb      	ldrb	r3, [r7, #15]
 80028dc:	3301      	adds	r3, #1
 80028de:	73fb      	strb	r3, [r7, #15]
 80028e0:	7bfa      	ldrb	r2, [r7, #15]
 80028e2:	797b      	ldrb	r3, [r7, #5]
 80028e4:	429a      	cmp	r2, r3
 80028e6:	d3a9      	bcc.n	800283c <OLED_ShowNumber+0x20>
	}
} 
 80028e8:	bf00      	nop
 80028ea:	bf00      	nop
 80028ec:	3714      	adds	r7, #20
 80028ee:	46bd      	mov	sp, r7
 80028f0:	bd90      	pop	{r4, r7, pc}
 80028f2:	bf00      	nop
 80028f4:	cccccccd 	.word	0xcccccccd

080028f8 <OLED_ShowString>:

:x0~127y:0~63 *p:
  
**************************************************************************/  
void OLED_ShowString(u8 x,u8 y,const char *p)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b084      	sub	sp, #16
 80028fc:	af02      	add	r7, sp, #8
 80028fe:	4603      	mov	r3, r0
 8002900:	603a      	str	r2, [r7, #0]
 8002902:	71fb      	strb	r3, [r7, #7]
 8002904:	460b      	mov	r3, r1
 8002906:	71bb      	strb	r3, [r7, #6]
#define MAX_CHAR_POSX 122
#define MAX_CHAR_POSY 58          
    while(*p!='\0')
 8002908:	e01f      	b.n	800294a <OLED_ShowString+0x52>
    {       
        if(x>MAX_CHAR_POSX){x=0;y+=16;}
 800290a:	79fb      	ldrb	r3, [r7, #7]
 800290c:	2b7a      	cmp	r3, #122	; 0x7a
 800290e:	d904      	bls.n	800291a <OLED_ShowString+0x22>
 8002910:	2300      	movs	r3, #0
 8002912:	71fb      	strb	r3, [r7, #7]
 8002914:	79bb      	ldrb	r3, [r7, #6]
 8002916:	3310      	adds	r3, #16
 8002918:	71bb      	strb	r3, [r7, #6]
        if(y>MAX_CHAR_POSY){y=x=0;OLED_Clear();}
 800291a:	79bb      	ldrb	r3, [r7, #6]
 800291c:	2b3a      	cmp	r3, #58	; 0x3a
 800291e:	d905      	bls.n	800292c <OLED_ShowString+0x34>
 8002920:	2300      	movs	r3, #0
 8002922:	71fb      	strb	r3, [r7, #7]
 8002924:	79fb      	ldrb	r3, [r7, #7]
 8002926:	71bb      	strb	r3, [r7, #6]
 8002928:	f7ff fe68 	bl	80025fc <OLED_Clear>
        OLED_ShowChar(x,y,*p,12,1);	 
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	781a      	ldrb	r2, [r3, #0]
 8002930:	79b9      	ldrb	r1, [r7, #6]
 8002932:	79f8      	ldrb	r0, [r7, #7]
 8002934:	2301      	movs	r3, #1
 8002936:	9300      	str	r3, [sp, #0]
 8002938:	230c      	movs	r3, #12
 800293a:	f7ff fee1 	bl	8002700 <OLED_ShowChar>
        x+=8;
 800293e:	79fb      	ldrb	r3, [r7, #7]
 8002940:	3308      	adds	r3, #8
 8002942:	71fb      	strb	r3, [r7, #7]
        p++;
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	3301      	adds	r3, #1
 8002948:	603b      	str	r3, [r7, #0]
    while(*p!='\0')
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	781b      	ldrb	r3, [r3, #0]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d1db      	bne.n	800290a <OLED_ShowString+0x12>
    }  
}	
 8002952:	bf00      	nop
 8002954:	bf00      	nop
 8002956:	3708      	adds	r7, #8
 8002958:	46bd      	mov	sp, r7
 800295a:	bd80      	pop	{r7, pc}

0800295c <OLED_Init>:
OLED

  
**************************************************************************/ 
void OLED_Init(void)
{ 	 	 
 800295c:	b580      	push	{r7, lr}
 800295e:	b082      	sub	sp, #8
 8002960:	af00      	add	r7, sp, #0
	OLED_RST_Clr();
 8002962:	2200      	movs	r2, #0
 8002964:	2140      	movs	r1, #64	; 0x40
 8002966:	4851      	ldr	r0, [pc, #324]	; (8002aac <OLED_Init+0x150>)
 8002968:	f002 fb6e 	bl	8005048 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 800296c:	2001      	movs	r0, #1
 800296e:	f001 fa59 	bl	8003e24 <HAL_Delay>
	OLED_RST_Set();   //OLED
 8002972:	2201      	movs	r2, #1
 8002974:	2140      	movs	r1, #64	; 0x40
 8002976:	484d      	ldr	r0, [pc, #308]	; (8002aac <OLED_Init+0x150>)
 8002978:	f002 fb66 	bl	8005048 <HAL_GPIO_WritePin>
					  
	OLED_WR_Byte(0xAE,OLED_CMD); //
 800297c:	2100      	movs	r1, #0
 800297e:	20ae      	movs	r0, #174	; 0xae
 8002980:	f7ff fe12 	bl	80025a8 <OLED_WR_Byte>
	OLED_WR_Byte(0xD5,OLED_CMD); //,
 8002984:	2100      	movs	r1, #0
 8002986:	20d5      	movs	r0, #213	; 0xd5
 8002988:	f7ff fe0e 	bl	80025a8 <OLED_WR_Byte>
	OLED_WR_Byte(80,OLED_CMD);   //[3:0],;[7:4],
 800298c:	2100      	movs	r1, #0
 800298e:	2050      	movs	r0, #80	; 0x50
 8002990:	f7ff fe0a 	bl	80025a8 <OLED_WR_Byte>
	OLED_WR_Byte(0xA8,OLED_CMD); //
 8002994:	2100      	movs	r1, #0
 8002996:	20a8      	movs	r0, #168	; 0xa8
 8002998:	f7ff fe06 	bl	80025a8 <OLED_WR_Byte>
	OLED_WR_Byte(0X3F,OLED_CMD); //0X3F(1/64) 
 800299c:	2100      	movs	r1, #0
 800299e:	203f      	movs	r0, #63	; 0x3f
 80029a0:	f7ff fe02 	bl	80025a8 <OLED_WR_Byte>
	OLED_WR_Byte(0xD3,OLED_CMD); //
 80029a4:	2100      	movs	r1, #0
 80029a6:	20d3      	movs	r0, #211	; 0xd3
 80029a8:	f7ff fdfe 	bl	80025a8 <OLED_WR_Byte>
	OLED_WR_Byte(0X00,OLED_CMD); //0
 80029ac:	2100      	movs	r1, #0
 80029ae:	2000      	movs	r0, #0
 80029b0:	f7ff fdfa 	bl	80025a8 <OLED_WR_Byte>

	OLED_WR_Byte(0x40,OLED_CMD); // [5:0],.
 80029b4:	2100      	movs	r1, #0
 80029b6:	2040      	movs	r0, #64	; 0x40
 80029b8:	f7ff fdf6 	bl	80025a8 <OLED_WR_Byte>
													    
	OLED_WR_Byte(0x8D,OLED_CMD); //
 80029bc:	2100      	movs	r1, #0
 80029be:	208d      	movs	r0, #141	; 0x8d
 80029c0:	f7ff fdf2 	bl	80025a8 <OLED_WR_Byte>
	OLED_WR_Byte(0x14,OLED_CMD); //bit2/
 80029c4:	2100      	movs	r1, #0
 80029c6:	2014      	movs	r0, #20
 80029c8:	f7ff fdee 	bl	80025a8 <OLED_WR_Byte>
	OLED_WR_Byte(0x20,OLED_CMD); //
 80029cc:	2100      	movs	r1, #0
 80029ce:	2020      	movs	r0, #32
 80029d0:	f7ff fdea 	bl	80025a8 <OLED_WR_Byte>
	OLED_WR_Byte(0x02,OLED_CMD); //[1:0],00;01;10,;10;
 80029d4:	2100      	movs	r1, #0
 80029d6:	2002      	movs	r0, #2
 80029d8:	f7ff fde6 	bl	80025a8 <OLED_WR_Byte>
	OLED_WR_Byte(0xA1,OLED_CMD); //,bit0:0,0->0;1,0->127;
 80029dc:	2100      	movs	r1, #0
 80029de:	20a1      	movs	r0, #161	; 0xa1
 80029e0:	f7ff fde2 	bl	80025a8 <OLED_WR_Byte>
	OLED_WR_Byte(0xC0,OLED_CMD); //COM;bit3:0,;1, COM[N-1]->COM0;N:
 80029e4:	2100      	movs	r1, #0
 80029e6:	20c0      	movs	r0, #192	; 0xc0
 80029e8:	f7ff fdde 	bl	80025a8 <OLED_WR_Byte>
	OLED_WR_Byte(0xDA,OLED_CMD); //COM
 80029ec:	2100      	movs	r1, #0
 80029ee:	20da      	movs	r0, #218	; 0xda
 80029f0:	f7ff fdda 	bl	80025a8 <OLED_WR_Byte>
	OLED_WR_Byte(0x12,OLED_CMD); //[5:4]
 80029f4:	2100      	movs	r1, #0
 80029f6:	2012      	movs	r0, #18
 80029f8:	f7ff fdd6 	bl	80025a8 <OLED_WR_Byte>
		 
	OLED_WR_Byte(0x81,OLED_CMD); //
 80029fc:	2100      	movs	r1, #0
 80029fe:	2081      	movs	r0, #129	; 0x81
 8002a00:	f7ff fdd2 	bl	80025a8 <OLED_WR_Byte>
	OLED_WR_Byte(0xEF,OLED_CMD); //1~255;0X7F (,)
 8002a04:	2100      	movs	r1, #0
 8002a06:	20ef      	movs	r0, #239	; 0xef
 8002a08:	f7ff fdce 	bl	80025a8 <OLED_WR_Byte>
	OLED_WR_Byte(0xD9,OLED_CMD); //
 8002a0c:	2100      	movs	r1, #0
 8002a0e:	20d9      	movs	r0, #217	; 0xd9
 8002a10:	f7ff fdca 	bl	80025a8 <OLED_WR_Byte>
	OLED_WR_Byte(0xf1,OLED_CMD); //[3:0],PHASE 1;[7:4],PHASE 2;
 8002a14:	2100      	movs	r1, #0
 8002a16:	20f1      	movs	r0, #241	; 0xf1
 8002a18:	f7ff fdc6 	bl	80025a8 <OLED_WR_Byte>
	OLED_WR_Byte(0xDB,OLED_CMD); //VCOMH 
 8002a1c:	2100      	movs	r1, #0
 8002a1e:	20db      	movs	r0, #219	; 0xdb
 8002a20:	f7ff fdc2 	bl	80025a8 <OLED_WR_Byte>
	OLED_WR_Byte(0x30,OLED_CMD); //[6:4] 000,0.65*vcc;001,0.77*vcc;011,0.83*vcc;
 8002a24:	2100      	movs	r1, #0
 8002a26:	2030      	movs	r0, #48	; 0x30
 8002a28:	f7ff fdbe 	bl	80025a8 <OLED_WR_Byte>

	OLED_WR_Byte(0xA4,OLED_CMD); //;bit0:1,;0,;(/)
 8002a2c:	2100      	movs	r1, #0
 8002a2e:	20a4      	movs	r0, #164	; 0xa4
 8002a30:	f7ff fdba 	bl	80025a8 <OLED_WR_Byte>
	OLED_WR_Byte(0xA6,OLED_CMD); //;bit0:1,;0,	    						   
 8002a34:	2100      	movs	r1, #0
 8002a36:	20a6      	movs	r0, #166	; 0xa6
 8002a38:	f7ff fdb6 	bl	80025a8 <OLED_WR_Byte>
	OLED_WR_Byte(0xAF,OLED_CMD); //	 
 8002a3c:	2100      	movs	r1, #0
 8002a3e:	20af      	movs	r0, #175	; 0xaf
 8002a40:	f7ff fdb2 	bl	80025a8 <OLED_WR_Byte>
	OLED_Clear();                //
 8002a44:	f7ff fdda 	bl	80025fc <OLED_Clear>
	u8 i,n;		    
	for(i=0;i<8;i++)  
 8002a48:	2300      	movs	r3, #0
 8002a4a:	71fb      	strb	r3, [r7, #7]
 8002a4c:	e026      	b.n	8002a9c <OLED_Init+0x140>
	{  
		OLED_WR_Byte (0xb0+i,OLED_CMD);    //0~7
 8002a4e:	79fb      	ldrb	r3, [r7, #7]
 8002a50:	3b50      	subs	r3, #80	; 0x50
 8002a52:	b2db      	uxtb	r3, r3
 8002a54:	2100      	movs	r1, #0
 8002a56:	4618      	mov	r0, r3
 8002a58:	f7ff fda6 	bl	80025a8 <OLED_WR_Byte>
		OLED_WR_Byte (0x00,OLED_CMD);      //
 8002a5c:	2100      	movs	r1, #0
 8002a5e:	2000      	movs	r0, #0
 8002a60:	f7ff fda2 	bl	80025a8 <OLED_WR_Byte>
		OLED_WR_Byte (0x10,OLED_CMD);      //   
 8002a64:	2100      	movs	r1, #0
 8002a66:	2010      	movs	r0, #16
 8002a68:	f7ff fd9e 	bl	80025a8 <OLED_WR_Byte>
		for(n=0;n<128;n++)OLED_WR_Byte(OLED_GRAM[i][n],OLED_DATA);
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	71bb      	strb	r3, [r7, #6]
 8002a70:	e00d      	b.n	8002a8e <OLED_Init+0x132>
 8002a72:	79fa      	ldrb	r2, [r7, #7]
 8002a74:	79bb      	ldrb	r3, [r7, #6]
 8002a76:	490e      	ldr	r1, [pc, #56]	; (8002ab0 <OLED_Init+0x154>)
 8002a78:	01d2      	lsls	r2, r2, #7
 8002a7a:	440a      	add	r2, r1
 8002a7c:	4413      	add	r3, r2
 8002a7e:	781b      	ldrb	r3, [r3, #0]
 8002a80:	2101      	movs	r1, #1
 8002a82:	4618      	mov	r0, r3
 8002a84:	f7ff fd90 	bl	80025a8 <OLED_WR_Byte>
 8002a88:	79bb      	ldrb	r3, [r7, #6]
 8002a8a:	3301      	adds	r3, #1
 8002a8c:	71bb      	strb	r3, [r7, #6]
 8002a8e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	daed      	bge.n	8002a72 <OLED_Init+0x116>
	for(i=0;i<8;i++)  
 8002a96:	79fb      	ldrb	r3, [r7, #7]
 8002a98:	3301      	adds	r3, #1
 8002a9a:	71fb      	strb	r3, [r7, #7]
 8002a9c:	79fb      	ldrb	r3, [r7, #7]
 8002a9e:	2b07      	cmp	r3, #7
 8002aa0:	d9d5      	bls.n	8002a4e <OLED_Init+0xf2>
	}   
}  
 8002aa2:	bf00      	nop
 8002aa4:	bf00      	nop
 8002aa6:	3708      	adds	r7, #8
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	bd80      	pop	{r7, pc}
 8002aac:	40020400 	.word	0x40020400
 8002ab0:	20001318 	.word	0x20001318

08002ab4 <raspiInit>:
//0x5a 0xa5 Yaw Factor Throttle Factor Forward Factor Lateral Factor LED lock



void raspiInit(UART_HandleTypeDef *huart)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b082      	sub	sp, #8
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
    __HAL_UART_ENABLE_IT(huart, UART_IT_IDLE);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	68da      	ldr	r2, [r3, #12]
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f042 0210 	orr.w	r2, r2, #16
 8002aca:	60da      	str	r2, [r3, #12]
    HAL_UART_Receive_DMA(huart, raspiBuffer, 12);
 8002acc:	220c      	movs	r2, #12
 8002ace:	4904      	ldr	r1, [pc, #16]	; (8002ae0 <raspiInit+0x2c>)
 8002ad0:	6878      	ldr	r0, [r7, #4]
 8002ad2:	f004 fc11 	bl	80072f8 <HAL_UART_Receive_DMA>
}
 8002ad6:	bf00      	nop
 8002ad8:	3708      	adds	r7, #8
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bd80      	pop	{r7, pc}
 8002ade:	bf00      	nop
 8002ae0:	20000be8 	.word	0x20000be8
 8002ae4:	00000000 	.word	0x00000000

08002ae8 <raspiUpdate>:
//   ch_float
void raspiUpdate()
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b082      	sub	sp, #8
 8002aec:	af00      	add	r7, sp, #0
	short * date = (short *)(raspiBuffer + 2);
 8002aee:	4b30      	ldr	r3, [pc, #192]	; (8002bb0 <raspiUpdate+0xc8>)
 8002af0:	603b      	str	r3, [r7, #0]
	for(int i=0;i<4;i++)
 8002af2:	2300      	movs	r3, #0
 8002af4:	607b      	str	r3, [r7, #4]
 8002af6:	e01c      	b.n	8002b32 <raspiUpdate+0x4a>
		raspich_float[i]=1.0*date[i]/0x7fff;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	005b      	lsls	r3, r3, #1
 8002afc:	683a      	ldr	r2, [r7, #0]
 8002afe:	4413      	add	r3, r2
 8002b00:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b04:	4618      	mov	r0, r3
 8002b06:	f7fd fd0d 	bl	8000524 <__aeabi_i2d>
 8002b0a:	a327      	add	r3, pc, #156	; (adr r3, 8002ba8 <raspiUpdate+0xc0>)
 8002b0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b10:	f7fd fe9c 	bl	800084c <__aeabi_ddiv>
 8002b14:	4602      	mov	r2, r0
 8002b16:	460b      	mov	r3, r1
 8002b18:	4610      	mov	r0, r2
 8002b1a:	4619      	mov	r1, r3
 8002b1c:	f7fe f864 	bl	8000be8 <__aeabi_d2f>
 8002b20:	4602      	mov	r2, r0
 8002b22:	4924      	ldr	r1, [pc, #144]	; (8002bb4 <raspiUpdate+0xcc>)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	009b      	lsls	r3, r3, #2
 8002b28:	440b      	add	r3, r1
 8002b2a:	601a      	str	r2, [r3, #0]
	for(int i=0;i<4;i++)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	3301      	adds	r3, #1
 8002b30:	607b      	str	r3, [r7, #4]
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	2b03      	cmp	r3, #3
 8002b36:	dddf      	ble.n	8002af8 <raspiUpdate+0x10>

    target_ver[2] = yaw + raspich_float[0]*180;
 8002b38:	4b1e      	ldr	r3, [pc, #120]	; (8002bb4 <raspiUpdate+0xcc>)
 8002b3a:	edd3 7a00 	vldr	s15, [r3]
 8002b3e:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8002bb8 <raspiUpdate+0xd0>
 8002b42:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002b46:	4b1d      	ldr	r3, [pc, #116]	; (8002bbc <raspiUpdate+0xd4>)
 8002b48:	edd3 7a00 	vldr	s15, [r3]
 8002b4c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b50:	4b1b      	ldr	r3, [pc, #108]	; (8002bc0 <raspiUpdate+0xd8>)
 8002b52:	edc3 7a02 	vstr	s15, [r3, #8]
    target_ver[3] = raspich_float[1];
 8002b56:	4b17      	ldr	r3, [pc, #92]	; (8002bb4 <raspiUpdate+0xcc>)
 8002b58:	685b      	ldr	r3, [r3, #4]
 8002b5a:	4a19      	ldr	r2, [pc, #100]	; (8002bc0 <raspiUpdate+0xd8>)
 8002b5c:	60d3      	str	r3, [r2, #12]
    target_ver[4] = raspich_float[2];
 8002b5e:	4b15      	ldr	r3, [pc, #84]	; (8002bb4 <raspiUpdate+0xcc>)
 8002b60:	689b      	ldr	r3, [r3, #8]
 8002b62:	4a17      	ldr	r2, [pc, #92]	; (8002bc0 <raspiUpdate+0xd8>)
 8002b64:	6113      	str	r3, [r2, #16]
    target_ver[5] = raspich_float[3];
 8002b66:	4b13      	ldr	r3, [pc, #76]	; (8002bb4 <raspiUpdate+0xcc>)
 8002b68:	68db      	ldr	r3, [r3, #12]
 8002b6a:	4a15      	ldr	r2, [pc, #84]	; (8002bc0 <raspiUpdate+0xd8>)
 8002b6c:	6153      	str	r3, [r2, #20]
    if(raspiBuffer[10]==0)
 8002b6e:	4b15      	ldr	r3, [pc, #84]	; (8002bc4 <raspiUpdate+0xdc>)
 8002b70:	7a9b      	ldrb	r3, [r3, #10]
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d106      	bne.n	8002b84 <raspiUpdate+0x9c>
    	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 8002b76:	2201      	movs	r2, #1
 8002b78:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002b7c:	4812      	ldr	r0, [pc, #72]	; (8002bc8 <raspiUpdate+0xe0>)
 8002b7e:	f002 fa63 	bl	8005048 <HAL_GPIO_WritePin>
 8002b82:	e005      	b.n	8002b90 <raspiUpdate+0xa8>
    else
    	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8002b84:	2200      	movs	r2, #0
 8002b86:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002b8a:	480f      	ldr	r0, [pc, #60]	; (8002bc8 <raspiUpdate+0xe0>)
 8002b8c:	f002 fa5c 	bl	8005048 <HAL_GPIO_WritePin>
    lock=raspiBuffer[11];
 8002b90:	4b0c      	ldr	r3, [pc, #48]	; (8002bc4 <raspiUpdate+0xdc>)
 8002b92:	7adb      	ldrb	r3, [r3, #11]
 8002b94:	461a      	mov	r2, r3
 8002b96:	4b0d      	ldr	r3, [pc, #52]	; (8002bcc <raspiUpdate+0xe4>)
 8002b98:	601a      	str	r2, [r3, #0]

}
 8002b9a:	bf00      	nop
 8002b9c:	3708      	adds	r7, #8
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bd80      	pop	{r7, pc}
 8002ba2:	bf00      	nop
 8002ba4:	f3af 8000 	nop.w
 8002ba8:	00000000 	.word	0x00000000
 8002bac:	40dfffc0 	.word	0x40dfffc0
 8002bb0:	20000bea 	.word	0x20000bea
 8002bb4:	20000c08 	.word	0x20000c08
 8002bb8:	43340000 	.word	0x43340000
 8002bbc:	20000d04 	.word	0x20000d04
 8002bc0:	20000c90 	.word	0x20000c90
 8002bc4:	20000be8 	.word	0x20000be8
 8002bc8:	40020c00 	.word	0x40020c00
 8002bcc:	20000be4 	.word	0x20000be4

08002bd0 <raspierr>:
void raspierr(UART_HandleTypeDef *huart)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b082      	sub	sp, #8
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
    HAL_UART_AbortReceive(huart);
 8002bd8:	6878      	ldr	r0, [r7, #4]
 8002bda:	f004 fbbd 	bl	8007358 <HAL_UART_AbortReceive>
    HAL_UART_Receive_DMA(huart, raspiBuffer, 12);
 8002bde:	220c      	movs	r2, #12
 8002be0:	4903      	ldr	r1, [pc, #12]	; (8002bf0 <raspierr+0x20>)
 8002be2:	6878      	ldr	r0, [r7, #4]
 8002be4:	f004 fb88 	bl	80072f8 <HAL_UART_Receive_DMA>
}
 8002be8:	bf00      	nop
 8002bea:	3708      	adds	r7, #8
 8002bec:	46bd      	mov	sp, r7
 8002bee:	bd80      	pop	{r7, pc}
 8002bf0:	20000be8 	.word	0x20000be8

08002bf4 <remoteInit>:
float conf=0;
float val=0;
extern UART_HandleTypeDef huart5;
extern UART_HandleTypeDef huart1;
void remoteInit(UART_HandleTypeDef *huart)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b082      	sub	sp, #8
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
    if(&huart1==huart)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	4a0f      	ldr	r2, [pc, #60]	; (8002c3c <remoteInit+0x48>)
 8002c00:	4293      	cmp	r3, r2
 8002c02:	d106      	bne.n	8002c12 <remoteInit+0x1e>
	{
		HAL_UART_Receive_DMA(huart, remoteBuffer+16, 25);
 8002c04:	4b0e      	ldr	r3, [pc, #56]	; (8002c40 <remoteInit+0x4c>)
 8002c06:	2219      	movs	r2, #25
 8002c08:	4619      	mov	r1, r3
 8002c0a:	6878      	ldr	r0, [r7, #4]
 8002c0c:	f004 fb74 	bl	80072f8 <HAL_UART_Receive_DMA>
 8002c10:	e008      	b.n	8002c24 <remoteInit+0x30>
	}else if(&huart5==huart)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	4a0b      	ldr	r2, [pc, #44]	; (8002c44 <remoteInit+0x50>)
 8002c16:	4293      	cmp	r3, r2
 8002c18:	d104      	bne.n	8002c24 <remoteInit+0x30>
	{
		HAL_UART_Receive_DMA(huart, remoteBuffer, 25);
 8002c1a:	2219      	movs	r2, #25
 8002c1c:	490a      	ldr	r1, [pc, #40]	; (8002c48 <remoteInit+0x54>)
 8002c1e:	6878      	ldr	r0, [r7, #4]
 8002c20:	f004 fb6a 	bl	80072f8 <HAL_UART_Receive_DMA>
	}
    __HAL_UART_ENABLE_IT(huart, UART_IT_IDLE);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	68da      	ldr	r2, [r3, #12]
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f042 0210 	orr.w	r2, r2, #16
 8002c32:	60da      	str	r2, [r3, #12]
}
 8002c34:	bf00      	nop
 8002c36:	3708      	adds	r7, #8
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	bd80      	pop	{r7, pc}
 8002c3c:	2000109c 	.word	0x2000109c
 8002c40:	20000c28 	.word	0x20000c28
 8002c44:	20000fb0 	.word	0x20000fb0
 8002c48:	20000c18 	.word	0x20000c18

08002c4c <remoteUpdate>:
//   ch_float
void remoteUpdate(uint8_t * remoteBuffer)
{
 8002c4c:	b490      	push	{r4, r7}
 8002c4e:	b086      	sub	sp, #24
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
	float *dat = (float*)(remoteBuffer+4);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	3304      	adds	r3, #4
 8002c58:	617b      	str	r3, [r7, #20]
	if(remoteBuffer[3]==0x00)
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	3303      	adds	r3, #3
 8002c5e:	781b      	ldrb	r3, [r3, #0]
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d108      	bne.n	8002c76 <remoteUpdate+0x2a>
	{
		ch_float[4]=dat[1];
 8002c64:	697b      	ldr	r3, [r7, #20]
 8002c66:	685b      	ldr	r3, [r3, #4]
 8002c68:	4a66      	ldr	r2, [pc, #408]	; (8002e04 <remoteUpdate+0x1b8>)
 8002c6a:	6113      	str	r3, [r2, #16]
		ch_float[5]=dat[0];
 8002c6c:	697b      	ldr	r3, [r7, #20]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	4a64      	ldr	r2, [pc, #400]	; (8002e04 <remoteUpdate+0x1b8>)
 8002c72:	6153      	str	r3, [r2, #20]
 8002c74:	e08a      	b.n	8002d8c <remoteUpdate+0x140>
	}else if(remoteBuffer[3]==0x01)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	3303      	adds	r3, #3
 8002c7a:	781b      	ldrb	r3, [r3, #0]
 8002c7c:	2b01      	cmp	r3, #1
 8002c7e:	d108      	bne.n	8002c92 <remoteUpdate+0x46>
	{
		ch_float[0]=dat[0];
 8002c80:	697b      	ldr	r3, [r7, #20]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	4a5f      	ldr	r2, [pc, #380]	; (8002e04 <remoteUpdate+0x1b8>)
 8002c86:	6013      	str	r3, [r2, #0]
		ch_float[1]=dat[1];
 8002c88:	697b      	ldr	r3, [r7, #20]
 8002c8a:	685b      	ldr	r3, [r3, #4]
 8002c8c:	4a5d      	ldr	r2, [pc, #372]	; (8002e04 <remoteUpdate+0x1b8>)
 8002c8e:	6053      	str	r3, [r2, #4]
 8002c90:	e07c      	b.n	8002d8c <remoteUpdate+0x140>
	}else if(remoteBuffer[3]==0x02)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	3303      	adds	r3, #3
 8002c96:	781b      	ldrb	r3, [r3, #0]
 8002c98:	2b02      	cmp	r3, #2
 8002c9a:	d106      	bne.n	8002caa <remoteUpdate+0x5e>
	{
		lock = remoteBuffer[7];
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	3307      	adds	r3, #7
 8002ca0:	781b      	ldrb	r3, [r3, #0]
 8002ca2:	461a      	mov	r2, r3
 8002ca4:	4b58      	ldr	r3, [pc, #352]	; (8002e08 <remoteUpdate+0x1bc>)
 8002ca6:	601a      	str	r2, [r3, #0]
 8002ca8:	e070      	b.n	8002d8c <remoteUpdate+0x140>
	}else if(remoteBuffer[3]==0x03)//
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	3303      	adds	r3, #3
 8002cae:	781b      	ldrb	r3, [r3, #0]
 8002cb0:	2b03      	cmp	r3, #3
 8002cb2:	d12e      	bne.n	8002d12 <remoteUpdate+0xc6>
	{
		conf=dat[0];
 8002cb4:	697b      	ldr	r3, [r7, #20]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	4a54      	ldr	r2, [pc, #336]	; (8002e0c <remoteUpdate+0x1c0>)
 8002cba:	6013      	str	r3, [r2, #0]
		int i_conf=(int)conf;
 8002cbc:	4b53      	ldr	r3, [pc, #332]	; (8002e0c <remoteUpdate+0x1c0>)
 8002cbe:	edd3 7a00 	vldr	s15, [r3]
 8002cc2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002cc6:	ee17 3a90 	vmov	r3, s15
 8002cca:	60fb      	str	r3, [r7, #12]
		val=pid_ver[i_conf/3][i_conf%3];
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	4a50      	ldr	r2, [pc, #320]	; (8002e10 <remoteUpdate+0x1c4>)
 8002cd0:	fb82 1203 	smull	r1, r2, r2, r3
 8002cd4:	17db      	asrs	r3, r3, #31
 8002cd6:	1ad0      	subs	r0, r2, r3
 8002cd8:	68f9      	ldr	r1, [r7, #12]
 8002cda:	4b4d      	ldr	r3, [pc, #308]	; (8002e10 <remoteUpdate+0x1c4>)
 8002cdc:	fb83 3201 	smull	r3, r2, r3, r1
 8002ce0:	17cb      	asrs	r3, r1, #31
 8002ce2:	1ad2      	subs	r2, r2, r3
 8002ce4:	4613      	mov	r3, r2
 8002ce6:	005b      	lsls	r3, r3, #1
 8002ce8:	4413      	add	r3, r2
 8002cea:	1aca      	subs	r2, r1, r3
 8002cec:	4949      	ldr	r1, [pc, #292]	; (8002e14 <remoteUpdate+0x1c8>)
 8002cee:	4603      	mov	r3, r0
 8002cf0:	00db      	lsls	r3, r3, #3
 8002cf2:	1a1b      	subs	r3, r3, r0
 8002cf4:	4413      	add	r3, r2
 8002cf6:	009b      	lsls	r3, r3, #2
 8002cf8:	440b      	add	r3, r1
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	4a46      	ldr	r2, [pc, #280]	; (8002e18 <remoteUpdate+0x1cc>)
 8002cfe:	6013      	str	r3, [r2, #0]
		frame.fdata[24]=conf;
 8002d00:	4b42      	ldr	r3, [pc, #264]	; (8002e0c <remoteUpdate+0x1c0>)
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	4a45      	ldr	r2, [pc, #276]	; (8002e1c <remoteUpdate+0x1d0>)
 8002d06:	6613      	str	r3, [r2, #96]	; 0x60
		frame.fdata[25]=val;
 8002d08:	4b43      	ldr	r3, [pc, #268]	; (8002e18 <remoteUpdate+0x1cc>)
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	4a43      	ldr	r2, [pc, #268]	; (8002e1c <remoteUpdate+0x1d0>)
 8002d0e:	6653      	str	r3, [r2, #100]	; 0x64
 8002d10:	e03c      	b.n	8002d8c <remoteUpdate+0x140>
	}else if(remoteBuffer[3]==0x04)//
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	3303      	adds	r3, #3
 8002d16:	781b      	ldrb	r3, [r3, #0]
 8002d18:	2b04      	cmp	r3, #4
 8002d1a:	d12a      	bne.n	8002d72 <remoteUpdate+0x126>
	{
		val=dat[0];
 8002d1c:	697b      	ldr	r3, [r7, #20]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	4a3d      	ldr	r2, [pc, #244]	; (8002e18 <remoteUpdate+0x1cc>)
 8002d22:	6013      	str	r3, [r2, #0]
		int i_conf=(int)conf;
 8002d24:	4b39      	ldr	r3, [pc, #228]	; (8002e0c <remoteUpdate+0x1c0>)
 8002d26:	edd3 7a00 	vldr	s15, [r3]
 8002d2a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002d2e:	ee17 3a90 	vmov	r3, s15
 8002d32:	613b      	str	r3, [r7, #16]
		pid_ver[i_conf/3][i_conf%3]=val;
 8002d34:	693b      	ldr	r3, [r7, #16]
 8002d36:	4a36      	ldr	r2, [pc, #216]	; (8002e10 <remoteUpdate+0x1c4>)
 8002d38:	fb82 1203 	smull	r1, r2, r2, r3
 8002d3c:	17db      	asrs	r3, r3, #31
 8002d3e:	1ad0      	subs	r0, r2, r3
 8002d40:	6939      	ldr	r1, [r7, #16]
 8002d42:	4b33      	ldr	r3, [pc, #204]	; (8002e10 <remoteUpdate+0x1c4>)
 8002d44:	fb83 3201 	smull	r3, r2, r3, r1
 8002d48:	17cb      	asrs	r3, r1, #31
 8002d4a:	1ad2      	subs	r2, r2, r3
 8002d4c:	4613      	mov	r3, r2
 8002d4e:	005b      	lsls	r3, r3, #1
 8002d50:	4413      	add	r3, r2
 8002d52:	1aca      	subs	r2, r1, r3
 8002d54:	4b30      	ldr	r3, [pc, #192]	; (8002e18 <remoteUpdate+0x1cc>)
 8002d56:	6819      	ldr	r1, [r3, #0]
 8002d58:	4c2e      	ldr	r4, [pc, #184]	; (8002e14 <remoteUpdate+0x1c8>)
 8002d5a:	4603      	mov	r3, r0
 8002d5c:	00db      	lsls	r3, r3, #3
 8002d5e:	1a1b      	subs	r3, r3, r0
 8002d60:	4413      	add	r3, r2
 8002d62:	009b      	lsls	r3, r3, #2
 8002d64:	4423      	add	r3, r4
 8002d66:	6019      	str	r1, [r3, #0]
		frame.fdata[25]=val;
 8002d68:	4b2b      	ldr	r3, [pc, #172]	; (8002e18 <remoteUpdate+0x1cc>)
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	4a2b      	ldr	r2, [pc, #172]	; (8002e1c <remoteUpdate+0x1d0>)
 8002d6e:	6653      	str	r3, [r2, #100]	; 0x64
 8002d70:	e00c      	b.n	8002d8c <remoteUpdate+0x140>
	}else if(remoteBuffer[3]==0x05)
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	3303      	adds	r3, #3
 8002d76:	781b      	ldrb	r3, [r3, #0]
 8002d78:	2b05      	cmp	r3, #5
 8002d7a:	d107      	bne.n	8002d8c <remoteUpdate+0x140>
	{
		ch_float[2]=dat[0];
 8002d7c:	697b      	ldr	r3, [r7, #20]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	4a20      	ldr	r2, [pc, #128]	; (8002e04 <remoteUpdate+0x1b8>)
 8002d82:	6093      	str	r3, [r2, #8]
		ch_float[3]=dat[1];
 8002d84:	697b      	ldr	r3, [r7, #20]
 8002d86:	685b      	ldr	r3, [r3, #4]
 8002d88:	4a1e      	ldr	r2, [pc, #120]	; (8002e04 <remoteUpdate+0x1b8>)
 8002d8a:	60d3      	str	r3, [r2, #12]
	}
    target_ver[0] = ch_float[0]*30;
 8002d8c:	4b1d      	ldr	r3, [pc, #116]	; (8002e04 <remoteUpdate+0x1b8>)
 8002d8e:	edd3 7a00 	vldr	s15, [r3]
 8002d92:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8002d96:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d9a:	4b21      	ldr	r3, [pc, #132]	; (8002e20 <remoteUpdate+0x1d4>)
 8002d9c:	edc3 7a00 	vstr	s15, [r3]
    target_ver[1] = ch_float[1]*30;
 8002da0:	4b18      	ldr	r3, [pc, #96]	; (8002e04 <remoteUpdate+0x1b8>)
 8002da2:	edd3 7a01 	vldr	s15, [r3, #4]
 8002da6:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8002daa:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002dae:	4b1c      	ldr	r3, [pc, #112]	; (8002e20 <remoteUpdate+0x1d4>)
 8002db0:	edc3 7a01 	vstr	s15, [r3, #4]
    target_ver[2] = yaw + ch_float[2];
 8002db4:	4b13      	ldr	r3, [pc, #76]	; (8002e04 <remoteUpdate+0x1b8>)
 8002db6:	ed93 7a02 	vldr	s14, [r3, #8]
 8002dba:	4b1a      	ldr	r3, [pc, #104]	; (8002e24 <remoteUpdate+0x1d8>)
 8002dbc:	edd3 7a00 	vldr	s15, [r3]
 8002dc0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002dc4:	4b16      	ldr	r3, [pc, #88]	; (8002e20 <remoteUpdate+0x1d4>)
 8002dc6:	edc3 7a02 	vstr	s15, [r3, #8]
    target_ver[3] = ch_float[3];
 8002dca:	4b0e      	ldr	r3, [pc, #56]	; (8002e04 <remoteUpdate+0x1b8>)
 8002dcc:	68db      	ldr	r3, [r3, #12]
 8002dce:	4a14      	ldr	r2, [pc, #80]	; (8002e20 <remoteUpdate+0x1d4>)
 8002dd0:	60d3      	str	r3, [r2, #12]
    target_ver[4] = ch_float[4];
 8002dd2:	4b0c      	ldr	r3, [pc, #48]	; (8002e04 <remoteUpdate+0x1b8>)
 8002dd4:	691b      	ldr	r3, [r3, #16]
 8002dd6:	4a12      	ldr	r2, [pc, #72]	; (8002e20 <remoteUpdate+0x1d4>)
 8002dd8:	6113      	str	r3, [r2, #16]
    target_ver[5] = ch_float[5];
 8002dda:	4b0a      	ldr	r3, [pc, #40]	; (8002e04 <remoteUpdate+0x1b8>)
 8002ddc:	695b      	ldr	r3, [r3, #20]
 8002dde:	4a10      	ldr	r2, [pc, #64]	; (8002e20 <remoteUpdate+0x1d4>)
 8002de0:	6153      	str	r3, [r2, #20]

    frame.fdata[29]=target_ver[0];
 8002de2:	4b0f      	ldr	r3, [pc, #60]	; (8002e20 <remoteUpdate+0x1d4>)
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	4a0d      	ldr	r2, [pc, #52]	; (8002e1c <remoteUpdate+0x1d0>)
 8002de8:	6753      	str	r3, [r2, #116]	; 0x74
    frame.fdata[30]=target_ver[1];
 8002dea:	4b0d      	ldr	r3, [pc, #52]	; (8002e20 <remoteUpdate+0x1d4>)
 8002dec:	685b      	ldr	r3, [r3, #4]
 8002dee:	4a0b      	ldr	r2, [pc, #44]	; (8002e1c <remoteUpdate+0x1d0>)
 8002df0:	6793      	str	r3, [r2, #120]	; 0x78
    frame.fdata[31]=target_ver[2];
 8002df2:	4b0b      	ldr	r3, [pc, #44]	; (8002e20 <remoteUpdate+0x1d4>)
 8002df4:	689b      	ldr	r3, [r3, #8]
 8002df6:	4a09      	ldr	r2, [pc, #36]	; (8002e1c <remoteUpdate+0x1d0>)
 8002df8:	67d3      	str	r3, [r2, #124]	; 0x7c
}
 8002dfa:	bf00      	nop
 8002dfc:	3718      	adds	r7, #24
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	bc90      	pop	{r4, r7}
 8002e02:	4770      	bx	lr
 8002e04:	20000c38 	.word	0x20000c38
 8002e08:	20000be4 	.word	0x20000be4
 8002e0c:	20000c50 	.word	0x20000c50
 8002e10:	55555556 	.word	0x55555556
 8002e14:	20000000 	.word	0x20000000
 8002e18:	20000c54 	.word	0x20000c54
 8002e1c:	200000a8 	.word	0x200000a8
 8002e20:	20000c90 	.word	0x20000c90
 8002e24:	20000d04 	.word	0x20000d04

08002e28 <remoteerr>:
void remoteerr(UART_HandleTypeDef *huart)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b082      	sub	sp, #8
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
    //HAL_UART_AbortReceive(huart);
    if(&huart1==huart)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	4a0b      	ldr	r2, [pc, #44]	; (8002e60 <remoteerr+0x38>)
 8002e34:	4293      	cmp	r3, r2
 8002e36:	d106      	bne.n	8002e46 <remoteerr+0x1e>
	{
		HAL_UART_Receive_DMA(huart, remoteBuffer+16, 25);
 8002e38:	4b0a      	ldr	r3, [pc, #40]	; (8002e64 <remoteerr+0x3c>)
 8002e3a:	2219      	movs	r2, #25
 8002e3c:	4619      	mov	r1, r3
 8002e3e:	6878      	ldr	r0, [r7, #4]
 8002e40:	f004 fa5a 	bl	80072f8 <HAL_UART_Receive_DMA>
	}else if(&huart5==huart)
	{
		HAL_UART_Receive_DMA(huart, remoteBuffer, 25);
	}
    //HAL_UART_Receive_DMA(huart, remoteBuffer, 16);
}
 8002e44:	e008      	b.n	8002e58 <remoteerr+0x30>
	}else if(&huart5==huart)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	4a07      	ldr	r2, [pc, #28]	; (8002e68 <remoteerr+0x40>)
 8002e4a:	4293      	cmp	r3, r2
 8002e4c:	d104      	bne.n	8002e58 <remoteerr+0x30>
		HAL_UART_Receive_DMA(huart, remoteBuffer, 25);
 8002e4e:	2219      	movs	r2, #25
 8002e50:	4906      	ldr	r1, [pc, #24]	; (8002e6c <remoteerr+0x44>)
 8002e52:	6878      	ldr	r0, [r7, #4]
 8002e54:	f004 fa50 	bl	80072f8 <HAL_UART_Receive_DMA>
}
 8002e58:	bf00      	nop
 8002e5a:	3708      	adds	r7, #8
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	bd80      	pop	{r7, pc}
 8002e60:	2000109c 	.word	0x2000109c
 8002e64:	20000c28 	.word	0x20000c28
 8002e68:	20000fb0 	.word	0x20000fb0
 8002e6c:	20000c18 	.word	0x20000c18

08002e70 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002e70:	b480      	push	{r7}
 8002e72:	b083      	sub	sp, #12
 8002e74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e76:	2300      	movs	r3, #0
 8002e78:	607b      	str	r3, [r7, #4]
 8002e7a:	4b10      	ldr	r3, [pc, #64]	; (8002ebc <HAL_MspInit+0x4c>)
 8002e7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e7e:	4a0f      	ldr	r2, [pc, #60]	; (8002ebc <HAL_MspInit+0x4c>)
 8002e80:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002e84:	6453      	str	r3, [r2, #68]	; 0x44
 8002e86:	4b0d      	ldr	r3, [pc, #52]	; (8002ebc <HAL_MspInit+0x4c>)
 8002e88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e8a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002e8e:	607b      	str	r3, [r7, #4]
 8002e90:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e92:	2300      	movs	r3, #0
 8002e94:	603b      	str	r3, [r7, #0]
 8002e96:	4b09      	ldr	r3, [pc, #36]	; (8002ebc <HAL_MspInit+0x4c>)
 8002e98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e9a:	4a08      	ldr	r2, [pc, #32]	; (8002ebc <HAL_MspInit+0x4c>)
 8002e9c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ea0:	6413      	str	r3, [r2, #64]	; 0x40
 8002ea2:	4b06      	ldr	r3, [pc, #24]	; (8002ebc <HAL_MspInit+0x4c>)
 8002ea4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ea6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002eaa:	603b      	str	r3, [r7, #0]
 8002eac:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002eae:	bf00      	nop
 8002eb0:	370c      	adds	r7, #12
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb8:	4770      	bx	lr
 8002eba:	bf00      	nop
 8002ebc:	40023800 	.word	0x40023800

08002ec0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b08a      	sub	sp, #40	; 0x28
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ec8:	f107 0314 	add.w	r3, r7, #20
 8002ecc:	2200      	movs	r2, #0
 8002ece:	601a      	str	r2, [r3, #0]
 8002ed0:	605a      	str	r2, [r3, #4]
 8002ed2:	609a      	str	r2, [r3, #8]
 8002ed4:	60da      	str	r2, [r3, #12]
 8002ed6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	4a17      	ldr	r2, [pc, #92]	; (8002f3c <HAL_ADC_MspInit+0x7c>)
 8002ede:	4293      	cmp	r3, r2
 8002ee0:	d127      	bne.n	8002f32 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	613b      	str	r3, [r7, #16]
 8002ee6:	4b16      	ldr	r3, [pc, #88]	; (8002f40 <HAL_ADC_MspInit+0x80>)
 8002ee8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002eea:	4a15      	ldr	r2, [pc, #84]	; (8002f40 <HAL_ADC_MspInit+0x80>)
 8002eec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ef0:	6453      	str	r3, [r2, #68]	; 0x44
 8002ef2:	4b13      	ldr	r3, [pc, #76]	; (8002f40 <HAL_ADC_MspInit+0x80>)
 8002ef4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ef6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002efa:	613b      	str	r3, [r7, #16]
 8002efc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002efe:	2300      	movs	r3, #0
 8002f00:	60fb      	str	r3, [r7, #12]
 8002f02:	4b0f      	ldr	r3, [pc, #60]	; (8002f40 <HAL_ADC_MspInit+0x80>)
 8002f04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f06:	4a0e      	ldr	r2, [pc, #56]	; (8002f40 <HAL_ADC_MspInit+0x80>)
 8002f08:	f043 0301 	orr.w	r3, r3, #1
 8002f0c:	6313      	str	r3, [r2, #48]	; 0x30
 8002f0e:	4b0c      	ldr	r3, [pc, #48]	; (8002f40 <HAL_ADC_MspInit+0x80>)
 8002f10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f12:	f003 0301 	and.w	r3, r3, #1
 8002f16:	60fb      	str	r3, [r7, #12]
 8002f18:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002f1a:	2310      	movs	r3, #16
 8002f1c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002f1e:	2303      	movs	r3, #3
 8002f20:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f22:	2300      	movs	r3, #0
 8002f24:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f26:	f107 0314 	add.w	r3, r7, #20
 8002f2a:	4619      	mov	r1, r3
 8002f2c:	4805      	ldr	r0, [pc, #20]	; (8002f44 <HAL_ADC_MspInit+0x84>)
 8002f2e:	f001 feef 	bl	8004d10 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002f32:	bf00      	nop
 8002f34:	3728      	adds	r7, #40	; 0x28
 8002f36:	46bd      	mov	sp, r7
 8002f38:	bd80      	pop	{r7, pc}
 8002f3a:	bf00      	nop
 8002f3c:	40012000 	.word	0x40012000
 8002f40:	40023800 	.word	0x40023800
 8002f44:	40020000 	.word	0x40020000

08002f48 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b08a      	sub	sp, #40	; 0x28
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f50:	f107 0314 	add.w	r3, r7, #20
 8002f54:	2200      	movs	r2, #0
 8002f56:	601a      	str	r2, [r3, #0]
 8002f58:	605a      	str	r2, [r3, #4]
 8002f5a:	609a      	str	r2, [r3, #8]
 8002f5c:	60da      	str	r2, [r3, #12]
 8002f5e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	4a28      	ldr	r2, [pc, #160]	; (8003008 <HAL_SPI_MspInit+0xc0>)
 8002f66:	4293      	cmp	r3, r2
 8002f68:	d149      	bne.n	8002ffe <HAL_SPI_MspInit+0xb6>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	613b      	str	r3, [r7, #16]
 8002f6e:	4b27      	ldr	r3, [pc, #156]	; (800300c <HAL_SPI_MspInit+0xc4>)
 8002f70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f72:	4a26      	ldr	r2, [pc, #152]	; (800300c <HAL_SPI_MspInit+0xc4>)
 8002f74:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002f78:	6453      	str	r3, [r2, #68]	; 0x44
 8002f7a:	4b24      	ldr	r3, [pc, #144]	; (800300c <HAL_SPI_MspInit+0xc4>)
 8002f7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f7e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002f82:	613b      	str	r3, [r7, #16]
 8002f84:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f86:	2300      	movs	r3, #0
 8002f88:	60fb      	str	r3, [r7, #12]
 8002f8a:	4b20      	ldr	r3, [pc, #128]	; (800300c <HAL_SPI_MspInit+0xc4>)
 8002f8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f8e:	4a1f      	ldr	r2, [pc, #124]	; (800300c <HAL_SPI_MspInit+0xc4>)
 8002f90:	f043 0301 	orr.w	r3, r3, #1
 8002f94:	6313      	str	r3, [r2, #48]	; 0x30
 8002f96:	4b1d      	ldr	r3, [pc, #116]	; (800300c <HAL_SPI_MspInit+0xc4>)
 8002f98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f9a:	f003 0301 	and.w	r3, r3, #1
 8002f9e:	60fb      	str	r3, [r7, #12]
 8002fa0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	60bb      	str	r3, [r7, #8]
 8002fa6:	4b19      	ldr	r3, [pc, #100]	; (800300c <HAL_SPI_MspInit+0xc4>)
 8002fa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002faa:	4a18      	ldr	r2, [pc, #96]	; (800300c <HAL_SPI_MspInit+0xc4>)
 8002fac:	f043 0302 	orr.w	r3, r3, #2
 8002fb0:	6313      	str	r3, [r2, #48]	; 0x30
 8002fb2:	4b16      	ldr	r3, [pc, #88]	; (800300c <HAL_SPI_MspInit+0xc4>)
 8002fb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fb6:	f003 0302 	and.w	r3, r3, #2
 8002fba:	60bb      	str	r3, [r7, #8]
 8002fbc:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002fbe:	2320      	movs	r3, #32
 8002fc0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fc2:	2302      	movs	r3, #2
 8002fc4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fca:	2303      	movs	r3, #3
 8002fcc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002fce:	2305      	movs	r3, #5
 8002fd0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002fd2:	f107 0314 	add.w	r3, r7, #20
 8002fd6:	4619      	mov	r1, r3
 8002fd8:	480d      	ldr	r0, [pc, #52]	; (8003010 <HAL_SPI_MspInit+0xc8>)
 8002fda:	f001 fe99 	bl	8004d10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8002fde:	2330      	movs	r3, #48	; 0x30
 8002fe0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fe2:	2302      	movs	r3, #2
 8002fe4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fea:	2303      	movs	r3, #3
 8002fec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002fee:	2305      	movs	r3, #5
 8002ff0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ff2:	f107 0314 	add.w	r3, r7, #20
 8002ff6:	4619      	mov	r1, r3
 8002ff8:	4806      	ldr	r0, [pc, #24]	; (8003014 <HAL_SPI_MspInit+0xcc>)
 8002ffa:	f001 fe89 	bl	8004d10 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002ffe:	bf00      	nop
 8003000:	3728      	adds	r7, #40	; 0x28
 8003002:	46bd      	mov	sp, r7
 8003004:	bd80      	pop	{r7, pc}
 8003006:	bf00      	nop
 8003008:	40013000 	.word	0x40013000
 800300c:	40023800 	.word	0x40023800
 8003010:	40020000 	.word	0x40020000
 8003014:	40020400 	.word	0x40020400

08003018 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	b088      	sub	sp, #32
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	4a36      	ldr	r2, [pc, #216]	; (8003100 <HAL_TIM_Base_MspInit+0xe8>)
 8003026:	4293      	cmp	r3, r2
 8003028:	d116      	bne.n	8003058 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800302a:	2300      	movs	r3, #0
 800302c:	61fb      	str	r3, [r7, #28]
 800302e:	4b35      	ldr	r3, [pc, #212]	; (8003104 <HAL_TIM_Base_MspInit+0xec>)
 8003030:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003032:	4a34      	ldr	r2, [pc, #208]	; (8003104 <HAL_TIM_Base_MspInit+0xec>)
 8003034:	f043 0301 	orr.w	r3, r3, #1
 8003038:	6453      	str	r3, [r2, #68]	; 0x44
 800303a:	4b32      	ldr	r3, [pc, #200]	; (8003104 <HAL_TIM_Base_MspInit+0xec>)
 800303c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800303e:	f003 0301 	and.w	r3, r3, #1
 8003042:	61fb      	str	r3, [r7, #28]
 8003044:	69fb      	ldr	r3, [r7, #28]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8003046:	2200      	movs	r2, #0
 8003048:	2100      	movs	r1, #0
 800304a:	2019      	movs	r0, #25
 800304c:	f001 fa28 	bl	80044a0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8003050:	2019      	movs	r0, #25
 8003052:	f001 fa41 	bl	80044d8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8003056:	e04e      	b.n	80030f6 <HAL_TIM_Base_MspInit+0xde>
  else if(htim_base->Instance==TIM2)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003060:	d10e      	bne.n	8003080 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003062:	2300      	movs	r3, #0
 8003064:	61bb      	str	r3, [r7, #24]
 8003066:	4b27      	ldr	r3, [pc, #156]	; (8003104 <HAL_TIM_Base_MspInit+0xec>)
 8003068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800306a:	4a26      	ldr	r2, [pc, #152]	; (8003104 <HAL_TIM_Base_MspInit+0xec>)
 800306c:	f043 0301 	orr.w	r3, r3, #1
 8003070:	6413      	str	r3, [r2, #64]	; 0x40
 8003072:	4b24      	ldr	r3, [pc, #144]	; (8003104 <HAL_TIM_Base_MspInit+0xec>)
 8003074:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003076:	f003 0301 	and.w	r3, r3, #1
 800307a:	61bb      	str	r3, [r7, #24]
 800307c:	69bb      	ldr	r3, [r7, #24]
}
 800307e:	e03a      	b.n	80030f6 <HAL_TIM_Base_MspInit+0xde>
  else if(htim_base->Instance==TIM3)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	4a20      	ldr	r2, [pc, #128]	; (8003108 <HAL_TIM_Base_MspInit+0xf0>)
 8003086:	4293      	cmp	r3, r2
 8003088:	d10e      	bne.n	80030a8 <HAL_TIM_Base_MspInit+0x90>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800308a:	2300      	movs	r3, #0
 800308c:	617b      	str	r3, [r7, #20]
 800308e:	4b1d      	ldr	r3, [pc, #116]	; (8003104 <HAL_TIM_Base_MspInit+0xec>)
 8003090:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003092:	4a1c      	ldr	r2, [pc, #112]	; (8003104 <HAL_TIM_Base_MspInit+0xec>)
 8003094:	f043 0302 	orr.w	r3, r3, #2
 8003098:	6413      	str	r3, [r2, #64]	; 0x40
 800309a:	4b1a      	ldr	r3, [pc, #104]	; (8003104 <HAL_TIM_Base_MspInit+0xec>)
 800309c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800309e:	f003 0302 	and.w	r3, r3, #2
 80030a2:	617b      	str	r3, [r7, #20]
 80030a4:	697b      	ldr	r3, [r7, #20]
}
 80030a6:	e026      	b.n	80030f6 <HAL_TIM_Base_MspInit+0xde>
  else if(htim_base->Instance==TIM4)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	4a17      	ldr	r2, [pc, #92]	; (800310c <HAL_TIM_Base_MspInit+0xf4>)
 80030ae:	4293      	cmp	r3, r2
 80030b0:	d10e      	bne.n	80030d0 <HAL_TIM_Base_MspInit+0xb8>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80030b2:	2300      	movs	r3, #0
 80030b4:	613b      	str	r3, [r7, #16]
 80030b6:	4b13      	ldr	r3, [pc, #76]	; (8003104 <HAL_TIM_Base_MspInit+0xec>)
 80030b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ba:	4a12      	ldr	r2, [pc, #72]	; (8003104 <HAL_TIM_Base_MspInit+0xec>)
 80030bc:	f043 0304 	orr.w	r3, r3, #4
 80030c0:	6413      	str	r3, [r2, #64]	; 0x40
 80030c2:	4b10      	ldr	r3, [pc, #64]	; (8003104 <HAL_TIM_Base_MspInit+0xec>)
 80030c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030c6:	f003 0304 	and.w	r3, r3, #4
 80030ca:	613b      	str	r3, [r7, #16]
 80030cc:	693b      	ldr	r3, [r7, #16]
}
 80030ce:	e012      	b.n	80030f6 <HAL_TIM_Base_MspInit+0xde>
  else if(htim_base->Instance==TIM8)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	4a0e      	ldr	r2, [pc, #56]	; (8003110 <HAL_TIM_Base_MspInit+0xf8>)
 80030d6:	4293      	cmp	r3, r2
 80030d8:	d10d      	bne.n	80030f6 <HAL_TIM_Base_MspInit+0xde>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80030da:	2300      	movs	r3, #0
 80030dc:	60fb      	str	r3, [r7, #12]
 80030de:	4b09      	ldr	r3, [pc, #36]	; (8003104 <HAL_TIM_Base_MspInit+0xec>)
 80030e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030e2:	4a08      	ldr	r2, [pc, #32]	; (8003104 <HAL_TIM_Base_MspInit+0xec>)
 80030e4:	f043 0302 	orr.w	r3, r3, #2
 80030e8:	6453      	str	r3, [r2, #68]	; 0x44
 80030ea:	4b06      	ldr	r3, [pc, #24]	; (8003104 <HAL_TIM_Base_MspInit+0xec>)
 80030ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030ee:	f003 0302 	and.w	r3, r3, #2
 80030f2:	60fb      	str	r3, [r7, #12]
 80030f4:	68fb      	ldr	r3, [r7, #12]
}
 80030f6:	bf00      	nop
 80030f8:	3720      	adds	r7, #32
 80030fa:	46bd      	mov	sp, r7
 80030fc:	bd80      	pop	{r7, pc}
 80030fe:	bf00      	nop
 8003100:	40010000 	.word	0x40010000
 8003104:	40023800 	.word	0x40023800
 8003108:	40000400 	.word	0x40000400
 800310c:	40000800 	.word	0x40000800
 8003110:	40010400 	.word	0x40010400

08003114 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b08a      	sub	sp, #40	; 0x28
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800311c:	f107 0314 	add.w	r3, r7, #20
 8003120:	2200      	movs	r2, #0
 8003122:	601a      	str	r2, [r3, #0]
 8003124:	605a      	str	r2, [r3, #4]
 8003126:	609a      	str	r2, [r3, #8]
 8003128:	60da      	str	r2, [r3, #12]
 800312a:	611a      	str	r2, [r3, #16]
  if(htim_pwm->Instance==TIM5)
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	4a23      	ldr	r2, [pc, #140]	; (80031c0 <HAL_TIM_PWM_MspInit+0xac>)
 8003132:	4293      	cmp	r3, r2
 8003134:	d12c      	bne.n	8003190 <HAL_TIM_PWM_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003136:	2300      	movs	r3, #0
 8003138:	613b      	str	r3, [r7, #16]
 800313a:	4b22      	ldr	r3, [pc, #136]	; (80031c4 <HAL_TIM_PWM_MspInit+0xb0>)
 800313c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800313e:	4a21      	ldr	r2, [pc, #132]	; (80031c4 <HAL_TIM_PWM_MspInit+0xb0>)
 8003140:	f043 0308 	orr.w	r3, r3, #8
 8003144:	6413      	str	r3, [r2, #64]	; 0x40
 8003146:	4b1f      	ldr	r3, [pc, #124]	; (80031c4 <HAL_TIM_PWM_MspInit+0xb0>)
 8003148:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800314a:	f003 0308 	and.w	r3, r3, #8
 800314e:	613b      	str	r3, [r7, #16]
 8003150:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003152:	2300      	movs	r3, #0
 8003154:	60fb      	str	r3, [r7, #12]
 8003156:	4b1b      	ldr	r3, [pc, #108]	; (80031c4 <HAL_TIM_PWM_MspInit+0xb0>)
 8003158:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800315a:	4a1a      	ldr	r2, [pc, #104]	; (80031c4 <HAL_TIM_PWM_MspInit+0xb0>)
 800315c:	f043 0301 	orr.w	r3, r3, #1
 8003160:	6313      	str	r3, [r2, #48]	; 0x30
 8003162:	4b18      	ldr	r3, [pc, #96]	; (80031c4 <HAL_TIM_PWM_MspInit+0xb0>)
 8003164:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003166:	f003 0301 	and.w	r3, r3, #1
 800316a:	60fb      	str	r3, [r7, #12]
 800316c:	68fb      	ldr	r3, [r7, #12]
    /**TIM5 GPIO Configuration
    PA0-WKUP     ------> TIM5_CH1
    PA1     ------> TIM5_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800316e:	2303      	movs	r3, #3
 8003170:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003172:	2302      	movs	r3, #2
 8003174:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003176:	2300      	movs	r3, #0
 8003178:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800317a:	2300      	movs	r3, #0
 800317c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800317e:	2302      	movs	r3, #2
 8003180:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003182:	f107 0314 	add.w	r3, r7, #20
 8003186:	4619      	mov	r1, r3
 8003188:	480f      	ldr	r0, [pc, #60]	; (80031c8 <HAL_TIM_PWM_MspInit+0xb4>)
 800318a:	f001 fdc1 	bl	8004d10 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }

}
 800318e:	e012      	b.n	80031b6 <HAL_TIM_PWM_MspInit+0xa2>
  else if(htim_pwm->Instance==TIM12)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4a0d      	ldr	r2, [pc, #52]	; (80031cc <HAL_TIM_PWM_MspInit+0xb8>)
 8003196:	4293      	cmp	r3, r2
 8003198:	d10d      	bne.n	80031b6 <HAL_TIM_PWM_MspInit+0xa2>
    __HAL_RCC_TIM12_CLK_ENABLE();
 800319a:	2300      	movs	r3, #0
 800319c:	60bb      	str	r3, [r7, #8]
 800319e:	4b09      	ldr	r3, [pc, #36]	; (80031c4 <HAL_TIM_PWM_MspInit+0xb0>)
 80031a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031a2:	4a08      	ldr	r2, [pc, #32]	; (80031c4 <HAL_TIM_PWM_MspInit+0xb0>)
 80031a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80031a8:	6413      	str	r3, [r2, #64]	; 0x40
 80031aa:	4b06      	ldr	r3, [pc, #24]	; (80031c4 <HAL_TIM_PWM_MspInit+0xb0>)
 80031ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031b2:	60bb      	str	r3, [r7, #8]
 80031b4:	68bb      	ldr	r3, [r7, #8]
}
 80031b6:	bf00      	nop
 80031b8:	3728      	adds	r7, #40	; 0x28
 80031ba:	46bd      	mov	sp, r7
 80031bc:	bd80      	pop	{r7, pc}
 80031be:	bf00      	nop
 80031c0:	40000c00 	.word	0x40000c00
 80031c4:	40023800 	.word	0x40023800
 80031c8:	40020000 	.word	0x40020000
 80031cc:	40001800 	.word	0x40001800

080031d0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b08e      	sub	sp, #56	; 0x38
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80031dc:	2200      	movs	r2, #0
 80031de:	601a      	str	r2, [r3, #0]
 80031e0:	605a      	str	r2, [r3, #4]
 80031e2:	609a      	str	r2, [r3, #8]
 80031e4:	60da      	str	r2, [r3, #12]
 80031e6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4a6a      	ldr	r2, [pc, #424]	; (8003398 <HAL_TIM_MspPostInit+0x1c8>)
 80031ee:	4293      	cmp	r3, r2
 80031f0:	d13c      	bne.n	800326c <HAL_TIM_MspPostInit+0x9c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031f2:	2300      	movs	r3, #0
 80031f4:	623b      	str	r3, [r7, #32]
 80031f6:	4b69      	ldr	r3, [pc, #420]	; (800339c <HAL_TIM_MspPostInit+0x1cc>)
 80031f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031fa:	4a68      	ldr	r2, [pc, #416]	; (800339c <HAL_TIM_MspPostInit+0x1cc>)
 80031fc:	f043 0301 	orr.w	r3, r3, #1
 8003200:	6313      	str	r3, [r2, #48]	; 0x30
 8003202:	4b66      	ldr	r3, [pc, #408]	; (800339c <HAL_TIM_MspPostInit+0x1cc>)
 8003204:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003206:	f003 0301 	and.w	r3, r3, #1
 800320a:	623b      	str	r3, [r7, #32]
 800320c:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800320e:	2300      	movs	r3, #0
 8003210:	61fb      	str	r3, [r7, #28]
 8003212:	4b62      	ldr	r3, [pc, #392]	; (800339c <HAL_TIM_MspPostInit+0x1cc>)
 8003214:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003216:	4a61      	ldr	r2, [pc, #388]	; (800339c <HAL_TIM_MspPostInit+0x1cc>)
 8003218:	f043 0302 	orr.w	r3, r3, #2
 800321c:	6313      	str	r3, [r2, #48]	; 0x30
 800321e:	4b5f      	ldr	r3, [pc, #380]	; (800339c <HAL_TIM_MspPostInit+0x1cc>)
 8003220:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003222:	f003 0302 	and.w	r3, r3, #2
 8003226:	61fb      	str	r3, [r7, #28]
 8003228:	69fb      	ldr	r3, [r7, #28]
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800322a:	23c0      	movs	r3, #192	; 0xc0
 800322c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800322e:	2302      	movs	r3, #2
 8003230:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003232:	2300      	movs	r3, #0
 8003234:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003236:	2300      	movs	r3, #0
 8003238:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800323a:	2302      	movs	r3, #2
 800323c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800323e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003242:	4619      	mov	r1, r3
 8003244:	4856      	ldr	r0, [pc, #344]	; (80033a0 <HAL_TIM_MspPostInit+0x1d0>)
 8003246:	f001 fd63 	bl	8004d10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800324a:	2303      	movs	r3, #3
 800324c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800324e:	2302      	movs	r3, #2
 8003250:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003252:	2300      	movs	r3, #0
 8003254:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003256:	2300      	movs	r3, #0
 8003258:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800325a:	2302      	movs	r3, #2
 800325c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800325e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003262:	4619      	mov	r1, r3
 8003264:	484f      	ldr	r0, [pc, #316]	; (80033a4 <HAL_TIM_MspPostInit+0x1d4>)
 8003266:	f001 fd53 	bl	8004d10 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 800326a:	e091      	b.n	8003390 <HAL_TIM_MspPostInit+0x1c0>
  else if(htim->Instance==TIM4)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	4a4d      	ldr	r2, [pc, #308]	; (80033a8 <HAL_TIM_MspPostInit+0x1d8>)
 8003272:	4293      	cmp	r3, r2
 8003274:	d11f      	bne.n	80032b6 <HAL_TIM_MspPostInit+0xe6>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003276:	2300      	movs	r3, #0
 8003278:	61bb      	str	r3, [r7, #24]
 800327a:	4b48      	ldr	r3, [pc, #288]	; (800339c <HAL_TIM_MspPostInit+0x1cc>)
 800327c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800327e:	4a47      	ldr	r2, [pc, #284]	; (800339c <HAL_TIM_MspPostInit+0x1cc>)
 8003280:	f043 0308 	orr.w	r3, r3, #8
 8003284:	6313      	str	r3, [r2, #48]	; 0x30
 8003286:	4b45      	ldr	r3, [pc, #276]	; (800339c <HAL_TIM_MspPostInit+0x1cc>)
 8003288:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800328a:	f003 0308 	and.w	r3, r3, #8
 800328e:	61bb      	str	r3, [r7, #24]
 8003290:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8003292:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8003296:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003298:	2302      	movs	r3, #2
 800329a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800329c:	2300      	movs	r3, #0
 800329e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032a0:	2300      	movs	r3, #0
 80032a2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80032a4:	2302      	movs	r3, #2
 80032a6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80032a8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80032ac:	4619      	mov	r1, r3
 80032ae:	483f      	ldr	r0, [pc, #252]	; (80033ac <HAL_TIM_MspPostInit+0x1dc>)
 80032b0:	f001 fd2e 	bl	8004d10 <HAL_GPIO_Init>
}
 80032b4:	e06c      	b.n	8003390 <HAL_TIM_MspPostInit+0x1c0>
  else if(htim->Instance==TIM5)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	4a3d      	ldr	r2, [pc, #244]	; (80033b0 <HAL_TIM_MspPostInit+0x1e0>)
 80032bc:	4293      	cmp	r3, r2
 80032be:	d11e      	bne.n	80032fe <HAL_TIM_MspPostInit+0x12e>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80032c0:	2300      	movs	r3, #0
 80032c2:	617b      	str	r3, [r7, #20]
 80032c4:	4b35      	ldr	r3, [pc, #212]	; (800339c <HAL_TIM_MspPostInit+0x1cc>)
 80032c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032c8:	4a34      	ldr	r2, [pc, #208]	; (800339c <HAL_TIM_MspPostInit+0x1cc>)
 80032ca:	f043 0301 	orr.w	r3, r3, #1
 80032ce:	6313      	str	r3, [r2, #48]	; 0x30
 80032d0:	4b32      	ldr	r3, [pc, #200]	; (800339c <HAL_TIM_MspPostInit+0x1cc>)
 80032d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032d4:	f003 0301 	and.w	r3, r3, #1
 80032d8:	617b      	str	r3, [r7, #20]
 80032da:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80032dc:	230c      	movs	r3, #12
 80032de:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032e0:	2302      	movs	r3, #2
 80032e2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032e4:	2300      	movs	r3, #0
 80032e6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032e8:	2300      	movs	r3, #0
 80032ea:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80032ec:	2302      	movs	r3, #2
 80032ee:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80032f4:	4619      	mov	r1, r3
 80032f6:	482a      	ldr	r0, [pc, #168]	; (80033a0 <HAL_TIM_MspPostInit+0x1d0>)
 80032f8:	f001 fd0a 	bl	8004d10 <HAL_GPIO_Init>
}
 80032fc:	e048      	b.n	8003390 <HAL_TIM_MspPostInit+0x1c0>
  else if(htim->Instance==TIM8)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	4a2c      	ldr	r2, [pc, #176]	; (80033b4 <HAL_TIM_MspPostInit+0x1e4>)
 8003304:	4293      	cmp	r3, r2
 8003306:	d11f      	bne.n	8003348 <HAL_TIM_MspPostInit+0x178>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003308:	2300      	movs	r3, #0
 800330a:	613b      	str	r3, [r7, #16]
 800330c:	4b23      	ldr	r3, [pc, #140]	; (800339c <HAL_TIM_MspPostInit+0x1cc>)
 800330e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003310:	4a22      	ldr	r2, [pc, #136]	; (800339c <HAL_TIM_MspPostInit+0x1cc>)
 8003312:	f043 0304 	orr.w	r3, r3, #4
 8003316:	6313      	str	r3, [r2, #48]	; 0x30
 8003318:	4b20      	ldr	r3, [pc, #128]	; (800339c <HAL_TIM_MspPostInit+0x1cc>)
 800331a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800331c:	f003 0304 	and.w	r3, r3, #4
 8003320:	613b      	str	r3, [r7, #16]
 8003322:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8003324:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8003328:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800332a:	2302      	movs	r3, #2
 800332c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800332e:	2300      	movs	r3, #0
 8003330:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003332:	2300      	movs	r3, #0
 8003334:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8003336:	2303      	movs	r3, #3
 8003338:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800333a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800333e:	4619      	mov	r1, r3
 8003340:	481d      	ldr	r0, [pc, #116]	; (80033b8 <HAL_TIM_MspPostInit+0x1e8>)
 8003342:	f001 fce5 	bl	8004d10 <HAL_GPIO_Init>
}
 8003346:	e023      	b.n	8003390 <HAL_TIM_MspPostInit+0x1c0>
  else if(htim->Instance==TIM12)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4a1b      	ldr	r2, [pc, #108]	; (80033bc <HAL_TIM_MspPostInit+0x1ec>)
 800334e:	4293      	cmp	r3, r2
 8003350:	d11e      	bne.n	8003390 <HAL_TIM_MspPostInit+0x1c0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003352:	2300      	movs	r3, #0
 8003354:	60fb      	str	r3, [r7, #12]
 8003356:	4b11      	ldr	r3, [pc, #68]	; (800339c <HAL_TIM_MspPostInit+0x1cc>)
 8003358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800335a:	4a10      	ldr	r2, [pc, #64]	; (800339c <HAL_TIM_MspPostInit+0x1cc>)
 800335c:	f043 0302 	orr.w	r3, r3, #2
 8003360:	6313      	str	r3, [r2, #48]	; 0x30
 8003362:	4b0e      	ldr	r3, [pc, #56]	; (800339c <HAL_TIM_MspPostInit+0x1cc>)
 8003364:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003366:	f003 0302 	and.w	r3, r3, #2
 800336a:	60fb      	str	r3, [r7, #12]
 800336c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800336e:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8003372:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003374:	2302      	movs	r3, #2
 8003376:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003378:	2300      	movs	r3, #0
 800337a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800337c:	2300      	movs	r3, #0
 800337e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8003380:	2309      	movs	r3, #9
 8003382:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003384:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003388:	4619      	mov	r1, r3
 800338a:	4806      	ldr	r0, [pc, #24]	; (80033a4 <HAL_TIM_MspPostInit+0x1d4>)
 800338c:	f001 fcc0 	bl	8004d10 <HAL_GPIO_Init>
}
 8003390:	bf00      	nop
 8003392:	3738      	adds	r7, #56	; 0x38
 8003394:	46bd      	mov	sp, r7
 8003396:	bd80      	pop	{r7, pc}
 8003398:	40000400 	.word	0x40000400
 800339c:	40023800 	.word	0x40023800
 80033a0:	40020000 	.word	0x40020000
 80033a4:	40020400 	.word	0x40020400
 80033a8:	40000800 	.word	0x40000800
 80033ac:	40020c00 	.word	0x40020c00
 80033b0:	40000c00 	.word	0x40000c00
 80033b4:	40010400 	.word	0x40010400
 80033b8:	40020800 	.word	0x40020800
 80033bc:	40001800 	.word	0x40001800

080033c0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	b092      	sub	sp, #72	; 0x48
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033c8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80033cc:	2200      	movs	r2, #0
 80033ce:	601a      	str	r2, [r3, #0]
 80033d0:	605a      	str	r2, [r3, #4]
 80033d2:	609a      	str	r2, [r3, #8]
 80033d4:	60da      	str	r2, [r3, #12]
 80033d6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	4a78      	ldr	r2, [pc, #480]	; (80035c0 <HAL_UART_MspInit+0x200>)
 80033de:	4293      	cmp	r3, r2
 80033e0:	d164      	bne.n	80034ac <HAL_UART_MspInit+0xec>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80033e2:	2300      	movs	r3, #0
 80033e4:	633b      	str	r3, [r7, #48]	; 0x30
 80033e6:	4b77      	ldr	r3, [pc, #476]	; (80035c4 <HAL_UART_MspInit+0x204>)
 80033e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ea:	4a76      	ldr	r2, [pc, #472]	; (80035c4 <HAL_UART_MspInit+0x204>)
 80033ec:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80033f0:	6413      	str	r3, [r2, #64]	; 0x40
 80033f2:	4b74      	ldr	r3, [pc, #464]	; (80035c4 <HAL_UART_MspInit+0x204>)
 80033f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033f6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80033fa:	633b      	str	r3, [r7, #48]	; 0x30
 80033fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80033fe:	2300      	movs	r3, #0
 8003400:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003402:	4b70      	ldr	r3, [pc, #448]	; (80035c4 <HAL_UART_MspInit+0x204>)
 8003404:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003406:	4a6f      	ldr	r2, [pc, #444]	; (80035c4 <HAL_UART_MspInit+0x204>)
 8003408:	f043 0304 	orr.w	r3, r3, #4
 800340c:	6313      	str	r3, [r2, #48]	; 0x30
 800340e:	4b6d      	ldr	r3, [pc, #436]	; (80035c4 <HAL_UART_MspInit+0x204>)
 8003410:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003412:	f003 0304 	and.w	r3, r3, #4
 8003416:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003418:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800341a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800341e:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003420:	2302      	movs	r3, #2
 8003422:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003424:	2301      	movs	r3, #1
 8003426:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003428:	2303      	movs	r3, #3
 800342a:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800342c:	2308      	movs	r3, #8
 800342e:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003430:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003434:	4619      	mov	r1, r3
 8003436:	4864      	ldr	r0, [pc, #400]	; (80035c8 <HAL_UART_MspInit+0x208>)
 8003438:	f001 fc6a 	bl	8004d10 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream2;
 800343c:	4b63      	ldr	r3, [pc, #396]	; (80035cc <HAL_UART_MspInit+0x20c>)
 800343e:	4a64      	ldr	r2, [pc, #400]	; (80035d0 <HAL_UART_MspInit+0x210>)
 8003440:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 8003442:	4b62      	ldr	r3, [pc, #392]	; (80035cc <HAL_UART_MspInit+0x20c>)
 8003444:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003448:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800344a:	4b60      	ldr	r3, [pc, #384]	; (80035cc <HAL_UART_MspInit+0x20c>)
 800344c:	2200      	movs	r2, #0
 800344e:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003450:	4b5e      	ldr	r3, [pc, #376]	; (80035cc <HAL_UART_MspInit+0x20c>)
 8003452:	2200      	movs	r2, #0
 8003454:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003456:	4b5d      	ldr	r3, [pc, #372]	; (80035cc <HAL_UART_MspInit+0x20c>)
 8003458:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800345c:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800345e:	4b5b      	ldr	r3, [pc, #364]	; (80035cc <HAL_UART_MspInit+0x20c>)
 8003460:	2200      	movs	r2, #0
 8003462:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003464:	4b59      	ldr	r3, [pc, #356]	; (80035cc <HAL_UART_MspInit+0x20c>)
 8003466:	2200      	movs	r2, #0
 8003468:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_CIRCULAR;
 800346a:	4b58      	ldr	r3, [pc, #352]	; (80035cc <HAL_UART_MspInit+0x20c>)
 800346c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003470:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003472:	4b56      	ldr	r3, [pc, #344]	; (80035cc <HAL_UART_MspInit+0x20c>)
 8003474:	2200      	movs	r2, #0
 8003476:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003478:	4b54      	ldr	r3, [pc, #336]	; (80035cc <HAL_UART_MspInit+0x20c>)
 800347a:	2200      	movs	r2, #0
 800347c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 800347e:	4853      	ldr	r0, [pc, #332]	; (80035cc <HAL_UART_MspInit+0x20c>)
 8003480:	f001 f838 	bl	80044f4 <HAL_DMA_Init>
 8003484:	4603      	mov	r3, r0
 8003486:	2b00      	cmp	r3, #0
 8003488:	d001      	beq.n	800348e <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 800348a:	f7fe ff25 	bl	80022d8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	4a4e      	ldr	r2, [pc, #312]	; (80035cc <HAL_UART_MspInit+0x20c>)
 8003492:	639a      	str	r2, [r3, #56]	; 0x38
 8003494:	4a4d      	ldr	r2, [pc, #308]	; (80035cc <HAL_UART_MspInit+0x20c>)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6393      	str	r3, [r2, #56]	; 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 800349a:	2200      	movs	r2, #0
 800349c:	2100      	movs	r1, #0
 800349e:	2034      	movs	r0, #52	; 0x34
 80034a0:	f000 fffe 	bl	80044a0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 80034a4:	2034      	movs	r0, #52	; 0x34
 80034a6:	f001 f817 	bl	80044d8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80034aa:	e1d7      	b.n	800385c <HAL_UART_MspInit+0x49c>
  else if(huart->Instance==UART5)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	4a48      	ldr	r2, [pc, #288]	; (80035d4 <HAL_UART_MspInit+0x214>)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	f040 8096 	bne.w	80035e4 <HAL_UART_MspInit+0x224>
    __HAL_RCC_UART5_CLK_ENABLE();
 80034b8:	2300      	movs	r3, #0
 80034ba:	62bb      	str	r3, [r7, #40]	; 0x28
 80034bc:	4b41      	ldr	r3, [pc, #260]	; (80035c4 <HAL_UART_MspInit+0x204>)
 80034be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034c0:	4a40      	ldr	r2, [pc, #256]	; (80035c4 <HAL_UART_MspInit+0x204>)
 80034c2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80034c6:	6413      	str	r3, [r2, #64]	; 0x40
 80034c8:	4b3e      	ldr	r3, [pc, #248]	; (80035c4 <HAL_UART_MspInit+0x204>)
 80034ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034cc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80034d0:	62bb      	str	r3, [r7, #40]	; 0x28
 80034d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80034d4:	2300      	movs	r3, #0
 80034d6:	627b      	str	r3, [r7, #36]	; 0x24
 80034d8:	4b3a      	ldr	r3, [pc, #232]	; (80035c4 <HAL_UART_MspInit+0x204>)
 80034da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034dc:	4a39      	ldr	r2, [pc, #228]	; (80035c4 <HAL_UART_MspInit+0x204>)
 80034de:	f043 0304 	orr.w	r3, r3, #4
 80034e2:	6313      	str	r3, [r2, #48]	; 0x30
 80034e4:	4b37      	ldr	r3, [pc, #220]	; (80035c4 <HAL_UART_MspInit+0x204>)
 80034e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034e8:	f003 0304 	and.w	r3, r3, #4
 80034ec:	627b      	str	r3, [r7, #36]	; 0x24
 80034ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80034f0:	2300      	movs	r3, #0
 80034f2:	623b      	str	r3, [r7, #32]
 80034f4:	4b33      	ldr	r3, [pc, #204]	; (80035c4 <HAL_UART_MspInit+0x204>)
 80034f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034f8:	4a32      	ldr	r2, [pc, #200]	; (80035c4 <HAL_UART_MspInit+0x204>)
 80034fa:	f043 0308 	orr.w	r3, r3, #8
 80034fe:	6313      	str	r3, [r2, #48]	; 0x30
 8003500:	4b30      	ldr	r3, [pc, #192]	; (80035c4 <HAL_UART_MspInit+0x204>)
 8003502:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003504:	f003 0308 	and.w	r3, r3, #8
 8003508:	623b      	str	r3, [r7, #32]
 800350a:	6a3b      	ldr	r3, [r7, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800350c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003510:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003512:	2302      	movs	r3, #2
 8003514:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003516:	2301      	movs	r3, #1
 8003518:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800351a:	2303      	movs	r3, #3
 800351c:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 800351e:	2308      	movs	r3, #8
 8003520:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003522:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003526:	4619      	mov	r1, r3
 8003528:	4827      	ldr	r0, [pc, #156]	; (80035c8 <HAL_UART_MspInit+0x208>)
 800352a:	f001 fbf1 	bl	8004d10 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800352e:	2304      	movs	r3, #4
 8003530:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003532:	2302      	movs	r3, #2
 8003534:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003536:	2301      	movs	r3, #1
 8003538:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800353a:	2303      	movs	r3, #3
 800353c:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 800353e:	2308      	movs	r3, #8
 8003540:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003542:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003546:	4619      	mov	r1, r3
 8003548:	4823      	ldr	r0, [pc, #140]	; (80035d8 <HAL_UART_MspInit+0x218>)
 800354a:	f001 fbe1 	bl	8004d10 <HAL_GPIO_Init>
    hdma_uart5_rx.Instance = DMA1_Stream0;
 800354e:	4b23      	ldr	r3, [pc, #140]	; (80035dc <HAL_UART_MspInit+0x21c>)
 8003550:	4a23      	ldr	r2, [pc, #140]	; (80035e0 <HAL_UART_MspInit+0x220>)
 8003552:	601a      	str	r2, [r3, #0]
    hdma_uart5_rx.Init.Channel = DMA_CHANNEL_4;
 8003554:	4b21      	ldr	r3, [pc, #132]	; (80035dc <HAL_UART_MspInit+0x21c>)
 8003556:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800355a:	605a      	str	r2, [r3, #4]
    hdma_uart5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800355c:	4b1f      	ldr	r3, [pc, #124]	; (80035dc <HAL_UART_MspInit+0x21c>)
 800355e:	2200      	movs	r2, #0
 8003560:	609a      	str	r2, [r3, #8]
    hdma_uart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003562:	4b1e      	ldr	r3, [pc, #120]	; (80035dc <HAL_UART_MspInit+0x21c>)
 8003564:	2200      	movs	r2, #0
 8003566:	60da      	str	r2, [r3, #12]
    hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003568:	4b1c      	ldr	r3, [pc, #112]	; (80035dc <HAL_UART_MspInit+0x21c>)
 800356a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800356e:	611a      	str	r2, [r3, #16]
    hdma_uart5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003570:	4b1a      	ldr	r3, [pc, #104]	; (80035dc <HAL_UART_MspInit+0x21c>)
 8003572:	2200      	movs	r2, #0
 8003574:	615a      	str	r2, [r3, #20]
    hdma_uart5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003576:	4b19      	ldr	r3, [pc, #100]	; (80035dc <HAL_UART_MspInit+0x21c>)
 8003578:	2200      	movs	r2, #0
 800357a:	619a      	str	r2, [r3, #24]
    hdma_uart5_rx.Init.Mode = DMA_CIRCULAR;
 800357c:	4b17      	ldr	r3, [pc, #92]	; (80035dc <HAL_UART_MspInit+0x21c>)
 800357e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003582:	61da      	str	r2, [r3, #28]
    hdma_uart5_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003584:	4b15      	ldr	r3, [pc, #84]	; (80035dc <HAL_UART_MspInit+0x21c>)
 8003586:	2200      	movs	r2, #0
 8003588:	621a      	str	r2, [r3, #32]
    hdma_uart5_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800358a:	4b14      	ldr	r3, [pc, #80]	; (80035dc <HAL_UART_MspInit+0x21c>)
 800358c:	2200      	movs	r2, #0
 800358e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart5_rx) != HAL_OK)
 8003590:	4812      	ldr	r0, [pc, #72]	; (80035dc <HAL_UART_MspInit+0x21c>)
 8003592:	f000 ffaf 	bl	80044f4 <HAL_DMA_Init>
 8003596:	4603      	mov	r3, r0
 8003598:	2b00      	cmp	r3, #0
 800359a:	d001      	beq.n	80035a0 <HAL_UART_MspInit+0x1e0>
      Error_Handler();
 800359c:	f7fe fe9c 	bl	80022d8 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_uart5_rx);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	4a0e      	ldr	r2, [pc, #56]	; (80035dc <HAL_UART_MspInit+0x21c>)
 80035a4:	639a      	str	r2, [r3, #56]	; 0x38
 80035a6:	4a0d      	ldr	r2, [pc, #52]	; (80035dc <HAL_UART_MspInit+0x21c>)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 80035ac:	2200      	movs	r2, #0
 80035ae:	2100      	movs	r1, #0
 80035b0:	2035      	movs	r0, #53	; 0x35
 80035b2:	f000 ff75 	bl	80044a0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 80035b6:	2035      	movs	r0, #53	; 0x35
 80035b8:	f000 ff8e 	bl	80044d8 <HAL_NVIC_EnableIRQ>
}
 80035bc:	e14e      	b.n	800385c <HAL_UART_MspInit+0x49c>
 80035be:	bf00      	nop
 80035c0:	40004c00 	.word	0x40004c00
 80035c4:	40023800 	.word	0x40023800
 80035c8:	40020800 	.word	0x40020800
 80035cc:	20000d2c 	.word	0x20000d2c
 80035d0:	40026040 	.word	0x40026040
 80035d4:	40005000 	.word	0x40005000
 80035d8:	40020c00 	.word	0x40020c00
 80035dc:	20001250 	.word	0x20001250
 80035e0:	40026010 	.word	0x40026010
  else if(huart->Instance==USART1)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	4a9e      	ldr	r2, [pc, #632]	; (8003864 <HAL_UART_MspInit+0x4a4>)
 80035ea:	4293      	cmp	r3, r2
 80035ec:	d164      	bne.n	80036b8 <HAL_UART_MspInit+0x2f8>
    __HAL_RCC_USART1_CLK_ENABLE();
 80035ee:	2300      	movs	r3, #0
 80035f0:	61fb      	str	r3, [r7, #28]
 80035f2:	4b9d      	ldr	r3, [pc, #628]	; (8003868 <HAL_UART_MspInit+0x4a8>)
 80035f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035f6:	4a9c      	ldr	r2, [pc, #624]	; (8003868 <HAL_UART_MspInit+0x4a8>)
 80035f8:	f043 0310 	orr.w	r3, r3, #16
 80035fc:	6453      	str	r3, [r2, #68]	; 0x44
 80035fe:	4b9a      	ldr	r3, [pc, #616]	; (8003868 <HAL_UART_MspInit+0x4a8>)
 8003600:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003602:	f003 0310 	and.w	r3, r3, #16
 8003606:	61fb      	str	r3, [r7, #28]
 8003608:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800360a:	2300      	movs	r3, #0
 800360c:	61bb      	str	r3, [r7, #24]
 800360e:	4b96      	ldr	r3, [pc, #600]	; (8003868 <HAL_UART_MspInit+0x4a8>)
 8003610:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003612:	4a95      	ldr	r2, [pc, #596]	; (8003868 <HAL_UART_MspInit+0x4a8>)
 8003614:	f043 0301 	orr.w	r3, r3, #1
 8003618:	6313      	str	r3, [r2, #48]	; 0x30
 800361a:	4b93      	ldr	r3, [pc, #588]	; (8003868 <HAL_UART_MspInit+0x4a8>)
 800361c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800361e:	f003 0301 	and.w	r3, r3, #1
 8003622:	61bb      	str	r3, [r7, #24]
 8003624:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003626:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800362a:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800362c:	2302      	movs	r3, #2
 800362e:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003630:	2300      	movs	r3, #0
 8003632:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003634:	2303      	movs	r3, #3
 8003636:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003638:	2307      	movs	r3, #7
 800363a:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800363c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003640:	4619      	mov	r1, r3
 8003642:	488a      	ldr	r0, [pc, #552]	; (800386c <HAL_UART_MspInit+0x4ac>)
 8003644:	f001 fb64 	bl	8004d10 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8003648:	4b89      	ldr	r3, [pc, #548]	; (8003870 <HAL_UART_MspInit+0x4b0>)
 800364a:	4a8a      	ldr	r2, [pc, #552]	; (8003874 <HAL_UART_MspInit+0x4b4>)
 800364c:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 800364e:	4b88      	ldr	r3, [pc, #544]	; (8003870 <HAL_UART_MspInit+0x4b0>)
 8003650:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003654:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003656:	4b86      	ldr	r3, [pc, #536]	; (8003870 <HAL_UART_MspInit+0x4b0>)
 8003658:	2200      	movs	r2, #0
 800365a:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800365c:	4b84      	ldr	r3, [pc, #528]	; (8003870 <HAL_UART_MspInit+0x4b0>)
 800365e:	2200      	movs	r2, #0
 8003660:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003662:	4b83      	ldr	r3, [pc, #524]	; (8003870 <HAL_UART_MspInit+0x4b0>)
 8003664:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003668:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800366a:	4b81      	ldr	r3, [pc, #516]	; (8003870 <HAL_UART_MspInit+0x4b0>)
 800366c:	2200      	movs	r2, #0
 800366e:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003670:	4b7f      	ldr	r3, [pc, #508]	; (8003870 <HAL_UART_MspInit+0x4b0>)
 8003672:	2200      	movs	r2, #0
 8003674:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8003676:	4b7e      	ldr	r3, [pc, #504]	; (8003870 <HAL_UART_MspInit+0x4b0>)
 8003678:	f44f 7280 	mov.w	r2, #256	; 0x100
 800367c:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800367e:	4b7c      	ldr	r3, [pc, #496]	; (8003870 <HAL_UART_MspInit+0x4b0>)
 8003680:	2200      	movs	r2, #0
 8003682:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003684:	4b7a      	ldr	r3, [pc, #488]	; (8003870 <HAL_UART_MspInit+0x4b0>)
 8003686:	2200      	movs	r2, #0
 8003688:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800368a:	4879      	ldr	r0, [pc, #484]	; (8003870 <HAL_UART_MspInit+0x4b0>)
 800368c:	f000 ff32 	bl	80044f4 <HAL_DMA_Init>
 8003690:	4603      	mov	r3, r0
 8003692:	2b00      	cmp	r3, #0
 8003694:	d001      	beq.n	800369a <HAL_UART_MspInit+0x2da>
      Error_Handler();
 8003696:	f7fe fe1f 	bl	80022d8 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	4a74      	ldr	r2, [pc, #464]	; (8003870 <HAL_UART_MspInit+0x4b0>)
 800369e:	639a      	str	r2, [r3, #56]	; 0x38
 80036a0:	4a73      	ldr	r2, [pc, #460]	; (8003870 <HAL_UART_MspInit+0x4b0>)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80036a6:	2200      	movs	r2, #0
 80036a8:	2100      	movs	r1, #0
 80036aa:	2025      	movs	r0, #37	; 0x25
 80036ac:	f000 fef8 	bl	80044a0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80036b0:	2025      	movs	r0, #37	; 0x25
 80036b2:	f000 ff11 	bl	80044d8 <HAL_NVIC_EnableIRQ>
}
 80036b6:	e0d1      	b.n	800385c <HAL_UART_MspInit+0x49c>
  else if(huart->Instance==USART2)
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	4a6e      	ldr	r2, [pc, #440]	; (8003878 <HAL_UART_MspInit+0x4b8>)
 80036be:	4293      	cmp	r3, r2
 80036c0:	d163      	bne.n	800378a <HAL_UART_MspInit+0x3ca>
    __HAL_RCC_USART2_CLK_ENABLE();
 80036c2:	2300      	movs	r3, #0
 80036c4:	617b      	str	r3, [r7, #20]
 80036c6:	4b68      	ldr	r3, [pc, #416]	; (8003868 <HAL_UART_MspInit+0x4a8>)
 80036c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036ca:	4a67      	ldr	r2, [pc, #412]	; (8003868 <HAL_UART_MspInit+0x4a8>)
 80036cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80036d0:	6413      	str	r3, [r2, #64]	; 0x40
 80036d2:	4b65      	ldr	r3, [pc, #404]	; (8003868 <HAL_UART_MspInit+0x4a8>)
 80036d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036da:	617b      	str	r3, [r7, #20]
 80036dc:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80036de:	2300      	movs	r3, #0
 80036e0:	613b      	str	r3, [r7, #16]
 80036e2:	4b61      	ldr	r3, [pc, #388]	; (8003868 <HAL_UART_MspInit+0x4a8>)
 80036e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036e6:	4a60      	ldr	r2, [pc, #384]	; (8003868 <HAL_UART_MspInit+0x4a8>)
 80036e8:	f043 0308 	orr.w	r3, r3, #8
 80036ec:	6313      	str	r3, [r2, #48]	; 0x30
 80036ee:	4b5e      	ldr	r3, [pc, #376]	; (8003868 <HAL_UART_MspInit+0x4a8>)
 80036f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036f2:	f003 0308 	and.w	r3, r3, #8
 80036f6:	613b      	str	r3, [r7, #16]
 80036f8:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80036fa:	2360      	movs	r3, #96	; 0x60
 80036fc:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036fe:	2302      	movs	r3, #2
 8003700:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003702:	2300      	movs	r3, #0
 8003704:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003706:	2303      	movs	r3, #3
 8003708:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800370a:	2307      	movs	r3, #7
 800370c:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800370e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003712:	4619      	mov	r1, r3
 8003714:	4859      	ldr	r0, [pc, #356]	; (800387c <HAL_UART_MspInit+0x4bc>)
 8003716:	f001 fafb 	bl	8004d10 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 800371a:	4b59      	ldr	r3, [pc, #356]	; (8003880 <HAL_UART_MspInit+0x4c0>)
 800371c:	4a59      	ldr	r2, [pc, #356]	; (8003884 <HAL_UART_MspInit+0x4c4>)
 800371e:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8003720:	4b57      	ldr	r3, [pc, #348]	; (8003880 <HAL_UART_MspInit+0x4c0>)
 8003722:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003726:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003728:	4b55      	ldr	r3, [pc, #340]	; (8003880 <HAL_UART_MspInit+0x4c0>)
 800372a:	2200      	movs	r2, #0
 800372c:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800372e:	4b54      	ldr	r3, [pc, #336]	; (8003880 <HAL_UART_MspInit+0x4c0>)
 8003730:	2200      	movs	r2, #0
 8003732:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003734:	4b52      	ldr	r3, [pc, #328]	; (8003880 <HAL_UART_MspInit+0x4c0>)
 8003736:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800373a:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800373c:	4b50      	ldr	r3, [pc, #320]	; (8003880 <HAL_UART_MspInit+0x4c0>)
 800373e:	2200      	movs	r2, #0
 8003740:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003742:	4b4f      	ldr	r3, [pc, #316]	; (8003880 <HAL_UART_MspInit+0x4c0>)
 8003744:	2200      	movs	r2, #0
 8003746:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8003748:	4b4d      	ldr	r3, [pc, #308]	; (8003880 <HAL_UART_MspInit+0x4c0>)
 800374a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800374e:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003750:	4b4b      	ldr	r3, [pc, #300]	; (8003880 <HAL_UART_MspInit+0x4c0>)
 8003752:	2200      	movs	r2, #0
 8003754:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003756:	4b4a      	ldr	r3, [pc, #296]	; (8003880 <HAL_UART_MspInit+0x4c0>)
 8003758:	2200      	movs	r2, #0
 800375a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800375c:	4848      	ldr	r0, [pc, #288]	; (8003880 <HAL_UART_MspInit+0x4c0>)
 800375e:	f000 fec9 	bl	80044f4 <HAL_DMA_Init>
 8003762:	4603      	mov	r3, r0
 8003764:	2b00      	cmp	r3, #0
 8003766:	d001      	beq.n	800376c <HAL_UART_MspInit+0x3ac>
      Error_Handler();
 8003768:	f7fe fdb6 	bl	80022d8 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	4a44      	ldr	r2, [pc, #272]	; (8003880 <HAL_UART_MspInit+0x4c0>)
 8003770:	639a      	str	r2, [r3, #56]	; 0x38
 8003772:	4a43      	ldr	r2, [pc, #268]	; (8003880 <HAL_UART_MspInit+0x4c0>)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003778:	2200      	movs	r2, #0
 800377a:	2100      	movs	r1, #0
 800377c:	2026      	movs	r0, #38	; 0x26
 800377e:	f000 fe8f 	bl	80044a0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003782:	2026      	movs	r0, #38	; 0x26
 8003784:	f000 fea8 	bl	80044d8 <HAL_NVIC_EnableIRQ>
}
 8003788:	e068      	b.n	800385c <HAL_UART_MspInit+0x49c>
  else if(huart->Instance==USART3)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	4a3e      	ldr	r2, [pc, #248]	; (8003888 <HAL_UART_MspInit+0x4c8>)
 8003790:	4293      	cmp	r3, r2
 8003792:	d163      	bne.n	800385c <HAL_UART_MspInit+0x49c>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003794:	2300      	movs	r3, #0
 8003796:	60fb      	str	r3, [r7, #12]
 8003798:	4b33      	ldr	r3, [pc, #204]	; (8003868 <HAL_UART_MspInit+0x4a8>)
 800379a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800379c:	4a32      	ldr	r2, [pc, #200]	; (8003868 <HAL_UART_MspInit+0x4a8>)
 800379e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80037a2:	6413      	str	r3, [r2, #64]	; 0x40
 80037a4:	4b30      	ldr	r3, [pc, #192]	; (8003868 <HAL_UART_MspInit+0x4a8>)
 80037a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037a8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80037ac:	60fb      	str	r3, [r7, #12]
 80037ae:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80037b0:	2300      	movs	r3, #0
 80037b2:	60bb      	str	r3, [r7, #8]
 80037b4:	4b2c      	ldr	r3, [pc, #176]	; (8003868 <HAL_UART_MspInit+0x4a8>)
 80037b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037b8:	4a2b      	ldr	r2, [pc, #172]	; (8003868 <HAL_UART_MspInit+0x4a8>)
 80037ba:	f043 0302 	orr.w	r3, r3, #2
 80037be:	6313      	str	r3, [r2, #48]	; 0x30
 80037c0:	4b29      	ldr	r3, [pc, #164]	; (8003868 <HAL_UART_MspInit+0x4a8>)
 80037c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037c4:	f003 0302 	and.w	r3, r3, #2
 80037c8:	60bb      	str	r3, [r7, #8]
 80037ca:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80037cc:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80037d0:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037d2:	2302      	movs	r3, #2
 80037d4:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037d6:	2300      	movs	r3, #0
 80037d8:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80037da:	2303      	movs	r3, #3
 80037dc:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80037de:	2307      	movs	r3, #7
 80037e0:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80037e2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80037e6:	4619      	mov	r1, r3
 80037e8:	4828      	ldr	r0, [pc, #160]	; (800388c <HAL_UART_MspInit+0x4cc>)
 80037ea:	f001 fa91 	bl	8004d10 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 80037ee:	4b28      	ldr	r3, [pc, #160]	; (8003890 <HAL_UART_MspInit+0x4d0>)
 80037f0:	4a28      	ldr	r2, [pc, #160]	; (8003894 <HAL_UART_MspInit+0x4d4>)
 80037f2:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 80037f4:	4b26      	ldr	r3, [pc, #152]	; (8003890 <HAL_UART_MspInit+0x4d0>)
 80037f6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80037fa:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80037fc:	4b24      	ldr	r3, [pc, #144]	; (8003890 <HAL_UART_MspInit+0x4d0>)
 80037fe:	2200      	movs	r2, #0
 8003800:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003802:	4b23      	ldr	r3, [pc, #140]	; (8003890 <HAL_UART_MspInit+0x4d0>)
 8003804:	2200      	movs	r2, #0
 8003806:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003808:	4b21      	ldr	r3, [pc, #132]	; (8003890 <HAL_UART_MspInit+0x4d0>)
 800380a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800380e:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003810:	4b1f      	ldr	r3, [pc, #124]	; (8003890 <HAL_UART_MspInit+0x4d0>)
 8003812:	2200      	movs	r2, #0
 8003814:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003816:	4b1e      	ldr	r3, [pc, #120]	; (8003890 <HAL_UART_MspInit+0x4d0>)
 8003818:	2200      	movs	r2, #0
 800381a:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 800381c:	4b1c      	ldr	r3, [pc, #112]	; (8003890 <HAL_UART_MspInit+0x4d0>)
 800381e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003822:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003824:	4b1a      	ldr	r3, [pc, #104]	; (8003890 <HAL_UART_MspInit+0x4d0>)
 8003826:	2200      	movs	r2, #0
 8003828:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800382a:	4b19      	ldr	r3, [pc, #100]	; (8003890 <HAL_UART_MspInit+0x4d0>)
 800382c:	2200      	movs	r2, #0
 800382e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8003830:	4817      	ldr	r0, [pc, #92]	; (8003890 <HAL_UART_MspInit+0x4d0>)
 8003832:	f000 fe5f 	bl	80044f4 <HAL_DMA_Init>
 8003836:	4603      	mov	r3, r0
 8003838:	2b00      	cmp	r3, #0
 800383a:	d001      	beq.n	8003840 <HAL_UART_MspInit+0x480>
      Error_Handler();
 800383c:	f7fe fd4c 	bl	80022d8 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	4a13      	ldr	r2, [pc, #76]	; (8003890 <HAL_UART_MspInit+0x4d0>)
 8003844:	639a      	str	r2, [r3, #56]	; 0x38
 8003846:	4a12      	ldr	r2, [pc, #72]	; (8003890 <HAL_UART_MspInit+0x4d0>)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800384c:	2200      	movs	r2, #0
 800384e:	2100      	movs	r1, #0
 8003850:	2027      	movs	r0, #39	; 0x27
 8003852:	f000 fe25 	bl	80044a0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003856:	2027      	movs	r0, #39	; 0x27
 8003858:	f000 fe3e 	bl	80044d8 <HAL_NVIC_EnableIRQ>
}
 800385c:	bf00      	nop
 800385e:	3748      	adds	r7, #72	; 0x48
 8003860:	46bd      	mov	sp, r7
 8003862:	bd80      	pop	{r7, pc}
 8003864:	40011000 	.word	0x40011000
 8003868:	40023800 	.word	0x40023800
 800386c:	40020000 	.word	0x40020000
 8003870:	2000103c 	.word	0x2000103c
 8003874:	40026440 	.word	0x40026440
 8003878:	40004400 	.word	0x40004400
 800387c:	40020c00 	.word	0x40020c00
 8003880:	20000d8c 	.word	0x20000d8c
 8003884:	40026088 	.word	0x40026088
 8003888:	40004800 	.word	0x40004800
 800388c:	40020400 	.word	0x40020400
 8003890:	20000e7c 	.word	0x20000e7c
 8003894:	40026028 	.word	0x40026028

08003898 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	b08c      	sub	sp, #48	; 0x30
 800389c:	af00      	add	r7, sp, #0
 800389e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80038a0:	2300      	movs	r3, #0
 80038a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80038a4:	2300      	movs	r3, #0
 80038a6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM7 IRQ priority */
  HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority ,0);
 80038a8:	2200      	movs	r2, #0
 80038aa:	6879      	ldr	r1, [r7, #4]
 80038ac:	2037      	movs	r0, #55	; 0x37
 80038ae:	f000 fdf7 	bl	80044a0 <HAL_NVIC_SetPriority>

  /* Enable the TIM7 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80038b2:	2037      	movs	r0, #55	; 0x37
 80038b4:	f000 fe10 	bl	80044d8 <HAL_NVIC_EnableIRQ>
  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 80038b8:	2300      	movs	r3, #0
 80038ba:	60fb      	str	r3, [r7, #12]
 80038bc:	4b1f      	ldr	r3, [pc, #124]	; (800393c <HAL_InitTick+0xa4>)
 80038be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038c0:	4a1e      	ldr	r2, [pc, #120]	; (800393c <HAL_InitTick+0xa4>)
 80038c2:	f043 0320 	orr.w	r3, r3, #32
 80038c6:	6413      	str	r3, [r2, #64]	; 0x40
 80038c8:	4b1c      	ldr	r3, [pc, #112]	; (800393c <HAL_InitTick+0xa4>)
 80038ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038cc:	f003 0320 	and.w	r3, r3, #32
 80038d0:	60fb      	str	r3, [r7, #12]
 80038d2:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80038d4:	f107 0210 	add.w	r2, r7, #16
 80038d8:	f107 0314 	add.w	r3, r7, #20
 80038dc:	4611      	mov	r1, r2
 80038de:	4618      	mov	r0, r3
 80038e0:	f002 f840 	bl	8005964 <HAL_RCC_GetClockConfig>

  /* Compute TIM7 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 80038e4:	f002 f816 	bl	8005914 <HAL_RCC_GetPCLK1Freq>
 80038e8:	4603      	mov	r3, r0
 80038ea:	005b      	lsls	r3, r3, #1
 80038ec:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80038ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038f0:	4a13      	ldr	r2, [pc, #76]	; (8003940 <HAL_InitTick+0xa8>)
 80038f2:	fba2 2303 	umull	r2, r3, r2, r3
 80038f6:	0c9b      	lsrs	r3, r3, #18
 80038f8:	3b01      	subs	r3, #1
 80038fa:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 80038fc:	4b11      	ldr	r3, [pc, #68]	; (8003944 <HAL_InitTick+0xac>)
 80038fe:	4a12      	ldr	r2, [pc, #72]	; (8003948 <HAL_InitTick+0xb0>)
 8003900:	601a      	str	r2, [r3, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 8003902:	4b10      	ldr	r3, [pc, #64]	; (8003944 <HAL_InitTick+0xac>)
 8003904:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003908:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 800390a:	4a0e      	ldr	r2, [pc, #56]	; (8003944 <HAL_InitTick+0xac>)
 800390c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800390e:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 8003910:	4b0c      	ldr	r3, [pc, #48]	; (8003944 <HAL_InitTick+0xac>)
 8003912:	2200      	movs	r2, #0
 8003914:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003916:	4b0b      	ldr	r3, [pc, #44]	; (8003944 <HAL_InitTick+0xac>)
 8003918:	2200      	movs	r2, #0
 800391a:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim7) == HAL_OK)
 800391c:	4809      	ldr	r0, [pc, #36]	; (8003944 <HAL_InitTick+0xac>)
 800391e:	f002 fae3 	bl	8005ee8 <HAL_TIM_Base_Init>
 8003922:	4603      	mov	r3, r0
 8003924:	2b00      	cmp	r3, #0
 8003926:	d104      	bne.n	8003932 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim7);
 8003928:	4806      	ldr	r0, [pc, #24]	; (8003944 <HAL_InitTick+0xac>)
 800392a:	f002 fb95 	bl	8006058 <HAL_TIM_Base_Start_IT>
 800392e:	4603      	mov	r3, r0
 8003930:	e000      	b.n	8003934 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8003932:	2301      	movs	r3, #1
}
 8003934:	4618      	mov	r0, r3
 8003936:	3730      	adds	r7, #48	; 0x30
 8003938:	46bd      	mov	sp, r7
 800393a:	bd80      	pop	{r7, pc}
 800393c:	40023800 	.word	0x40023800
 8003940:	431bde83 	.word	0x431bde83
 8003944:	20001718 	.word	0x20001718
 8003948:	40001400 	.word	0x40001400

0800394c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800394c:	b480      	push	{r7}
 800394e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003950:	e7fe      	b.n	8003950 <NMI_Handler+0x4>

08003952 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003952:	b480      	push	{r7}
 8003954:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003956:	e7fe      	b.n	8003956 <HardFault_Handler+0x4>

08003958 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003958:	b480      	push	{r7}
 800395a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800395c:	e7fe      	b.n	800395c <MemManage_Handler+0x4>

0800395e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800395e:	b480      	push	{r7}
 8003960:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003962:	e7fe      	b.n	8003962 <BusFault_Handler+0x4>

08003964 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003964:	b480      	push	{r7}
 8003966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003968:	e7fe      	b.n	8003968 <UsageFault_Handler+0x4>

0800396a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800396a:	b480      	push	{r7}
 800396c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800396e:	bf00      	nop
 8003970:	46bd      	mov	sp, r7
 8003972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003976:	4770      	bx	lr

08003978 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003978:	b480      	push	{r7}
 800397a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800397c:	bf00      	nop
 800397e:	46bd      	mov	sp, r7
 8003980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003984:	4770      	bx	lr

08003986 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003986:	b480      	push	{r7}
 8003988:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800398a:	bf00      	nop
 800398c:	46bd      	mov	sp, r7
 800398e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003992:	4770      	bx	lr

08003994 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003994:	b480      	push	{r7}
 8003996:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003998:	bf00      	nop
 800399a:	46bd      	mov	sp, r7
 800399c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a0:	4770      	bx	lr
	...

080039a4 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_rx);
 80039a8:	4802      	ldr	r0, [pc, #8]	; (80039b4 <DMA1_Stream0_IRQHandler+0x10>)
 80039aa:	f000 ff3b 	bl	8004824 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80039ae:	bf00      	nop
 80039b0:	bd80      	pop	{r7, pc}
 80039b2:	bf00      	nop
 80039b4:	20001250 	.word	0x20001250

080039b8 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 80039bc:	4802      	ldr	r0, [pc, #8]	; (80039c8 <DMA1_Stream1_IRQHandler+0x10>)
 80039be:	f000 ff31 	bl	8004824 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80039c2:	bf00      	nop
 80039c4:	bd80      	pop	{r7, pc}
 80039c6:	bf00      	nop
 80039c8:	20000e7c 	.word	0x20000e7c

080039cc <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 80039cc:	b580      	push	{r7, lr}
 80039ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 80039d0:	4802      	ldr	r0, [pc, #8]	; (80039dc <DMA1_Stream2_IRQHandler+0x10>)
 80039d2:	f000 ff27 	bl	8004824 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 80039d6:	bf00      	nop
 80039d8:	bd80      	pop	{r7, pc}
 80039da:	bf00      	nop
 80039dc:	20000d2c 	.word	0x20000d2c

080039e0 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80039e4:	4802      	ldr	r0, [pc, #8]	; (80039f0 <DMA1_Stream5_IRQHandler+0x10>)
 80039e6:	f000 ff1d 	bl	8004824 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80039ea:	bf00      	nop
 80039ec:	bd80      	pop	{r7, pc}
 80039ee:	bf00      	nop
 80039f0:	20000d8c 	.word	0x20000d8c

080039f4 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80039f8:	4802      	ldr	r0, [pc, #8]	; (8003a04 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80039fa:	f002 fcb5 	bl	8006368 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80039fe:	bf00      	nop
 8003a00:	bd80      	pop	{r7, pc}
 8003a02:	bf00      	nop
 8003a04:	200010e0 	.word	0x200010e0

08003a08 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	af00      	add	r7, sp, #0

	        	remoteUpdate(remoteBuffer + 16);
	        }
	    }*/
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003a0c:	4802      	ldr	r0, [pc, #8]	; (8003a18 <USART1_IRQHandler+0x10>)
 8003a0e:	f003 fcff 	bl	8007410 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003a12:	bf00      	nop
 8003a14:	bd80      	pop	{r7, pc}
 8003a16:	bf00      	nop
 8003a18:	2000109c 	.word	0x2000109c

08003a1c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	b082      	sub	sp, #8
 8003a20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
    extern unsigned char ch110[82];
    if(USART2->SR & 0x10)
 8003a22:	4b12      	ldr	r3, [pc, #72]	; (8003a6c <USART2_IRQHandler+0x50>)
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f003 0310 	and.w	r3, r3, #16
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d016      	beq.n	8003a5c <USART2_IRQHandler+0x40>
    {
        __HAL_UART_CLEAR_IDLEFLAG(&huart2);
 8003a2e:	2300      	movs	r3, #0
 8003a30:	607b      	str	r3, [r7, #4]
 8003a32:	4b0f      	ldr	r3, [pc, #60]	; (8003a70 <USART2_IRQHandler+0x54>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	607b      	str	r3, [r7, #4]
 8003a3a:	4b0d      	ldr	r3, [pc, #52]	; (8003a70 <USART2_IRQHandler+0x54>)
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	685b      	ldr	r3, [r3, #4]
 8003a40:	607b      	str	r3, [r7, #4]
 8003a42:	687b      	ldr	r3, [r7, #4]
        if(ch110[0] != 0x5a)
 8003a44:	4b0b      	ldr	r3, [pc, #44]	; (8003a74 <USART2_IRQHandler+0x58>)
 8003a46:	781b      	ldrb	r3, [r3, #0]
 8003a48:	2b5a      	cmp	r3, #90	; 0x5a
 8003a4a:	d007      	beq.n	8003a5c <USART2_IRQHandler+0x40>
        {
            HAL_UART_AbortReceive(&huart2);
 8003a4c:	4808      	ldr	r0, [pc, #32]	; (8003a70 <USART2_IRQHandler+0x54>)
 8003a4e:	f003 fc83 	bl	8007358 <HAL_UART_AbortReceive>
            HAL_UART_Receive_DMA(&huart2, ch110, 82);
 8003a52:	2252      	movs	r2, #82	; 0x52
 8003a54:	4907      	ldr	r1, [pc, #28]	; (8003a74 <USART2_IRQHandler+0x58>)
 8003a56:	4806      	ldr	r0, [pc, #24]	; (8003a70 <USART2_IRQHandler+0x54>)
 8003a58:	f003 fc4e 	bl	80072f8 <HAL_UART_Receive_DMA>
        }
    }
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003a5c:	4804      	ldr	r0, [pc, #16]	; (8003a70 <USART2_IRQHandler+0x54>)
 8003a5e:	f003 fcd7 	bl	8007410 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003a62:	bf00      	nop
 8003a64:	3708      	adds	r7, #8
 8003a66:	46bd      	mov	sp, r7
 8003a68:	bd80      	pop	{r7, pc}
 8003a6a:	bf00      	nop
 8003a6c:	40004400 	.word	0x40004400
 8003a70:	2000120c 	.word	0x2000120c
 8003a74:	20000cb0 	.word	0x20000cb0

08003a78 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	b082      	sub	sp, #8
 8003a7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

    extern unsigned char deepSensorBuff[20];
    if(USART3->SR & 0x10)
 8003a7e:	4b15      	ldr	r3, [pc, #84]	; (8003ad4 <USART3_IRQHandler+0x5c>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f003 0310 	and.w	r3, r3, #16
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d01d      	beq.n	8003ac6 <USART3_IRQHandler+0x4e>
    {
        __HAL_UART_CLEAR_IDLEFLAG(&huart3);
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	607b      	str	r3, [r7, #4]
 8003a8e:	4b12      	ldr	r3, [pc, #72]	; (8003ad8 <USART3_IRQHandler+0x60>)
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	607b      	str	r3, [r7, #4]
 8003a96:	4b10      	ldr	r3, [pc, #64]	; (8003ad8 <USART3_IRQHandler+0x60>)
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	685b      	ldr	r3, [r3, #4]
 8003a9c:	607b      	str	r3, [r7, #4]
 8003a9e:	687b      	ldr	r3, [r7, #4]
        HAL_UART_AbortReceive(&huart3);
 8003aa0:	480d      	ldr	r0, [pc, #52]	; (8003ad8 <USART3_IRQHandler+0x60>)
 8003aa2:	f003 fc59 	bl	8007358 <HAL_UART_AbortReceive>
        HAL_UART_Receive_DMA(&huart3, deepSensorBuff, 20);
 8003aa6:	2214      	movs	r2, #20
 8003aa8:	490c      	ldr	r1, [pc, #48]	; (8003adc <USART3_IRQHandler+0x64>)
 8003aaa:	480b      	ldr	r0, [pc, #44]	; (8003ad8 <USART3_IRQHandler+0x60>)
 8003aac:	f003 fc24 	bl	80072f8 <HAL_UART_Receive_DMA>
        if (0x54 == deepSensorBuff[0]&&0x3D == deepSensorBuff[1])
 8003ab0:	4b0a      	ldr	r3, [pc, #40]	; (8003adc <USART3_IRQHandler+0x64>)
 8003ab2:	781b      	ldrb	r3, [r3, #0]
 8003ab4:	2b54      	cmp	r3, #84	; 0x54
 8003ab6:	d106      	bne.n	8003ac6 <USART3_IRQHandler+0x4e>
 8003ab8:	4b08      	ldr	r3, [pc, #32]	; (8003adc <USART3_IRQHandler+0x64>)
 8003aba:	785b      	ldrb	r3, [r3, #1]
 8003abc:	2b3d      	cmp	r3, #61	; 0x3d
 8003abe:	d102      	bne.n	8003ac6 <USART3_IRQHandler+0x4e>
        {
        	void deepSensorUpdate(uint8_t * deepSensorBuff);

        	deepSensorUpdate(deepSensorBuff);
 8003ac0:	4806      	ldr	r0, [pc, #24]	; (8003adc <USART3_IRQHandler+0x64>)
 8003ac2:	f7fd fc7b 	bl	80013bc <deepSensorUpdate>
        }
    }
  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8003ac6:	4804      	ldr	r0, [pc, #16]	; (8003ad8 <USART3_IRQHandler+0x60>)
 8003ac8:	f003 fca2 	bl	8007410 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8003acc:	bf00      	nop
 8003ace:	3708      	adds	r7, #8
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	bd80      	pop	{r7, pc}
 8003ad4:	40004800 	.word	0x40004800
 8003ad8:	20000edc 	.word	0x20000edc
 8003adc:	20000d18 	.word	0x20000d18

08003ae0 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b082      	sub	sp, #8
 8003ae4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */
    extern unsigned char raspiBuffer[82];
    if(UART4->SR & 0x10)
 8003ae6:	4b12      	ldr	r3, [pc, #72]	; (8003b30 <UART4_IRQHandler+0x50>)
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f003 0310 	and.w	r3, r3, #16
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d016      	beq.n	8003b20 <UART4_IRQHandler+0x40>
    {
        __HAL_UART_CLEAR_IDLEFLAG(&huart4);
 8003af2:	2300      	movs	r3, #0
 8003af4:	607b      	str	r3, [r7, #4]
 8003af6:	4b0f      	ldr	r3, [pc, #60]	; (8003b34 <UART4_IRQHandler+0x54>)
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	607b      	str	r3, [r7, #4]
 8003afe:	4b0d      	ldr	r3, [pc, #52]	; (8003b34 <UART4_IRQHandler+0x54>)
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	685b      	ldr	r3, [r3, #4]
 8003b04:	607b      	str	r3, [r7, #4]
 8003b06:	687b      	ldr	r3, [r7, #4]
        if(raspiBuffer[0] != 0x5a)
 8003b08:	4b0b      	ldr	r3, [pc, #44]	; (8003b38 <UART4_IRQHandler+0x58>)
 8003b0a:	781b      	ldrb	r3, [r3, #0]
 8003b0c:	2b5a      	cmp	r3, #90	; 0x5a
 8003b0e:	d007      	beq.n	8003b20 <UART4_IRQHandler+0x40>
        {
            HAL_UART_AbortReceive(&huart4);
 8003b10:	4808      	ldr	r0, [pc, #32]	; (8003b34 <UART4_IRQHandler+0x54>)
 8003b12:	f003 fc21 	bl	8007358 <HAL_UART_AbortReceive>
            HAL_UART_Receive_DMA(&huart4, raspiBuffer, 12);
 8003b16:	220c      	movs	r2, #12
 8003b18:	4907      	ldr	r1, [pc, #28]	; (8003b38 <UART4_IRQHandler+0x58>)
 8003b1a:	4806      	ldr	r0, [pc, #24]	; (8003b34 <UART4_IRQHandler+0x54>)
 8003b1c:	f003 fbec 	bl	80072f8 <HAL_UART_Receive_DMA>
        }
    }
  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8003b20:	4804      	ldr	r0, [pc, #16]	; (8003b34 <UART4_IRQHandler+0x54>)
 8003b22:	f003 fc75 	bl	8007410 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8003b26:	bf00      	nop
 8003b28:	3708      	adds	r7, #8
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	bd80      	pop	{r7, pc}
 8003b2e:	bf00      	nop
 8003b30:	40004c00 	.word	0x40004c00
 8003b34:	20001128 	.word	0x20001128
 8003b38:	20000be8 	.word	0x20000be8

08003b3c <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b082      	sub	sp, #8
 8003b40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

    extern unsigned char remoteBuffer[32];
    if(UART5->SR & 0x10)
 8003b42:	4b15      	ldr	r3, [pc, #84]	; (8003b98 <UART5_IRQHandler+0x5c>)
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f003 0310 	and.w	r3, r3, #16
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d01d      	beq.n	8003b8a <UART5_IRQHandler+0x4e>
    {
        __HAL_UART_CLEAR_IDLEFLAG(&huart5);
 8003b4e:	2300      	movs	r3, #0
 8003b50:	607b      	str	r3, [r7, #4]
 8003b52:	4b12      	ldr	r3, [pc, #72]	; (8003b9c <UART5_IRQHandler+0x60>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	607b      	str	r3, [r7, #4]
 8003b5a:	4b10      	ldr	r3, [pc, #64]	; (8003b9c <UART5_IRQHandler+0x60>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	685b      	ldr	r3, [r3, #4]
 8003b60:	607b      	str	r3, [r7, #4]
 8003b62:	687b      	ldr	r3, [r7, #4]
        HAL_UART_AbortReceive(&huart5);
 8003b64:	480d      	ldr	r0, [pc, #52]	; (8003b9c <UART5_IRQHandler+0x60>)
 8003b66:	f003 fbf7 	bl	8007358 <HAL_UART_AbortReceive>
        HAL_UART_Receive_DMA(&huart5, remoteBuffer, 25);
 8003b6a:	2219      	movs	r2, #25
 8003b6c:	490c      	ldr	r1, [pc, #48]	; (8003ba0 <UART5_IRQHandler+0x64>)
 8003b6e:	480b      	ldr	r0, [pc, #44]	; (8003b9c <UART5_IRQHandler+0x60>)
 8003b70:	f003 fbc2 	bl	80072f8 <HAL_UART_Receive_DMA>
        if (0x5a == remoteBuffer[0]&&0xa5 == remoteBuffer[1])
 8003b74:	4b0a      	ldr	r3, [pc, #40]	; (8003ba0 <UART5_IRQHandler+0x64>)
 8003b76:	781b      	ldrb	r3, [r3, #0]
 8003b78:	2b5a      	cmp	r3, #90	; 0x5a
 8003b7a:	d106      	bne.n	8003b8a <UART5_IRQHandler+0x4e>
 8003b7c:	4b08      	ldr	r3, [pc, #32]	; (8003ba0 <UART5_IRQHandler+0x64>)
 8003b7e:	785b      	ldrb	r3, [r3, #1]
 8003b80:	2ba5      	cmp	r3, #165	; 0xa5
 8003b82:	d102      	bne.n	8003b8a <UART5_IRQHandler+0x4e>
        {
        	void remoteUpdate(uint8_t * remoteBuffer);

        	remoteUpdate(remoteBuffer);
 8003b84:	4806      	ldr	r0, [pc, #24]	; (8003ba0 <UART5_IRQHandler+0x64>)
 8003b86:	f7ff f861 	bl	8002c4c <remoteUpdate>
        }
    }
  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8003b8a:	4804      	ldr	r0, [pc, #16]	; (8003b9c <UART5_IRQHandler+0x60>)
 8003b8c:	f003 fc40 	bl	8007410 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8003b90:	bf00      	nop
 8003b92:	3708      	adds	r7, #8
 8003b94:	46bd      	mov	sp, r7
 8003b96:	bd80      	pop	{r7, pc}
 8003b98:	40005000 	.word	0x40005000
 8003b9c:	20000fb0 	.word	0x20000fb0
 8003ba0:	20000c18 	.word	0x20000c18

08003ba4 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8003ba8:	4802      	ldr	r0, [pc, #8]	; (8003bb4 <TIM7_IRQHandler+0x10>)
 8003baa:	f002 fbdd 	bl	8006368 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8003bae:	bf00      	nop
 8003bb0:	bd80      	pop	{r7, pc}
 8003bb2:	bf00      	nop
 8003bb4:	20001718 	.word	0x20001718

08003bb8 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8003bbc:	4802      	ldr	r0, [pc, #8]	; (8003bc8 <DMA2_Stream2_IRQHandler+0x10>)
 8003bbe:	f000 fe31 	bl	8004824 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8003bc2:	bf00      	nop
 8003bc4:	bd80      	pop	{r7, pc}
 8003bc6:	bf00      	nop
 8003bc8:	2000103c 	.word	0x2000103c

08003bcc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003bcc:	b480      	push	{r7}
 8003bce:	af00      	add	r7, sp, #0
	return 1;
 8003bd0:	2301      	movs	r3, #1
}
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	46bd      	mov	sp, r7
 8003bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bda:	4770      	bx	lr

08003bdc <_kill>:

int _kill(int pid, int sig)
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	b082      	sub	sp, #8
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	6078      	str	r0, [r7, #4]
 8003be4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003be6:	f004 fa5b 	bl	80080a0 <__errno>
 8003bea:	4603      	mov	r3, r0
 8003bec:	2216      	movs	r2, #22
 8003bee:	601a      	str	r2, [r3, #0]
	return -1;
 8003bf0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	3708      	adds	r7, #8
 8003bf8:	46bd      	mov	sp, r7
 8003bfa:	bd80      	pop	{r7, pc}

08003bfc <_exit>:

void _exit (int status)
{
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	b082      	sub	sp, #8
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003c04:	f04f 31ff 	mov.w	r1, #4294967295
 8003c08:	6878      	ldr	r0, [r7, #4]
 8003c0a:	f7ff ffe7 	bl	8003bdc <_kill>
	while (1) {}		/* Make sure we hang here */
 8003c0e:	e7fe      	b.n	8003c0e <_exit+0x12>

08003c10 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b086      	sub	sp, #24
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	60f8      	str	r0, [r7, #12]
 8003c18:	60b9      	str	r1, [r7, #8]
 8003c1a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003c1c:	2300      	movs	r3, #0
 8003c1e:	617b      	str	r3, [r7, #20]
 8003c20:	e00a      	b.n	8003c38 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003c22:	f3af 8000 	nop.w
 8003c26:	4601      	mov	r1, r0
 8003c28:	68bb      	ldr	r3, [r7, #8]
 8003c2a:	1c5a      	adds	r2, r3, #1
 8003c2c:	60ba      	str	r2, [r7, #8]
 8003c2e:	b2ca      	uxtb	r2, r1
 8003c30:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003c32:	697b      	ldr	r3, [r7, #20]
 8003c34:	3301      	adds	r3, #1
 8003c36:	617b      	str	r3, [r7, #20]
 8003c38:	697a      	ldr	r2, [r7, #20]
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	429a      	cmp	r2, r3
 8003c3e:	dbf0      	blt.n	8003c22 <_read+0x12>
	}

return len;
 8003c40:	687b      	ldr	r3, [r7, #4]
}
 8003c42:	4618      	mov	r0, r3
 8003c44:	3718      	adds	r7, #24
 8003c46:	46bd      	mov	sp, r7
 8003c48:	bd80      	pop	{r7, pc}

08003c4a <_close>:
	}
	return len;
}

int _close(int file)
{
 8003c4a:	b480      	push	{r7}
 8003c4c:	b083      	sub	sp, #12
 8003c4e:	af00      	add	r7, sp, #0
 8003c50:	6078      	str	r0, [r7, #4]
	return -1;
 8003c52:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003c56:	4618      	mov	r0, r3
 8003c58:	370c      	adds	r7, #12
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c60:	4770      	bx	lr

08003c62 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003c62:	b480      	push	{r7}
 8003c64:	b083      	sub	sp, #12
 8003c66:	af00      	add	r7, sp, #0
 8003c68:	6078      	str	r0, [r7, #4]
 8003c6a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003c6c:	683b      	ldr	r3, [r7, #0]
 8003c6e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003c72:	605a      	str	r2, [r3, #4]
	return 0;
 8003c74:	2300      	movs	r3, #0
}
 8003c76:	4618      	mov	r0, r3
 8003c78:	370c      	adds	r7, #12
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c80:	4770      	bx	lr

08003c82 <_isatty>:

int _isatty(int file)
{
 8003c82:	b480      	push	{r7}
 8003c84:	b083      	sub	sp, #12
 8003c86:	af00      	add	r7, sp, #0
 8003c88:	6078      	str	r0, [r7, #4]
	return 1;
 8003c8a:	2301      	movs	r3, #1
}
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	370c      	adds	r7, #12
 8003c90:	46bd      	mov	sp, r7
 8003c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c96:	4770      	bx	lr

08003c98 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003c98:	b480      	push	{r7}
 8003c9a:	b085      	sub	sp, #20
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	60f8      	str	r0, [r7, #12]
 8003ca0:	60b9      	str	r1, [r7, #8]
 8003ca2:	607a      	str	r2, [r7, #4]
	return 0;
 8003ca4:	2300      	movs	r3, #0
}
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	3714      	adds	r7, #20
 8003caa:	46bd      	mov	sp, r7
 8003cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb0:	4770      	bx	lr
	...

08003cb4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	b086      	sub	sp, #24
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003cbc:	4a14      	ldr	r2, [pc, #80]	; (8003d10 <_sbrk+0x5c>)
 8003cbe:	4b15      	ldr	r3, [pc, #84]	; (8003d14 <_sbrk+0x60>)
 8003cc0:	1ad3      	subs	r3, r2, r3
 8003cc2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003cc4:	697b      	ldr	r3, [r7, #20]
 8003cc6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003cc8:	4b13      	ldr	r3, [pc, #76]	; (8003d18 <_sbrk+0x64>)
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d102      	bne.n	8003cd6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003cd0:	4b11      	ldr	r3, [pc, #68]	; (8003d18 <_sbrk+0x64>)
 8003cd2:	4a12      	ldr	r2, [pc, #72]	; (8003d1c <_sbrk+0x68>)
 8003cd4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003cd6:	4b10      	ldr	r3, [pc, #64]	; (8003d18 <_sbrk+0x64>)
 8003cd8:	681a      	ldr	r2, [r3, #0]
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	4413      	add	r3, r2
 8003cde:	693a      	ldr	r2, [r7, #16]
 8003ce0:	429a      	cmp	r2, r3
 8003ce2:	d207      	bcs.n	8003cf4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003ce4:	f004 f9dc 	bl	80080a0 <__errno>
 8003ce8:	4603      	mov	r3, r0
 8003cea:	220c      	movs	r2, #12
 8003cec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003cee:	f04f 33ff 	mov.w	r3, #4294967295
 8003cf2:	e009      	b.n	8003d08 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003cf4:	4b08      	ldr	r3, [pc, #32]	; (8003d18 <_sbrk+0x64>)
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003cfa:	4b07      	ldr	r3, [pc, #28]	; (8003d18 <_sbrk+0x64>)
 8003cfc:	681a      	ldr	r2, [r3, #0]
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	4413      	add	r3, r2
 8003d02:	4a05      	ldr	r2, [pc, #20]	; (8003d18 <_sbrk+0x64>)
 8003d04:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003d06:	68fb      	ldr	r3, [r7, #12]
}
 8003d08:	4618      	mov	r0, r3
 8003d0a:	3718      	adds	r7, #24
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	bd80      	pop	{r7, pc}
 8003d10:	20020000 	.word	0x20020000
 8003d14:	00000400 	.word	0x00000400
 8003d18:	20000c58 	.word	0x20000c58
 8003d1c:	20001778 	.word	0x20001778

08003d20 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003d20:	b480      	push	{r7}
 8003d22:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003d24:	4b08      	ldr	r3, [pc, #32]	; (8003d48 <SystemInit+0x28>)
 8003d26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d2a:	4a07      	ldr	r2, [pc, #28]	; (8003d48 <SystemInit+0x28>)
 8003d2c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003d30:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003d34:	4b04      	ldr	r3, [pc, #16]	; (8003d48 <SystemInit+0x28>)
 8003d36:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003d3a:	609a      	str	r2, [r3, #8]
#endif
}
 8003d3c:	bf00      	nop
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d44:	4770      	bx	lr
 8003d46:	bf00      	nop
 8003d48:	e000ed00 	.word	0xe000ed00

08003d4c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003d4c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003d84 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003d50:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003d52:	e003      	b.n	8003d5c <LoopCopyDataInit>

08003d54 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003d54:	4b0c      	ldr	r3, [pc, #48]	; (8003d88 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003d56:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003d58:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003d5a:	3104      	adds	r1, #4

08003d5c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003d5c:	480b      	ldr	r0, [pc, #44]	; (8003d8c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003d5e:	4b0c      	ldr	r3, [pc, #48]	; (8003d90 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003d60:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003d62:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003d64:	d3f6      	bcc.n	8003d54 <CopyDataInit>
  ldr  r2, =_sbss
 8003d66:	4a0b      	ldr	r2, [pc, #44]	; (8003d94 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003d68:	e002      	b.n	8003d70 <LoopFillZerobss>

08003d6a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003d6a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003d6c:	f842 3b04 	str.w	r3, [r2], #4

08003d70 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003d70:	4b09      	ldr	r3, [pc, #36]	; (8003d98 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003d72:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003d74:	d3f9      	bcc.n	8003d6a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003d76:	f7ff ffd3 	bl	8003d20 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003d7a:	f004 f997 	bl	80080ac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003d7e:	f7fd fbb5 	bl	80014ec <main>
  bx  lr    
 8003d82:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003d84:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8003d88:	08010b5c 	.word	0x08010b5c
  ldr  r0, =_sdata
 8003d8c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003d90:	20000bac 	.word	0x20000bac
  ldr  r2, =_sbss
 8003d94:	20000bac 	.word	0x20000bac
  ldr  r3, = _ebss
 8003d98:	20001774 	.word	0x20001774

08003d9c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003d9c:	e7fe      	b.n	8003d9c <ADC_IRQHandler>
	...

08003da0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003da0:	b580      	push	{r7, lr}
 8003da2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003da4:	4b0e      	ldr	r3, [pc, #56]	; (8003de0 <HAL_Init+0x40>)
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	4a0d      	ldr	r2, [pc, #52]	; (8003de0 <HAL_Init+0x40>)
 8003daa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003dae:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003db0:	4b0b      	ldr	r3, [pc, #44]	; (8003de0 <HAL_Init+0x40>)
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	4a0a      	ldr	r2, [pc, #40]	; (8003de0 <HAL_Init+0x40>)
 8003db6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003dba:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003dbc:	4b08      	ldr	r3, [pc, #32]	; (8003de0 <HAL_Init+0x40>)
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	4a07      	ldr	r2, [pc, #28]	; (8003de0 <HAL_Init+0x40>)
 8003dc2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003dc6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003dc8:	2003      	movs	r0, #3
 8003dca:	f000 fb5e 	bl	800448a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003dce:	2000      	movs	r0, #0
 8003dd0:	f7ff fd62 	bl	8003898 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003dd4:	f7ff f84c 	bl	8002e70 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003dd8:	2300      	movs	r3, #0
}
 8003dda:	4618      	mov	r0, r3
 8003ddc:	bd80      	pop	{r7, pc}
 8003dde:	bf00      	nop
 8003de0:	40023c00 	.word	0x40023c00

08003de4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003de4:	b480      	push	{r7}
 8003de6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003de8:	4b06      	ldr	r3, [pc, #24]	; (8003e04 <HAL_IncTick+0x20>)
 8003dea:	781b      	ldrb	r3, [r3, #0]
 8003dec:	461a      	mov	r2, r3
 8003dee:	4b06      	ldr	r3, [pc, #24]	; (8003e08 <HAL_IncTick+0x24>)
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	4413      	add	r3, r2
 8003df4:	4a04      	ldr	r2, [pc, #16]	; (8003e08 <HAL_IncTick+0x24>)
 8003df6:	6013      	str	r3, [r2, #0]
}
 8003df8:	bf00      	nop
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e00:	4770      	bx	lr
 8003e02:	bf00      	nop
 8003e04:	200001f4 	.word	0x200001f4
 8003e08:	20001760 	.word	0x20001760

08003e0c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003e0c:	b480      	push	{r7}
 8003e0e:	af00      	add	r7, sp, #0
  return uwTick;
 8003e10:	4b03      	ldr	r3, [pc, #12]	; (8003e20 <HAL_GetTick+0x14>)
 8003e12:	681b      	ldr	r3, [r3, #0]
}
 8003e14:	4618      	mov	r0, r3
 8003e16:	46bd      	mov	sp, r7
 8003e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1c:	4770      	bx	lr
 8003e1e:	bf00      	nop
 8003e20:	20001760 	.word	0x20001760

08003e24 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b084      	sub	sp, #16
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003e2c:	f7ff ffee 	bl	8003e0c <HAL_GetTick>
 8003e30:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e3c:	d005      	beq.n	8003e4a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003e3e:	4b0a      	ldr	r3, [pc, #40]	; (8003e68 <HAL_Delay+0x44>)
 8003e40:	781b      	ldrb	r3, [r3, #0]
 8003e42:	461a      	mov	r2, r3
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	4413      	add	r3, r2
 8003e48:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003e4a:	bf00      	nop
 8003e4c:	f7ff ffde 	bl	8003e0c <HAL_GetTick>
 8003e50:	4602      	mov	r2, r0
 8003e52:	68bb      	ldr	r3, [r7, #8]
 8003e54:	1ad3      	subs	r3, r2, r3
 8003e56:	68fa      	ldr	r2, [r7, #12]
 8003e58:	429a      	cmp	r2, r3
 8003e5a:	d8f7      	bhi.n	8003e4c <HAL_Delay+0x28>
  {
  }
}
 8003e5c:	bf00      	nop
 8003e5e:	bf00      	nop
 8003e60:	3710      	adds	r7, #16
 8003e62:	46bd      	mov	sp, r7
 8003e64:	bd80      	pop	{r7, pc}
 8003e66:	bf00      	nop
 8003e68:	200001f4 	.word	0x200001f4

08003e6c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	b084      	sub	sp, #16
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003e74:	2300      	movs	r3, #0
 8003e76:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d101      	bne.n	8003e82 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003e7e:	2301      	movs	r3, #1
 8003e80:	e033      	b.n	8003eea <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d109      	bne.n	8003e9e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003e8a:	6878      	ldr	r0, [r7, #4]
 8003e8c:	f7ff f818 	bl	8002ec0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2200      	movs	r2, #0
 8003e94:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	2200      	movs	r2, #0
 8003e9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ea2:	f003 0310 	and.w	r3, r3, #16
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d118      	bne.n	8003edc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eae:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003eb2:	f023 0302 	bic.w	r3, r3, #2
 8003eb6:	f043 0202 	orr.w	r2, r3, #2
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003ebe:	6878      	ldr	r0, [r7, #4]
 8003ec0:	f000 f93a 	bl	8004138 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	2200      	movs	r2, #0
 8003ec8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ece:	f023 0303 	bic.w	r3, r3, #3
 8003ed2:	f043 0201 	orr.w	r2, r3, #1
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	641a      	str	r2, [r3, #64]	; 0x40
 8003eda:	e001      	b.n	8003ee0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003edc:	2301      	movs	r3, #1
 8003ede:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003ee8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003eea:	4618      	mov	r0, r3
 8003eec:	3710      	adds	r7, #16
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	bd80      	pop	{r7, pc}
	...

08003ef4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003ef4:	b480      	push	{r7}
 8003ef6:	b085      	sub	sp, #20
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	6078      	str	r0, [r7, #4]
 8003efc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003efe:	2300      	movs	r3, #0
 8003f00:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f08:	2b01      	cmp	r3, #1
 8003f0a:	d101      	bne.n	8003f10 <HAL_ADC_ConfigChannel+0x1c>
 8003f0c:	2302      	movs	r3, #2
 8003f0e:	e105      	b.n	800411c <HAL_ADC_ConfigChannel+0x228>
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2201      	movs	r2, #1
 8003f14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003f18:	683b      	ldr	r3, [r7, #0]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	2b09      	cmp	r3, #9
 8003f1e:	d925      	bls.n	8003f6c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	68d9      	ldr	r1, [r3, #12]
 8003f26:	683b      	ldr	r3, [r7, #0]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	b29b      	uxth	r3, r3
 8003f2c:	461a      	mov	r2, r3
 8003f2e:	4613      	mov	r3, r2
 8003f30:	005b      	lsls	r3, r3, #1
 8003f32:	4413      	add	r3, r2
 8003f34:	3b1e      	subs	r3, #30
 8003f36:	2207      	movs	r2, #7
 8003f38:	fa02 f303 	lsl.w	r3, r2, r3
 8003f3c:	43da      	mvns	r2, r3
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	400a      	ands	r2, r1
 8003f44:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	68d9      	ldr	r1, [r3, #12]
 8003f4c:	683b      	ldr	r3, [r7, #0]
 8003f4e:	689a      	ldr	r2, [r3, #8]
 8003f50:	683b      	ldr	r3, [r7, #0]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	b29b      	uxth	r3, r3
 8003f56:	4618      	mov	r0, r3
 8003f58:	4603      	mov	r3, r0
 8003f5a:	005b      	lsls	r3, r3, #1
 8003f5c:	4403      	add	r3, r0
 8003f5e:	3b1e      	subs	r3, #30
 8003f60:	409a      	lsls	r2, r3
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	430a      	orrs	r2, r1
 8003f68:	60da      	str	r2, [r3, #12]
 8003f6a:	e022      	b.n	8003fb2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	6919      	ldr	r1, [r3, #16]
 8003f72:	683b      	ldr	r3, [r7, #0]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	b29b      	uxth	r3, r3
 8003f78:	461a      	mov	r2, r3
 8003f7a:	4613      	mov	r3, r2
 8003f7c:	005b      	lsls	r3, r3, #1
 8003f7e:	4413      	add	r3, r2
 8003f80:	2207      	movs	r2, #7
 8003f82:	fa02 f303 	lsl.w	r3, r2, r3
 8003f86:	43da      	mvns	r2, r3
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	400a      	ands	r2, r1
 8003f8e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	6919      	ldr	r1, [r3, #16]
 8003f96:	683b      	ldr	r3, [r7, #0]
 8003f98:	689a      	ldr	r2, [r3, #8]
 8003f9a:	683b      	ldr	r3, [r7, #0]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	b29b      	uxth	r3, r3
 8003fa0:	4618      	mov	r0, r3
 8003fa2:	4603      	mov	r3, r0
 8003fa4:	005b      	lsls	r3, r3, #1
 8003fa6:	4403      	add	r3, r0
 8003fa8:	409a      	lsls	r2, r3
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	430a      	orrs	r2, r1
 8003fb0:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003fb2:	683b      	ldr	r3, [r7, #0]
 8003fb4:	685b      	ldr	r3, [r3, #4]
 8003fb6:	2b06      	cmp	r3, #6
 8003fb8:	d824      	bhi.n	8004004 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003fc0:	683b      	ldr	r3, [r7, #0]
 8003fc2:	685a      	ldr	r2, [r3, #4]
 8003fc4:	4613      	mov	r3, r2
 8003fc6:	009b      	lsls	r3, r3, #2
 8003fc8:	4413      	add	r3, r2
 8003fca:	3b05      	subs	r3, #5
 8003fcc:	221f      	movs	r2, #31
 8003fce:	fa02 f303 	lsl.w	r3, r2, r3
 8003fd2:	43da      	mvns	r2, r3
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	400a      	ands	r2, r1
 8003fda:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003fe2:	683b      	ldr	r3, [r7, #0]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	b29b      	uxth	r3, r3
 8003fe8:	4618      	mov	r0, r3
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	685a      	ldr	r2, [r3, #4]
 8003fee:	4613      	mov	r3, r2
 8003ff0:	009b      	lsls	r3, r3, #2
 8003ff2:	4413      	add	r3, r2
 8003ff4:	3b05      	subs	r3, #5
 8003ff6:	fa00 f203 	lsl.w	r2, r0, r3
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	430a      	orrs	r2, r1
 8004000:	635a      	str	r2, [r3, #52]	; 0x34
 8004002:	e04c      	b.n	800409e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004004:	683b      	ldr	r3, [r7, #0]
 8004006:	685b      	ldr	r3, [r3, #4]
 8004008:	2b0c      	cmp	r3, #12
 800400a:	d824      	bhi.n	8004056 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004012:	683b      	ldr	r3, [r7, #0]
 8004014:	685a      	ldr	r2, [r3, #4]
 8004016:	4613      	mov	r3, r2
 8004018:	009b      	lsls	r3, r3, #2
 800401a:	4413      	add	r3, r2
 800401c:	3b23      	subs	r3, #35	; 0x23
 800401e:	221f      	movs	r2, #31
 8004020:	fa02 f303 	lsl.w	r3, r2, r3
 8004024:	43da      	mvns	r2, r3
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	400a      	ands	r2, r1
 800402c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004034:	683b      	ldr	r3, [r7, #0]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	b29b      	uxth	r3, r3
 800403a:	4618      	mov	r0, r3
 800403c:	683b      	ldr	r3, [r7, #0]
 800403e:	685a      	ldr	r2, [r3, #4]
 8004040:	4613      	mov	r3, r2
 8004042:	009b      	lsls	r3, r3, #2
 8004044:	4413      	add	r3, r2
 8004046:	3b23      	subs	r3, #35	; 0x23
 8004048:	fa00 f203 	lsl.w	r2, r0, r3
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	430a      	orrs	r2, r1
 8004052:	631a      	str	r2, [r3, #48]	; 0x30
 8004054:	e023      	b.n	800409e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800405c:	683b      	ldr	r3, [r7, #0]
 800405e:	685a      	ldr	r2, [r3, #4]
 8004060:	4613      	mov	r3, r2
 8004062:	009b      	lsls	r3, r3, #2
 8004064:	4413      	add	r3, r2
 8004066:	3b41      	subs	r3, #65	; 0x41
 8004068:	221f      	movs	r2, #31
 800406a:	fa02 f303 	lsl.w	r3, r2, r3
 800406e:	43da      	mvns	r2, r3
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	400a      	ands	r2, r1
 8004076:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800407e:	683b      	ldr	r3, [r7, #0]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	b29b      	uxth	r3, r3
 8004084:	4618      	mov	r0, r3
 8004086:	683b      	ldr	r3, [r7, #0]
 8004088:	685a      	ldr	r2, [r3, #4]
 800408a:	4613      	mov	r3, r2
 800408c:	009b      	lsls	r3, r3, #2
 800408e:	4413      	add	r3, r2
 8004090:	3b41      	subs	r3, #65	; 0x41
 8004092:	fa00 f203 	lsl.w	r2, r0, r3
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	430a      	orrs	r2, r1
 800409c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800409e:	4b22      	ldr	r3, [pc, #136]	; (8004128 <HAL_ADC_ConfigChannel+0x234>)
 80040a0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	4a21      	ldr	r2, [pc, #132]	; (800412c <HAL_ADC_ConfigChannel+0x238>)
 80040a8:	4293      	cmp	r3, r2
 80040aa:	d109      	bne.n	80040c0 <HAL_ADC_ConfigChannel+0x1cc>
 80040ac:	683b      	ldr	r3, [r7, #0]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	2b12      	cmp	r3, #18
 80040b2:	d105      	bne.n	80040c0 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	685b      	ldr	r3, [r3, #4]
 80040b8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	4a19      	ldr	r2, [pc, #100]	; (800412c <HAL_ADC_ConfigChannel+0x238>)
 80040c6:	4293      	cmp	r3, r2
 80040c8:	d123      	bne.n	8004112 <HAL_ADC_ConfigChannel+0x21e>
 80040ca:	683b      	ldr	r3, [r7, #0]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	2b10      	cmp	r3, #16
 80040d0:	d003      	beq.n	80040da <HAL_ADC_ConfigChannel+0x1e6>
 80040d2:	683b      	ldr	r3, [r7, #0]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	2b11      	cmp	r3, #17
 80040d8:	d11b      	bne.n	8004112 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	685b      	ldr	r3, [r3, #4]
 80040de:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80040e6:	683b      	ldr	r3, [r7, #0]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	2b10      	cmp	r3, #16
 80040ec:	d111      	bne.n	8004112 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80040ee:	4b10      	ldr	r3, [pc, #64]	; (8004130 <HAL_ADC_ConfigChannel+0x23c>)
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	4a10      	ldr	r2, [pc, #64]	; (8004134 <HAL_ADC_ConfigChannel+0x240>)
 80040f4:	fba2 2303 	umull	r2, r3, r2, r3
 80040f8:	0c9a      	lsrs	r2, r3, #18
 80040fa:	4613      	mov	r3, r2
 80040fc:	009b      	lsls	r3, r3, #2
 80040fe:	4413      	add	r3, r2
 8004100:	005b      	lsls	r3, r3, #1
 8004102:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004104:	e002      	b.n	800410c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8004106:	68bb      	ldr	r3, [r7, #8]
 8004108:	3b01      	subs	r3, #1
 800410a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800410c:	68bb      	ldr	r3, [r7, #8]
 800410e:	2b00      	cmp	r3, #0
 8004110:	d1f9      	bne.n	8004106 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	2200      	movs	r2, #0
 8004116:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800411a:	2300      	movs	r3, #0
}
 800411c:	4618      	mov	r0, r3
 800411e:	3714      	adds	r7, #20
 8004120:	46bd      	mov	sp, r7
 8004122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004126:	4770      	bx	lr
 8004128:	40012300 	.word	0x40012300
 800412c:	40012000 	.word	0x40012000
 8004130:	200001ec 	.word	0x200001ec
 8004134:	431bde83 	.word	0x431bde83

08004138 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004138:	b480      	push	{r7}
 800413a:	b085      	sub	sp, #20
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004140:	4b79      	ldr	r3, [pc, #484]	; (8004328 <ADC_Init+0x1f0>)
 8004142:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	685b      	ldr	r3, [r3, #4]
 8004148:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	685a      	ldr	r2, [r3, #4]
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	685b      	ldr	r3, [r3, #4]
 8004158:	431a      	orrs	r2, r3
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	685a      	ldr	r2, [r3, #4]
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800416c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	6859      	ldr	r1, [r3, #4]
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	691b      	ldr	r3, [r3, #16]
 8004178:	021a      	lsls	r2, r3, #8
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	430a      	orrs	r2, r1
 8004180:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	685a      	ldr	r2, [r3, #4]
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8004190:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	6859      	ldr	r1, [r3, #4]
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	689a      	ldr	r2, [r3, #8]
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	430a      	orrs	r2, r1
 80041a2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	689a      	ldr	r2, [r3, #8]
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80041b2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	6899      	ldr	r1, [r3, #8]
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	68da      	ldr	r2, [r3, #12]
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	430a      	orrs	r2, r1
 80041c4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041ca:	4a58      	ldr	r2, [pc, #352]	; (800432c <ADC_Init+0x1f4>)
 80041cc:	4293      	cmp	r3, r2
 80041ce:	d022      	beq.n	8004216 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	689a      	ldr	r2, [r3, #8]
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80041de:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	6899      	ldr	r1, [r3, #8]
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	430a      	orrs	r2, r1
 80041f0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	689a      	ldr	r2, [r3, #8]
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004200:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	6899      	ldr	r1, [r3, #8]
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	430a      	orrs	r2, r1
 8004212:	609a      	str	r2, [r3, #8]
 8004214:	e00f      	b.n	8004236 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	689a      	ldr	r2, [r3, #8]
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004224:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	689a      	ldr	r2, [r3, #8]
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004234:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	689a      	ldr	r2, [r3, #8]
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f022 0202 	bic.w	r2, r2, #2
 8004244:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	6899      	ldr	r1, [r3, #8]
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	7e1b      	ldrb	r3, [r3, #24]
 8004250:	005a      	lsls	r2, r3, #1
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	430a      	orrs	r2, r1
 8004258:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004260:	2b00      	cmp	r3, #0
 8004262:	d01b      	beq.n	800429c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	685a      	ldr	r2, [r3, #4]
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004272:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	685a      	ldr	r2, [r3, #4]
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8004282:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	6859      	ldr	r1, [r3, #4]
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800428e:	3b01      	subs	r3, #1
 8004290:	035a      	lsls	r2, r3, #13
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	430a      	orrs	r2, r1
 8004298:	605a      	str	r2, [r3, #4]
 800429a:	e007      	b.n	80042ac <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	685a      	ldr	r2, [r3, #4]
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80042aa:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80042ba:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	69db      	ldr	r3, [r3, #28]
 80042c6:	3b01      	subs	r3, #1
 80042c8:	051a      	lsls	r2, r3, #20
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	430a      	orrs	r2, r1
 80042d0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	689a      	ldr	r2, [r3, #8]
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80042e0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	6899      	ldr	r1, [r3, #8]
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80042ee:	025a      	lsls	r2, r3, #9
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	430a      	orrs	r2, r1
 80042f6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	689a      	ldr	r2, [r3, #8]
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004306:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	6899      	ldr	r1, [r3, #8]
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	695b      	ldr	r3, [r3, #20]
 8004312:	029a      	lsls	r2, r3, #10
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	430a      	orrs	r2, r1
 800431a:	609a      	str	r2, [r3, #8]
}
 800431c:	bf00      	nop
 800431e:	3714      	adds	r7, #20
 8004320:	46bd      	mov	sp, r7
 8004322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004326:	4770      	bx	lr
 8004328:	40012300 	.word	0x40012300
 800432c:	0f000001 	.word	0x0f000001

08004330 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004330:	b480      	push	{r7}
 8004332:	b085      	sub	sp, #20
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	f003 0307 	and.w	r3, r3, #7
 800433e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004340:	4b0c      	ldr	r3, [pc, #48]	; (8004374 <__NVIC_SetPriorityGrouping+0x44>)
 8004342:	68db      	ldr	r3, [r3, #12]
 8004344:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004346:	68ba      	ldr	r2, [r7, #8]
 8004348:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800434c:	4013      	ands	r3, r2
 800434e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004354:	68bb      	ldr	r3, [r7, #8]
 8004356:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004358:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800435c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004360:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004362:	4a04      	ldr	r2, [pc, #16]	; (8004374 <__NVIC_SetPriorityGrouping+0x44>)
 8004364:	68bb      	ldr	r3, [r7, #8]
 8004366:	60d3      	str	r3, [r2, #12]
}
 8004368:	bf00      	nop
 800436a:	3714      	adds	r7, #20
 800436c:	46bd      	mov	sp, r7
 800436e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004372:	4770      	bx	lr
 8004374:	e000ed00 	.word	0xe000ed00

08004378 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004378:	b480      	push	{r7}
 800437a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800437c:	4b04      	ldr	r3, [pc, #16]	; (8004390 <__NVIC_GetPriorityGrouping+0x18>)
 800437e:	68db      	ldr	r3, [r3, #12]
 8004380:	0a1b      	lsrs	r3, r3, #8
 8004382:	f003 0307 	and.w	r3, r3, #7
}
 8004386:	4618      	mov	r0, r3
 8004388:	46bd      	mov	sp, r7
 800438a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800438e:	4770      	bx	lr
 8004390:	e000ed00 	.word	0xe000ed00

08004394 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004394:	b480      	push	{r7}
 8004396:	b083      	sub	sp, #12
 8004398:	af00      	add	r7, sp, #0
 800439a:	4603      	mov	r3, r0
 800439c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800439e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	db0b      	blt.n	80043be <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80043a6:	79fb      	ldrb	r3, [r7, #7]
 80043a8:	f003 021f 	and.w	r2, r3, #31
 80043ac:	4907      	ldr	r1, [pc, #28]	; (80043cc <__NVIC_EnableIRQ+0x38>)
 80043ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043b2:	095b      	lsrs	r3, r3, #5
 80043b4:	2001      	movs	r0, #1
 80043b6:	fa00 f202 	lsl.w	r2, r0, r2
 80043ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80043be:	bf00      	nop
 80043c0:	370c      	adds	r7, #12
 80043c2:	46bd      	mov	sp, r7
 80043c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c8:	4770      	bx	lr
 80043ca:	bf00      	nop
 80043cc:	e000e100 	.word	0xe000e100

080043d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80043d0:	b480      	push	{r7}
 80043d2:	b083      	sub	sp, #12
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	4603      	mov	r3, r0
 80043d8:	6039      	str	r1, [r7, #0]
 80043da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80043dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	db0a      	blt.n	80043fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80043e4:	683b      	ldr	r3, [r7, #0]
 80043e6:	b2da      	uxtb	r2, r3
 80043e8:	490c      	ldr	r1, [pc, #48]	; (800441c <__NVIC_SetPriority+0x4c>)
 80043ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043ee:	0112      	lsls	r2, r2, #4
 80043f0:	b2d2      	uxtb	r2, r2
 80043f2:	440b      	add	r3, r1
 80043f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80043f8:	e00a      	b.n	8004410 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	b2da      	uxtb	r2, r3
 80043fe:	4908      	ldr	r1, [pc, #32]	; (8004420 <__NVIC_SetPriority+0x50>)
 8004400:	79fb      	ldrb	r3, [r7, #7]
 8004402:	f003 030f 	and.w	r3, r3, #15
 8004406:	3b04      	subs	r3, #4
 8004408:	0112      	lsls	r2, r2, #4
 800440a:	b2d2      	uxtb	r2, r2
 800440c:	440b      	add	r3, r1
 800440e:	761a      	strb	r2, [r3, #24]
}
 8004410:	bf00      	nop
 8004412:	370c      	adds	r7, #12
 8004414:	46bd      	mov	sp, r7
 8004416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441a:	4770      	bx	lr
 800441c:	e000e100 	.word	0xe000e100
 8004420:	e000ed00 	.word	0xe000ed00

08004424 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004424:	b480      	push	{r7}
 8004426:	b089      	sub	sp, #36	; 0x24
 8004428:	af00      	add	r7, sp, #0
 800442a:	60f8      	str	r0, [r7, #12]
 800442c:	60b9      	str	r1, [r7, #8]
 800442e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	f003 0307 	and.w	r3, r3, #7
 8004436:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004438:	69fb      	ldr	r3, [r7, #28]
 800443a:	f1c3 0307 	rsb	r3, r3, #7
 800443e:	2b04      	cmp	r3, #4
 8004440:	bf28      	it	cs
 8004442:	2304      	movcs	r3, #4
 8004444:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004446:	69fb      	ldr	r3, [r7, #28]
 8004448:	3304      	adds	r3, #4
 800444a:	2b06      	cmp	r3, #6
 800444c:	d902      	bls.n	8004454 <NVIC_EncodePriority+0x30>
 800444e:	69fb      	ldr	r3, [r7, #28]
 8004450:	3b03      	subs	r3, #3
 8004452:	e000      	b.n	8004456 <NVIC_EncodePriority+0x32>
 8004454:	2300      	movs	r3, #0
 8004456:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004458:	f04f 32ff 	mov.w	r2, #4294967295
 800445c:	69bb      	ldr	r3, [r7, #24]
 800445e:	fa02 f303 	lsl.w	r3, r2, r3
 8004462:	43da      	mvns	r2, r3
 8004464:	68bb      	ldr	r3, [r7, #8]
 8004466:	401a      	ands	r2, r3
 8004468:	697b      	ldr	r3, [r7, #20]
 800446a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800446c:	f04f 31ff 	mov.w	r1, #4294967295
 8004470:	697b      	ldr	r3, [r7, #20]
 8004472:	fa01 f303 	lsl.w	r3, r1, r3
 8004476:	43d9      	mvns	r1, r3
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800447c:	4313      	orrs	r3, r2
         );
}
 800447e:	4618      	mov	r0, r3
 8004480:	3724      	adds	r7, #36	; 0x24
 8004482:	46bd      	mov	sp, r7
 8004484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004488:	4770      	bx	lr

0800448a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800448a:	b580      	push	{r7, lr}
 800448c:	b082      	sub	sp, #8
 800448e:	af00      	add	r7, sp, #0
 8004490:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004492:	6878      	ldr	r0, [r7, #4]
 8004494:	f7ff ff4c 	bl	8004330 <__NVIC_SetPriorityGrouping>
}
 8004498:	bf00      	nop
 800449a:	3708      	adds	r7, #8
 800449c:	46bd      	mov	sp, r7
 800449e:	bd80      	pop	{r7, pc}

080044a0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80044a0:	b580      	push	{r7, lr}
 80044a2:	b086      	sub	sp, #24
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	4603      	mov	r3, r0
 80044a8:	60b9      	str	r1, [r7, #8]
 80044aa:	607a      	str	r2, [r7, #4]
 80044ac:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80044ae:	2300      	movs	r3, #0
 80044b0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80044b2:	f7ff ff61 	bl	8004378 <__NVIC_GetPriorityGrouping>
 80044b6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80044b8:	687a      	ldr	r2, [r7, #4]
 80044ba:	68b9      	ldr	r1, [r7, #8]
 80044bc:	6978      	ldr	r0, [r7, #20]
 80044be:	f7ff ffb1 	bl	8004424 <NVIC_EncodePriority>
 80044c2:	4602      	mov	r2, r0
 80044c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80044c8:	4611      	mov	r1, r2
 80044ca:	4618      	mov	r0, r3
 80044cc:	f7ff ff80 	bl	80043d0 <__NVIC_SetPriority>
}
 80044d0:	bf00      	nop
 80044d2:	3718      	adds	r7, #24
 80044d4:	46bd      	mov	sp, r7
 80044d6:	bd80      	pop	{r7, pc}

080044d8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80044d8:	b580      	push	{r7, lr}
 80044da:	b082      	sub	sp, #8
 80044dc:	af00      	add	r7, sp, #0
 80044de:	4603      	mov	r3, r0
 80044e0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80044e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044e6:	4618      	mov	r0, r3
 80044e8:	f7ff ff54 	bl	8004394 <__NVIC_EnableIRQ>
}
 80044ec:	bf00      	nop
 80044ee:	3708      	adds	r7, #8
 80044f0:	46bd      	mov	sp, r7
 80044f2:	bd80      	pop	{r7, pc}

080044f4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80044f4:	b580      	push	{r7, lr}
 80044f6:	b086      	sub	sp, #24
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80044fc:	2300      	movs	r3, #0
 80044fe:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004500:	f7ff fc84 	bl	8003e0c <HAL_GetTick>
 8004504:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	2b00      	cmp	r3, #0
 800450a:	d101      	bne.n	8004510 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800450c:	2301      	movs	r3, #1
 800450e:	e099      	b.n	8004644 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2200      	movs	r2, #0
 8004514:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2202      	movs	r2, #2
 800451c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	681a      	ldr	r2, [r3, #0]
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f022 0201 	bic.w	r2, r2, #1
 800452e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004530:	e00f      	b.n	8004552 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004532:	f7ff fc6b 	bl	8003e0c <HAL_GetTick>
 8004536:	4602      	mov	r2, r0
 8004538:	693b      	ldr	r3, [r7, #16]
 800453a:	1ad3      	subs	r3, r2, r3
 800453c:	2b05      	cmp	r3, #5
 800453e:	d908      	bls.n	8004552 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2220      	movs	r2, #32
 8004544:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	2203      	movs	r2, #3
 800454a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800454e:	2303      	movs	r3, #3
 8004550:	e078      	b.n	8004644 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f003 0301 	and.w	r3, r3, #1
 800455c:	2b00      	cmp	r3, #0
 800455e:	d1e8      	bne.n	8004532 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004568:	697a      	ldr	r2, [r7, #20]
 800456a:	4b38      	ldr	r3, [pc, #224]	; (800464c <HAL_DMA_Init+0x158>)
 800456c:	4013      	ands	r3, r2
 800456e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	685a      	ldr	r2, [r3, #4]
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	689b      	ldr	r3, [r3, #8]
 8004578:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800457e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	691b      	ldr	r3, [r3, #16]
 8004584:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800458a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	699b      	ldr	r3, [r3, #24]
 8004590:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004596:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	6a1b      	ldr	r3, [r3, #32]
 800459c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800459e:	697a      	ldr	r2, [r7, #20]
 80045a0:	4313      	orrs	r3, r2
 80045a2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045a8:	2b04      	cmp	r3, #4
 80045aa:	d107      	bne.n	80045bc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045b4:	4313      	orrs	r3, r2
 80045b6:	697a      	ldr	r2, [r7, #20]
 80045b8:	4313      	orrs	r3, r2
 80045ba:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	697a      	ldr	r2, [r7, #20]
 80045c2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	695b      	ldr	r3, [r3, #20]
 80045ca:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80045cc:	697b      	ldr	r3, [r7, #20]
 80045ce:	f023 0307 	bic.w	r3, r3, #7
 80045d2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045d8:	697a      	ldr	r2, [r7, #20]
 80045da:	4313      	orrs	r3, r2
 80045dc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045e2:	2b04      	cmp	r3, #4
 80045e4:	d117      	bne.n	8004616 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045ea:	697a      	ldr	r2, [r7, #20]
 80045ec:	4313      	orrs	r3, r2
 80045ee:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d00e      	beq.n	8004616 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80045f8:	6878      	ldr	r0, [r7, #4]
 80045fa:	f000 fb0d 	bl	8004c18 <DMA_CheckFifoParam>
 80045fe:	4603      	mov	r3, r0
 8004600:	2b00      	cmp	r3, #0
 8004602:	d008      	beq.n	8004616 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2240      	movs	r2, #64	; 0x40
 8004608:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	2201      	movs	r2, #1
 800460e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004612:	2301      	movs	r3, #1
 8004614:	e016      	b.n	8004644 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	697a      	ldr	r2, [r7, #20]
 800461c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800461e:	6878      	ldr	r0, [r7, #4]
 8004620:	f000 fac4 	bl	8004bac <DMA_CalcBaseAndBitshift>
 8004624:	4603      	mov	r3, r0
 8004626:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800462c:	223f      	movs	r2, #63	; 0x3f
 800462e:	409a      	lsls	r2, r3
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2200      	movs	r2, #0
 8004638:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	2201      	movs	r2, #1
 800463e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004642:	2300      	movs	r3, #0
}
 8004644:	4618      	mov	r0, r3
 8004646:	3718      	adds	r7, #24
 8004648:	46bd      	mov	sp, r7
 800464a:	bd80      	pop	{r7, pc}
 800464c:	f010803f 	.word	0xf010803f

08004650 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004650:	b580      	push	{r7, lr}
 8004652:	b086      	sub	sp, #24
 8004654:	af00      	add	r7, sp, #0
 8004656:	60f8      	str	r0, [r7, #12]
 8004658:	60b9      	str	r1, [r7, #8]
 800465a:	607a      	str	r2, [r7, #4]
 800465c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800465e:	2300      	movs	r3, #0
 8004660:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004666:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800466e:	2b01      	cmp	r3, #1
 8004670:	d101      	bne.n	8004676 <HAL_DMA_Start_IT+0x26>
 8004672:	2302      	movs	r3, #2
 8004674:	e040      	b.n	80046f8 <HAL_DMA_Start_IT+0xa8>
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	2201      	movs	r2, #1
 800467a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004684:	b2db      	uxtb	r3, r3
 8004686:	2b01      	cmp	r3, #1
 8004688:	d12f      	bne.n	80046ea <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	2202      	movs	r2, #2
 800468e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	2200      	movs	r2, #0
 8004696:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004698:	683b      	ldr	r3, [r7, #0]
 800469a:	687a      	ldr	r2, [r7, #4]
 800469c:	68b9      	ldr	r1, [r7, #8]
 800469e:	68f8      	ldr	r0, [r7, #12]
 80046a0:	f000 fa56 	bl	8004b50 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046a8:	223f      	movs	r2, #63	; 0x3f
 80046aa:	409a      	lsls	r2, r3
 80046ac:	693b      	ldr	r3, [r7, #16]
 80046ae:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	681a      	ldr	r2, [r3, #0]
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f042 0216 	orr.w	r2, r2, #22
 80046be:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d007      	beq.n	80046d8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	681a      	ldr	r2, [r3, #0]
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f042 0208 	orr.w	r2, r2, #8
 80046d6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	681a      	ldr	r2, [r3, #0]
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f042 0201 	orr.w	r2, r2, #1
 80046e6:	601a      	str	r2, [r3, #0]
 80046e8:	e005      	b.n	80046f6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	2200      	movs	r2, #0
 80046ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80046f2:	2302      	movs	r3, #2
 80046f4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80046f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80046f8:	4618      	mov	r0, r3
 80046fa:	3718      	adds	r7, #24
 80046fc:	46bd      	mov	sp, r7
 80046fe:	bd80      	pop	{r7, pc}

08004700 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004700:	b580      	push	{r7, lr}
 8004702:	b084      	sub	sp, #16
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800470c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800470e:	f7ff fb7d 	bl	8003e0c <HAL_GetTick>
 8004712:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800471a:	b2db      	uxtb	r3, r3
 800471c:	2b02      	cmp	r3, #2
 800471e:	d008      	beq.n	8004732 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2280      	movs	r2, #128	; 0x80
 8004724:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	2200      	movs	r2, #0
 800472a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800472e:	2301      	movs	r3, #1
 8004730:	e052      	b.n	80047d8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	681a      	ldr	r2, [r3, #0]
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f022 0216 	bic.w	r2, r2, #22
 8004740:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	695a      	ldr	r2, [r3, #20]
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004750:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004756:	2b00      	cmp	r3, #0
 8004758:	d103      	bne.n	8004762 <HAL_DMA_Abort+0x62>
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800475e:	2b00      	cmp	r3, #0
 8004760:	d007      	beq.n	8004772 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	681a      	ldr	r2, [r3, #0]
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f022 0208 	bic.w	r2, r2, #8
 8004770:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	681a      	ldr	r2, [r3, #0]
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f022 0201 	bic.w	r2, r2, #1
 8004780:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004782:	e013      	b.n	80047ac <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004784:	f7ff fb42 	bl	8003e0c <HAL_GetTick>
 8004788:	4602      	mov	r2, r0
 800478a:	68bb      	ldr	r3, [r7, #8]
 800478c:	1ad3      	subs	r3, r2, r3
 800478e:	2b05      	cmp	r3, #5
 8004790:	d90c      	bls.n	80047ac <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	2220      	movs	r2, #32
 8004796:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2200      	movs	r2, #0
 800479c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2203      	movs	r2, #3
 80047a4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 80047a8:	2303      	movs	r3, #3
 80047aa:	e015      	b.n	80047d8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f003 0301 	and.w	r3, r3, #1
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d1e4      	bne.n	8004784 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047be:	223f      	movs	r2, #63	; 0x3f
 80047c0:	409a      	lsls	r2, r3
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	2200      	movs	r2, #0
 80047ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	2201      	movs	r2, #1
 80047d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 80047d6:	2300      	movs	r3, #0
}
 80047d8:	4618      	mov	r0, r3
 80047da:	3710      	adds	r7, #16
 80047dc:	46bd      	mov	sp, r7
 80047de:	bd80      	pop	{r7, pc}

080047e0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80047e0:	b480      	push	{r7}
 80047e2:	b083      	sub	sp, #12
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80047ee:	b2db      	uxtb	r3, r3
 80047f0:	2b02      	cmp	r3, #2
 80047f2:	d004      	beq.n	80047fe <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2280      	movs	r2, #128	; 0x80
 80047f8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80047fa:	2301      	movs	r3, #1
 80047fc:	e00c      	b.n	8004818 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	2205      	movs	r2, #5
 8004802:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	681a      	ldr	r2, [r3, #0]
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f022 0201 	bic.w	r2, r2, #1
 8004814:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004816:	2300      	movs	r3, #0
}
 8004818:	4618      	mov	r0, r3
 800481a:	370c      	adds	r7, #12
 800481c:	46bd      	mov	sp, r7
 800481e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004822:	4770      	bx	lr

08004824 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004824:	b580      	push	{r7, lr}
 8004826:	b086      	sub	sp, #24
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800482c:	2300      	movs	r3, #0
 800482e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004830:	4b92      	ldr	r3, [pc, #584]	; (8004a7c <HAL_DMA_IRQHandler+0x258>)
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	4a92      	ldr	r2, [pc, #584]	; (8004a80 <HAL_DMA_IRQHandler+0x25c>)
 8004836:	fba2 2303 	umull	r2, r3, r2, r3
 800483a:	0a9b      	lsrs	r3, r3, #10
 800483c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004842:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004844:	693b      	ldr	r3, [r7, #16]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800484e:	2208      	movs	r2, #8
 8004850:	409a      	lsls	r2, r3
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	4013      	ands	r3, r2
 8004856:	2b00      	cmp	r3, #0
 8004858:	d01a      	beq.n	8004890 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f003 0304 	and.w	r3, r3, #4
 8004864:	2b00      	cmp	r3, #0
 8004866:	d013      	beq.n	8004890 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	681a      	ldr	r2, [r3, #0]
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f022 0204 	bic.w	r2, r2, #4
 8004876:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800487c:	2208      	movs	r2, #8
 800487e:	409a      	lsls	r2, r3
 8004880:	693b      	ldr	r3, [r7, #16]
 8004882:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004888:	f043 0201 	orr.w	r2, r3, #1
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004894:	2201      	movs	r2, #1
 8004896:	409a      	lsls	r2, r3
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	4013      	ands	r3, r2
 800489c:	2b00      	cmp	r3, #0
 800489e:	d012      	beq.n	80048c6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	695b      	ldr	r3, [r3, #20]
 80048a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d00b      	beq.n	80048c6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048b2:	2201      	movs	r2, #1
 80048b4:	409a      	lsls	r2, r3
 80048b6:	693b      	ldr	r3, [r7, #16]
 80048b8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048be:	f043 0202 	orr.w	r2, r3, #2
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048ca:	2204      	movs	r2, #4
 80048cc:	409a      	lsls	r2, r3
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	4013      	ands	r3, r2
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d012      	beq.n	80048fc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f003 0302 	and.w	r3, r3, #2
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d00b      	beq.n	80048fc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048e8:	2204      	movs	r2, #4
 80048ea:	409a      	lsls	r2, r3
 80048ec:	693b      	ldr	r3, [r7, #16]
 80048ee:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048f4:	f043 0204 	orr.w	r2, r3, #4
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004900:	2210      	movs	r2, #16
 8004902:	409a      	lsls	r2, r3
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	4013      	ands	r3, r2
 8004908:	2b00      	cmp	r3, #0
 800490a:	d043      	beq.n	8004994 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f003 0308 	and.w	r3, r3, #8
 8004916:	2b00      	cmp	r3, #0
 8004918:	d03c      	beq.n	8004994 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800491e:	2210      	movs	r2, #16
 8004920:	409a      	lsls	r2, r3
 8004922:	693b      	ldr	r3, [r7, #16]
 8004924:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004930:	2b00      	cmp	r3, #0
 8004932:	d018      	beq.n	8004966 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800493e:	2b00      	cmp	r3, #0
 8004940:	d108      	bne.n	8004954 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004946:	2b00      	cmp	r3, #0
 8004948:	d024      	beq.n	8004994 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800494e:	6878      	ldr	r0, [r7, #4]
 8004950:	4798      	blx	r3
 8004952:	e01f      	b.n	8004994 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004958:	2b00      	cmp	r3, #0
 800495a:	d01b      	beq.n	8004994 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004960:	6878      	ldr	r0, [r7, #4]
 8004962:	4798      	blx	r3
 8004964:	e016      	b.n	8004994 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004970:	2b00      	cmp	r3, #0
 8004972:	d107      	bne.n	8004984 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	681a      	ldr	r2, [r3, #0]
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f022 0208 	bic.w	r2, r2, #8
 8004982:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004988:	2b00      	cmp	r3, #0
 800498a:	d003      	beq.n	8004994 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004990:	6878      	ldr	r0, [r7, #4]
 8004992:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004998:	2220      	movs	r2, #32
 800499a:	409a      	lsls	r2, r3
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	4013      	ands	r3, r2
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	f000 808e 	beq.w	8004ac2 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f003 0310 	and.w	r3, r3, #16
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	f000 8086 	beq.w	8004ac2 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049ba:	2220      	movs	r2, #32
 80049bc:	409a      	lsls	r2, r3
 80049be:	693b      	ldr	r3, [r7, #16]
 80049c0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80049c8:	b2db      	uxtb	r3, r3
 80049ca:	2b05      	cmp	r3, #5
 80049cc:	d136      	bne.n	8004a3c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	681a      	ldr	r2, [r3, #0]
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f022 0216 	bic.w	r2, r2, #22
 80049dc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	695a      	ldr	r2, [r3, #20]
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80049ec:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d103      	bne.n	80049fe <HAL_DMA_IRQHandler+0x1da>
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d007      	beq.n	8004a0e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	681a      	ldr	r2, [r3, #0]
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f022 0208 	bic.w	r2, r2, #8
 8004a0c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a12:	223f      	movs	r2, #63	; 0x3f
 8004a14:	409a      	lsls	r2, r3
 8004a16:	693b      	ldr	r3, [r7, #16]
 8004a18:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	2201      	movs	r2, #1
 8004a26:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d07d      	beq.n	8004b2e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004a36:	6878      	ldr	r0, [r7, #4]
 8004a38:	4798      	blx	r3
        }
        return;
 8004a3a:	e078      	b.n	8004b2e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d01c      	beq.n	8004a84 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d108      	bne.n	8004a6a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d030      	beq.n	8004ac2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a64:	6878      	ldr	r0, [r7, #4]
 8004a66:	4798      	blx	r3
 8004a68:	e02b      	b.n	8004ac2 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d027      	beq.n	8004ac2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a76:	6878      	ldr	r0, [r7, #4]
 8004a78:	4798      	blx	r3
 8004a7a:	e022      	b.n	8004ac2 <HAL_DMA_IRQHandler+0x29e>
 8004a7c:	200001ec 	.word	0x200001ec
 8004a80:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d10f      	bne.n	8004ab2 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	681a      	ldr	r2, [r3, #0]
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f022 0210 	bic.w	r2, r2, #16
 8004aa0:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	2201      	movs	r2, #1
 8004aae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d003      	beq.n	8004ac2 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004abe:	6878      	ldr	r0, [r7, #4]
 8004ac0:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d032      	beq.n	8004b30 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ace:	f003 0301 	and.w	r3, r3, #1
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d022      	beq.n	8004b1c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	2205      	movs	r2, #5
 8004ada:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	681a      	ldr	r2, [r3, #0]
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f022 0201 	bic.w	r2, r2, #1
 8004aec:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004aee:	68bb      	ldr	r3, [r7, #8]
 8004af0:	3301      	adds	r3, #1
 8004af2:	60bb      	str	r3, [r7, #8]
 8004af4:	697a      	ldr	r2, [r7, #20]
 8004af6:	429a      	cmp	r2, r3
 8004af8:	d307      	bcc.n	8004b0a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f003 0301 	and.w	r3, r3, #1
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d1f2      	bne.n	8004aee <HAL_DMA_IRQHandler+0x2ca>
 8004b08:	e000      	b.n	8004b0c <HAL_DMA_IRQHandler+0x2e8>
          break;
 8004b0a:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2200      	movs	r2, #0
 8004b10:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2201      	movs	r2, #1
 8004b18:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d005      	beq.n	8004b30 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b28:	6878      	ldr	r0, [r7, #4]
 8004b2a:	4798      	blx	r3
 8004b2c:	e000      	b.n	8004b30 <HAL_DMA_IRQHandler+0x30c>
        return;
 8004b2e:	bf00      	nop
    }
  }
}
 8004b30:	3718      	adds	r7, #24
 8004b32:	46bd      	mov	sp, r7
 8004b34:	bd80      	pop	{r7, pc}
 8004b36:	bf00      	nop

08004b38 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8004b38:	b480      	push	{r7}
 8004b3a:	b083      	sub	sp, #12
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8004b44:	4618      	mov	r0, r3
 8004b46:	370c      	adds	r7, #12
 8004b48:	46bd      	mov	sp, r7
 8004b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4e:	4770      	bx	lr

08004b50 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004b50:	b480      	push	{r7}
 8004b52:	b085      	sub	sp, #20
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	60f8      	str	r0, [r7, #12]
 8004b58:	60b9      	str	r1, [r7, #8]
 8004b5a:	607a      	str	r2, [r7, #4]
 8004b5c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	681a      	ldr	r2, [r3, #0]
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004b6c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	683a      	ldr	r2, [r7, #0]
 8004b74:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	689b      	ldr	r3, [r3, #8]
 8004b7a:	2b40      	cmp	r3, #64	; 0x40
 8004b7c:	d108      	bne.n	8004b90 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	687a      	ldr	r2, [r7, #4]
 8004b84:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	68ba      	ldr	r2, [r7, #8]
 8004b8c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004b8e:	e007      	b.n	8004ba0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	68ba      	ldr	r2, [r7, #8]
 8004b96:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	687a      	ldr	r2, [r7, #4]
 8004b9e:	60da      	str	r2, [r3, #12]
}
 8004ba0:	bf00      	nop
 8004ba2:	3714      	adds	r7, #20
 8004ba4:	46bd      	mov	sp, r7
 8004ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004baa:	4770      	bx	lr

08004bac <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004bac:	b480      	push	{r7}
 8004bae:	b085      	sub	sp, #20
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	b2db      	uxtb	r3, r3
 8004bba:	3b10      	subs	r3, #16
 8004bbc:	4a14      	ldr	r2, [pc, #80]	; (8004c10 <DMA_CalcBaseAndBitshift+0x64>)
 8004bbe:	fba2 2303 	umull	r2, r3, r2, r3
 8004bc2:	091b      	lsrs	r3, r3, #4
 8004bc4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004bc6:	4a13      	ldr	r2, [pc, #76]	; (8004c14 <DMA_CalcBaseAndBitshift+0x68>)
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	4413      	add	r3, r2
 8004bcc:	781b      	ldrb	r3, [r3, #0]
 8004bce:	461a      	mov	r2, r3
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	2b03      	cmp	r3, #3
 8004bd8:	d909      	bls.n	8004bee <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004be2:	f023 0303 	bic.w	r3, r3, #3
 8004be6:	1d1a      	adds	r2, r3, #4
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	659a      	str	r2, [r3, #88]	; 0x58
 8004bec:	e007      	b.n	8004bfe <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004bf6:	f023 0303 	bic.w	r3, r3, #3
 8004bfa:	687a      	ldr	r2, [r7, #4]
 8004bfc:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004c02:	4618      	mov	r0, r3
 8004c04:	3714      	adds	r7, #20
 8004c06:	46bd      	mov	sp, r7
 8004c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c0c:	4770      	bx	lr
 8004c0e:	bf00      	nop
 8004c10:	aaaaaaab 	.word	0xaaaaaaab
 8004c14:	080106b8 	.word	0x080106b8

08004c18 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004c18:	b480      	push	{r7}
 8004c1a:	b085      	sub	sp, #20
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c20:	2300      	movs	r3, #0
 8004c22:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c28:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	699b      	ldr	r3, [r3, #24]
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d11f      	bne.n	8004c72 <DMA_CheckFifoParam+0x5a>
 8004c32:	68bb      	ldr	r3, [r7, #8]
 8004c34:	2b03      	cmp	r3, #3
 8004c36:	d856      	bhi.n	8004ce6 <DMA_CheckFifoParam+0xce>
 8004c38:	a201      	add	r2, pc, #4	; (adr r2, 8004c40 <DMA_CheckFifoParam+0x28>)
 8004c3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c3e:	bf00      	nop
 8004c40:	08004c51 	.word	0x08004c51
 8004c44:	08004c63 	.word	0x08004c63
 8004c48:	08004c51 	.word	0x08004c51
 8004c4c:	08004ce7 	.word	0x08004ce7
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c54:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d046      	beq.n	8004cea <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004c5c:	2301      	movs	r3, #1
 8004c5e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c60:	e043      	b.n	8004cea <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c66:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004c6a:	d140      	bne.n	8004cee <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004c6c:	2301      	movs	r3, #1
 8004c6e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c70:	e03d      	b.n	8004cee <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	699b      	ldr	r3, [r3, #24]
 8004c76:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004c7a:	d121      	bne.n	8004cc0 <DMA_CheckFifoParam+0xa8>
 8004c7c:	68bb      	ldr	r3, [r7, #8]
 8004c7e:	2b03      	cmp	r3, #3
 8004c80:	d837      	bhi.n	8004cf2 <DMA_CheckFifoParam+0xda>
 8004c82:	a201      	add	r2, pc, #4	; (adr r2, 8004c88 <DMA_CheckFifoParam+0x70>)
 8004c84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c88:	08004c99 	.word	0x08004c99
 8004c8c:	08004c9f 	.word	0x08004c9f
 8004c90:	08004c99 	.word	0x08004c99
 8004c94:	08004cb1 	.word	0x08004cb1
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004c98:	2301      	movs	r3, #1
 8004c9a:	73fb      	strb	r3, [r7, #15]
      break;
 8004c9c:	e030      	b.n	8004d00 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ca2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d025      	beq.n	8004cf6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004caa:	2301      	movs	r3, #1
 8004cac:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004cae:	e022      	b.n	8004cf6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cb4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004cb8:	d11f      	bne.n	8004cfa <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004cba:	2301      	movs	r3, #1
 8004cbc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004cbe:	e01c      	b.n	8004cfa <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004cc0:	68bb      	ldr	r3, [r7, #8]
 8004cc2:	2b02      	cmp	r3, #2
 8004cc4:	d903      	bls.n	8004cce <DMA_CheckFifoParam+0xb6>
 8004cc6:	68bb      	ldr	r3, [r7, #8]
 8004cc8:	2b03      	cmp	r3, #3
 8004cca:	d003      	beq.n	8004cd4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004ccc:	e018      	b.n	8004d00 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004cce:	2301      	movs	r3, #1
 8004cd0:	73fb      	strb	r3, [r7, #15]
      break;
 8004cd2:	e015      	b.n	8004d00 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cd8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d00e      	beq.n	8004cfe <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004ce0:	2301      	movs	r3, #1
 8004ce2:	73fb      	strb	r3, [r7, #15]
      break;
 8004ce4:	e00b      	b.n	8004cfe <DMA_CheckFifoParam+0xe6>
      break;
 8004ce6:	bf00      	nop
 8004ce8:	e00a      	b.n	8004d00 <DMA_CheckFifoParam+0xe8>
      break;
 8004cea:	bf00      	nop
 8004cec:	e008      	b.n	8004d00 <DMA_CheckFifoParam+0xe8>
      break;
 8004cee:	bf00      	nop
 8004cf0:	e006      	b.n	8004d00 <DMA_CheckFifoParam+0xe8>
      break;
 8004cf2:	bf00      	nop
 8004cf4:	e004      	b.n	8004d00 <DMA_CheckFifoParam+0xe8>
      break;
 8004cf6:	bf00      	nop
 8004cf8:	e002      	b.n	8004d00 <DMA_CheckFifoParam+0xe8>
      break;   
 8004cfa:	bf00      	nop
 8004cfc:	e000      	b.n	8004d00 <DMA_CheckFifoParam+0xe8>
      break;
 8004cfe:	bf00      	nop
    }
  } 
  
  return status; 
 8004d00:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d02:	4618      	mov	r0, r3
 8004d04:	3714      	adds	r7, #20
 8004d06:	46bd      	mov	sp, r7
 8004d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0c:	4770      	bx	lr
 8004d0e:	bf00      	nop

08004d10 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004d10:	b480      	push	{r7}
 8004d12:	b089      	sub	sp, #36	; 0x24
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]
 8004d18:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004d1a:	2300      	movs	r3, #0
 8004d1c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004d1e:	2300      	movs	r3, #0
 8004d20:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004d22:	2300      	movs	r3, #0
 8004d24:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004d26:	2300      	movs	r3, #0
 8004d28:	61fb      	str	r3, [r7, #28]
 8004d2a:	e16b      	b.n	8005004 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004d2c:	2201      	movs	r2, #1
 8004d2e:	69fb      	ldr	r3, [r7, #28]
 8004d30:	fa02 f303 	lsl.w	r3, r2, r3
 8004d34:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004d36:	683b      	ldr	r3, [r7, #0]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	697a      	ldr	r2, [r7, #20]
 8004d3c:	4013      	ands	r3, r2
 8004d3e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004d40:	693a      	ldr	r2, [r7, #16]
 8004d42:	697b      	ldr	r3, [r7, #20]
 8004d44:	429a      	cmp	r2, r3
 8004d46:	f040 815a 	bne.w	8004ffe <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004d4a:	683b      	ldr	r3, [r7, #0]
 8004d4c:	685b      	ldr	r3, [r3, #4]
 8004d4e:	f003 0303 	and.w	r3, r3, #3
 8004d52:	2b01      	cmp	r3, #1
 8004d54:	d005      	beq.n	8004d62 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004d56:	683b      	ldr	r3, [r7, #0]
 8004d58:	685b      	ldr	r3, [r3, #4]
 8004d5a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004d5e:	2b02      	cmp	r3, #2
 8004d60:	d130      	bne.n	8004dc4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	689b      	ldr	r3, [r3, #8]
 8004d66:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004d68:	69fb      	ldr	r3, [r7, #28]
 8004d6a:	005b      	lsls	r3, r3, #1
 8004d6c:	2203      	movs	r2, #3
 8004d6e:	fa02 f303 	lsl.w	r3, r2, r3
 8004d72:	43db      	mvns	r3, r3
 8004d74:	69ba      	ldr	r2, [r7, #24]
 8004d76:	4013      	ands	r3, r2
 8004d78:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004d7a:	683b      	ldr	r3, [r7, #0]
 8004d7c:	68da      	ldr	r2, [r3, #12]
 8004d7e:	69fb      	ldr	r3, [r7, #28]
 8004d80:	005b      	lsls	r3, r3, #1
 8004d82:	fa02 f303 	lsl.w	r3, r2, r3
 8004d86:	69ba      	ldr	r2, [r7, #24]
 8004d88:	4313      	orrs	r3, r2
 8004d8a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	69ba      	ldr	r2, [r7, #24]
 8004d90:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	685b      	ldr	r3, [r3, #4]
 8004d96:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004d98:	2201      	movs	r2, #1
 8004d9a:	69fb      	ldr	r3, [r7, #28]
 8004d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8004da0:	43db      	mvns	r3, r3
 8004da2:	69ba      	ldr	r2, [r7, #24]
 8004da4:	4013      	ands	r3, r2
 8004da6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004da8:	683b      	ldr	r3, [r7, #0]
 8004daa:	685b      	ldr	r3, [r3, #4]
 8004dac:	091b      	lsrs	r3, r3, #4
 8004dae:	f003 0201 	and.w	r2, r3, #1
 8004db2:	69fb      	ldr	r3, [r7, #28]
 8004db4:	fa02 f303 	lsl.w	r3, r2, r3
 8004db8:	69ba      	ldr	r2, [r7, #24]
 8004dba:	4313      	orrs	r3, r2
 8004dbc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	69ba      	ldr	r2, [r7, #24]
 8004dc2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004dc4:	683b      	ldr	r3, [r7, #0]
 8004dc6:	685b      	ldr	r3, [r3, #4]
 8004dc8:	f003 0303 	and.w	r3, r3, #3
 8004dcc:	2b03      	cmp	r3, #3
 8004dce:	d017      	beq.n	8004e00 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	68db      	ldr	r3, [r3, #12]
 8004dd4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004dd6:	69fb      	ldr	r3, [r7, #28]
 8004dd8:	005b      	lsls	r3, r3, #1
 8004dda:	2203      	movs	r2, #3
 8004ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8004de0:	43db      	mvns	r3, r3
 8004de2:	69ba      	ldr	r2, [r7, #24]
 8004de4:	4013      	ands	r3, r2
 8004de6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004de8:	683b      	ldr	r3, [r7, #0]
 8004dea:	689a      	ldr	r2, [r3, #8]
 8004dec:	69fb      	ldr	r3, [r7, #28]
 8004dee:	005b      	lsls	r3, r3, #1
 8004df0:	fa02 f303 	lsl.w	r3, r2, r3
 8004df4:	69ba      	ldr	r2, [r7, #24]
 8004df6:	4313      	orrs	r3, r2
 8004df8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	69ba      	ldr	r2, [r7, #24]
 8004dfe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004e00:	683b      	ldr	r3, [r7, #0]
 8004e02:	685b      	ldr	r3, [r3, #4]
 8004e04:	f003 0303 	and.w	r3, r3, #3
 8004e08:	2b02      	cmp	r3, #2
 8004e0a:	d123      	bne.n	8004e54 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004e0c:	69fb      	ldr	r3, [r7, #28]
 8004e0e:	08da      	lsrs	r2, r3, #3
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	3208      	adds	r2, #8
 8004e14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004e18:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004e1a:	69fb      	ldr	r3, [r7, #28]
 8004e1c:	f003 0307 	and.w	r3, r3, #7
 8004e20:	009b      	lsls	r3, r3, #2
 8004e22:	220f      	movs	r2, #15
 8004e24:	fa02 f303 	lsl.w	r3, r2, r3
 8004e28:	43db      	mvns	r3, r3
 8004e2a:	69ba      	ldr	r2, [r7, #24]
 8004e2c:	4013      	ands	r3, r2
 8004e2e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004e30:	683b      	ldr	r3, [r7, #0]
 8004e32:	691a      	ldr	r2, [r3, #16]
 8004e34:	69fb      	ldr	r3, [r7, #28]
 8004e36:	f003 0307 	and.w	r3, r3, #7
 8004e3a:	009b      	lsls	r3, r3, #2
 8004e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8004e40:	69ba      	ldr	r2, [r7, #24]
 8004e42:	4313      	orrs	r3, r2
 8004e44:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004e46:	69fb      	ldr	r3, [r7, #28]
 8004e48:	08da      	lsrs	r2, r3, #3
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	3208      	adds	r2, #8
 8004e4e:	69b9      	ldr	r1, [r7, #24]
 8004e50:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004e5a:	69fb      	ldr	r3, [r7, #28]
 8004e5c:	005b      	lsls	r3, r3, #1
 8004e5e:	2203      	movs	r2, #3
 8004e60:	fa02 f303 	lsl.w	r3, r2, r3
 8004e64:	43db      	mvns	r3, r3
 8004e66:	69ba      	ldr	r2, [r7, #24]
 8004e68:	4013      	ands	r3, r2
 8004e6a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004e6c:	683b      	ldr	r3, [r7, #0]
 8004e6e:	685b      	ldr	r3, [r3, #4]
 8004e70:	f003 0203 	and.w	r2, r3, #3
 8004e74:	69fb      	ldr	r3, [r7, #28]
 8004e76:	005b      	lsls	r3, r3, #1
 8004e78:	fa02 f303 	lsl.w	r3, r2, r3
 8004e7c:	69ba      	ldr	r2, [r7, #24]
 8004e7e:	4313      	orrs	r3, r2
 8004e80:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	69ba      	ldr	r2, [r7, #24]
 8004e86:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	685b      	ldr	r3, [r3, #4]
 8004e8c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	f000 80b4 	beq.w	8004ffe <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004e96:	2300      	movs	r3, #0
 8004e98:	60fb      	str	r3, [r7, #12]
 8004e9a:	4b60      	ldr	r3, [pc, #384]	; (800501c <HAL_GPIO_Init+0x30c>)
 8004e9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e9e:	4a5f      	ldr	r2, [pc, #380]	; (800501c <HAL_GPIO_Init+0x30c>)
 8004ea0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004ea4:	6453      	str	r3, [r2, #68]	; 0x44
 8004ea6:	4b5d      	ldr	r3, [pc, #372]	; (800501c <HAL_GPIO_Init+0x30c>)
 8004ea8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004eaa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004eae:	60fb      	str	r3, [r7, #12]
 8004eb0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004eb2:	4a5b      	ldr	r2, [pc, #364]	; (8005020 <HAL_GPIO_Init+0x310>)
 8004eb4:	69fb      	ldr	r3, [r7, #28]
 8004eb6:	089b      	lsrs	r3, r3, #2
 8004eb8:	3302      	adds	r3, #2
 8004eba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ebe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004ec0:	69fb      	ldr	r3, [r7, #28]
 8004ec2:	f003 0303 	and.w	r3, r3, #3
 8004ec6:	009b      	lsls	r3, r3, #2
 8004ec8:	220f      	movs	r2, #15
 8004eca:	fa02 f303 	lsl.w	r3, r2, r3
 8004ece:	43db      	mvns	r3, r3
 8004ed0:	69ba      	ldr	r2, [r7, #24]
 8004ed2:	4013      	ands	r3, r2
 8004ed4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	4a52      	ldr	r2, [pc, #328]	; (8005024 <HAL_GPIO_Init+0x314>)
 8004eda:	4293      	cmp	r3, r2
 8004edc:	d02b      	beq.n	8004f36 <HAL_GPIO_Init+0x226>
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	4a51      	ldr	r2, [pc, #324]	; (8005028 <HAL_GPIO_Init+0x318>)
 8004ee2:	4293      	cmp	r3, r2
 8004ee4:	d025      	beq.n	8004f32 <HAL_GPIO_Init+0x222>
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	4a50      	ldr	r2, [pc, #320]	; (800502c <HAL_GPIO_Init+0x31c>)
 8004eea:	4293      	cmp	r3, r2
 8004eec:	d01f      	beq.n	8004f2e <HAL_GPIO_Init+0x21e>
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	4a4f      	ldr	r2, [pc, #316]	; (8005030 <HAL_GPIO_Init+0x320>)
 8004ef2:	4293      	cmp	r3, r2
 8004ef4:	d019      	beq.n	8004f2a <HAL_GPIO_Init+0x21a>
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	4a4e      	ldr	r2, [pc, #312]	; (8005034 <HAL_GPIO_Init+0x324>)
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d013      	beq.n	8004f26 <HAL_GPIO_Init+0x216>
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	4a4d      	ldr	r2, [pc, #308]	; (8005038 <HAL_GPIO_Init+0x328>)
 8004f02:	4293      	cmp	r3, r2
 8004f04:	d00d      	beq.n	8004f22 <HAL_GPIO_Init+0x212>
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	4a4c      	ldr	r2, [pc, #304]	; (800503c <HAL_GPIO_Init+0x32c>)
 8004f0a:	4293      	cmp	r3, r2
 8004f0c:	d007      	beq.n	8004f1e <HAL_GPIO_Init+0x20e>
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	4a4b      	ldr	r2, [pc, #300]	; (8005040 <HAL_GPIO_Init+0x330>)
 8004f12:	4293      	cmp	r3, r2
 8004f14:	d101      	bne.n	8004f1a <HAL_GPIO_Init+0x20a>
 8004f16:	2307      	movs	r3, #7
 8004f18:	e00e      	b.n	8004f38 <HAL_GPIO_Init+0x228>
 8004f1a:	2308      	movs	r3, #8
 8004f1c:	e00c      	b.n	8004f38 <HAL_GPIO_Init+0x228>
 8004f1e:	2306      	movs	r3, #6
 8004f20:	e00a      	b.n	8004f38 <HAL_GPIO_Init+0x228>
 8004f22:	2305      	movs	r3, #5
 8004f24:	e008      	b.n	8004f38 <HAL_GPIO_Init+0x228>
 8004f26:	2304      	movs	r3, #4
 8004f28:	e006      	b.n	8004f38 <HAL_GPIO_Init+0x228>
 8004f2a:	2303      	movs	r3, #3
 8004f2c:	e004      	b.n	8004f38 <HAL_GPIO_Init+0x228>
 8004f2e:	2302      	movs	r3, #2
 8004f30:	e002      	b.n	8004f38 <HAL_GPIO_Init+0x228>
 8004f32:	2301      	movs	r3, #1
 8004f34:	e000      	b.n	8004f38 <HAL_GPIO_Init+0x228>
 8004f36:	2300      	movs	r3, #0
 8004f38:	69fa      	ldr	r2, [r7, #28]
 8004f3a:	f002 0203 	and.w	r2, r2, #3
 8004f3e:	0092      	lsls	r2, r2, #2
 8004f40:	4093      	lsls	r3, r2
 8004f42:	69ba      	ldr	r2, [r7, #24]
 8004f44:	4313      	orrs	r3, r2
 8004f46:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004f48:	4935      	ldr	r1, [pc, #212]	; (8005020 <HAL_GPIO_Init+0x310>)
 8004f4a:	69fb      	ldr	r3, [r7, #28]
 8004f4c:	089b      	lsrs	r3, r3, #2
 8004f4e:	3302      	adds	r3, #2
 8004f50:	69ba      	ldr	r2, [r7, #24]
 8004f52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004f56:	4b3b      	ldr	r3, [pc, #236]	; (8005044 <HAL_GPIO_Init+0x334>)
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004f5c:	693b      	ldr	r3, [r7, #16]
 8004f5e:	43db      	mvns	r3, r3
 8004f60:	69ba      	ldr	r2, [r7, #24]
 8004f62:	4013      	ands	r3, r2
 8004f64:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004f66:	683b      	ldr	r3, [r7, #0]
 8004f68:	685b      	ldr	r3, [r3, #4]
 8004f6a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d003      	beq.n	8004f7a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004f72:	69ba      	ldr	r2, [r7, #24]
 8004f74:	693b      	ldr	r3, [r7, #16]
 8004f76:	4313      	orrs	r3, r2
 8004f78:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004f7a:	4a32      	ldr	r2, [pc, #200]	; (8005044 <HAL_GPIO_Init+0x334>)
 8004f7c:	69bb      	ldr	r3, [r7, #24]
 8004f7e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004f80:	4b30      	ldr	r3, [pc, #192]	; (8005044 <HAL_GPIO_Init+0x334>)
 8004f82:	685b      	ldr	r3, [r3, #4]
 8004f84:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004f86:	693b      	ldr	r3, [r7, #16]
 8004f88:	43db      	mvns	r3, r3
 8004f8a:	69ba      	ldr	r2, [r7, #24]
 8004f8c:	4013      	ands	r3, r2
 8004f8e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004f90:	683b      	ldr	r3, [r7, #0]
 8004f92:	685b      	ldr	r3, [r3, #4]
 8004f94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d003      	beq.n	8004fa4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004f9c:	69ba      	ldr	r2, [r7, #24]
 8004f9e:	693b      	ldr	r3, [r7, #16]
 8004fa0:	4313      	orrs	r3, r2
 8004fa2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004fa4:	4a27      	ldr	r2, [pc, #156]	; (8005044 <HAL_GPIO_Init+0x334>)
 8004fa6:	69bb      	ldr	r3, [r7, #24]
 8004fa8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004faa:	4b26      	ldr	r3, [pc, #152]	; (8005044 <HAL_GPIO_Init+0x334>)
 8004fac:	689b      	ldr	r3, [r3, #8]
 8004fae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004fb0:	693b      	ldr	r3, [r7, #16]
 8004fb2:	43db      	mvns	r3, r3
 8004fb4:	69ba      	ldr	r2, [r7, #24]
 8004fb6:	4013      	ands	r3, r2
 8004fb8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004fba:	683b      	ldr	r3, [r7, #0]
 8004fbc:	685b      	ldr	r3, [r3, #4]
 8004fbe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d003      	beq.n	8004fce <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004fc6:	69ba      	ldr	r2, [r7, #24]
 8004fc8:	693b      	ldr	r3, [r7, #16]
 8004fca:	4313      	orrs	r3, r2
 8004fcc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004fce:	4a1d      	ldr	r2, [pc, #116]	; (8005044 <HAL_GPIO_Init+0x334>)
 8004fd0:	69bb      	ldr	r3, [r7, #24]
 8004fd2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004fd4:	4b1b      	ldr	r3, [pc, #108]	; (8005044 <HAL_GPIO_Init+0x334>)
 8004fd6:	68db      	ldr	r3, [r3, #12]
 8004fd8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004fda:	693b      	ldr	r3, [r7, #16]
 8004fdc:	43db      	mvns	r3, r3
 8004fde:	69ba      	ldr	r2, [r7, #24]
 8004fe0:	4013      	ands	r3, r2
 8004fe2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004fe4:	683b      	ldr	r3, [r7, #0]
 8004fe6:	685b      	ldr	r3, [r3, #4]
 8004fe8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d003      	beq.n	8004ff8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004ff0:	69ba      	ldr	r2, [r7, #24]
 8004ff2:	693b      	ldr	r3, [r7, #16]
 8004ff4:	4313      	orrs	r3, r2
 8004ff6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004ff8:	4a12      	ldr	r2, [pc, #72]	; (8005044 <HAL_GPIO_Init+0x334>)
 8004ffa:	69bb      	ldr	r3, [r7, #24]
 8004ffc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004ffe:	69fb      	ldr	r3, [r7, #28]
 8005000:	3301      	adds	r3, #1
 8005002:	61fb      	str	r3, [r7, #28]
 8005004:	69fb      	ldr	r3, [r7, #28]
 8005006:	2b0f      	cmp	r3, #15
 8005008:	f67f ae90 	bls.w	8004d2c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800500c:	bf00      	nop
 800500e:	bf00      	nop
 8005010:	3724      	adds	r7, #36	; 0x24
 8005012:	46bd      	mov	sp, r7
 8005014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005018:	4770      	bx	lr
 800501a:	bf00      	nop
 800501c:	40023800 	.word	0x40023800
 8005020:	40013800 	.word	0x40013800
 8005024:	40020000 	.word	0x40020000
 8005028:	40020400 	.word	0x40020400
 800502c:	40020800 	.word	0x40020800
 8005030:	40020c00 	.word	0x40020c00
 8005034:	40021000 	.word	0x40021000
 8005038:	40021400 	.word	0x40021400
 800503c:	40021800 	.word	0x40021800
 8005040:	40021c00 	.word	0x40021c00
 8005044:	40013c00 	.word	0x40013c00

08005048 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005048:	b480      	push	{r7}
 800504a:	b083      	sub	sp, #12
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
 8005050:	460b      	mov	r3, r1
 8005052:	807b      	strh	r3, [r7, #2]
 8005054:	4613      	mov	r3, r2
 8005056:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005058:	787b      	ldrb	r3, [r7, #1]
 800505a:	2b00      	cmp	r3, #0
 800505c:	d003      	beq.n	8005066 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800505e:	887a      	ldrh	r2, [r7, #2]
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005064:	e003      	b.n	800506e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005066:	887b      	ldrh	r3, [r7, #2]
 8005068:	041a      	lsls	r2, r3, #16
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	619a      	str	r2, [r3, #24]
}
 800506e:	bf00      	nop
 8005070:	370c      	adds	r7, #12
 8005072:	46bd      	mov	sp, r7
 8005074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005078:	4770      	bx	lr
	...

0800507c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800507c:	b580      	push	{r7, lr}
 800507e:	b086      	sub	sp, #24
 8005080:	af00      	add	r7, sp, #0
 8005082:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2b00      	cmp	r3, #0
 8005088:	d101      	bne.n	800508e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800508a:	2301      	movs	r3, #1
 800508c:	e264      	b.n	8005558 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f003 0301 	and.w	r3, r3, #1
 8005096:	2b00      	cmp	r3, #0
 8005098:	d075      	beq.n	8005186 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800509a:	4ba3      	ldr	r3, [pc, #652]	; (8005328 <HAL_RCC_OscConfig+0x2ac>)
 800509c:	689b      	ldr	r3, [r3, #8]
 800509e:	f003 030c 	and.w	r3, r3, #12
 80050a2:	2b04      	cmp	r3, #4
 80050a4:	d00c      	beq.n	80050c0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80050a6:	4ba0      	ldr	r3, [pc, #640]	; (8005328 <HAL_RCC_OscConfig+0x2ac>)
 80050a8:	689b      	ldr	r3, [r3, #8]
 80050aa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80050ae:	2b08      	cmp	r3, #8
 80050b0:	d112      	bne.n	80050d8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80050b2:	4b9d      	ldr	r3, [pc, #628]	; (8005328 <HAL_RCC_OscConfig+0x2ac>)
 80050b4:	685b      	ldr	r3, [r3, #4]
 80050b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80050ba:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80050be:	d10b      	bne.n	80050d8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80050c0:	4b99      	ldr	r3, [pc, #612]	; (8005328 <HAL_RCC_OscConfig+0x2ac>)
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d05b      	beq.n	8005184 <HAL_RCC_OscConfig+0x108>
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	685b      	ldr	r3, [r3, #4]
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d157      	bne.n	8005184 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80050d4:	2301      	movs	r3, #1
 80050d6:	e23f      	b.n	8005558 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	685b      	ldr	r3, [r3, #4]
 80050dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80050e0:	d106      	bne.n	80050f0 <HAL_RCC_OscConfig+0x74>
 80050e2:	4b91      	ldr	r3, [pc, #580]	; (8005328 <HAL_RCC_OscConfig+0x2ac>)
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	4a90      	ldr	r2, [pc, #576]	; (8005328 <HAL_RCC_OscConfig+0x2ac>)
 80050e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80050ec:	6013      	str	r3, [r2, #0]
 80050ee:	e01d      	b.n	800512c <HAL_RCC_OscConfig+0xb0>
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	685b      	ldr	r3, [r3, #4]
 80050f4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80050f8:	d10c      	bne.n	8005114 <HAL_RCC_OscConfig+0x98>
 80050fa:	4b8b      	ldr	r3, [pc, #556]	; (8005328 <HAL_RCC_OscConfig+0x2ac>)
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	4a8a      	ldr	r2, [pc, #552]	; (8005328 <HAL_RCC_OscConfig+0x2ac>)
 8005100:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005104:	6013      	str	r3, [r2, #0]
 8005106:	4b88      	ldr	r3, [pc, #544]	; (8005328 <HAL_RCC_OscConfig+0x2ac>)
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	4a87      	ldr	r2, [pc, #540]	; (8005328 <HAL_RCC_OscConfig+0x2ac>)
 800510c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005110:	6013      	str	r3, [r2, #0]
 8005112:	e00b      	b.n	800512c <HAL_RCC_OscConfig+0xb0>
 8005114:	4b84      	ldr	r3, [pc, #528]	; (8005328 <HAL_RCC_OscConfig+0x2ac>)
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	4a83      	ldr	r2, [pc, #524]	; (8005328 <HAL_RCC_OscConfig+0x2ac>)
 800511a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800511e:	6013      	str	r3, [r2, #0]
 8005120:	4b81      	ldr	r3, [pc, #516]	; (8005328 <HAL_RCC_OscConfig+0x2ac>)
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	4a80      	ldr	r2, [pc, #512]	; (8005328 <HAL_RCC_OscConfig+0x2ac>)
 8005126:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800512a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	685b      	ldr	r3, [r3, #4]
 8005130:	2b00      	cmp	r3, #0
 8005132:	d013      	beq.n	800515c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005134:	f7fe fe6a 	bl	8003e0c <HAL_GetTick>
 8005138:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800513a:	e008      	b.n	800514e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800513c:	f7fe fe66 	bl	8003e0c <HAL_GetTick>
 8005140:	4602      	mov	r2, r0
 8005142:	693b      	ldr	r3, [r7, #16]
 8005144:	1ad3      	subs	r3, r2, r3
 8005146:	2b64      	cmp	r3, #100	; 0x64
 8005148:	d901      	bls.n	800514e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800514a:	2303      	movs	r3, #3
 800514c:	e204      	b.n	8005558 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800514e:	4b76      	ldr	r3, [pc, #472]	; (8005328 <HAL_RCC_OscConfig+0x2ac>)
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005156:	2b00      	cmp	r3, #0
 8005158:	d0f0      	beq.n	800513c <HAL_RCC_OscConfig+0xc0>
 800515a:	e014      	b.n	8005186 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800515c:	f7fe fe56 	bl	8003e0c <HAL_GetTick>
 8005160:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005162:	e008      	b.n	8005176 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005164:	f7fe fe52 	bl	8003e0c <HAL_GetTick>
 8005168:	4602      	mov	r2, r0
 800516a:	693b      	ldr	r3, [r7, #16]
 800516c:	1ad3      	subs	r3, r2, r3
 800516e:	2b64      	cmp	r3, #100	; 0x64
 8005170:	d901      	bls.n	8005176 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005172:	2303      	movs	r3, #3
 8005174:	e1f0      	b.n	8005558 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005176:	4b6c      	ldr	r3, [pc, #432]	; (8005328 <HAL_RCC_OscConfig+0x2ac>)
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800517e:	2b00      	cmp	r3, #0
 8005180:	d1f0      	bne.n	8005164 <HAL_RCC_OscConfig+0xe8>
 8005182:	e000      	b.n	8005186 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005184:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	f003 0302 	and.w	r3, r3, #2
 800518e:	2b00      	cmp	r3, #0
 8005190:	d063      	beq.n	800525a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005192:	4b65      	ldr	r3, [pc, #404]	; (8005328 <HAL_RCC_OscConfig+0x2ac>)
 8005194:	689b      	ldr	r3, [r3, #8]
 8005196:	f003 030c 	and.w	r3, r3, #12
 800519a:	2b00      	cmp	r3, #0
 800519c:	d00b      	beq.n	80051b6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800519e:	4b62      	ldr	r3, [pc, #392]	; (8005328 <HAL_RCC_OscConfig+0x2ac>)
 80051a0:	689b      	ldr	r3, [r3, #8]
 80051a2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80051a6:	2b08      	cmp	r3, #8
 80051a8:	d11c      	bne.n	80051e4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80051aa:	4b5f      	ldr	r3, [pc, #380]	; (8005328 <HAL_RCC_OscConfig+0x2ac>)
 80051ac:	685b      	ldr	r3, [r3, #4]
 80051ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d116      	bne.n	80051e4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80051b6:	4b5c      	ldr	r3, [pc, #368]	; (8005328 <HAL_RCC_OscConfig+0x2ac>)
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	f003 0302 	and.w	r3, r3, #2
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d005      	beq.n	80051ce <HAL_RCC_OscConfig+0x152>
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	68db      	ldr	r3, [r3, #12]
 80051c6:	2b01      	cmp	r3, #1
 80051c8:	d001      	beq.n	80051ce <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80051ca:	2301      	movs	r3, #1
 80051cc:	e1c4      	b.n	8005558 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80051ce:	4b56      	ldr	r3, [pc, #344]	; (8005328 <HAL_RCC_OscConfig+0x2ac>)
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	691b      	ldr	r3, [r3, #16]
 80051da:	00db      	lsls	r3, r3, #3
 80051dc:	4952      	ldr	r1, [pc, #328]	; (8005328 <HAL_RCC_OscConfig+0x2ac>)
 80051de:	4313      	orrs	r3, r2
 80051e0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80051e2:	e03a      	b.n	800525a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	68db      	ldr	r3, [r3, #12]
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d020      	beq.n	800522e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80051ec:	4b4f      	ldr	r3, [pc, #316]	; (800532c <HAL_RCC_OscConfig+0x2b0>)
 80051ee:	2201      	movs	r2, #1
 80051f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051f2:	f7fe fe0b 	bl	8003e0c <HAL_GetTick>
 80051f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80051f8:	e008      	b.n	800520c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80051fa:	f7fe fe07 	bl	8003e0c <HAL_GetTick>
 80051fe:	4602      	mov	r2, r0
 8005200:	693b      	ldr	r3, [r7, #16]
 8005202:	1ad3      	subs	r3, r2, r3
 8005204:	2b02      	cmp	r3, #2
 8005206:	d901      	bls.n	800520c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005208:	2303      	movs	r3, #3
 800520a:	e1a5      	b.n	8005558 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800520c:	4b46      	ldr	r3, [pc, #280]	; (8005328 <HAL_RCC_OscConfig+0x2ac>)
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f003 0302 	and.w	r3, r3, #2
 8005214:	2b00      	cmp	r3, #0
 8005216:	d0f0      	beq.n	80051fa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005218:	4b43      	ldr	r3, [pc, #268]	; (8005328 <HAL_RCC_OscConfig+0x2ac>)
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	691b      	ldr	r3, [r3, #16]
 8005224:	00db      	lsls	r3, r3, #3
 8005226:	4940      	ldr	r1, [pc, #256]	; (8005328 <HAL_RCC_OscConfig+0x2ac>)
 8005228:	4313      	orrs	r3, r2
 800522a:	600b      	str	r3, [r1, #0]
 800522c:	e015      	b.n	800525a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800522e:	4b3f      	ldr	r3, [pc, #252]	; (800532c <HAL_RCC_OscConfig+0x2b0>)
 8005230:	2200      	movs	r2, #0
 8005232:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005234:	f7fe fdea 	bl	8003e0c <HAL_GetTick>
 8005238:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800523a:	e008      	b.n	800524e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800523c:	f7fe fde6 	bl	8003e0c <HAL_GetTick>
 8005240:	4602      	mov	r2, r0
 8005242:	693b      	ldr	r3, [r7, #16]
 8005244:	1ad3      	subs	r3, r2, r3
 8005246:	2b02      	cmp	r3, #2
 8005248:	d901      	bls.n	800524e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800524a:	2303      	movs	r3, #3
 800524c:	e184      	b.n	8005558 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800524e:	4b36      	ldr	r3, [pc, #216]	; (8005328 <HAL_RCC_OscConfig+0x2ac>)
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f003 0302 	and.w	r3, r3, #2
 8005256:	2b00      	cmp	r3, #0
 8005258:	d1f0      	bne.n	800523c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f003 0308 	and.w	r3, r3, #8
 8005262:	2b00      	cmp	r3, #0
 8005264:	d030      	beq.n	80052c8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	695b      	ldr	r3, [r3, #20]
 800526a:	2b00      	cmp	r3, #0
 800526c:	d016      	beq.n	800529c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800526e:	4b30      	ldr	r3, [pc, #192]	; (8005330 <HAL_RCC_OscConfig+0x2b4>)
 8005270:	2201      	movs	r2, #1
 8005272:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005274:	f7fe fdca 	bl	8003e0c <HAL_GetTick>
 8005278:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800527a:	e008      	b.n	800528e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800527c:	f7fe fdc6 	bl	8003e0c <HAL_GetTick>
 8005280:	4602      	mov	r2, r0
 8005282:	693b      	ldr	r3, [r7, #16]
 8005284:	1ad3      	subs	r3, r2, r3
 8005286:	2b02      	cmp	r3, #2
 8005288:	d901      	bls.n	800528e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800528a:	2303      	movs	r3, #3
 800528c:	e164      	b.n	8005558 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800528e:	4b26      	ldr	r3, [pc, #152]	; (8005328 <HAL_RCC_OscConfig+0x2ac>)
 8005290:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005292:	f003 0302 	and.w	r3, r3, #2
 8005296:	2b00      	cmp	r3, #0
 8005298:	d0f0      	beq.n	800527c <HAL_RCC_OscConfig+0x200>
 800529a:	e015      	b.n	80052c8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800529c:	4b24      	ldr	r3, [pc, #144]	; (8005330 <HAL_RCC_OscConfig+0x2b4>)
 800529e:	2200      	movs	r2, #0
 80052a0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80052a2:	f7fe fdb3 	bl	8003e0c <HAL_GetTick>
 80052a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80052a8:	e008      	b.n	80052bc <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80052aa:	f7fe fdaf 	bl	8003e0c <HAL_GetTick>
 80052ae:	4602      	mov	r2, r0
 80052b0:	693b      	ldr	r3, [r7, #16]
 80052b2:	1ad3      	subs	r3, r2, r3
 80052b4:	2b02      	cmp	r3, #2
 80052b6:	d901      	bls.n	80052bc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80052b8:	2303      	movs	r3, #3
 80052ba:	e14d      	b.n	8005558 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80052bc:	4b1a      	ldr	r3, [pc, #104]	; (8005328 <HAL_RCC_OscConfig+0x2ac>)
 80052be:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80052c0:	f003 0302 	and.w	r3, r3, #2
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d1f0      	bne.n	80052aa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	f003 0304 	and.w	r3, r3, #4
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	f000 80a0 	beq.w	8005416 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80052d6:	2300      	movs	r3, #0
 80052d8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80052da:	4b13      	ldr	r3, [pc, #76]	; (8005328 <HAL_RCC_OscConfig+0x2ac>)
 80052dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d10f      	bne.n	8005306 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80052e6:	2300      	movs	r3, #0
 80052e8:	60bb      	str	r3, [r7, #8]
 80052ea:	4b0f      	ldr	r3, [pc, #60]	; (8005328 <HAL_RCC_OscConfig+0x2ac>)
 80052ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052ee:	4a0e      	ldr	r2, [pc, #56]	; (8005328 <HAL_RCC_OscConfig+0x2ac>)
 80052f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80052f4:	6413      	str	r3, [r2, #64]	; 0x40
 80052f6:	4b0c      	ldr	r3, [pc, #48]	; (8005328 <HAL_RCC_OscConfig+0x2ac>)
 80052f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80052fe:	60bb      	str	r3, [r7, #8]
 8005300:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005302:	2301      	movs	r3, #1
 8005304:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005306:	4b0b      	ldr	r3, [pc, #44]	; (8005334 <HAL_RCC_OscConfig+0x2b8>)
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800530e:	2b00      	cmp	r3, #0
 8005310:	d121      	bne.n	8005356 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005312:	4b08      	ldr	r3, [pc, #32]	; (8005334 <HAL_RCC_OscConfig+0x2b8>)
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	4a07      	ldr	r2, [pc, #28]	; (8005334 <HAL_RCC_OscConfig+0x2b8>)
 8005318:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800531c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800531e:	f7fe fd75 	bl	8003e0c <HAL_GetTick>
 8005322:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005324:	e011      	b.n	800534a <HAL_RCC_OscConfig+0x2ce>
 8005326:	bf00      	nop
 8005328:	40023800 	.word	0x40023800
 800532c:	42470000 	.word	0x42470000
 8005330:	42470e80 	.word	0x42470e80
 8005334:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005338:	f7fe fd68 	bl	8003e0c <HAL_GetTick>
 800533c:	4602      	mov	r2, r0
 800533e:	693b      	ldr	r3, [r7, #16]
 8005340:	1ad3      	subs	r3, r2, r3
 8005342:	2b02      	cmp	r3, #2
 8005344:	d901      	bls.n	800534a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8005346:	2303      	movs	r3, #3
 8005348:	e106      	b.n	8005558 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800534a:	4b85      	ldr	r3, [pc, #532]	; (8005560 <HAL_RCC_OscConfig+0x4e4>)
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005352:	2b00      	cmp	r3, #0
 8005354:	d0f0      	beq.n	8005338 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	689b      	ldr	r3, [r3, #8]
 800535a:	2b01      	cmp	r3, #1
 800535c:	d106      	bne.n	800536c <HAL_RCC_OscConfig+0x2f0>
 800535e:	4b81      	ldr	r3, [pc, #516]	; (8005564 <HAL_RCC_OscConfig+0x4e8>)
 8005360:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005362:	4a80      	ldr	r2, [pc, #512]	; (8005564 <HAL_RCC_OscConfig+0x4e8>)
 8005364:	f043 0301 	orr.w	r3, r3, #1
 8005368:	6713      	str	r3, [r2, #112]	; 0x70
 800536a:	e01c      	b.n	80053a6 <HAL_RCC_OscConfig+0x32a>
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	689b      	ldr	r3, [r3, #8]
 8005370:	2b05      	cmp	r3, #5
 8005372:	d10c      	bne.n	800538e <HAL_RCC_OscConfig+0x312>
 8005374:	4b7b      	ldr	r3, [pc, #492]	; (8005564 <HAL_RCC_OscConfig+0x4e8>)
 8005376:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005378:	4a7a      	ldr	r2, [pc, #488]	; (8005564 <HAL_RCC_OscConfig+0x4e8>)
 800537a:	f043 0304 	orr.w	r3, r3, #4
 800537e:	6713      	str	r3, [r2, #112]	; 0x70
 8005380:	4b78      	ldr	r3, [pc, #480]	; (8005564 <HAL_RCC_OscConfig+0x4e8>)
 8005382:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005384:	4a77      	ldr	r2, [pc, #476]	; (8005564 <HAL_RCC_OscConfig+0x4e8>)
 8005386:	f043 0301 	orr.w	r3, r3, #1
 800538a:	6713      	str	r3, [r2, #112]	; 0x70
 800538c:	e00b      	b.n	80053a6 <HAL_RCC_OscConfig+0x32a>
 800538e:	4b75      	ldr	r3, [pc, #468]	; (8005564 <HAL_RCC_OscConfig+0x4e8>)
 8005390:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005392:	4a74      	ldr	r2, [pc, #464]	; (8005564 <HAL_RCC_OscConfig+0x4e8>)
 8005394:	f023 0301 	bic.w	r3, r3, #1
 8005398:	6713      	str	r3, [r2, #112]	; 0x70
 800539a:	4b72      	ldr	r3, [pc, #456]	; (8005564 <HAL_RCC_OscConfig+0x4e8>)
 800539c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800539e:	4a71      	ldr	r2, [pc, #452]	; (8005564 <HAL_RCC_OscConfig+0x4e8>)
 80053a0:	f023 0304 	bic.w	r3, r3, #4
 80053a4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	689b      	ldr	r3, [r3, #8]
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d015      	beq.n	80053da <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053ae:	f7fe fd2d 	bl	8003e0c <HAL_GetTick>
 80053b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80053b4:	e00a      	b.n	80053cc <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80053b6:	f7fe fd29 	bl	8003e0c <HAL_GetTick>
 80053ba:	4602      	mov	r2, r0
 80053bc:	693b      	ldr	r3, [r7, #16]
 80053be:	1ad3      	subs	r3, r2, r3
 80053c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80053c4:	4293      	cmp	r3, r2
 80053c6:	d901      	bls.n	80053cc <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80053c8:	2303      	movs	r3, #3
 80053ca:	e0c5      	b.n	8005558 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80053cc:	4b65      	ldr	r3, [pc, #404]	; (8005564 <HAL_RCC_OscConfig+0x4e8>)
 80053ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053d0:	f003 0302 	and.w	r3, r3, #2
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d0ee      	beq.n	80053b6 <HAL_RCC_OscConfig+0x33a>
 80053d8:	e014      	b.n	8005404 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80053da:	f7fe fd17 	bl	8003e0c <HAL_GetTick>
 80053de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80053e0:	e00a      	b.n	80053f8 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80053e2:	f7fe fd13 	bl	8003e0c <HAL_GetTick>
 80053e6:	4602      	mov	r2, r0
 80053e8:	693b      	ldr	r3, [r7, #16]
 80053ea:	1ad3      	subs	r3, r2, r3
 80053ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80053f0:	4293      	cmp	r3, r2
 80053f2:	d901      	bls.n	80053f8 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80053f4:	2303      	movs	r3, #3
 80053f6:	e0af      	b.n	8005558 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80053f8:	4b5a      	ldr	r3, [pc, #360]	; (8005564 <HAL_RCC_OscConfig+0x4e8>)
 80053fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053fc:	f003 0302 	and.w	r3, r3, #2
 8005400:	2b00      	cmp	r3, #0
 8005402:	d1ee      	bne.n	80053e2 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005404:	7dfb      	ldrb	r3, [r7, #23]
 8005406:	2b01      	cmp	r3, #1
 8005408:	d105      	bne.n	8005416 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800540a:	4b56      	ldr	r3, [pc, #344]	; (8005564 <HAL_RCC_OscConfig+0x4e8>)
 800540c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800540e:	4a55      	ldr	r2, [pc, #340]	; (8005564 <HAL_RCC_OscConfig+0x4e8>)
 8005410:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005414:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	699b      	ldr	r3, [r3, #24]
 800541a:	2b00      	cmp	r3, #0
 800541c:	f000 809b 	beq.w	8005556 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005420:	4b50      	ldr	r3, [pc, #320]	; (8005564 <HAL_RCC_OscConfig+0x4e8>)
 8005422:	689b      	ldr	r3, [r3, #8]
 8005424:	f003 030c 	and.w	r3, r3, #12
 8005428:	2b08      	cmp	r3, #8
 800542a:	d05c      	beq.n	80054e6 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	699b      	ldr	r3, [r3, #24]
 8005430:	2b02      	cmp	r3, #2
 8005432:	d141      	bne.n	80054b8 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005434:	4b4c      	ldr	r3, [pc, #304]	; (8005568 <HAL_RCC_OscConfig+0x4ec>)
 8005436:	2200      	movs	r2, #0
 8005438:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800543a:	f7fe fce7 	bl	8003e0c <HAL_GetTick>
 800543e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005440:	e008      	b.n	8005454 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005442:	f7fe fce3 	bl	8003e0c <HAL_GetTick>
 8005446:	4602      	mov	r2, r0
 8005448:	693b      	ldr	r3, [r7, #16]
 800544a:	1ad3      	subs	r3, r2, r3
 800544c:	2b02      	cmp	r3, #2
 800544e:	d901      	bls.n	8005454 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8005450:	2303      	movs	r3, #3
 8005452:	e081      	b.n	8005558 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005454:	4b43      	ldr	r3, [pc, #268]	; (8005564 <HAL_RCC_OscConfig+0x4e8>)
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800545c:	2b00      	cmp	r3, #0
 800545e:	d1f0      	bne.n	8005442 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	69da      	ldr	r2, [r3, #28]
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	6a1b      	ldr	r3, [r3, #32]
 8005468:	431a      	orrs	r2, r3
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800546e:	019b      	lsls	r3, r3, #6
 8005470:	431a      	orrs	r2, r3
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005476:	085b      	lsrs	r3, r3, #1
 8005478:	3b01      	subs	r3, #1
 800547a:	041b      	lsls	r3, r3, #16
 800547c:	431a      	orrs	r2, r3
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005482:	061b      	lsls	r3, r3, #24
 8005484:	4937      	ldr	r1, [pc, #220]	; (8005564 <HAL_RCC_OscConfig+0x4e8>)
 8005486:	4313      	orrs	r3, r2
 8005488:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800548a:	4b37      	ldr	r3, [pc, #220]	; (8005568 <HAL_RCC_OscConfig+0x4ec>)
 800548c:	2201      	movs	r2, #1
 800548e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005490:	f7fe fcbc 	bl	8003e0c <HAL_GetTick>
 8005494:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005496:	e008      	b.n	80054aa <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005498:	f7fe fcb8 	bl	8003e0c <HAL_GetTick>
 800549c:	4602      	mov	r2, r0
 800549e:	693b      	ldr	r3, [r7, #16]
 80054a0:	1ad3      	subs	r3, r2, r3
 80054a2:	2b02      	cmp	r3, #2
 80054a4:	d901      	bls.n	80054aa <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80054a6:	2303      	movs	r3, #3
 80054a8:	e056      	b.n	8005558 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80054aa:	4b2e      	ldr	r3, [pc, #184]	; (8005564 <HAL_RCC_OscConfig+0x4e8>)
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d0f0      	beq.n	8005498 <HAL_RCC_OscConfig+0x41c>
 80054b6:	e04e      	b.n	8005556 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80054b8:	4b2b      	ldr	r3, [pc, #172]	; (8005568 <HAL_RCC_OscConfig+0x4ec>)
 80054ba:	2200      	movs	r2, #0
 80054bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054be:	f7fe fca5 	bl	8003e0c <HAL_GetTick>
 80054c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80054c4:	e008      	b.n	80054d8 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80054c6:	f7fe fca1 	bl	8003e0c <HAL_GetTick>
 80054ca:	4602      	mov	r2, r0
 80054cc:	693b      	ldr	r3, [r7, #16]
 80054ce:	1ad3      	subs	r3, r2, r3
 80054d0:	2b02      	cmp	r3, #2
 80054d2:	d901      	bls.n	80054d8 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80054d4:	2303      	movs	r3, #3
 80054d6:	e03f      	b.n	8005558 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80054d8:	4b22      	ldr	r3, [pc, #136]	; (8005564 <HAL_RCC_OscConfig+0x4e8>)
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d1f0      	bne.n	80054c6 <HAL_RCC_OscConfig+0x44a>
 80054e4:	e037      	b.n	8005556 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	699b      	ldr	r3, [r3, #24]
 80054ea:	2b01      	cmp	r3, #1
 80054ec:	d101      	bne.n	80054f2 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80054ee:	2301      	movs	r3, #1
 80054f0:	e032      	b.n	8005558 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80054f2:	4b1c      	ldr	r3, [pc, #112]	; (8005564 <HAL_RCC_OscConfig+0x4e8>)
 80054f4:	685b      	ldr	r3, [r3, #4]
 80054f6:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	699b      	ldr	r3, [r3, #24]
 80054fc:	2b01      	cmp	r3, #1
 80054fe:	d028      	beq.n	8005552 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800550a:	429a      	cmp	r2, r3
 800550c:	d121      	bne.n	8005552 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005518:	429a      	cmp	r2, r3
 800551a:	d11a      	bne.n	8005552 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800551c:	68fa      	ldr	r2, [r7, #12]
 800551e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005522:	4013      	ands	r3, r2
 8005524:	687a      	ldr	r2, [r7, #4]
 8005526:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005528:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800552a:	4293      	cmp	r3, r2
 800552c:	d111      	bne.n	8005552 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005538:	085b      	lsrs	r3, r3, #1
 800553a:	3b01      	subs	r3, #1
 800553c:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800553e:	429a      	cmp	r2, r3
 8005540:	d107      	bne.n	8005552 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800554c:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800554e:	429a      	cmp	r2, r3
 8005550:	d001      	beq.n	8005556 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8005552:	2301      	movs	r3, #1
 8005554:	e000      	b.n	8005558 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8005556:	2300      	movs	r3, #0
}
 8005558:	4618      	mov	r0, r3
 800555a:	3718      	adds	r7, #24
 800555c:	46bd      	mov	sp, r7
 800555e:	bd80      	pop	{r7, pc}
 8005560:	40007000 	.word	0x40007000
 8005564:	40023800 	.word	0x40023800
 8005568:	42470060 	.word	0x42470060

0800556c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800556c:	b580      	push	{r7, lr}
 800556e:	b084      	sub	sp, #16
 8005570:	af00      	add	r7, sp, #0
 8005572:	6078      	str	r0, [r7, #4]
 8005574:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	2b00      	cmp	r3, #0
 800557a:	d101      	bne.n	8005580 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800557c:	2301      	movs	r3, #1
 800557e:	e0cc      	b.n	800571a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005580:	4b68      	ldr	r3, [pc, #416]	; (8005724 <HAL_RCC_ClockConfig+0x1b8>)
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	f003 0307 	and.w	r3, r3, #7
 8005588:	683a      	ldr	r2, [r7, #0]
 800558a:	429a      	cmp	r2, r3
 800558c:	d90c      	bls.n	80055a8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800558e:	4b65      	ldr	r3, [pc, #404]	; (8005724 <HAL_RCC_ClockConfig+0x1b8>)
 8005590:	683a      	ldr	r2, [r7, #0]
 8005592:	b2d2      	uxtb	r2, r2
 8005594:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005596:	4b63      	ldr	r3, [pc, #396]	; (8005724 <HAL_RCC_ClockConfig+0x1b8>)
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	f003 0307 	and.w	r3, r3, #7
 800559e:	683a      	ldr	r2, [r7, #0]
 80055a0:	429a      	cmp	r2, r3
 80055a2:	d001      	beq.n	80055a8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80055a4:	2301      	movs	r3, #1
 80055a6:	e0b8      	b.n	800571a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f003 0302 	and.w	r3, r3, #2
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d020      	beq.n	80055f6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f003 0304 	and.w	r3, r3, #4
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d005      	beq.n	80055cc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80055c0:	4b59      	ldr	r3, [pc, #356]	; (8005728 <HAL_RCC_ClockConfig+0x1bc>)
 80055c2:	689b      	ldr	r3, [r3, #8]
 80055c4:	4a58      	ldr	r2, [pc, #352]	; (8005728 <HAL_RCC_ClockConfig+0x1bc>)
 80055c6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80055ca:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	f003 0308 	and.w	r3, r3, #8
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d005      	beq.n	80055e4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80055d8:	4b53      	ldr	r3, [pc, #332]	; (8005728 <HAL_RCC_ClockConfig+0x1bc>)
 80055da:	689b      	ldr	r3, [r3, #8]
 80055dc:	4a52      	ldr	r2, [pc, #328]	; (8005728 <HAL_RCC_ClockConfig+0x1bc>)
 80055de:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80055e2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80055e4:	4b50      	ldr	r3, [pc, #320]	; (8005728 <HAL_RCC_ClockConfig+0x1bc>)
 80055e6:	689b      	ldr	r3, [r3, #8]
 80055e8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	689b      	ldr	r3, [r3, #8]
 80055f0:	494d      	ldr	r1, [pc, #308]	; (8005728 <HAL_RCC_ClockConfig+0x1bc>)
 80055f2:	4313      	orrs	r3, r2
 80055f4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	f003 0301 	and.w	r3, r3, #1
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d044      	beq.n	800568c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	685b      	ldr	r3, [r3, #4]
 8005606:	2b01      	cmp	r3, #1
 8005608:	d107      	bne.n	800561a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800560a:	4b47      	ldr	r3, [pc, #284]	; (8005728 <HAL_RCC_ClockConfig+0x1bc>)
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005612:	2b00      	cmp	r3, #0
 8005614:	d119      	bne.n	800564a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005616:	2301      	movs	r3, #1
 8005618:	e07f      	b.n	800571a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	685b      	ldr	r3, [r3, #4]
 800561e:	2b02      	cmp	r3, #2
 8005620:	d003      	beq.n	800562a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005626:	2b03      	cmp	r3, #3
 8005628:	d107      	bne.n	800563a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800562a:	4b3f      	ldr	r3, [pc, #252]	; (8005728 <HAL_RCC_ClockConfig+0x1bc>)
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005632:	2b00      	cmp	r3, #0
 8005634:	d109      	bne.n	800564a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005636:	2301      	movs	r3, #1
 8005638:	e06f      	b.n	800571a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800563a:	4b3b      	ldr	r3, [pc, #236]	; (8005728 <HAL_RCC_ClockConfig+0x1bc>)
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	f003 0302 	and.w	r3, r3, #2
 8005642:	2b00      	cmp	r3, #0
 8005644:	d101      	bne.n	800564a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005646:	2301      	movs	r3, #1
 8005648:	e067      	b.n	800571a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800564a:	4b37      	ldr	r3, [pc, #220]	; (8005728 <HAL_RCC_ClockConfig+0x1bc>)
 800564c:	689b      	ldr	r3, [r3, #8]
 800564e:	f023 0203 	bic.w	r2, r3, #3
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	685b      	ldr	r3, [r3, #4]
 8005656:	4934      	ldr	r1, [pc, #208]	; (8005728 <HAL_RCC_ClockConfig+0x1bc>)
 8005658:	4313      	orrs	r3, r2
 800565a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800565c:	f7fe fbd6 	bl	8003e0c <HAL_GetTick>
 8005660:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005662:	e00a      	b.n	800567a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005664:	f7fe fbd2 	bl	8003e0c <HAL_GetTick>
 8005668:	4602      	mov	r2, r0
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	1ad3      	subs	r3, r2, r3
 800566e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005672:	4293      	cmp	r3, r2
 8005674:	d901      	bls.n	800567a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005676:	2303      	movs	r3, #3
 8005678:	e04f      	b.n	800571a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800567a:	4b2b      	ldr	r3, [pc, #172]	; (8005728 <HAL_RCC_ClockConfig+0x1bc>)
 800567c:	689b      	ldr	r3, [r3, #8]
 800567e:	f003 020c 	and.w	r2, r3, #12
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	685b      	ldr	r3, [r3, #4]
 8005686:	009b      	lsls	r3, r3, #2
 8005688:	429a      	cmp	r2, r3
 800568a:	d1eb      	bne.n	8005664 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800568c:	4b25      	ldr	r3, [pc, #148]	; (8005724 <HAL_RCC_ClockConfig+0x1b8>)
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	f003 0307 	and.w	r3, r3, #7
 8005694:	683a      	ldr	r2, [r7, #0]
 8005696:	429a      	cmp	r2, r3
 8005698:	d20c      	bcs.n	80056b4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800569a:	4b22      	ldr	r3, [pc, #136]	; (8005724 <HAL_RCC_ClockConfig+0x1b8>)
 800569c:	683a      	ldr	r2, [r7, #0]
 800569e:	b2d2      	uxtb	r2, r2
 80056a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80056a2:	4b20      	ldr	r3, [pc, #128]	; (8005724 <HAL_RCC_ClockConfig+0x1b8>)
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f003 0307 	and.w	r3, r3, #7
 80056aa:	683a      	ldr	r2, [r7, #0]
 80056ac:	429a      	cmp	r2, r3
 80056ae:	d001      	beq.n	80056b4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80056b0:	2301      	movs	r3, #1
 80056b2:	e032      	b.n	800571a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f003 0304 	and.w	r3, r3, #4
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d008      	beq.n	80056d2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80056c0:	4b19      	ldr	r3, [pc, #100]	; (8005728 <HAL_RCC_ClockConfig+0x1bc>)
 80056c2:	689b      	ldr	r3, [r3, #8]
 80056c4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	68db      	ldr	r3, [r3, #12]
 80056cc:	4916      	ldr	r1, [pc, #88]	; (8005728 <HAL_RCC_ClockConfig+0x1bc>)
 80056ce:	4313      	orrs	r3, r2
 80056d0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f003 0308 	and.w	r3, r3, #8
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d009      	beq.n	80056f2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80056de:	4b12      	ldr	r3, [pc, #72]	; (8005728 <HAL_RCC_ClockConfig+0x1bc>)
 80056e0:	689b      	ldr	r3, [r3, #8]
 80056e2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	691b      	ldr	r3, [r3, #16]
 80056ea:	00db      	lsls	r3, r3, #3
 80056ec:	490e      	ldr	r1, [pc, #56]	; (8005728 <HAL_RCC_ClockConfig+0x1bc>)
 80056ee:	4313      	orrs	r3, r2
 80056f0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80056f2:	f000 f821 	bl	8005738 <HAL_RCC_GetSysClockFreq>
 80056f6:	4602      	mov	r2, r0
 80056f8:	4b0b      	ldr	r3, [pc, #44]	; (8005728 <HAL_RCC_ClockConfig+0x1bc>)
 80056fa:	689b      	ldr	r3, [r3, #8]
 80056fc:	091b      	lsrs	r3, r3, #4
 80056fe:	f003 030f 	and.w	r3, r3, #15
 8005702:	490a      	ldr	r1, [pc, #40]	; (800572c <HAL_RCC_ClockConfig+0x1c0>)
 8005704:	5ccb      	ldrb	r3, [r1, r3]
 8005706:	fa22 f303 	lsr.w	r3, r2, r3
 800570a:	4a09      	ldr	r2, [pc, #36]	; (8005730 <HAL_RCC_ClockConfig+0x1c4>)
 800570c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800570e:	4b09      	ldr	r3, [pc, #36]	; (8005734 <HAL_RCC_ClockConfig+0x1c8>)
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	4618      	mov	r0, r3
 8005714:	f7fe f8c0 	bl	8003898 <HAL_InitTick>

  return HAL_OK;
 8005718:	2300      	movs	r3, #0
}
 800571a:	4618      	mov	r0, r3
 800571c:	3710      	adds	r7, #16
 800571e:	46bd      	mov	sp, r7
 8005720:	bd80      	pop	{r7, pc}
 8005722:	bf00      	nop
 8005724:	40023c00 	.word	0x40023c00
 8005728:	40023800 	.word	0x40023800
 800572c:	080106a0 	.word	0x080106a0
 8005730:	200001ec 	.word	0x200001ec
 8005734:	200001f0 	.word	0x200001f0

08005738 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005738:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800573c:	b084      	sub	sp, #16
 800573e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005740:	2300      	movs	r3, #0
 8005742:	607b      	str	r3, [r7, #4]
 8005744:	2300      	movs	r3, #0
 8005746:	60fb      	str	r3, [r7, #12]
 8005748:	2300      	movs	r3, #0
 800574a:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800574c:	2300      	movs	r3, #0
 800574e:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005750:	4b67      	ldr	r3, [pc, #412]	; (80058f0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005752:	689b      	ldr	r3, [r3, #8]
 8005754:	f003 030c 	and.w	r3, r3, #12
 8005758:	2b08      	cmp	r3, #8
 800575a:	d00d      	beq.n	8005778 <HAL_RCC_GetSysClockFreq+0x40>
 800575c:	2b08      	cmp	r3, #8
 800575e:	f200 80bd 	bhi.w	80058dc <HAL_RCC_GetSysClockFreq+0x1a4>
 8005762:	2b00      	cmp	r3, #0
 8005764:	d002      	beq.n	800576c <HAL_RCC_GetSysClockFreq+0x34>
 8005766:	2b04      	cmp	r3, #4
 8005768:	d003      	beq.n	8005772 <HAL_RCC_GetSysClockFreq+0x3a>
 800576a:	e0b7      	b.n	80058dc <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800576c:	4b61      	ldr	r3, [pc, #388]	; (80058f4 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800576e:	60bb      	str	r3, [r7, #8]
       break;
 8005770:	e0b7      	b.n	80058e2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005772:	4b61      	ldr	r3, [pc, #388]	; (80058f8 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8005774:	60bb      	str	r3, [r7, #8]
      break;
 8005776:	e0b4      	b.n	80058e2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005778:	4b5d      	ldr	r3, [pc, #372]	; (80058f0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800577a:	685b      	ldr	r3, [r3, #4]
 800577c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005780:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005782:	4b5b      	ldr	r3, [pc, #364]	; (80058f0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005784:	685b      	ldr	r3, [r3, #4]
 8005786:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800578a:	2b00      	cmp	r3, #0
 800578c:	d04d      	beq.n	800582a <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800578e:	4b58      	ldr	r3, [pc, #352]	; (80058f0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005790:	685b      	ldr	r3, [r3, #4]
 8005792:	099b      	lsrs	r3, r3, #6
 8005794:	461a      	mov	r2, r3
 8005796:	f04f 0300 	mov.w	r3, #0
 800579a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800579e:	f04f 0100 	mov.w	r1, #0
 80057a2:	ea02 0800 	and.w	r8, r2, r0
 80057a6:	ea03 0901 	and.w	r9, r3, r1
 80057aa:	4640      	mov	r0, r8
 80057ac:	4649      	mov	r1, r9
 80057ae:	f04f 0200 	mov.w	r2, #0
 80057b2:	f04f 0300 	mov.w	r3, #0
 80057b6:	014b      	lsls	r3, r1, #5
 80057b8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80057bc:	0142      	lsls	r2, r0, #5
 80057be:	4610      	mov	r0, r2
 80057c0:	4619      	mov	r1, r3
 80057c2:	ebb0 0008 	subs.w	r0, r0, r8
 80057c6:	eb61 0109 	sbc.w	r1, r1, r9
 80057ca:	f04f 0200 	mov.w	r2, #0
 80057ce:	f04f 0300 	mov.w	r3, #0
 80057d2:	018b      	lsls	r3, r1, #6
 80057d4:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80057d8:	0182      	lsls	r2, r0, #6
 80057da:	1a12      	subs	r2, r2, r0
 80057dc:	eb63 0301 	sbc.w	r3, r3, r1
 80057e0:	f04f 0000 	mov.w	r0, #0
 80057e4:	f04f 0100 	mov.w	r1, #0
 80057e8:	00d9      	lsls	r1, r3, #3
 80057ea:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80057ee:	00d0      	lsls	r0, r2, #3
 80057f0:	4602      	mov	r2, r0
 80057f2:	460b      	mov	r3, r1
 80057f4:	eb12 0208 	adds.w	r2, r2, r8
 80057f8:	eb43 0309 	adc.w	r3, r3, r9
 80057fc:	f04f 0000 	mov.w	r0, #0
 8005800:	f04f 0100 	mov.w	r1, #0
 8005804:	0259      	lsls	r1, r3, #9
 8005806:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800580a:	0250      	lsls	r0, r2, #9
 800580c:	4602      	mov	r2, r0
 800580e:	460b      	mov	r3, r1
 8005810:	4610      	mov	r0, r2
 8005812:	4619      	mov	r1, r3
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	461a      	mov	r2, r3
 8005818:	f04f 0300 	mov.w	r3, #0
 800581c:	f7fb fa34 	bl	8000c88 <__aeabi_uldivmod>
 8005820:	4602      	mov	r2, r0
 8005822:	460b      	mov	r3, r1
 8005824:	4613      	mov	r3, r2
 8005826:	60fb      	str	r3, [r7, #12]
 8005828:	e04a      	b.n	80058c0 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800582a:	4b31      	ldr	r3, [pc, #196]	; (80058f0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800582c:	685b      	ldr	r3, [r3, #4]
 800582e:	099b      	lsrs	r3, r3, #6
 8005830:	461a      	mov	r2, r3
 8005832:	f04f 0300 	mov.w	r3, #0
 8005836:	f240 10ff 	movw	r0, #511	; 0x1ff
 800583a:	f04f 0100 	mov.w	r1, #0
 800583e:	ea02 0400 	and.w	r4, r2, r0
 8005842:	ea03 0501 	and.w	r5, r3, r1
 8005846:	4620      	mov	r0, r4
 8005848:	4629      	mov	r1, r5
 800584a:	f04f 0200 	mov.w	r2, #0
 800584e:	f04f 0300 	mov.w	r3, #0
 8005852:	014b      	lsls	r3, r1, #5
 8005854:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005858:	0142      	lsls	r2, r0, #5
 800585a:	4610      	mov	r0, r2
 800585c:	4619      	mov	r1, r3
 800585e:	1b00      	subs	r0, r0, r4
 8005860:	eb61 0105 	sbc.w	r1, r1, r5
 8005864:	f04f 0200 	mov.w	r2, #0
 8005868:	f04f 0300 	mov.w	r3, #0
 800586c:	018b      	lsls	r3, r1, #6
 800586e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8005872:	0182      	lsls	r2, r0, #6
 8005874:	1a12      	subs	r2, r2, r0
 8005876:	eb63 0301 	sbc.w	r3, r3, r1
 800587a:	f04f 0000 	mov.w	r0, #0
 800587e:	f04f 0100 	mov.w	r1, #0
 8005882:	00d9      	lsls	r1, r3, #3
 8005884:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005888:	00d0      	lsls	r0, r2, #3
 800588a:	4602      	mov	r2, r0
 800588c:	460b      	mov	r3, r1
 800588e:	1912      	adds	r2, r2, r4
 8005890:	eb45 0303 	adc.w	r3, r5, r3
 8005894:	f04f 0000 	mov.w	r0, #0
 8005898:	f04f 0100 	mov.w	r1, #0
 800589c:	0299      	lsls	r1, r3, #10
 800589e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80058a2:	0290      	lsls	r0, r2, #10
 80058a4:	4602      	mov	r2, r0
 80058a6:	460b      	mov	r3, r1
 80058a8:	4610      	mov	r0, r2
 80058aa:	4619      	mov	r1, r3
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	461a      	mov	r2, r3
 80058b0:	f04f 0300 	mov.w	r3, #0
 80058b4:	f7fb f9e8 	bl	8000c88 <__aeabi_uldivmod>
 80058b8:	4602      	mov	r2, r0
 80058ba:	460b      	mov	r3, r1
 80058bc:	4613      	mov	r3, r2
 80058be:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80058c0:	4b0b      	ldr	r3, [pc, #44]	; (80058f0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80058c2:	685b      	ldr	r3, [r3, #4]
 80058c4:	0c1b      	lsrs	r3, r3, #16
 80058c6:	f003 0303 	and.w	r3, r3, #3
 80058ca:	3301      	adds	r3, #1
 80058cc:	005b      	lsls	r3, r3, #1
 80058ce:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80058d0:	68fa      	ldr	r2, [r7, #12]
 80058d2:	683b      	ldr	r3, [r7, #0]
 80058d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80058d8:	60bb      	str	r3, [r7, #8]
      break;
 80058da:	e002      	b.n	80058e2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80058dc:	4b05      	ldr	r3, [pc, #20]	; (80058f4 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80058de:	60bb      	str	r3, [r7, #8]
      break;
 80058e0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80058e2:	68bb      	ldr	r3, [r7, #8]
}
 80058e4:	4618      	mov	r0, r3
 80058e6:	3710      	adds	r7, #16
 80058e8:	46bd      	mov	sp, r7
 80058ea:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80058ee:	bf00      	nop
 80058f0:	40023800 	.word	0x40023800
 80058f4:	00f42400 	.word	0x00f42400
 80058f8:	007a1200 	.word	0x007a1200

080058fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80058fc:	b480      	push	{r7}
 80058fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005900:	4b03      	ldr	r3, [pc, #12]	; (8005910 <HAL_RCC_GetHCLKFreq+0x14>)
 8005902:	681b      	ldr	r3, [r3, #0]
}
 8005904:	4618      	mov	r0, r3
 8005906:	46bd      	mov	sp, r7
 8005908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590c:	4770      	bx	lr
 800590e:	bf00      	nop
 8005910:	200001ec 	.word	0x200001ec

08005914 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005914:	b580      	push	{r7, lr}
 8005916:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005918:	f7ff fff0 	bl	80058fc <HAL_RCC_GetHCLKFreq>
 800591c:	4602      	mov	r2, r0
 800591e:	4b05      	ldr	r3, [pc, #20]	; (8005934 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005920:	689b      	ldr	r3, [r3, #8]
 8005922:	0a9b      	lsrs	r3, r3, #10
 8005924:	f003 0307 	and.w	r3, r3, #7
 8005928:	4903      	ldr	r1, [pc, #12]	; (8005938 <HAL_RCC_GetPCLK1Freq+0x24>)
 800592a:	5ccb      	ldrb	r3, [r1, r3]
 800592c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005930:	4618      	mov	r0, r3
 8005932:	bd80      	pop	{r7, pc}
 8005934:	40023800 	.word	0x40023800
 8005938:	080106b0 	.word	0x080106b0

0800593c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800593c:	b580      	push	{r7, lr}
 800593e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005940:	f7ff ffdc 	bl	80058fc <HAL_RCC_GetHCLKFreq>
 8005944:	4602      	mov	r2, r0
 8005946:	4b05      	ldr	r3, [pc, #20]	; (800595c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005948:	689b      	ldr	r3, [r3, #8]
 800594a:	0b5b      	lsrs	r3, r3, #13
 800594c:	f003 0307 	and.w	r3, r3, #7
 8005950:	4903      	ldr	r1, [pc, #12]	; (8005960 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005952:	5ccb      	ldrb	r3, [r1, r3]
 8005954:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005958:	4618      	mov	r0, r3
 800595a:	bd80      	pop	{r7, pc}
 800595c:	40023800 	.word	0x40023800
 8005960:	080106b0 	.word	0x080106b0

08005964 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005964:	b480      	push	{r7}
 8005966:	b083      	sub	sp, #12
 8005968:	af00      	add	r7, sp, #0
 800596a:	6078      	str	r0, [r7, #4]
 800596c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	220f      	movs	r2, #15
 8005972:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005974:	4b12      	ldr	r3, [pc, #72]	; (80059c0 <HAL_RCC_GetClockConfig+0x5c>)
 8005976:	689b      	ldr	r3, [r3, #8]
 8005978:	f003 0203 	and.w	r2, r3, #3
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005980:	4b0f      	ldr	r3, [pc, #60]	; (80059c0 <HAL_RCC_GetClockConfig+0x5c>)
 8005982:	689b      	ldr	r3, [r3, #8]
 8005984:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800598c:	4b0c      	ldr	r3, [pc, #48]	; (80059c0 <HAL_RCC_GetClockConfig+0x5c>)
 800598e:	689b      	ldr	r3, [r3, #8]
 8005990:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005998:	4b09      	ldr	r3, [pc, #36]	; (80059c0 <HAL_RCC_GetClockConfig+0x5c>)
 800599a:	689b      	ldr	r3, [r3, #8]
 800599c:	08db      	lsrs	r3, r3, #3
 800599e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80059a6:	4b07      	ldr	r3, [pc, #28]	; (80059c4 <HAL_RCC_GetClockConfig+0x60>)
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	f003 0207 	and.w	r2, r3, #7
 80059ae:	683b      	ldr	r3, [r7, #0]
 80059b0:	601a      	str	r2, [r3, #0]
}
 80059b2:	bf00      	nop
 80059b4:	370c      	adds	r7, #12
 80059b6:	46bd      	mov	sp, r7
 80059b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059bc:	4770      	bx	lr
 80059be:	bf00      	nop
 80059c0:	40023800 	.word	0x40023800
 80059c4:	40023c00 	.word	0x40023c00

080059c8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80059c8:	b580      	push	{r7, lr}
 80059ca:	b082      	sub	sp, #8
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d101      	bne.n	80059da <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80059d6:	2301      	movs	r3, #1
 80059d8:	e07b      	b.n	8005ad2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d108      	bne.n	80059f4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	685b      	ldr	r3, [r3, #4]
 80059e6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80059ea:	d009      	beq.n	8005a00 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	2200      	movs	r2, #0
 80059f0:	61da      	str	r2, [r3, #28]
 80059f2:	e005      	b.n	8005a00 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	2200      	movs	r2, #0
 80059f8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	2200      	movs	r2, #0
 80059fe:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	2200      	movs	r2, #0
 8005a04:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005a0c:	b2db      	uxtb	r3, r3
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d106      	bne.n	8005a20 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	2200      	movs	r2, #0
 8005a16:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005a1a:	6878      	ldr	r0, [r7, #4]
 8005a1c:	f7fd fa94 	bl	8002f48 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	2202      	movs	r2, #2
 8005a24:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	681a      	ldr	r2, [r3, #0]
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005a36:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	685b      	ldr	r3, [r3, #4]
 8005a3c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	689b      	ldr	r3, [r3, #8]
 8005a44:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005a48:	431a      	orrs	r2, r3
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	68db      	ldr	r3, [r3, #12]
 8005a4e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005a52:	431a      	orrs	r2, r3
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	691b      	ldr	r3, [r3, #16]
 8005a58:	f003 0302 	and.w	r3, r3, #2
 8005a5c:	431a      	orrs	r2, r3
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	695b      	ldr	r3, [r3, #20]
 8005a62:	f003 0301 	and.w	r3, r3, #1
 8005a66:	431a      	orrs	r2, r3
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	699b      	ldr	r3, [r3, #24]
 8005a6c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005a70:	431a      	orrs	r2, r3
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	69db      	ldr	r3, [r3, #28]
 8005a76:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005a7a:	431a      	orrs	r2, r3
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	6a1b      	ldr	r3, [r3, #32]
 8005a80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a84:	ea42 0103 	orr.w	r1, r2, r3
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a8c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	430a      	orrs	r2, r1
 8005a96:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	699b      	ldr	r3, [r3, #24]
 8005a9c:	0c1b      	lsrs	r3, r3, #16
 8005a9e:	f003 0104 	and.w	r1, r3, #4
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005aa6:	f003 0210 	and.w	r2, r3, #16
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	430a      	orrs	r2, r1
 8005ab0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	69da      	ldr	r2, [r3, #28]
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005ac0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	2200      	movs	r2, #0
 8005ac6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2201      	movs	r2, #1
 8005acc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005ad0:	2300      	movs	r3, #0
}
 8005ad2:	4618      	mov	r0, r3
 8005ad4:	3708      	adds	r7, #8
 8005ad6:	46bd      	mov	sp, r7
 8005ad8:	bd80      	pop	{r7, pc}

08005ada <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005ada:	b580      	push	{r7, lr}
 8005adc:	b088      	sub	sp, #32
 8005ade:	af00      	add	r7, sp, #0
 8005ae0:	60f8      	str	r0, [r7, #12]
 8005ae2:	60b9      	str	r1, [r7, #8]
 8005ae4:	603b      	str	r3, [r7, #0]
 8005ae6:	4613      	mov	r3, r2
 8005ae8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005aea:	2300      	movs	r3, #0
 8005aec:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005af4:	2b01      	cmp	r3, #1
 8005af6:	d101      	bne.n	8005afc <HAL_SPI_Transmit+0x22>
 8005af8:	2302      	movs	r3, #2
 8005afa:	e126      	b.n	8005d4a <HAL_SPI_Transmit+0x270>
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	2201      	movs	r2, #1
 8005b00:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005b04:	f7fe f982 	bl	8003e0c <HAL_GetTick>
 8005b08:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005b0a:	88fb      	ldrh	r3, [r7, #6]
 8005b0c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005b14:	b2db      	uxtb	r3, r3
 8005b16:	2b01      	cmp	r3, #1
 8005b18:	d002      	beq.n	8005b20 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005b1a:	2302      	movs	r3, #2
 8005b1c:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005b1e:	e10b      	b.n	8005d38 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8005b20:	68bb      	ldr	r3, [r7, #8]
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d002      	beq.n	8005b2c <HAL_SPI_Transmit+0x52>
 8005b26:	88fb      	ldrh	r3, [r7, #6]
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d102      	bne.n	8005b32 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005b2c:	2301      	movs	r3, #1
 8005b2e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005b30:	e102      	b.n	8005d38 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	2203      	movs	r2, #3
 8005b36:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	2200      	movs	r2, #0
 8005b3e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	68ba      	ldr	r2, [r7, #8]
 8005b44:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	88fa      	ldrh	r2, [r7, #6]
 8005b4a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	88fa      	ldrh	r2, [r7, #6]
 8005b50:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	2200      	movs	r2, #0
 8005b56:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	2200      	movs	r2, #0
 8005b62:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	2200      	movs	r2, #0
 8005b68:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	689b      	ldr	r3, [r3, #8]
 8005b74:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005b78:	d10f      	bne.n	8005b9a <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	681a      	ldr	r2, [r3, #0]
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005b88:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	681a      	ldr	r2, [r3, #0]
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005b98:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ba4:	2b40      	cmp	r3, #64	; 0x40
 8005ba6:	d007      	beq.n	8005bb8 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	681a      	ldr	r2, [r3, #0]
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005bb6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	68db      	ldr	r3, [r3, #12]
 8005bbc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005bc0:	d14b      	bne.n	8005c5a <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	685b      	ldr	r3, [r3, #4]
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d002      	beq.n	8005bd0 <HAL_SPI_Transmit+0xf6>
 8005bca:	8afb      	ldrh	r3, [r7, #22]
 8005bcc:	2b01      	cmp	r3, #1
 8005bce:	d13e      	bne.n	8005c4e <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bd4:	881a      	ldrh	r2, [r3, #0]
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005be0:	1c9a      	adds	r2, r3, #2
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005bea:	b29b      	uxth	r3, r3
 8005bec:	3b01      	subs	r3, #1
 8005bee:	b29a      	uxth	r2, r3
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005bf4:	e02b      	b.n	8005c4e <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	689b      	ldr	r3, [r3, #8]
 8005bfc:	f003 0302 	and.w	r3, r3, #2
 8005c00:	2b02      	cmp	r3, #2
 8005c02:	d112      	bne.n	8005c2a <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c08:	881a      	ldrh	r2, [r3, #0]
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c14:	1c9a      	adds	r2, r3, #2
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c1e:	b29b      	uxth	r3, r3
 8005c20:	3b01      	subs	r3, #1
 8005c22:	b29a      	uxth	r2, r3
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	86da      	strh	r2, [r3, #54]	; 0x36
 8005c28:	e011      	b.n	8005c4e <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005c2a:	f7fe f8ef 	bl	8003e0c <HAL_GetTick>
 8005c2e:	4602      	mov	r2, r0
 8005c30:	69bb      	ldr	r3, [r7, #24]
 8005c32:	1ad3      	subs	r3, r2, r3
 8005c34:	683a      	ldr	r2, [r7, #0]
 8005c36:	429a      	cmp	r2, r3
 8005c38:	d803      	bhi.n	8005c42 <HAL_SPI_Transmit+0x168>
 8005c3a:	683b      	ldr	r3, [r7, #0]
 8005c3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c40:	d102      	bne.n	8005c48 <HAL_SPI_Transmit+0x16e>
 8005c42:	683b      	ldr	r3, [r7, #0]
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d102      	bne.n	8005c4e <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8005c48:	2303      	movs	r3, #3
 8005c4a:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005c4c:	e074      	b.n	8005d38 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c52:	b29b      	uxth	r3, r3
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d1ce      	bne.n	8005bf6 <HAL_SPI_Transmit+0x11c>
 8005c58:	e04c      	b.n	8005cf4 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	685b      	ldr	r3, [r3, #4]
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d002      	beq.n	8005c68 <HAL_SPI_Transmit+0x18e>
 8005c62:	8afb      	ldrh	r3, [r7, #22]
 8005c64:	2b01      	cmp	r3, #1
 8005c66:	d140      	bne.n	8005cea <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	330c      	adds	r3, #12
 8005c72:	7812      	ldrb	r2, [r2, #0]
 8005c74:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c7a:	1c5a      	adds	r2, r3, #1
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c84:	b29b      	uxth	r3, r3
 8005c86:	3b01      	subs	r3, #1
 8005c88:	b29a      	uxth	r2, r3
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005c8e:	e02c      	b.n	8005cea <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	689b      	ldr	r3, [r3, #8]
 8005c96:	f003 0302 	and.w	r3, r3, #2
 8005c9a:	2b02      	cmp	r3, #2
 8005c9c:	d113      	bne.n	8005cc6 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	330c      	adds	r3, #12
 8005ca8:	7812      	ldrb	r2, [r2, #0]
 8005caa:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cb0:	1c5a      	adds	r2, r3, #1
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005cba:	b29b      	uxth	r3, r3
 8005cbc:	3b01      	subs	r3, #1
 8005cbe:	b29a      	uxth	r2, r3
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	86da      	strh	r2, [r3, #54]	; 0x36
 8005cc4:	e011      	b.n	8005cea <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005cc6:	f7fe f8a1 	bl	8003e0c <HAL_GetTick>
 8005cca:	4602      	mov	r2, r0
 8005ccc:	69bb      	ldr	r3, [r7, #24]
 8005cce:	1ad3      	subs	r3, r2, r3
 8005cd0:	683a      	ldr	r2, [r7, #0]
 8005cd2:	429a      	cmp	r2, r3
 8005cd4:	d803      	bhi.n	8005cde <HAL_SPI_Transmit+0x204>
 8005cd6:	683b      	ldr	r3, [r7, #0]
 8005cd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cdc:	d102      	bne.n	8005ce4 <HAL_SPI_Transmit+0x20a>
 8005cde:	683b      	ldr	r3, [r7, #0]
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d102      	bne.n	8005cea <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8005ce4:	2303      	movs	r3, #3
 8005ce6:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005ce8:	e026      	b.n	8005d38 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005cee:	b29b      	uxth	r3, r3
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d1cd      	bne.n	8005c90 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005cf4:	69ba      	ldr	r2, [r7, #24]
 8005cf6:	6839      	ldr	r1, [r7, #0]
 8005cf8:	68f8      	ldr	r0, [r7, #12]
 8005cfa:	f000 f8b3 	bl	8005e64 <SPI_EndRxTxTransaction>
 8005cfe:	4603      	mov	r3, r0
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d002      	beq.n	8005d0a <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	2220      	movs	r2, #32
 8005d08:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	689b      	ldr	r3, [r3, #8]
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d10a      	bne.n	8005d28 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005d12:	2300      	movs	r3, #0
 8005d14:	613b      	str	r3, [r7, #16]
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	68db      	ldr	r3, [r3, #12]
 8005d1c:	613b      	str	r3, [r7, #16]
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	689b      	ldr	r3, [r3, #8]
 8005d24:	613b      	str	r3, [r7, #16]
 8005d26:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d002      	beq.n	8005d36 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8005d30:	2301      	movs	r3, #1
 8005d32:	77fb      	strb	r3, [r7, #31]
 8005d34:	e000      	b.n	8005d38 <HAL_SPI_Transmit+0x25e>
  }

error:
 8005d36:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	2201      	movs	r2, #1
 8005d3c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	2200      	movs	r2, #0
 8005d44:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005d48:	7ffb      	ldrb	r3, [r7, #31]
}
 8005d4a:	4618      	mov	r0, r3
 8005d4c:	3720      	adds	r7, #32
 8005d4e:	46bd      	mov	sp, r7
 8005d50:	bd80      	pop	{r7, pc}
	...

08005d54 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005d54:	b580      	push	{r7, lr}
 8005d56:	b088      	sub	sp, #32
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	60f8      	str	r0, [r7, #12]
 8005d5c:	60b9      	str	r1, [r7, #8]
 8005d5e:	603b      	str	r3, [r7, #0]
 8005d60:	4613      	mov	r3, r2
 8005d62:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005d64:	f7fe f852 	bl	8003e0c <HAL_GetTick>
 8005d68:	4602      	mov	r2, r0
 8005d6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d6c:	1a9b      	subs	r3, r3, r2
 8005d6e:	683a      	ldr	r2, [r7, #0]
 8005d70:	4413      	add	r3, r2
 8005d72:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005d74:	f7fe f84a 	bl	8003e0c <HAL_GetTick>
 8005d78:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005d7a:	4b39      	ldr	r3, [pc, #228]	; (8005e60 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	015b      	lsls	r3, r3, #5
 8005d80:	0d1b      	lsrs	r3, r3, #20
 8005d82:	69fa      	ldr	r2, [r7, #28]
 8005d84:	fb02 f303 	mul.w	r3, r2, r3
 8005d88:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005d8a:	e054      	b.n	8005e36 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005d8c:	683b      	ldr	r3, [r7, #0]
 8005d8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d92:	d050      	beq.n	8005e36 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005d94:	f7fe f83a 	bl	8003e0c <HAL_GetTick>
 8005d98:	4602      	mov	r2, r0
 8005d9a:	69bb      	ldr	r3, [r7, #24]
 8005d9c:	1ad3      	subs	r3, r2, r3
 8005d9e:	69fa      	ldr	r2, [r7, #28]
 8005da0:	429a      	cmp	r2, r3
 8005da2:	d902      	bls.n	8005daa <SPI_WaitFlagStateUntilTimeout+0x56>
 8005da4:	69fb      	ldr	r3, [r7, #28]
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d13d      	bne.n	8005e26 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	685a      	ldr	r2, [r3, #4]
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005db8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	685b      	ldr	r3, [r3, #4]
 8005dbe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005dc2:	d111      	bne.n	8005de8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	689b      	ldr	r3, [r3, #8]
 8005dc8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005dcc:	d004      	beq.n	8005dd8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	689b      	ldr	r3, [r3, #8]
 8005dd2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005dd6:	d107      	bne.n	8005de8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	681a      	ldr	r2, [r3, #0]
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005de6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005dec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005df0:	d10f      	bne.n	8005e12 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	681a      	ldr	r2, [r3, #0]
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005e00:	601a      	str	r2, [r3, #0]
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	681a      	ldr	r2, [r3, #0]
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005e10:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	2201      	movs	r2, #1
 8005e16:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	2200      	movs	r2, #0
 8005e1e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005e22:	2303      	movs	r3, #3
 8005e24:	e017      	b.n	8005e56 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8005e26:	697b      	ldr	r3, [r7, #20]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d101      	bne.n	8005e30 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005e2c:	2300      	movs	r3, #0
 8005e2e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005e30:	697b      	ldr	r3, [r7, #20]
 8005e32:	3b01      	subs	r3, #1
 8005e34:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	689a      	ldr	r2, [r3, #8]
 8005e3c:	68bb      	ldr	r3, [r7, #8]
 8005e3e:	4013      	ands	r3, r2
 8005e40:	68ba      	ldr	r2, [r7, #8]
 8005e42:	429a      	cmp	r2, r3
 8005e44:	bf0c      	ite	eq
 8005e46:	2301      	moveq	r3, #1
 8005e48:	2300      	movne	r3, #0
 8005e4a:	b2db      	uxtb	r3, r3
 8005e4c:	461a      	mov	r2, r3
 8005e4e:	79fb      	ldrb	r3, [r7, #7]
 8005e50:	429a      	cmp	r2, r3
 8005e52:	d19b      	bne.n	8005d8c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005e54:	2300      	movs	r3, #0
}
 8005e56:	4618      	mov	r0, r3
 8005e58:	3720      	adds	r7, #32
 8005e5a:	46bd      	mov	sp, r7
 8005e5c:	bd80      	pop	{r7, pc}
 8005e5e:	bf00      	nop
 8005e60:	200001ec 	.word	0x200001ec

08005e64 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005e64:	b580      	push	{r7, lr}
 8005e66:	b088      	sub	sp, #32
 8005e68:	af02      	add	r7, sp, #8
 8005e6a:	60f8      	str	r0, [r7, #12]
 8005e6c:	60b9      	str	r1, [r7, #8]
 8005e6e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005e70:	4b1b      	ldr	r3, [pc, #108]	; (8005ee0 <SPI_EndRxTxTransaction+0x7c>)
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	4a1b      	ldr	r2, [pc, #108]	; (8005ee4 <SPI_EndRxTxTransaction+0x80>)
 8005e76:	fba2 2303 	umull	r2, r3, r2, r3
 8005e7a:	0d5b      	lsrs	r3, r3, #21
 8005e7c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005e80:	fb02 f303 	mul.w	r3, r2, r3
 8005e84:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	685b      	ldr	r3, [r3, #4]
 8005e8a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005e8e:	d112      	bne.n	8005eb6 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	9300      	str	r3, [sp, #0]
 8005e94:	68bb      	ldr	r3, [r7, #8]
 8005e96:	2200      	movs	r2, #0
 8005e98:	2180      	movs	r1, #128	; 0x80
 8005e9a:	68f8      	ldr	r0, [r7, #12]
 8005e9c:	f7ff ff5a 	bl	8005d54 <SPI_WaitFlagStateUntilTimeout>
 8005ea0:	4603      	mov	r3, r0
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d016      	beq.n	8005ed4 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005eaa:	f043 0220 	orr.w	r2, r3, #32
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005eb2:	2303      	movs	r3, #3
 8005eb4:	e00f      	b.n	8005ed6 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005eb6:	697b      	ldr	r3, [r7, #20]
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d00a      	beq.n	8005ed2 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8005ebc:	697b      	ldr	r3, [r7, #20]
 8005ebe:	3b01      	subs	r3, #1
 8005ec0:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	689b      	ldr	r3, [r3, #8]
 8005ec8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ecc:	2b80      	cmp	r3, #128	; 0x80
 8005ece:	d0f2      	beq.n	8005eb6 <SPI_EndRxTxTransaction+0x52>
 8005ed0:	e000      	b.n	8005ed4 <SPI_EndRxTxTransaction+0x70>
        break;
 8005ed2:	bf00      	nop
  }

  return HAL_OK;
 8005ed4:	2300      	movs	r3, #0
}
 8005ed6:	4618      	mov	r0, r3
 8005ed8:	3718      	adds	r7, #24
 8005eda:	46bd      	mov	sp, r7
 8005edc:	bd80      	pop	{r7, pc}
 8005ede:	bf00      	nop
 8005ee0:	200001ec 	.word	0x200001ec
 8005ee4:	165e9f81 	.word	0x165e9f81

08005ee8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005ee8:	b580      	push	{r7, lr}
 8005eea:	b082      	sub	sp, #8
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d101      	bne.n	8005efa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005ef6:	2301      	movs	r3, #1
 8005ef8:	e041      	b.n	8005f7e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f00:	b2db      	uxtb	r3, r3
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d106      	bne.n	8005f14 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	2200      	movs	r2, #0
 8005f0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005f0e:	6878      	ldr	r0, [r7, #4]
 8005f10:	f7fd f882 	bl	8003018 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	2202      	movs	r2, #2
 8005f18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681a      	ldr	r2, [r3, #0]
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	3304      	adds	r3, #4
 8005f24:	4619      	mov	r1, r3
 8005f26:	4610      	mov	r0, r2
 8005f28:	f000 fcd0 	bl	80068cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	2201      	movs	r2, #1
 8005f30:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	2201      	movs	r2, #1
 8005f38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	2201      	movs	r2, #1
 8005f40:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	2201      	movs	r2, #1
 8005f48:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	2201      	movs	r2, #1
 8005f50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	2201      	movs	r2, #1
 8005f58:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	2201      	movs	r2, #1
 8005f60:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	2201      	movs	r2, #1
 8005f68:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2201      	movs	r2, #1
 8005f70:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2201      	movs	r2, #1
 8005f78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005f7c:	2300      	movs	r3, #0
}
 8005f7e:	4618      	mov	r0, r3
 8005f80:	3708      	adds	r7, #8
 8005f82:	46bd      	mov	sp, r7
 8005f84:	bd80      	pop	{r7, pc}
	...

08005f88 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005f88:	b480      	push	{r7}
 8005f8a:	b085      	sub	sp, #20
 8005f8c:	af00      	add	r7, sp, #0
 8005f8e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f96:	b2db      	uxtb	r3, r3
 8005f98:	2b01      	cmp	r3, #1
 8005f9a:	d001      	beq.n	8005fa0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005f9c:	2301      	movs	r3, #1
 8005f9e:	e046      	b.n	800602e <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	2202      	movs	r2, #2
 8005fa4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	4a23      	ldr	r2, [pc, #140]	; (800603c <HAL_TIM_Base_Start+0xb4>)
 8005fae:	4293      	cmp	r3, r2
 8005fb0:	d022      	beq.n	8005ff8 <HAL_TIM_Base_Start+0x70>
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005fba:	d01d      	beq.n	8005ff8 <HAL_TIM_Base_Start+0x70>
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	4a1f      	ldr	r2, [pc, #124]	; (8006040 <HAL_TIM_Base_Start+0xb8>)
 8005fc2:	4293      	cmp	r3, r2
 8005fc4:	d018      	beq.n	8005ff8 <HAL_TIM_Base_Start+0x70>
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	4a1e      	ldr	r2, [pc, #120]	; (8006044 <HAL_TIM_Base_Start+0xbc>)
 8005fcc:	4293      	cmp	r3, r2
 8005fce:	d013      	beq.n	8005ff8 <HAL_TIM_Base_Start+0x70>
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	4a1c      	ldr	r2, [pc, #112]	; (8006048 <HAL_TIM_Base_Start+0xc0>)
 8005fd6:	4293      	cmp	r3, r2
 8005fd8:	d00e      	beq.n	8005ff8 <HAL_TIM_Base_Start+0x70>
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	4a1b      	ldr	r2, [pc, #108]	; (800604c <HAL_TIM_Base_Start+0xc4>)
 8005fe0:	4293      	cmp	r3, r2
 8005fe2:	d009      	beq.n	8005ff8 <HAL_TIM_Base_Start+0x70>
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	4a19      	ldr	r2, [pc, #100]	; (8006050 <HAL_TIM_Base_Start+0xc8>)
 8005fea:	4293      	cmp	r3, r2
 8005fec:	d004      	beq.n	8005ff8 <HAL_TIM_Base_Start+0x70>
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	4a18      	ldr	r2, [pc, #96]	; (8006054 <HAL_TIM_Base_Start+0xcc>)
 8005ff4:	4293      	cmp	r3, r2
 8005ff6:	d111      	bne.n	800601c <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	689b      	ldr	r3, [r3, #8]
 8005ffe:	f003 0307 	and.w	r3, r3, #7
 8006002:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	2b06      	cmp	r3, #6
 8006008:	d010      	beq.n	800602c <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	681a      	ldr	r2, [r3, #0]
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	f042 0201 	orr.w	r2, r2, #1
 8006018:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800601a:	e007      	b.n	800602c <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	681a      	ldr	r2, [r3, #0]
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f042 0201 	orr.w	r2, r2, #1
 800602a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800602c:	2300      	movs	r3, #0
}
 800602e:	4618      	mov	r0, r3
 8006030:	3714      	adds	r7, #20
 8006032:	46bd      	mov	sp, r7
 8006034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006038:	4770      	bx	lr
 800603a:	bf00      	nop
 800603c:	40010000 	.word	0x40010000
 8006040:	40000400 	.word	0x40000400
 8006044:	40000800 	.word	0x40000800
 8006048:	40000c00 	.word	0x40000c00
 800604c:	40010400 	.word	0x40010400
 8006050:	40014000 	.word	0x40014000
 8006054:	40001800 	.word	0x40001800

08006058 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006058:	b480      	push	{r7}
 800605a:	b085      	sub	sp, #20
 800605c:	af00      	add	r7, sp, #0
 800605e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006066:	b2db      	uxtb	r3, r3
 8006068:	2b01      	cmp	r3, #1
 800606a:	d001      	beq.n	8006070 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800606c:	2301      	movs	r3, #1
 800606e:	e04e      	b.n	800610e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	2202      	movs	r2, #2
 8006074:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	68da      	ldr	r2, [r3, #12]
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	f042 0201 	orr.w	r2, r2, #1
 8006086:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	4a23      	ldr	r2, [pc, #140]	; (800611c <HAL_TIM_Base_Start_IT+0xc4>)
 800608e:	4293      	cmp	r3, r2
 8006090:	d022      	beq.n	80060d8 <HAL_TIM_Base_Start_IT+0x80>
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800609a:	d01d      	beq.n	80060d8 <HAL_TIM_Base_Start_IT+0x80>
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	4a1f      	ldr	r2, [pc, #124]	; (8006120 <HAL_TIM_Base_Start_IT+0xc8>)
 80060a2:	4293      	cmp	r3, r2
 80060a4:	d018      	beq.n	80060d8 <HAL_TIM_Base_Start_IT+0x80>
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	4a1e      	ldr	r2, [pc, #120]	; (8006124 <HAL_TIM_Base_Start_IT+0xcc>)
 80060ac:	4293      	cmp	r3, r2
 80060ae:	d013      	beq.n	80060d8 <HAL_TIM_Base_Start_IT+0x80>
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	4a1c      	ldr	r2, [pc, #112]	; (8006128 <HAL_TIM_Base_Start_IT+0xd0>)
 80060b6:	4293      	cmp	r3, r2
 80060b8:	d00e      	beq.n	80060d8 <HAL_TIM_Base_Start_IT+0x80>
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	4a1b      	ldr	r2, [pc, #108]	; (800612c <HAL_TIM_Base_Start_IT+0xd4>)
 80060c0:	4293      	cmp	r3, r2
 80060c2:	d009      	beq.n	80060d8 <HAL_TIM_Base_Start_IT+0x80>
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	4a19      	ldr	r2, [pc, #100]	; (8006130 <HAL_TIM_Base_Start_IT+0xd8>)
 80060ca:	4293      	cmp	r3, r2
 80060cc:	d004      	beq.n	80060d8 <HAL_TIM_Base_Start_IT+0x80>
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	4a18      	ldr	r2, [pc, #96]	; (8006134 <HAL_TIM_Base_Start_IT+0xdc>)
 80060d4:	4293      	cmp	r3, r2
 80060d6:	d111      	bne.n	80060fc <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	689b      	ldr	r3, [r3, #8]
 80060de:	f003 0307 	and.w	r3, r3, #7
 80060e2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	2b06      	cmp	r3, #6
 80060e8:	d010      	beq.n	800610c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	681a      	ldr	r2, [r3, #0]
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	f042 0201 	orr.w	r2, r2, #1
 80060f8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060fa:	e007      	b.n	800610c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	681a      	ldr	r2, [r3, #0]
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	f042 0201 	orr.w	r2, r2, #1
 800610a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800610c:	2300      	movs	r3, #0
}
 800610e:	4618      	mov	r0, r3
 8006110:	3714      	adds	r7, #20
 8006112:	46bd      	mov	sp, r7
 8006114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006118:	4770      	bx	lr
 800611a:	bf00      	nop
 800611c:	40010000 	.word	0x40010000
 8006120:	40000400 	.word	0x40000400
 8006124:	40000800 	.word	0x40000800
 8006128:	40000c00 	.word	0x40000c00
 800612c:	40010400 	.word	0x40010400
 8006130:	40014000 	.word	0x40014000
 8006134:	40001800 	.word	0x40001800

08006138 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006138:	b580      	push	{r7, lr}
 800613a:	b082      	sub	sp, #8
 800613c:	af00      	add	r7, sp, #0
 800613e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	2b00      	cmp	r3, #0
 8006144:	d101      	bne.n	800614a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006146:	2301      	movs	r3, #1
 8006148:	e041      	b.n	80061ce <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006150:	b2db      	uxtb	r3, r3
 8006152:	2b00      	cmp	r3, #0
 8006154:	d106      	bne.n	8006164 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	2200      	movs	r2, #0
 800615a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800615e:	6878      	ldr	r0, [r7, #4]
 8006160:	f7fc ffd8 	bl	8003114 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	2202      	movs	r2, #2
 8006168:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681a      	ldr	r2, [r3, #0]
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	3304      	adds	r3, #4
 8006174:	4619      	mov	r1, r3
 8006176:	4610      	mov	r0, r2
 8006178:	f000 fba8 	bl	80068cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	2201      	movs	r2, #1
 8006180:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	2201      	movs	r2, #1
 8006188:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	2201      	movs	r2, #1
 8006190:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	2201      	movs	r2, #1
 8006198:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2201      	movs	r2, #1
 80061a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	2201      	movs	r2, #1
 80061a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	2201      	movs	r2, #1
 80061b0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	2201      	movs	r2, #1
 80061b8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	2201      	movs	r2, #1
 80061c0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	2201      	movs	r2, #1
 80061c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80061cc:	2300      	movs	r3, #0
}
 80061ce:	4618      	mov	r0, r3
 80061d0:	3708      	adds	r7, #8
 80061d2:	46bd      	mov	sp, r7
 80061d4:	bd80      	pop	{r7, pc}
	...

080061d8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80061d8:	b580      	push	{r7, lr}
 80061da:	b084      	sub	sp, #16
 80061dc:	af00      	add	r7, sp, #0
 80061de:	6078      	str	r0, [r7, #4]
 80061e0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80061e2:	683b      	ldr	r3, [r7, #0]
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d109      	bne.n	80061fc <HAL_TIM_PWM_Start+0x24>
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80061ee:	b2db      	uxtb	r3, r3
 80061f0:	2b01      	cmp	r3, #1
 80061f2:	bf14      	ite	ne
 80061f4:	2301      	movne	r3, #1
 80061f6:	2300      	moveq	r3, #0
 80061f8:	b2db      	uxtb	r3, r3
 80061fa:	e022      	b.n	8006242 <HAL_TIM_PWM_Start+0x6a>
 80061fc:	683b      	ldr	r3, [r7, #0]
 80061fe:	2b04      	cmp	r3, #4
 8006200:	d109      	bne.n	8006216 <HAL_TIM_PWM_Start+0x3e>
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006208:	b2db      	uxtb	r3, r3
 800620a:	2b01      	cmp	r3, #1
 800620c:	bf14      	ite	ne
 800620e:	2301      	movne	r3, #1
 8006210:	2300      	moveq	r3, #0
 8006212:	b2db      	uxtb	r3, r3
 8006214:	e015      	b.n	8006242 <HAL_TIM_PWM_Start+0x6a>
 8006216:	683b      	ldr	r3, [r7, #0]
 8006218:	2b08      	cmp	r3, #8
 800621a:	d109      	bne.n	8006230 <HAL_TIM_PWM_Start+0x58>
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006222:	b2db      	uxtb	r3, r3
 8006224:	2b01      	cmp	r3, #1
 8006226:	bf14      	ite	ne
 8006228:	2301      	movne	r3, #1
 800622a:	2300      	moveq	r3, #0
 800622c:	b2db      	uxtb	r3, r3
 800622e:	e008      	b.n	8006242 <HAL_TIM_PWM_Start+0x6a>
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006236:	b2db      	uxtb	r3, r3
 8006238:	2b01      	cmp	r3, #1
 800623a:	bf14      	ite	ne
 800623c:	2301      	movne	r3, #1
 800623e:	2300      	moveq	r3, #0
 8006240:	b2db      	uxtb	r3, r3
 8006242:	2b00      	cmp	r3, #0
 8006244:	d001      	beq.n	800624a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006246:	2301      	movs	r3, #1
 8006248:	e07c      	b.n	8006344 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800624a:	683b      	ldr	r3, [r7, #0]
 800624c:	2b00      	cmp	r3, #0
 800624e:	d104      	bne.n	800625a <HAL_TIM_PWM_Start+0x82>
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	2202      	movs	r2, #2
 8006254:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006258:	e013      	b.n	8006282 <HAL_TIM_PWM_Start+0xaa>
 800625a:	683b      	ldr	r3, [r7, #0]
 800625c:	2b04      	cmp	r3, #4
 800625e:	d104      	bne.n	800626a <HAL_TIM_PWM_Start+0x92>
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2202      	movs	r2, #2
 8006264:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006268:	e00b      	b.n	8006282 <HAL_TIM_PWM_Start+0xaa>
 800626a:	683b      	ldr	r3, [r7, #0]
 800626c:	2b08      	cmp	r3, #8
 800626e:	d104      	bne.n	800627a <HAL_TIM_PWM_Start+0xa2>
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	2202      	movs	r2, #2
 8006274:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006278:	e003      	b.n	8006282 <HAL_TIM_PWM_Start+0xaa>
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	2202      	movs	r2, #2
 800627e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	2201      	movs	r2, #1
 8006288:	6839      	ldr	r1, [r7, #0]
 800628a:	4618      	mov	r0, r3
 800628c:	f000 fe08 	bl	8006ea0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	4a2d      	ldr	r2, [pc, #180]	; (800634c <HAL_TIM_PWM_Start+0x174>)
 8006296:	4293      	cmp	r3, r2
 8006298:	d004      	beq.n	80062a4 <HAL_TIM_PWM_Start+0xcc>
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	4a2c      	ldr	r2, [pc, #176]	; (8006350 <HAL_TIM_PWM_Start+0x178>)
 80062a0:	4293      	cmp	r3, r2
 80062a2:	d101      	bne.n	80062a8 <HAL_TIM_PWM_Start+0xd0>
 80062a4:	2301      	movs	r3, #1
 80062a6:	e000      	b.n	80062aa <HAL_TIM_PWM_Start+0xd2>
 80062a8:	2300      	movs	r3, #0
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d007      	beq.n	80062be <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80062bc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	4a22      	ldr	r2, [pc, #136]	; (800634c <HAL_TIM_PWM_Start+0x174>)
 80062c4:	4293      	cmp	r3, r2
 80062c6:	d022      	beq.n	800630e <HAL_TIM_PWM_Start+0x136>
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80062d0:	d01d      	beq.n	800630e <HAL_TIM_PWM_Start+0x136>
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	4a1f      	ldr	r2, [pc, #124]	; (8006354 <HAL_TIM_PWM_Start+0x17c>)
 80062d8:	4293      	cmp	r3, r2
 80062da:	d018      	beq.n	800630e <HAL_TIM_PWM_Start+0x136>
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	4a1d      	ldr	r2, [pc, #116]	; (8006358 <HAL_TIM_PWM_Start+0x180>)
 80062e2:	4293      	cmp	r3, r2
 80062e4:	d013      	beq.n	800630e <HAL_TIM_PWM_Start+0x136>
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	4a1c      	ldr	r2, [pc, #112]	; (800635c <HAL_TIM_PWM_Start+0x184>)
 80062ec:	4293      	cmp	r3, r2
 80062ee:	d00e      	beq.n	800630e <HAL_TIM_PWM_Start+0x136>
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	4a16      	ldr	r2, [pc, #88]	; (8006350 <HAL_TIM_PWM_Start+0x178>)
 80062f6:	4293      	cmp	r3, r2
 80062f8:	d009      	beq.n	800630e <HAL_TIM_PWM_Start+0x136>
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	4a18      	ldr	r2, [pc, #96]	; (8006360 <HAL_TIM_PWM_Start+0x188>)
 8006300:	4293      	cmp	r3, r2
 8006302:	d004      	beq.n	800630e <HAL_TIM_PWM_Start+0x136>
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	4a16      	ldr	r2, [pc, #88]	; (8006364 <HAL_TIM_PWM_Start+0x18c>)
 800630a:	4293      	cmp	r3, r2
 800630c:	d111      	bne.n	8006332 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	689b      	ldr	r3, [r3, #8]
 8006314:	f003 0307 	and.w	r3, r3, #7
 8006318:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	2b06      	cmp	r3, #6
 800631e:	d010      	beq.n	8006342 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	681a      	ldr	r2, [r3, #0]
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	f042 0201 	orr.w	r2, r2, #1
 800632e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006330:	e007      	b.n	8006342 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	681a      	ldr	r2, [r3, #0]
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	f042 0201 	orr.w	r2, r2, #1
 8006340:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006342:	2300      	movs	r3, #0
}
 8006344:	4618      	mov	r0, r3
 8006346:	3710      	adds	r7, #16
 8006348:	46bd      	mov	sp, r7
 800634a:	bd80      	pop	{r7, pc}
 800634c:	40010000 	.word	0x40010000
 8006350:	40010400 	.word	0x40010400
 8006354:	40000400 	.word	0x40000400
 8006358:	40000800 	.word	0x40000800
 800635c:	40000c00 	.word	0x40000c00
 8006360:	40014000 	.word	0x40014000
 8006364:	40001800 	.word	0x40001800

08006368 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006368:	b580      	push	{r7, lr}
 800636a:	b082      	sub	sp, #8
 800636c:	af00      	add	r7, sp, #0
 800636e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	691b      	ldr	r3, [r3, #16]
 8006376:	f003 0302 	and.w	r3, r3, #2
 800637a:	2b02      	cmp	r3, #2
 800637c:	d122      	bne.n	80063c4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	68db      	ldr	r3, [r3, #12]
 8006384:	f003 0302 	and.w	r3, r3, #2
 8006388:	2b02      	cmp	r3, #2
 800638a:	d11b      	bne.n	80063c4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	f06f 0202 	mvn.w	r2, #2
 8006394:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	2201      	movs	r2, #1
 800639a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	699b      	ldr	r3, [r3, #24]
 80063a2:	f003 0303 	and.w	r3, r3, #3
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d003      	beq.n	80063b2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80063aa:	6878      	ldr	r0, [r7, #4]
 80063ac:	f000 fa70 	bl	8006890 <HAL_TIM_IC_CaptureCallback>
 80063b0:	e005      	b.n	80063be <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80063b2:	6878      	ldr	r0, [r7, #4]
 80063b4:	f000 fa62 	bl	800687c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063b8:	6878      	ldr	r0, [r7, #4]
 80063ba:	f000 fa73 	bl	80068a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	2200      	movs	r2, #0
 80063c2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	691b      	ldr	r3, [r3, #16]
 80063ca:	f003 0304 	and.w	r3, r3, #4
 80063ce:	2b04      	cmp	r3, #4
 80063d0:	d122      	bne.n	8006418 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	68db      	ldr	r3, [r3, #12]
 80063d8:	f003 0304 	and.w	r3, r3, #4
 80063dc:	2b04      	cmp	r3, #4
 80063de:	d11b      	bne.n	8006418 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	f06f 0204 	mvn.w	r2, #4
 80063e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	2202      	movs	r2, #2
 80063ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	699b      	ldr	r3, [r3, #24]
 80063f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d003      	beq.n	8006406 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80063fe:	6878      	ldr	r0, [r7, #4]
 8006400:	f000 fa46 	bl	8006890 <HAL_TIM_IC_CaptureCallback>
 8006404:	e005      	b.n	8006412 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006406:	6878      	ldr	r0, [r7, #4]
 8006408:	f000 fa38 	bl	800687c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800640c:	6878      	ldr	r0, [r7, #4]
 800640e:	f000 fa49 	bl	80068a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	2200      	movs	r2, #0
 8006416:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	691b      	ldr	r3, [r3, #16]
 800641e:	f003 0308 	and.w	r3, r3, #8
 8006422:	2b08      	cmp	r3, #8
 8006424:	d122      	bne.n	800646c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	68db      	ldr	r3, [r3, #12]
 800642c:	f003 0308 	and.w	r3, r3, #8
 8006430:	2b08      	cmp	r3, #8
 8006432:	d11b      	bne.n	800646c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	f06f 0208 	mvn.w	r2, #8
 800643c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	2204      	movs	r2, #4
 8006442:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	69db      	ldr	r3, [r3, #28]
 800644a:	f003 0303 	and.w	r3, r3, #3
 800644e:	2b00      	cmp	r3, #0
 8006450:	d003      	beq.n	800645a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006452:	6878      	ldr	r0, [r7, #4]
 8006454:	f000 fa1c 	bl	8006890 <HAL_TIM_IC_CaptureCallback>
 8006458:	e005      	b.n	8006466 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800645a:	6878      	ldr	r0, [r7, #4]
 800645c:	f000 fa0e 	bl	800687c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006460:	6878      	ldr	r0, [r7, #4]
 8006462:	f000 fa1f 	bl	80068a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	2200      	movs	r2, #0
 800646a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	691b      	ldr	r3, [r3, #16]
 8006472:	f003 0310 	and.w	r3, r3, #16
 8006476:	2b10      	cmp	r3, #16
 8006478:	d122      	bne.n	80064c0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	68db      	ldr	r3, [r3, #12]
 8006480:	f003 0310 	and.w	r3, r3, #16
 8006484:	2b10      	cmp	r3, #16
 8006486:	d11b      	bne.n	80064c0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	f06f 0210 	mvn.w	r2, #16
 8006490:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	2208      	movs	r2, #8
 8006496:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	69db      	ldr	r3, [r3, #28]
 800649e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d003      	beq.n	80064ae <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80064a6:	6878      	ldr	r0, [r7, #4]
 80064a8:	f000 f9f2 	bl	8006890 <HAL_TIM_IC_CaptureCallback>
 80064ac:	e005      	b.n	80064ba <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80064ae:	6878      	ldr	r0, [r7, #4]
 80064b0:	f000 f9e4 	bl	800687c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064b4:	6878      	ldr	r0, [r7, #4]
 80064b6:	f000 f9f5 	bl	80068a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	2200      	movs	r2, #0
 80064be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	691b      	ldr	r3, [r3, #16]
 80064c6:	f003 0301 	and.w	r3, r3, #1
 80064ca:	2b01      	cmp	r3, #1
 80064cc:	d10e      	bne.n	80064ec <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	68db      	ldr	r3, [r3, #12]
 80064d4:	f003 0301 	and.w	r3, r3, #1
 80064d8:	2b01      	cmp	r3, #1
 80064da:	d107      	bne.n	80064ec <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	f06f 0201 	mvn.w	r2, #1
 80064e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80064e6:	6878      	ldr	r0, [r7, #4]
 80064e8:	f7fb fec2 	bl	8002270 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	691b      	ldr	r3, [r3, #16]
 80064f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80064f6:	2b80      	cmp	r3, #128	; 0x80
 80064f8:	d10e      	bne.n	8006518 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	68db      	ldr	r3, [r3, #12]
 8006500:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006504:	2b80      	cmp	r3, #128	; 0x80
 8006506:	d107      	bne.n	8006518 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006510:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006512:	6878      	ldr	r0, [r7, #4]
 8006514:	f000 fdc2 	bl	800709c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	691b      	ldr	r3, [r3, #16]
 800651e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006522:	2b40      	cmp	r3, #64	; 0x40
 8006524:	d10e      	bne.n	8006544 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	68db      	ldr	r3, [r3, #12]
 800652c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006530:	2b40      	cmp	r3, #64	; 0x40
 8006532:	d107      	bne.n	8006544 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800653c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800653e:	6878      	ldr	r0, [r7, #4]
 8006540:	f000 f9ba 	bl	80068b8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	691b      	ldr	r3, [r3, #16]
 800654a:	f003 0320 	and.w	r3, r3, #32
 800654e:	2b20      	cmp	r3, #32
 8006550:	d10e      	bne.n	8006570 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	68db      	ldr	r3, [r3, #12]
 8006558:	f003 0320 	and.w	r3, r3, #32
 800655c:	2b20      	cmp	r3, #32
 800655e:	d107      	bne.n	8006570 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	f06f 0220 	mvn.w	r2, #32
 8006568:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800656a:	6878      	ldr	r0, [r7, #4]
 800656c:	f000 fd8c 	bl	8007088 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006570:	bf00      	nop
 8006572:	3708      	adds	r7, #8
 8006574:	46bd      	mov	sp, r7
 8006576:	bd80      	pop	{r7, pc}

08006578 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006578:	b580      	push	{r7, lr}
 800657a:	b084      	sub	sp, #16
 800657c:	af00      	add	r7, sp, #0
 800657e:	60f8      	str	r0, [r7, #12]
 8006580:	60b9      	str	r1, [r7, #8]
 8006582:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800658a:	2b01      	cmp	r3, #1
 800658c:	d101      	bne.n	8006592 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800658e:	2302      	movs	r3, #2
 8006590:	e0ac      	b.n	80066ec <HAL_TIM_PWM_ConfigChannel+0x174>
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	2201      	movs	r2, #1
 8006596:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	2b0c      	cmp	r3, #12
 800659e:	f200 809f 	bhi.w	80066e0 <HAL_TIM_PWM_ConfigChannel+0x168>
 80065a2:	a201      	add	r2, pc, #4	; (adr r2, 80065a8 <HAL_TIM_PWM_ConfigChannel+0x30>)
 80065a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065a8:	080065dd 	.word	0x080065dd
 80065ac:	080066e1 	.word	0x080066e1
 80065b0:	080066e1 	.word	0x080066e1
 80065b4:	080066e1 	.word	0x080066e1
 80065b8:	0800661d 	.word	0x0800661d
 80065bc:	080066e1 	.word	0x080066e1
 80065c0:	080066e1 	.word	0x080066e1
 80065c4:	080066e1 	.word	0x080066e1
 80065c8:	0800665f 	.word	0x0800665f
 80065cc:	080066e1 	.word	0x080066e1
 80065d0:	080066e1 	.word	0x080066e1
 80065d4:	080066e1 	.word	0x080066e1
 80065d8:	0800669f 	.word	0x0800669f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	68b9      	ldr	r1, [r7, #8]
 80065e2:	4618      	mov	r0, r3
 80065e4:	f000 fa12 	bl	8006a0c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	699a      	ldr	r2, [r3, #24]
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	f042 0208 	orr.w	r2, r2, #8
 80065f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	699a      	ldr	r2, [r3, #24]
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	f022 0204 	bic.w	r2, r2, #4
 8006606:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	6999      	ldr	r1, [r3, #24]
 800660e:	68bb      	ldr	r3, [r7, #8]
 8006610:	691a      	ldr	r2, [r3, #16]
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	430a      	orrs	r2, r1
 8006618:	619a      	str	r2, [r3, #24]
      break;
 800661a:	e062      	b.n	80066e2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	68b9      	ldr	r1, [r7, #8]
 8006622:	4618      	mov	r0, r3
 8006624:	f000 fa62 	bl	8006aec <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	699a      	ldr	r2, [r3, #24]
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006636:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	699a      	ldr	r2, [r3, #24]
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006646:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	6999      	ldr	r1, [r3, #24]
 800664e:	68bb      	ldr	r3, [r7, #8]
 8006650:	691b      	ldr	r3, [r3, #16]
 8006652:	021a      	lsls	r2, r3, #8
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	430a      	orrs	r2, r1
 800665a:	619a      	str	r2, [r3, #24]
      break;
 800665c:	e041      	b.n	80066e2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	68b9      	ldr	r1, [r7, #8]
 8006664:	4618      	mov	r0, r3
 8006666:	f000 fab7 	bl	8006bd8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	69da      	ldr	r2, [r3, #28]
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	f042 0208 	orr.w	r2, r2, #8
 8006678:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	69da      	ldr	r2, [r3, #28]
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	f022 0204 	bic.w	r2, r2, #4
 8006688:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	69d9      	ldr	r1, [r3, #28]
 8006690:	68bb      	ldr	r3, [r7, #8]
 8006692:	691a      	ldr	r2, [r3, #16]
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	430a      	orrs	r2, r1
 800669a:	61da      	str	r2, [r3, #28]
      break;
 800669c:	e021      	b.n	80066e2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	68b9      	ldr	r1, [r7, #8]
 80066a4:	4618      	mov	r0, r3
 80066a6:	f000 fb0b 	bl	8006cc0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	69da      	ldr	r2, [r3, #28]
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80066b8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	69da      	ldr	r2, [r3, #28]
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80066c8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	69d9      	ldr	r1, [r3, #28]
 80066d0:	68bb      	ldr	r3, [r7, #8]
 80066d2:	691b      	ldr	r3, [r3, #16]
 80066d4:	021a      	lsls	r2, r3, #8
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	430a      	orrs	r2, r1
 80066dc:	61da      	str	r2, [r3, #28]
      break;
 80066de:	e000      	b.n	80066e2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 80066e0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	2200      	movs	r2, #0
 80066e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80066ea:	2300      	movs	r3, #0
}
 80066ec:	4618      	mov	r0, r3
 80066ee:	3710      	adds	r7, #16
 80066f0:	46bd      	mov	sp, r7
 80066f2:	bd80      	pop	{r7, pc}

080066f4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80066f4:	b580      	push	{r7, lr}
 80066f6:	b084      	sub	sp, #16
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	6078      	str	r0, [r7, #4]
 80066fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006704:	2b01      	cmp	r3, #1
 8006706:	d101      	bne.n	800670c <HAL_TIM_ConfigClockSource+0x18>
 8006708:	2302      	movs	r3, #2
 800670a:	e0b3      	b.n	8006874 <HAL_TIM_ConfigClockSource+0x180>
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	2201      	movs	r2, #1
 8006710:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	2202      	movs	r2, #2
 8006718:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	689b      	ldr	r3, [r3, #8]
 8006722:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800672a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006732:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	68fa      	ldr	r2, [r7, #12]
 800673a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800673c:	683b      	ldr	r3, [r7, #0]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006744:	d03e      	beq.n	80067c4 <HAL_TIM_ConfigClockSource+0xd0>
 8006746:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800674a:	f200 8087 	bhi.w	800685c <HAL_TIM_ConfigClockSource+0x168>
 800674e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006752:	f000 8085 	beq.w	8006860 <HAL_TIM_ConfigClockSource+0x16c>
 8006756:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800675a:	d87f      	bhi.n	800685c <HAL_TIM_ConfigClockSource+0x168>
 800675c:	2b70      	cmp	r3, #112	; 0x70
 800675e:	d01a      	beq.n	8006796 <HAL_TIM_ConfigClockSource+0xa2>
 8006760:	2b70      	cmp	r3, #112	; 0x70
 8006762:	d87b      	bhi.n	800685c <HAL_TIM_ConfigClockSource+0x168>
 8006764:	2b60      	cmp	r3, #96	; 0x60
 8006766:	d050      	beq.n	800680a <HAL_TIM_ConfigClockSource+0x116>
 8006768:	2b60      	cmp	r3, #96	; 0x60
 800676a:	d877      	bhi.n	800685c <HAL_TIM_ConfigClockSource+0x168>
 800676c:	2b50      	cmp	r3, #80	; 0x50
 800676e:	d03c      	beq.n	80067ea <HAL_TIM_ConfigClockSource+0xf6>
 8006770:	2b50      	cmp	r3, #80	; 0x50
 8006772:	d873      	bhi.n	800685c <HAL_TIM_ConfigClockSource+0x168>
 8006774:	2b40      	cmp	r3, #64	; 0x40
 8006776:	d058      	beq.n	800682a <HAL_TIM_ConfigClockSource+0x136>
 8006778:	2b40      	cmp	r3, #64	; 0x40
 800677a:	d86f      	bhi.n	800685c <HAL_TIM_ConfigClockSource+0x168>
 800677c:	2b30      	cmp	r3, #48	; 0x30
 800677e:	d064      	beq.n	800684a <HAL_TIM_ConfigClockSource+0x156>
 8006780:	2b30      	cmp	r3, #48	; 0x30
 8006782:	d86b      	bhi.n	800685c <HAL_TIM_ConfigClockSource+0x168>
 8006784:	2b20      	cmp	r3, #32
 8006786:	d060      	beq.n	800684a <HAL_TIM_ConfigClockSource+0x156>
 8006788:	2b20      	cmp	r3, #32
 800678a:	d867      	bhi.n	800685c <HAL_TIM_ConfigClockSource+0x168>
 800678c:	2b00      	cmp	r3, #0
 800678e:	d05c      	beq.n	800684a <HAL_TIM_ConfigClockSource+0x156>
 8006790:	2b10      	cmp	r3, #16
 8006792:	d05a      	beq.n	800684a <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8006794:	e062      	b.n	800685c <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	6818      	ldr	r0, [r3, #0]
 800679a:	683b      	ldr	r3, [r7, #0]
 800679c:	6899      	ldr	r1, [r3, #8]
 800679e:	683b      	ldr	r3, [r7, #0]
 80067a0:	685a      	ldr	r2, [r3, #4]
 80067a2:	683b      	ldr	r3, [r7, #0]
 80067a4:	68db      	ldr	r3, [r3, #12]
 80067a6:	f000 fb5b 	bl	8006e60 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	689b      	ldr	r3, [r3, #8]
 80067b0:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80067b8:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	68fa      	ldr	r2, [r7, #12]
 80067c0:	609a      	str	r2, [r3, #8]
      break;
 80067c2:	e04e      	b.n	8006862 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	6818      	ldr	r0, [r3, #0]
 80067c8:	683b      	ldr	r3, [r7, #0]
 80067ca:	6899      	ldr	r1, [r3, #8]
 80067cc:	683b      	ldr	r3, [r7, #0]
 80067ce:	685a      	ldr	r2, [r3, #4]
 80067d0:	683b      	ldr	r3, [r7, #0]
 80067d2:	68db      	ldr	r3, [r3, #12]
 80067d4:	f000 fb44 	bl	8006e60 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	689a      	ldr	r2, [r3, #8]
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80067e6:	609a      	str	r2, [r3, #8]
      break;
 80067e8:	e03b      	b.n	8006862 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	6818      	ldr	r0, [r3, #0]
 80067ee:	683b      	ldr	r3, [r7, #0]
 80067f0:	6859      	ldr	r1, [r3, #4]
 80067f2:	683b      	ldr	r3, [r7, #0]
 80067f4:	68db      	ldr	r3, [r3, #12]
 80067f6:	461a      	mov	r2, r3
 80067f8:	f000 fab8 	bl	8006d6c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	2150      	movs	r1, #80	; 0x50
 8006802:	4618      	mov	r0, r3
 8006804:	f000 fb11 	bl	8006e2a <TIM_ITRx_SetConfig>
      break;
 8006808:	e02b      	b.n	8006862 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	6818      	ldr	r0, [r3, #0]
 800680e:	683b      	ldr	r3, [r7, #0]
 8006810:	6859      	ldr	r1, [r3, #4]
 8006812:	683b      	ldr	r3, [r7, #0]
 8006814:	68db      	ldr	r3, [r3, #12]
 8006816:	461a      	mov	r2, r3
 8006818:	f000 fad7 	bl	8006dca <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	2160      	movs	r1, #96	; 0x60
 8006822:	4618      	mov	r0, r3
 8006824:	f000 fb01 	bl	8006e2a <TIM_ITRx_SetConfig>
      break;
 8006828:	e01b      	b.n	8006862 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	6818      	ldr	r0, [r3, #0]
 800682e:	683b      	ldr	r3, [r7, #0]
 8006830:	6859      	ldr	r1, [r3, #4]
 8006832:	683b      	ldr	r3, [r7, #0]
 8006834:	68db      	ldr	r3, [r3, #12]
 8006836:	461a      	mov	r2, r3
 8006838:	f000 fa98 	bl	8006d6c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	2140      	movs	r1, #64	; 0x40
 8006842:	4618      	mov	r0, r3
 8006844:	f000 faf1 	bl	8006e2a <TIM_ITRx_SetConfig>
      break;
 8006848:	e00b      	b.n	8006862 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681a      	ldr	r2, [r3, #0]
 800684e:	683b      	ldr	r3, [r7, #0]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	4619      	mov	r1, r3
 8006854:	4610      	mov	r0, r2
 8006856:	f000 fae8 	bl	8006e2a <TIM_ITRx_SetConfig>
        break;
 800685a:	e002      	b.n	8006862 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800685c:	bf00      	nop
 800685e:	e000      	b.n	8006862 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8006860:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	2201      	movs	r2, #1
 8006866:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	2200      	movs	r2, #0
 800686e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006872:	2300      	movs	r3, #0
}
 8006874:	4618      	mov	r0, r3
 8006876:	3710      	adds	r7, #16
 8006878:	46bd      	mov	sp, r7
 800687a:	bd80      	pop	{r7, pc}

0800687c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800687c:	b480      	push	{r7}
 800687e:	b083      	sub	sp, #12
 8006880:	af00      	add	r7, sp, #0
 8006882:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006884:	bf00      	nop
 8006886:	370c      	adds	r7, #12
 8006888:	46bd      	mov	sp, r7
 800688a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800688e:	4770      	bx	lr

08006890 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006890:	b480      	push	{r7}
 8006892:	b083      	sub	sp, #12
 8006894:	af00      	add	r7, sp, #0
 8006896:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006898:	bf00      	nop
 800689a:	370c      	adds	r7, #12
 800689c:	46bd      	mov	sp, r7
 800689e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a2:	4770      	bx	lr

080068a4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80068a4:	b480      	push	{r7}
 80068a6:	b083      	sub	sp, #12
 80068a8:	af00      	add	r7, sp, #0
 80068aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80068ac:	bf00      	nop
 80068ae:	370c      	adds	r7, #12
 80068b0:	46bd      	mov	sp, r7
 80068b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b6:	4770      	bx	lr

080068b8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80068b8:	b480      	push	{r7}
 80068ba:	b083      	sub	sp, #12
 80068bc:	af00      	add	r7, sp, #0
 80068be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80068c0:	bf00      	nop
 80068c2:	370c      	adds	r7, #12
 80068c4:	46bd      	mov	sp, r7
 80068c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ca:	4770      	bx	lr

080068cc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80068cc:	b480      	push	{r7}
 80068ce:	b085      	sub	sp, #20
 80068d0:	af00      	add	r7, sp, #0
 80068d2:	6078      	str	r0, [r7, #4]
 80068d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	4a40      	ldr	r2, [pc, #256]	; (80069e0 <TIM_Base_SetConfig+0x114>)
 80068e0:	4293      	cmp	r3, r2
 80068e2:	d013      	beq.n	800690c <TIM_Base_SetConfig+0x40>
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80068ea:	d00f      	beq.n	800690c <TIM_Base_SetConfig+0x40>
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	4a3d      	ldr	r2, [pc, #244]	; (80069e4 <TIM_Base_SetConfig+0x118>)
 80068f0:	4293      	cmp	r3, r2
 80068f2:	d00b      	beq.n	800690c <TIM_Base_SetConfig+0x40>
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	4a3c      	ldr	r2, [pc, #240]	; (80069e8 <TIM_Base_SetConfig+0x11c>)
 80068f8:	4293      	cmp	r3, r2
 80068fa:	d007      	beq.n	800690c <TIM_Base_SetConfig+0x40>
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	4a3b      	ldr	r2, [pc, #236]	; (80069ec <TIM_Base_SetConfig+0x120>)
 8006900:	4293      	cmp	r3, r2
 8006902:	d003      	beq.n	800690c <TIM_Base_SetConfig+0x40>
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	4a3a      	ldr	r2, [pc, #232]	; (80069f0 <TIM_Base_SetConfig+0x124>)
 8006908:	4293      	cmp	r3, r2
 800690a:	d108      	bne.n	800691e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006912:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006914:	683b      	ldr	r3, [r7, #0]
 8006916:	685b      	ldr	r3, [r3, #4]
 8006918:	68fa      	ldr	r2, [r7, #12]
 800691a:	4313      	orrs	r3, r2
 800691c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	4a2f      	ldr	r2, [pc, #188]	; (80069e0 <TIM_Base_SetConfig+0x114>)
 8006922:	4293      	cmp	r3, r2
 8006924:	d02b      	beq.n	800697e <TIM_Base_SetConfig+0xb2>
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800692c:	d027      	beq.n	800697e <TIM_Base_SetConfig+0xb2>
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	4a2c      	ldr	r2, [pc, #176]	; (80069e4 <TIM_Base_SetConfig+0x118>)
 8006932:	4293      	cmp	r3, r2
 8006934:	d023      	beq.n	800697e <TIM_Base_SetConfig+0xb2>
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	4a2b      	ldr	r2, [pc, #172]	; (80069e8 <TIM_Base_SetConfig+0x11c>)
 800693a:	4293      	cmp	r3, r2
 800693c:	d01f      	beq.n	800697e <TIM_Base_SetConfig+0xb2>
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	4a2a      	ldr	r2, [pc, #168]	; (80069ec <TIM_Base_SetConfig+0x120>)
 8006942:	4293      	cmp	r3, r2
 8006944:	d01b      	beq.n	800697e <TIM_Base_SetConfig+0xb2>
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	4a29      	ldr	r2, [pc, #164]	; (80069f0 <TIM_Base_SetConfig+0x124>)
 800694a:	4293      	cmp	r3, r2
 800694c:	d017      	beq.n	800697e <TIM_Base_SetConfig+0xb2>
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	4a28      	ldr	r2, [pc, #160]	; (80069f4 <TIM_Base_SetConfig+0x128>)
 8006952:	4293      	cmp	r3, r2
 8006954:	d013      	beq.n	800697e <TIM_Base_SetConfig+0xb2>
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	4a27      	ldr	r2, [pc, #156]	; (80069f8 <TIM_Base_SetConfig+0x12c>)
 800695a:	4293      	cmp	r3, r2
 800695c:	d00f      	beq.n	800697e <TIM_Base_SetConfig+0xb2>
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	4a26      	ldr	r2, [pc, #152]	; (80069fc <TIM_Base_SetConfig+0x130>)
 8006962:	4293      	cmp	r3, r2
 8006964:	d00b      	beq.n	800697e <TIM_Base_SetConfig+0xb2>
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	4a25      	ldr	r2, [pc, #148]	; (8006a00 <TIM_Base_SetConfig+0x134>)
 800696a:	4293      	cmp	r3, r2
 800696c:	d007      	beq.n	800697e <TIM_Base_SetConfig+0xb2>
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	4a24      	ldr	r2, [pc, #144]	; (8006a04 <TIM_Base_SetConfig+0x138>)
 8006972:	4293      	cmp	r3, r2
 8006974:	d003      	beq.n	800697e <TIM_Base_SetConfig+0xb2>
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	4a23      	ldr	r2, [pc, #140]	; (8006a08 <TIM_Base_SetConfig+0x13c>)
 800697a:	4293      	cmp	r3, r2
 800697c:	d108      	bne.n	8006990 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006984:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006986:	683b      	ldr	r3, [r7, #0]
 8006988:	68db      	ldr	r3, [r3, #12]
 800698a:	68fa      	ldr	r2, [r7, #12]
 800698c:	4313      	orrs	r3, r2
 800698e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006996:	683b      	ldr	r3, [r7, #0]
 8006998:	695b      	ldr	r3, [r3, #20]
 800699a:	4313      	orrs	r3, r2
 800699c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	68fa      	ldr	r2, [r7, #12]
 80069a2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80069a4:	683b      	ldr	r3, [r7, #0]
 80069a6:	689a      	ldr	r2, [r3, #8]
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80069ac:	683b      	ldr	r3, [r7, #0]
 80069ae:	681a      	ldr	r2, [r3, #0]
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	4a0a      	ldr	r2, [pc, #40]	; (80069e0 <TIM_Base_SetConfig+0x114>)
 80069b8:	4293      	cmp	r3, r2
 80069ba:	d003      	beq.n	80069c4 <TIM_Base_SetConfig+0xf8>
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	4a0c      	ldr	r2, [pc, #48]	; (80069f0 <TIM_Base_SetConfig+0x124>)
 80069c0:	4293      	cmp	r3, r2
 80069c2:	d103      	bne.n	80069cc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80069c4:	683b      	ldr	r3, [r7, #0]
 80069c6:	691a      	ldr	r2, [r3, #16]
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	2201      	movs	r2, #1
 80069d0:	615a      	str	r2, [r3, #20]
}
 80069d2:	bf00      	nop
 80069d4:	3714      	adds	r7, #20
 80069d6:	46bd      	mov	sp, r7
 80069d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069dc:	4770      	bx	lr
 80069de:	bf00      	nop
 80069e0:	40010000 	.word	0x40010000
 80069e4:	40000400 	.word	0x40000400
 80069e8:	40000800 	.word	0x40000800
 80069ec:	40000c00 	.word	0x40000c00
 80069f0:	40010400 	.word	0x40010400
 80069f4:	40014000 	.word	0x40014000
 80069f8:	40014400 	.word	0x40014400
 80069fc:	40014800 	.word	0x40014800
 8006a00:	40001800 	.word	0x40001800
 8006a04:	40001c00 	.word	0x40001c00
 8006a08:	40002000 	.word	0x40002000

08006a0c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006a0c:	b480      	push	{r7}
 8006a0e:	b087      	sub	sp, #28
 8006a10:	af00      	add	r7, sp, #0
 8006a12:	6078      	str	r0, [r7, #4]
 8006a14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	6a1b      	ldr	r3, [r3, #32]
 8006a1a:	f023 0201 	bic.w	r2, r3, #1
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	6a1b      	ldr	r3, [r3, #32]
 8006a26:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	685b      	ldr	r3, [r3, #4]
 8006a2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	699b      	ldr	r3, [r3, #24]
 8006a32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	f023 0303 	bic.w	r3, r3, #3
 8006a42:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006a44:	683b      	ldr	r3, [r7, #0]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	68fa      	ldr	r2, [r7, #12]
 8006a4a:	4313      	orrs	r3, r2
 8006a4c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006a4e:	697b      	ldr	r3, [r7, #20]
 8006a50:	f023 0302 	bic.w	r3, r3, #2
 8006a54:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006a56:	683b      	ldr	r3, [r7, #0]
 8006a58:	689b      	ldr	r3, [r3, #8]
 8006a5a:	697a      	ldr	r2, [r7, #20]
 8006a5c:	4313      	orrs	r3, r2
 8006a5e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	4a20      	ldr	r2, [pc, #128]	; (8006ae4 <TIM_OC1_SetConfig+0xd8>)
 8006a64:	4293      	cmp	r3, r2
 8006a66:	d003      	beq.n	8006a70 <TIM_OC1_SetConfig+0x64>
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	4a1f      	ldr	r2, [pc, #124]	; (8006ae8 <TIM_OC1_SetConfig+0xdc>)
 8006a6c:	4293      	cmp	r3, r2
 8006a6e:	d10c      	bne.n	8006a8a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006a70:	697b      	ldr	r3, [r7, #20]
 8006a72:	f023 0308 	bic.w	r3, r3, #8
 8006a76:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006a78:	683b      	ldr	r3, [r7, #0]
 8006a7a:	68db      	ldr	r3, [r3, #12]
 8006a7c:	697a      	ldr	r2, [r7, #20]
 8006a7e:	4313      	orrs	r3, r2
 8006a80:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006a82:	697b      	ldr	r3, [r7, #20]
 8006a84:	f023 0304 	bic.w	r3, r3, #4
 8006a88:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	4a15      	ldr	r2, [pc, #84]	; (8006ae4 <TIM_OC1_SetConfig+0xd8>)
 8006a8e:	4293      	cmp	r3, r2
 8006a90:	d003      	beq.n	8006a9a <TIM_OC1_SetConfig+0x8e>
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	4a14      	ldr	r2, [pc, #80]	; (8006ae8 <TIM_OC1_SetConfig+0xdc>)
 8006a96:	4293      	cmp	r3, r2
 8006a98:	d111      	bne.n	8006abe <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006a9a:	693b      	ldr	r3, [r7, #16]
 8006a9c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006aa0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006aa2:	693b      	ldr	r3, [r7, #16]
 8006aa4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006aa8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006aaa:	683b      	ldr	r3, [r7, #0]
 8006aac:	695b      	ldr	r3, [r3, #20]
 8006aae:	693a      	ldr	r2, [r7, #16]
 8006ab0:	4313      	orrs	r3, r2
 8006ab2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006ab4:	683b      	ldr	r3, [r7, #0]
 8006ab6:	699b      	ldr	r3, [r3, #24]
 8006ab8:	693a      	ldr	r2, [r7, #16]
 8006aba:	4313      	orrs	r3, r2
 8006abc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	693a      	ldr	r2, [r7, #16]
 8006ac2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	68fa      	ldr	r2, [r7, #12]
 8006ac8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006aca:	683b      	ldr	r3, [r7, #0]
 8006acc:	685a      	ldr	r2, [r3, #4]
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	697a      	ldr	r2, [r7, #20]
 8006ad6:	621a      	str	r2, [r3, #32]
}
 8006ad8:	bf00      	nop
 8006ada:	371c      	adds	r7, #28
 8006adc:	46bd      	mov	sp, r7
 8006ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae2:	4770      	bx	lr
 8006ae4:	40010000 	.word	0x40010000
 8006ae8:	40010400 	.word	0x40010400

08006aec <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006aec:	b480      	push	{r7}
 8006aee:	b087      	sub	sp, #28
 8006af0:	af00      	add	r7, sp, #0
 8006af2:	6078      	str	r0, [r7, #4]
 8006af4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	6a1b      	ldr	r3, [r3, #32]
 8006afa:	f023 0210 	bic.w	r2, r3, #16
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	6a1b      	ldr	r3, [r3, #32]
 8006b06:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	685b      	ldr	r3, [r3, #4]
 8006b0c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	699b      	ldr	r3, [r3, #24]
 8006b12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006b1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006b22:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006b24:	683b      	ldr	r3, [r7, #0]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	021b      	lsls	r3, r3, #8
 8006b2a:	68fa      	ldr	r2, [r7, #12]
 8006b2c:	4313      	orrs	r3, r2
 8006b2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006b30:	697b      	ldr	r3, [r7, #20]
 8006b32:	f023 0320 	bic.w	r3, r3, #32
 8006b36:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006b38:	683b      	ldr	r3, [r7, #0]
 8006b3a:	689b      	ldr	r3, [r3, #8]
 8006b3c:	011b      	lsls	r3, r3, #4
 8006b3e:	697a      	ldr	r2, [r7, #20]
 8006b40:	4313      	orrs	r3, r2
 8006b42:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	4a22      	ldr	r2, [pc, #136]	; (8006bd0 <TIM_OC2_SetConfig+0xe4>)
 8006b48:	4293      	cmp	r3, r2
 8006b4a:	d003      	beq.n	8006b54 <TIM_OC2_SetConfig+0x68>
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	4a21      	ldr	r2, [pc, #132]	; (8006bd4 <TIM_OC2_SetConfig+0xe8>)
 8006b50:	4293      	cmp	r3, r2
 8006b52:	d10d      	bne.n	8006b70 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006b54:	697b      	ldr	r3, [r7, #20]
 8006b56:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006b5a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006b5c:	683b      	ldr	r3, [r7, #0]
 8006b5e:	68db      	ldr	r3, [r3, #12]
 8006b60:	011b      	lsls	r3, r3, #4
 8006b62:	697a      	ldr	r2, [r7, #20]
 8006b64:	4313      	orrs	r3, r2
 8006b66:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006b68:	697b      	ldr	r3, [r7, #20]
 8006b6a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006b6e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	4a17      	ldr	r2, [pc, #92]	; (8006bd0 <TIM_OC2_SetConfig+0xe4>)
 8006b74:	4293      	cmp	r3, r2
 8006b76:	d003      	beq.n	8006b80 <TIM_OC2_SetConfig+0x94>
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	4a16      	ldr	r2, [pc, #88]	; (8006bd4 <TIM_OC2_SetConfig+0xe8>)
 8006b7c:	4293      	cmp	r3, r2
 8006b7e:	d113      	bne.n	8006ba8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006b80:	693b      	ldr	r3, [r7, #16]
 8006b82:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006b86:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006b88:	693b      	ldr	r3, [r7, #16]
 8006b8a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006b8e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006b90:	683b      	ldr	r3, [r7, #0]
 8006b92:	695b      	ldr	r3, [r3, #20]
 8006b94:	009b      	lsls	r3, r3, #2
 8006b96:	693a      	ldr	r2, [r7, #16]
 8006b98:	4313      	orrs	r3, r2
 8006b9a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006b9c:	683b      	ldr	r3, [r7, #0]
 8006b9e:	699b      	ldr	r3, [r3, #24]
 8006ba0:	009b      	lsls	r3, r3, #2
 8006ba2:	693a      	ldr	r2, [r7, #16]
 8006ba4:	4313      	orrs	r3, r2
 8006ba6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	693a      	ldr	r2, [r7, #16]
 8006bac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	68fa      	ldr	r2, [r7, #12]
 8006bb2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006bb4:	683b      	ldr	r3, [r7, #0]
 8006bb6:	685a      	ldr	r2, [r3, #4]
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	697a      	ldr	r2, [r7, #20]
 8006bc0:	621a      	str	r2, [r3, #32]
}
 8006bc2:	bf00      	nop
 8006bc4:	371c      	adds	r7, #28
 8006bc6:	46bd      	mov	sp, r7
 8006bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bcc:	4770      	bx	lr
 8006bce:	bf00      	nop
 8006bd0:	40010000 	.word	0x40010000
 8006bd4:	40010400 	.word	0x40010400

08006bd8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006bd8:	b480      	push	{r7}
 8006bda:	b087      	sub	sp, #28
 8006bdc:	af00      	add	r7, sp, #0
 8006bde:	6078      	str	r0, [r7, #4]
 8006be0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	6a1b      	ldr	r3, [r3, #32]
 8006be6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	6a1b      	ldr	r3, [r3, #32]
 8006bf2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	685b      	ldr	r3, [r3, #4]
 8006bf8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	69db      	ldr	r3, [r3, #28]
 8006bfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	f023 0303 	bic.w	r3, r3, #3
 8006c0e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006c10:	683b      	ldr	r3, [r7, #0]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	68fa      	ldr	r2, [r7, #12]
 8006c16:	4313      	orrs	r3, r2
 8006c18:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006c1a:	697b      	ldr	r3, [r7, #20]
 8006c1c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006c20:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006c22:	683b      	ldr	r3, [r7, #0]
 8006c24:	689b      	ldr	r3, [r3, #8]
 8006c26:	021b      	lsls	r3, r3, #8
 8006c28:	697a      	ldr	r2, [r7, #20]
 8006c2a:	4313      	orrs	r3, r2
 8006c2c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	4a21      	ldr	r2, [pc, #132]	; (8006cb8 <TIM_OC3_SetConfig+0xe0>)
 8006c32:	4293      	cmp	r3, r2
 8006c34:	d003      	beq.n	8006c3e <TIM_OC3_SetConfig+0x66>
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	4a20      	ldr	r2, [pc, #128]	; (8006cbc <TIM_OC3_SetConfig+0xe4>)
 8006c3a:	4293      	cmp	r3, r2
 8006c3c:	d10d      	bne.n	8006c5a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006c3e:	697b      	ldr	r3, [r7, #20]
 8006c40:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006c44:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006c46:	683b      	ldr	r3, [r7, #0]
 8006c48:	68db      	ldr	r3, [r3, #12]
 8006c4a:	021b      	lsls	r3, r3, #8
 8006c4c:	697a      	ldr	r2, [r7, #20]
 8006c4e:	4313      	orrs	r3, r2
 8006c50:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006c52:	697b      	ldr	r3, [r7, #20]
 8006c54:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006c58:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	4a16      	ldr	r2, [pc, #88]	; (8006cb8 <TIM_OC3_SetConfig+0xe0>)
 8006c5e:	4293      	cmp	r3, r2
 8006c60:	d003      	beq.n	8006c6a <TIM_OC3_SetConfig+0x92>
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	4a15      	ldr	r2, [pc, #84]	; (8006cbc <TIM_OC3_SetConfig+0xe4>)
 8006c66:	4293      	cmp	r3, r2
 8006c68:	d113      	bne.n	8006c92 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006c6a:	693b      	ldr	r3, [r7, #16]
 8006c6c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006c70:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006c72:	693b      	ldr	r3, [r7, #16]
 8006c74:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006c78:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006c7a:	683b      	ldr	r3, [r7, #0]
 8006c7c:	695b      	ldr	r3, [r3, #20]
 8006c7e:	011b      	lsls	r3, r3, #4
 8006c80:	693a      	ldr	r2, [r7, #16]
 8006c82:	4313      	orrs	r3, r2
 8006c84:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006c86:	683b      	ldr	r3, [r7, #0]
 8006c88:	699b      	ldr	r3, [r3, #24]
 8006c8a:	011b      	lsls	r3, r3, #4
 8006c8c:	693a      	ldr	r2, [r7, #16]
 8006c8e:	4313      	orrs	r3, r2
 8006c90:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	693a      	ldr	r2, [r7, #16]
 8006c96:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	68fa      	ldr	r2, [r7, #12]
 8006c9c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006c9e:	683b      	ldr	r3, [r7, #0]
 8006ca0:	685a      	ldr	r2, [r3, #4]
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	697a      	ldr	r2, [r7, #20]
 8006caa:	621a      	str	r2, [r3, #32]
}
 8006cac:	bf00      	nop
 8006cae:	371c      	adds	r7, #28
 8006cb0:	46bd      	mov	sp, r7
 8006cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cb6:	4770      	bx	lr
 8006cb8:	40010000 	.word	0x40010000
 8006cbc:	40010400 	.word	0x40010400

08006cc0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006cc0:	b480      	push	{r7}
 8006cc2:	b087      	sub	sp, #28
 8006cc4:	af00      	add	r7, sp, #0
 8006cc6:	6078      	str	r0, [r7, #4]
 8006cc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	6a1b      	ldr	r3, [r3, #32]
 8006cce:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	6a1b      	ldr	r3, [r3, #32]
 8006cda:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	685b      	ldr	r3, [r3, #4]
 8006ce0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	69db      	ldr	r3, [r3, #28]
 8006ce6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006cee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006cf6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006cf8:	683b      	ldr	r3, [r7, #0]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	021b      	lsls	r3, r3, #8
 8006cfe:	68fa      	ldr	r2, [r7, #12]
 8006d00:	4313      	orrs	r3, r2
 8006d02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006d04:	693b      	ldr	r3, [r7, #16]
 8006d06:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006d0a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006d0c:	683b      	ldr	r3, [r7, #0]
 8006d0e:	689b      	ldr	r3, [r3, #8]
 8006d10:	031b      	lsls	r3, r3, #12
 8006d12:	693a      	ldr	r2, [r7, #16]
 8006d14:	4313      	orrs	r3, r2
 8006d16:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	4a12      	ldr	r2, [pc, #72]	; (8006d64 <TIM_OC4_SetConfig+0xa4>)
 8006d1c:	4293      	cmp	r3, r2
 8006d1e:	d003      	beq.n	8006d28 <TIM_OC4_SetConfig+0x68>
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	4a11      	ldr	r2, [pc, #68]	; (8006d68 <TIM_OC4_SetConfig+0xa8>)
 8006d24:	4293      	cmp	r3, r2
 8006d26:	d109      	bne.n	8006d3c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006d28:	697b      	ldr	r3, [r7, #20]
 8006d2a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006d2e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006d30:	683b      	ldr	r3, [r7, #0]
 8006d32:	695b      	ldr	r3, [r3, #20]
 8006d34:	019b      	lsls	r3, r3, #6
 8006d36:	697a      	ldr	r2, [r7, #20]
 8006d38:	4313      	orrs	r3, r2
 8006d3a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	697a      	ldr	r2, [r7, #20]
 8006d40:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	68fa      	ldr	r2, [r7, #12]
 8006d46:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006d48:	683b      	ldr	r3, [r7, #0]
 8006d4a:	685a      	ldr	r2, [r3, #4]
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	693a      	ldr	r2, [r7, #16]
 8006d54:	621a      	str	r2, [r3, #32]
}
 8006d56:	bf00      	nop
 8006d58:	371c      	adds	r7, #28
 8006d5a:	46bd      	mov	sp, r7
 8006d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d60:	4770      	bx	lr
 8006d62:	bf00      	nop
 8006d64:	40010000 	.word	0x40010000
 8006d68:	40010400 	.word	0x40010400

08006d6c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006d6c:	b480      	push	{r7}
 8006d6e:	b087      	sub	sp, #28
 8006d70:	af00      	add	r7, sp, #0
 8006d72:	60f8      	str	r0, [r7, #12]
 8006d74:	60b9      	str	r1, [r7, #8]
 8006d76:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	6a1b      	ldr	r3, [r3, #32]
 8006d7c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	6a1b      	ldr	r3, [r3, #32]
 8006d82:	f023 0201 	bic.w	r2, r3, #1
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	699b      	ldr	r3, [r3, #24]
 8006d8e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006d90:	693b      	ldr	r3, [r7, #16]
 8006d92:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006d96:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	011b      	lsls	r3, r3, #4
 8006d9c:	693a      	ldr	r2, [r7, #16]
 8006d9e:	4313      	orrs	r3, r2
 8006da0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006da2:	697b      	ldr	r3, [r7, #20]
 8006da4:	f023 030a 	bic.w	r3, r3, #10
 8006da8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006daa:	697a      	ldr	r2, [r7, #20]
 8006dac:	68bb      	ldr	r3, [r7, #8]
 8006dae:	4313      	orrs	r3, r2
 8006db0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	693a      	ldr	r2, [r7, #16]
 8006db6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	697a      	ldr	r2, [r7, #20]
 8006dbc:	621a      	str	r2, [r3, #32]
}
 8006dbe:	bf00      	nop
 8006dc0:	371c      	adds	r7, #28
 8006dc2:	46bd      	mov	sp, r7
 8006dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc8:	4770      	bx	lr

08006dca <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006dca:	b480      	push	{r7}
 8006dcc:	b087      	sub	sp, #28
 8006dce:	af00      	add	r7, sp, #0
 8006dd0:	60f8      	str	r0, [r7, #12]
 8006dd2:	60b9      	str	r1, [r7, #8]
 8006dd4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	6a1b      	ldr	r3, [r3, #32]
 8006dda:	f023 0210 	bic.w	r2, r3, #16
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	699b      	ldr	r3, [r3, #24]
 8006de6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	6a1b      	ldr	r3, [r3, #32]
 8006dec:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006dee:	697b      	ldr	r3, [r7, #20]
 8006df0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006df4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	031b      	lsls	r3, r3, #12
 8006dfa:	697a      	ldr	r2, [r7, #20]
 8006dfc:	4313      	orrs	r3, r2
 8006dfe:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006e00:	693b      	ldr	r3, [r7, #16]
 8006e02:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006e06:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006e08:	68bb      	ldr	r3, [r7, #8]
 8006e0a:	011b      	lsls	r3, r3, #4
 8006e0c:	693a      	ldr	r2, [r7, #16]
 8006e0e:	4313      	orrs	r3, r2
 8006e10:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	697a      	ldr	r2, [r7, #20]
 8006e16:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	693a      	ldr	r2, [r7, #16]
 8006e1c:	621a      	str	r2, [r3, #32]
}
 8006e1e:	bf00      	nop
 8006e20:	371c      	adds	r7, #28
 8006e22:	46bd      	mov	sp, r7
 8006e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e28:	4770      	bx	lr

08006e2a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006e2a:	b480      	push	{r7}
 8006e2c:	b085      	sub	sp, #20
 8006e2e:	af00      	add	r7, sp, #0
 8006e30:	6078      	str	r0, [r7, #4]
 8006e32:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	689b      	ldr	r3, [r3, #8]
 8006e38:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e40:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006e42:	683a      	ldr	r2, [r7, #0]
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	4313      	orrs	r3, r2
 8006e48:	f043 0307 	orr.w	r3, r3, #7
 8006e4c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	68fa      	ldr	r2, [r7, #12]
 8006e52:	609a      	str	r2, [r3, #8]
}
 8006e54:	bf00      	nop
 8006e56:	3714      	adds	r7, #20
 8006e58:	46bd      	mov	sp, r7
 8006e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e5e:	4770      	bx	lr

08006e60 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006e60:	b480      	push	{r7}
 8006e62:	b087      	sub	sp, #28
 8006e64:	af00      	add	r7, sp, #0
 8006e66:	60f8      	str	r0, [r7, #12]
 8006e68:	60b9      	str	r1, [r7, #8]
 8006e6a:	607a      	str	r2, [r7, #4]
 8006e6c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	689b      	ldr	r3, [r3, #8]
 8006e72:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006e74:	697b      	ldr	r3, [r7, #20]
 8006e76:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006e7a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006e7c:	683b      	ldr	r3, [r7, #0]
 8006e7e:	021a      	lsls	r2, r3, #8
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	431a      	orrs	r2, r3
 8006e84:	68bb      	ldr	r3, [r7, #8]
 8006e86:	4313      	orrs	r3, r2
 8006e88:	697a      	ldr	r2, [r7, #20]
 8006e8a:	4313      	orrs	r3, r2
 8006e8c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	697a      	ldr	r2, [r7, #20]
 8006e92:	609a      	str	r2, [r3, #8]
}
 8006e94:	bf00      	nop
 8006e96:	371c      	adds	r7, #28
 8006e98:	46bd      	mov	sp, r7
 8006e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e9e:	4770      	bx	lr

08006ea0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006ea0:	b480      	push	{r7}
 8006ea2:	b087      	sub	sp, #28
 8006ea4:	af00      	add	r7, sp, #0
 8006ea6:	60f8      	str	r0, [r7, #12]
 8006ea8:	60b9      	str	r1, [r7, #8]
 8006eaa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006eac:	68bb      	ldr	r3, [r7, #8]
 8006eae:	f003 031f 	and.w	r3, r3, #31
 8006eb2:	2201      	movs	r2, #1
 8006eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8006eb8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	6a1a      	ldr	r2, [r3, #32]
 8006ebe:	697b      	ldr	r3, [r7, #20]
 8006ec0:	43db      	mvns	r3, r3
 8006ec2:	401a      	ands	r2, r3
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	6a1a      	ldr	r2, [r3, #32]
 8006ecc:	68bb      	ldr	r3, [r7, #8]
 8006ece:	f003 031f 	and.w	r3, r3, #31
 8006ed2:	6879      	ldr	r1, [r7, #4]
 8006ed4:	fa01 f303 	lsl.w	r3, r1, r3
 8006ed8:	431a      	orrs	r2, r3
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	621a      	str	r2, [r3, #32]
}
 8006ede:	bf00      	nop
 8006ee0:	371c      	adds	r7, #28
 8006ee2:	46bd      	mov	sp, r7
 8006ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee8:	4770      	bx	lr
	...

08006eec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006eec:	b480      	push	{r7}
 8006eee:	b085      	sub	sp, #20
 8006ef0:	af00      	add	r7, sp, #0
 8006ef2:	6078      	str	r0, [r7, #4]
 8006ef4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006efc:	2b01      	cmp	r3, #1
 8006efe:	d101      	bne.n	8006f04 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006f00:	2302      	movs	r3, #2
 8006f02:	e05a      	b.n	8006fba <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	2201      	movs	r2, #1
 8006f08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	2202      	movs	r2, #2
 8006f10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	685b      	ldr	r3, [r3, #4]
 8006f1a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	689b      	ldr	r3, [r3, #8]
 8006f22:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f2a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006f2c:	683b      	ldr	r3, [r7, #0]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	68fa      	ldr	r2, [r7, #12]
 8006f32:	4313      	orrs	r3, r2
 8006f34:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	68fa      	ldr	r2, [r7, #12]
 8006f3c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	4a21      	ldr	r2, [pc, #132]	; (8006fc8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006f44:	4293      	cmp	r3, r2
 8006f46:	d022      	beq.n	8006f8e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f50:	d01d      	beq.n	8006f8e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	4a1d      	ldr	r2, [pc, #116]	; (8006fcc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006f58:	4293      	cmp	r3, r2
 8006f5a:	d018      	beq.n	8006f8e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	4a1b      	ldr	r2, [pc, #108]	; (8006fd0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006f62:	4293      	cmp	r3, r2
 8006f64:	d013      	beq.n	8006f8e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	4a1a      	ldr	r2, [pc, #104]	; (8006fd4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006f6c:	4293      	cmp	r3, r2
 8006f6e:	d00e      	beq.n	8006f8e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	4a18      	ldr	r2, [pc, #96]	; (8006fd8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006f76:	4293      	cmp	r3, r2
 8006f78:	d009      	beq.n	8006f8e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	4a17      	ldr	r2, [pc, #92]	; (8006fdc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006f80:	4293      	cmp	r3, r2
 8006f82:	d004      	beq.n	8006f8e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	4a15      	ldr	r2, [pc, #84]	; (8006fe0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006f8a:	4293      	cmp	r3, r2
 8006f8c:	d10c      	bne.n	8006fa8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006f8e:	68bb      	ldr	r3, [r7, #8]
 8006f90:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006f94:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006f96:	683b      	ldr	r3, [r7, #0]
 8006f98:	685b      	ldr	r3, [r3, #4]
 8006f9a:	68ba      	ldr	r2, [r7, #8]
 8006f9c:	4313      	orrs	r3, r2
 8006f9e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	68ba      	ldr	r2, [r7, #8]
 8006fa6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	2201      	movs	r2, #1
 8006fac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	2200      	movs	r2, #0
 8006fb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006fb8:	2300      	movs	r3, #0
}
 8006fba:	4618      	mov	r0, r3
 8006fbc:	3714      	adds	r7, #20
 8006fbe:	46bd      	mov	sp, r7
 8006fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc4:	4770      	bx	lr
 8006fc6:	bf00      	nop
 8006fc8:	40010000 	.word	0x40010000
 8006fcc:	40000400 	.word	0x40000400
 8006fd0:	40000800 	.word	0x40000800
 8006fd4:	40000c00 	.word	0x40000c00
 8006fd8:	40010400 	.word	0x40010400
 8006fdc:	40014000 	.word	0x40014000
 8006fe0:	40001800 	.word	0x40001800

08006fe4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006fe4:	b480      	push	{r7}
 8006fe6:	b085      	sub	sp, #20
 8006fe8:	af00      	add	r7, sp, #0
 8006fea:	6078      	str	r0, [r7, #4]
 8006fec:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006fee:	2300      	movs	r3, #0
 8006ff0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006ff8:	2b01      	cmp	r3, #1
 8006ffa:	d101      	bne.n	8007000 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006ffc:	2302      	movs	r3, #2
 8006ffe:	e03d      	b.n	800707c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	2201      	movs	r2, #1
 8007004:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800700e:	683b      	ldr	r3, [r7, #0]
 8007010:	68db      	ldr	r3, [r3, #12]
 8007012:	4313      	orrs	r3, r2
 8007014:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800701c:	683b      	ldr	r3, [r7, #0]
 800701e:	689b      	ldr	r3, [r3, #8]
 8007020:	4313      	orrs	r3, r2
 8007022:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800702a:	683b      	ldr	r3, [r7, #0]
 800702c:	685b      	ldr	r3, [r3, #4]
 800702e:	4313      	orrs	r3, r2
 8007030:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007038:	683b      	ldr	r3, [r7, #0]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	4313      	orrs	r3, r2
 800703e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007046:	683b      	ldr	r3, [r7, #0]
 8007048:	691b      	ldr	r3, [r3, #16]
 800704a:	4313      	orrs	r3, r2
 800704c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8007054:	683b      	ldr	r3, [r7, #0]
 8007056:	695b      	ldr	r3, [r3, #20]
 8007058:	4313      	orrs	r3, r2
 800705a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007062:	683b      	ldr	r3, [r7, #0]
 8007064:	69db      	ldr	r3, [r3, #28]
 8007066:	4313      	orrs	r3, r2
 8007068:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	68fa      	ldr	r2, [r7, #12]
 8007070:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	2200      	movs	r2, #0
 8007076:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800707a:	2300      	movs	r3, #0
}
 800707c:	4618      	mov	r0, r3
 800707e:	3714      	adds	r7, #20
 8007080:	46bd      	mov	sp, r7
 8007082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007086:	4770      	bx	lr

08007088 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007088:	b480      	push	{r7}
 800708a:	b083      	sub	sp, #12
 800708c:	af00      	add	r7, sp, #0
 800708e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007090:	bf00      	nop
 8007092:	370c      	adds	r7, #12
 8007094:	46bd      	mov	sp, r7
 8007096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800709a:	4770      	bx	lr

0800709c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800709c:	b480      	push	{r7}
 800709e:	b083      	sub	sp, #12
 80070a0:	af00      	add	r7, sp, #0
 80070a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80070a4:	bf00      	nop
 80070a6:	370c      	adds	r7, #12
 80070a8:	46bd      	mov	sp, r7
 80070aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ae:	4770      	bx	lr

080070b0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80070b0:	b580      	push	{r7, lr}
 80070b2:	b082      	sub	sp, #8
 80070b4:	af00      	add	r7, sp, #0
 80070b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d101      	bne.n	80070c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80070be:	2301      	movs	r3, #1
 80070c0:	e03f      	b.n	8007142 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80070c8:	b2db      	uxtb	r3, r3
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d106      	bne.n	80070dc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	2200      	movs	r2, #0
 80070d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80070d6:	6878      	ldr	r0, [r7, #4]
 80070d8:	f7fc f972 	bl	80033c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	2224      	movs	r2, #36	; 0x24
 80070e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	68da      	ldr	r2, [r3, #12]
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80070f2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80070f4:	6878      	ldr	r0, [r7, #4]
 80070f6:	f000 fe0b 	bl	8007d10 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	691a      	ldr	r2, [r3, #16]
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007108:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	695a      	ldr	r2, [r3, #20]
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007118:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	68da      	ldr	r2, [r3, #12]
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007128:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	2200      	movs	r2, #0
 800712e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	2220      	movs	r2, #32
 8007134:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	2220      	movs	r2, #32
 800713c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007140:	2300      	movs	r3, #0
}
 8007142:	4618      	mov	r0, r3
 8007144:	3708      	adds	r7, #8
 8007146:	46bd      	mov	sp, r7
 8007148:	bd80      	pop	{r7, pc}

0800714a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800714a:	b580      	push	{r7, lr}
 800714c:	b08a      	sub	sp, #40	; 0x28
 800714e:	af02      	add	r7, sp, #8
 8007150:	60f8      	str	r0, [r7, #12]
 8007152:	60b9      	str	r1, [r7, #8]
 8007154:	603b      	str	r3, [r7, #0]
 8007156:	4613      	mov	r3, r2
 8007158:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800715a:	2300      	movs	r3, #0
 800715c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007164:	b2db      	uxtb	r3, r3
 8007166:	2b20      	cmp	r3, #32
 8007168:	d17c      	bne.n	8007264 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800716a:	68bb      	ldr	r3, [r7, #8]
 800716c:	2b00      	cmp	r3, #0
 800716e:	d002      	beq.n	8007176 <HAL_UART_Transmit+0x2c>
 8007170:	88fb      	ldrh	r3, [r7, #6]
 8007172:	2b00      	cmp	r3, #0
 8007174:	d101      	bne.n	800717a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007176:	2301      	movs	r3, #1
 8007178:	e075      	b.n	8007266 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007180:	2b01      	cmp	r3, #1
 8007182:	d101      	bne.n	8007188 <HAL_UART_Transmit+0x3e>
 8007184:	2302      	movs	r3, #2
 8007186:	e06e      	b.n	8007266 <HAL_UART_Transmit+0x11c>
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	2201      	movs	r2, #1
 800718c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	2200      	movs	r2, #0
 8007194:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	2221      	movs	r2, #33	; 0x21
 800719a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800719e:	f7fc fe35 	bl	8003e0c <HAL_GetTick>
 80071a2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	88fa      	ldrh	r2, [r7, #6]
 80071a8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	88fa      	ldrh	r2, [r7, #6]
 80071ae:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	689b      	ldr	r3, [r3, #8]
 80071b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80071b8:	d108      	bne.n	80071cc <HAL_UART_Transmit+0x82>
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	691b      	ldr	r3, [r3, #16]
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d104      	bne.n	80071cc <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80071c2:	2300      	movs	r3, #0
 80071c4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80071c6:	68bb      	ldr	r3, [r7, #8]
 80071c8:	61bb      	str	r3, [r7, #24]
 80071ca:	e003      	b.n	80071d4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80071cc:	68bb      	ldr	r3, [r7, #8]
 80071ce:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80071d0:	2300      	movs	r3, #0
 80071d2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	2200      	movs	r2, #0
 80071d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80071dc:	e02a      	b.n	8007234 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80071de:	683b      	ldr	r3, [r7, #0]
 80071e0:	9300      	str	r3, [sp, #0]
 80071e2:	697b      	ldr	r3, [r7, #20]
 80071e4:	2200      	movs	r2, #0
 80071e6:	2180      	movs	r1, #128	; 0x80
 80071e8:	68f8      	ldr	r0, [r7, #12]
 80071ea:	f000 fb8d 	bl	8007908 <UART_WaitOnFlagUntilTimeout>
 80071ee:	4603      	mov	r3, r0
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d001      	beq.n	80071f8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80071f4:	2303      	movs	r3, #3
 80071f6:	e036      	b.n	8007266 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80071f8:	69fb      	ldr	r3, [r7, #28]
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d10b      	bne.n	8007216 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80071fe:	69bb      	ldr	r3, [r7, #24]
 8007200:	881b      	ldrh	r3, [r3, #0]
 8007202:	461a      	mov	r2, r3
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800720c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800720e:	69bb      	ldr	r3, [r7, #24]
 8007210:	3302      	adds	r3, #2
 8007212:	61bb      	str	r3, [r7, #24]
 8007214:	e007      	b.n	8007226 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007216:	69fb      	ldr	r3, [r7, #28]
 8007218:	781a      	ldrb	r2, [r3, #0]
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007220:	69fb      	ldr	r3, [r7, #28]
 8007222:	3301      	adds	r3, #1
 8007224:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800722a:	b29b      	uxth	r3, r3
 800722c:	3b01      	subs	r3, #1
 800722e:	b29a      	uxth	r2, r3
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007238:	b29b      	uxth	r3, r3
 800723a:	2b00      	cmp	r3, #0
 800723c:	d1cf      	bne.n	80071de <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800723e:	683b      	ldr	r3, [r7, #0]
 8007240:	9300      	str	r3, [sp, #0]
 8007242:	697b      	ldr	r3, [r7, #20]
 8007244:	2200      	movs	r2, #0
 8007246:	2140      	movs	r1, #64	; 0x40
 8007248:	68f8      	ldr	r0, [r7, #12]
 800724a:	f000 fb5d 	bl	8007908 <UART_WaitOnFlagUntilTimeout>
 800724e:	4603      	mov	r3, r0
 8007250:	2b00      	cmp	r3, #0
 8007252:	d001      	beq.n	8007258 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8007254:	2303      	movs	r3, #3
 8007256:	e006      	b.n	8007266 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	2220      	movs	r2, #32
 800725c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8007260:	2300      	movs	r3, #0
 8007262:	e000      	b.n	8007266 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8007264:	2302      	movs	r3, #2
  }
}
 8007266:	4618      	mov	r0, r3
 8007268:	3720      	adds	r7, #32
 800726a:	46bd      	mov	sp, r7
 800726c:	bd80      	pop	{r7, pc}

0800726e <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800726e:	b480      	push	{r7}
 8007270:	b085      	sub	sp, #20
 8007272:	af00      	add	r7, sp, #0
 8007274:	60f8      	str	r0, [r7, #12]
 8007276:	60b9      	str	r1, [r7, #8]
 8007278:	4613      	mov	r3, r2
 800727a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007282:	b2db      	uxtb	r3, r3
 8007284:	2b20      	cmp	r3, #32
 8007286:	d130      	bne.n	80072ea <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007288:	68bb      	ldr	r3, [r7, #8]
 800728a:	2b00      	cmp	r3, #0
 800728c:	d002      	beq.n	8007294 <HAL_UART_Transmit_IT+0x26>
 800728e:	88fb      	ldrh	r3, [r7, #6]
 8007290:	2b00      	cmp	r3, #0
 8007292:	d101      	bne.n	8007298 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8007294:	2301      	movs	r3, #1
 8007296:	e029      	b.n	80072ec <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800729e:	2b01      	cmp	r3, #1
 80072a0:	d101      	bne.n	80072a6 <HAL_UART_Transmit_IT+0x38>
 80072a2:	2302      	movs	r3, #2
 80072a4:	e022      	b.n	80072ec <HAL_UART_Transmit_IT+0x7e>
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	2201      	movs	r2, #1
 80072aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	68ba      	ldr	r2, [r7, #8]
 80072b2:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	88fa      	ldrh	r2, [r7, #6]
 80072b8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	88fa      	ldrh	r2, [r7, #6]
 80072be:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	2200      	movs	r2, #0
 80072c4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	2221      	movs	r2, #33	; 0x21
 80072ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	2200      	movs	r2, #0
 80072d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	68da      	ldr	r2, [r3, #12]
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80072e4:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80072e6:	2300      	movs	r3, #0
 80072e8:	e000      	b.n	80072ec <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 80072ea:	2302      	movs	r3, #2
  }
}
 80072ec:	4618      	mov	r0, r3
 80072ee:	3714      	adds	r7, #20
 80072f0:	46bd      	mov	sp, r7
 80072f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f6:	4770      	bx	lr

080072f8 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80072f8:	b580      	push	{r7, lr}
 80072fa:	b084      	sub	sp, #16
 80072fc:	af00      	add	r7, sp, #0
 80072fe:	60f8      	str	r0, [r7, #12]
 8007300:	60b9      	str	r1, [r7, #8]
 8007302:	4613      	mov	r3, r2
 8007304:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800730c:	b2db      	uxtb	r3, r3
 800730e:	2b20      	cmp	r3, #32
 8007310:	d11d      	bne.n	800734e <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8007312:	68bb      	ldr	r3, [r7, #8]
 8007314:	2b00      	cmp	r3, #0
 8007316:	d002      	beq.n	800731e <HAL_UART_Receive_DMA+0x26>
 8007318:	88fb      	ldrh	r3, [r7, #6]
 800731a:	2b00      	cmp	r3, #0
 800731c:	d101      	bne.n	8007322 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800731e:	2301      	movs	r3, #1
 8007320:	e016      	b.n	8007350 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007328:	2b01      	cmp	r3, #1
 800732a:	d101      	bne.n	8007330 <HAL_UART_Receive_DMA+0x38>
 800732c:	2302      	movs	r3, #2
 800732e:	e00f      	b.n	8007350 <HAL_UART_Receive_DMA+0x58>
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	2201      	movs	r2, #1
 8007334:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	2200      	movs	r2, #0
 800733c:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_DMA(huart, pData, Size));
 800733e:	88fb      	ldrh	r3, [r7, #6]
 8007340:	461a      	mov	r2, r3
 8007342:	68b9      	ldr	r1, [r7, #8]
 8007344:	68f8      	ldr	r0, [r7, #12]
 8007346:	f000 fb29 	bl	800799c <UART_Start_Receive_DMA>
 800734a:	4603      	mov	r3, r0
 800734c:	e000      	b.n	8007350 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 800734e:	2302      	movs	r3, #2
  }
}
 8007350:	4618      	mov	r0, r3
 8007352:	3710      	adds	r7, #16
 8007354:	46bd      	mov	sp, r7
 8007356:	bd80      	pop	{r7, pc}

08007358 <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 8007358:	b580      	push	{r7, lr}
 800735a:	b082      	sub	sp, #8
 800735c:	af00      	add	r7, sp, #0
 800735e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	68da      	ldr	r2, [r3, #12]
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800736e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	695a      	ldr	r2, [r3, #20]
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	f022 0201 	bic.w	r2, r2, #1
 800737e:	615a      	str	r2, [r3, #20]

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007384:	2b01      	cmp	r3, #1
 8007386:	d107      	bne.n	8007398 <HAL_UART_AbortReceive+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	68da      	ldr	r2, [r3, #12]
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	f022 0210 	bic.w	r2, r2, #16
 8007396:	60da      	str	r2, [r3, #12]
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	695b      	ldr	r3, [r3, #20]
 800739e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80073a2:	2b40      	cmp	r3, #64	; 0x40
 80073a4:	d124      	bne.n	80073f0 <HAL_UART_AbortReceive+0x98>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	695a      	ldr	r2, [r3, #20]
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80073b4:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Rx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d018      	beq.n	80073f0 <HAL_UART_AbortReceive+0x98>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073c2:	2200      	movs	r2, #0
 80073c4:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073ca:	4618      	mov	r0, r3
 80073cc:	f7fd f998 	bl	8004700 <HAL_DMA_Abort>
 80073d0:	4603      	mov	r3, r0
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d00c      	beq.n	80073f0 <HAL_UART_AbortReceive+0x98>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073da:	4618      	mov	r0, r3
 80073dc:	f7fd fbac 	bl	8004b38 <HAL_DMA_GetError>
 80073e0:	4603      	mov	r3, r0
 80073e2:	2b20      	cmp	r3, #32
 80073e4:	d104      	bne.n	80073f0 <HAL_UART_AbortReceive+0x98>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	2210      	movs	r2, #16
 80073ea:	641a      	str	r2, [r3, #64]	; 0x40

          return HAL_TIMEOUT;
 80073ec:	2303      	movs	r3, #3
 80073ee:	e00a      	b.n	8007406 <HAL_UART_AbortReceive+0xae>
      }
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0x00U;
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	2200      	movs	r2, #0
 80073f4:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	2220      	movs	r2, #32
 80073fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	2200      	movs	r2, #0
 8007402:	631a      	str	r2, [r3, #48]	; 0x30

  return HAL_OK;
 8007404:	2300      	movs	r3, #0
}
 8007406:	4618      	mov	r0, r3
 8007408:	3708      	adds	r7, #8
 800740a:	46bd      	mov	sp, r7
 800740c:	bd80      	pop	{r7, pc}
	...

08007410 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007410:	b580      	push	{r7, lr}
 8007412:	b08a      	sub	sp, #40	; 0x28
 8007414:	af00      	add	r7, sp, #0
 8007416:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	68db      	ldr	r3, [r3, #12]
 8007426:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	695b      	ldr	r3, [r3, #20]
 800742e:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8007430:	2300      	movs	r3, #0
 8007432:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8007434:	2300      	movs	r3, #0
 8007436:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007438:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800743a:	f003 030f 	and.w	r3, r3, #15
 800743e:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8007440:	69bb      	ldr	r3, [r7, #24]
 8007442:	2b00      	cmp	r3, #0
 8007444:	d10d      	bne.n	8007462 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007446:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007448:	f003 0320 	and.w	r3, r3, #32
 800744c:	2b00      	cmp	r3, #0
 800744e:	d008      	beq.n	8007462 <HAL_UART_IRQHandler+0x52>
 8007450:	6a3b      	ldr	r3, [r7, #32]
 8007452:	f003 0320 	and.w	r3, r3, #32
 8007456:	2b00      	cmp	r3, #0
 8007458:	d003      	beq.n	8007462 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800745a:	6878      	ldr	r0, [r7, #4]
 800745c:	f000 fbc1 	bl	8007be2 <UART_Receive_IT>
      return;
 8007460:	e17c      	b.n	800775c <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007462:	69bb      	ldr	r3, [r7, #24]
 8007464:	2b00      	cmp	r3, #0
 8007466:	f000 80b1 	beq.w	80075cc <HAL_UART_IRQHandler+0x1bc>
 800746a:	69fb      	ldr	r3, [r7, #28]
 800746c:	f003 0301 	and.w	r3, r3, #1
 8007470:	2b00      	cmp	r3, #0
 8007472:	d105      	bne.n	8007480 <HAL_UART_IRQHandler+0x70>
 8007474:	6a3b      	ldr	r3, [r7, #32]
 8007476:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800747a:	2b00      	cmp	r3, #0
 800747c:	f000 80a6 	beq.w	80075cc <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007480:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007482:	f003 0301 	and.w	r3, r3, #1
 8007486:	2b00      	cmp	r3, #0
 8007488:	d00a      	beq.n	80074a0 <HAL_UART_IRQHandler+0x90>
 800748a:	6a3b      	ldr	r3, [r7, #32]
 800748c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007490:	2b00      	cmp	r3, #0
 8007492:	d005      	beq.n	80074a0 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007498:	f043 0201 	orr.w	r2, r3, #1
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80074a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074a2:	f003 0304 	and.w	r3, r3, #4
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d00a      	beq.n	80074c0 <HAL_UART_IRQHandler+0xb0>
 80074aa:	69fb      	ldr	r3, [r7, #28]
 80074ac:	f003 0301 	and.w	r3, r3, #1
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d005      	beq.n	80074c0 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074b8:	f043 0202 	orr.w	r2, r3, #2
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80074c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074c2:	f003 0302 	and.w	r3, r3, #2
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d00a      	beq.n	80074e0 <HAL_UART_IRQHandler+0xd0>
 80074ca:	69fb      	ldr	r3, [r7, #28]
 80074cc:	f003 0301 	and.w	r3, r3, #1
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d005      	beq.n	80074e0 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074d8:	f043 0204 	orr.w	r2, r3, #4
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80074e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074e2:	f003 0308 	and.w	r3, r3, #8
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d00f      	beq.n	800750a <HAL_UART_IRQHandler+0xfa>
 80074ea:	6a3b      	ldr	r3, [r7, #32]
 80074ec:	f003 0320 	and.w	r3, r3, #32
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d104      	bne.n	80074fe <HAL_UART_IRQHandler+0xee>
 80074f4:	69fb      	ldr	r3, [r7, #28]
 80074f6:	f003 0301 	and.w	r3, r3, #1
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d005      	beq.n	800750a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007502:	f043 0208 	orr.w	r2, r3, #8
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800750e:	2b00      	cmp	r3, #0
 8007510:	f000 811f 	beq.w	8007752 <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007514:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007516:	f003 0320 	and.w	r3, r3, #32
 800751a:	2b00      	cmp	r3, #0
 800751c:	d007      	beq.n	800752e <HAL_UART_IRQHandler+0x11e>
 800751e:	6a3b      	ldr	r3, [r7, #32]
 8007520:	f003 0320 	and.w	r3, r3, #32
 8007524:	2b00      	cmp	r3, #0
 8007526:	d002      	beq.n	800752e <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8007528:	6878      	ldr	r0, [r7, #4]
 800752a:	f000 fb5a 	bl	8007be2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	695b      	ldr	r3, [r3, #20]
 8007534:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007538:	2b40      	cmp	r3, #64	; 0x40
 800753a:	bf0c      	ite	eq
 800753c:	2301      	moveq	r3, #1
 800753e:	2300      	movne	r3, #0
 8007540:	b2db      	uxtb	r3, r3
 8007542:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007548:	f003 0308 	and.w	r3, r3, #8
 800754c:	2b00      	cmp	r3, #0
 800754e:	d102      	bne.n	8007556 <HAL_UART_IRQHandler+0x146>
 8007550:	697b      	ldr	r3, [r7, #20]
 8007552:	2b00      	cmp	r3, #0
 8007554:	d031      	beq.n	80075ba <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007556:	6878      	ldr	r0, [r7, #4]
 8007558:	f000 fa9a 	bl	8007a90 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	695b      	ldr	r3, [r3, #20]
 8007562:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007566:	2b40      	cmp	r3, #64	; 0x40
 8007568:	d123      	bne.n	80075b2 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	695a      	ldr	r2, [r3, #20]
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007578:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800757e:	2b00      	cmp	r3, #0
 8007580:	d013      	beq.n	80075aa <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007586:	4a77      	ldr	r2, [pc, #476]	; (8007764 <HAL_UART_IRQHandler+0x354>)
 8007588:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800758e:	4618      	mov	r0, r3
 8007590:	f7fd f926 	bl	80047e0 <HAL_DMA_Abort_IT>
 8007594:	4603      	mov	r3, r0
 8007596:	2b00      	cmp	r3, #0
 8007598:	d016      	beq.n	80075c8 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800759e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80075a0:	687a      	ldr	r2, [r7, #4]
 80075a2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80075a4:	4610      	mov	r0, r2
 80075a6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075a8:	e00e      	b.n	80075c8 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80075aa:	6878      	ldr	r0, [r7, #4]
 80075ac:	f7f9 ff68 	bl	8001480 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075b0:	e00a      	b.n	80075c8 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80075b2:	6878      	ldr	r0, [r7, #4]
 80075b4:	f7f9 ff64 	bl	8001480 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075b8:	e006      	b.n	80075c8 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80075ba:	6878      	ldr	r0, [r7, #4]
 80075bc:	f7f9 ff60 	bl	8001480 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	2200      	movs	r2, #0
 80075c4:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80075c6:	e0c4      	b.n	8007752 <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075c8:	bf00      	nop
    return;
 80075ca:	e0c2      	b.n	8007752 <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075d0:	2b01      	cmp	r3, #1
 80075d2:	f040 80a2 	bne.w	800771a <HAL_UART_IRQHandler+0x30a>
      &&((isrflags & USART_SR_IDLE) != 0U)
 80075d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075d8:	f003 0310 	and.w	r3, r3, #16
 80075dc:	2b00      	cmp	r3, #0
 80075de:	f000 809c 	beq.w	800771a <HAL_UART_IRQHandler+0x30a>
      &&((cr1its & USART_SR_IDLE) != 0U))
 80075e2:	6a3b      	ldr	r3, [r7, #32]
 80075e4:	f003 0310 	and.w	r3, r3, #16
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	f000 8096 	beq.w	800771a <HAL_UART_IRQHandler+0x30a>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80075ee:	2300      	movs	r3, #0
 80075f0:	60fb      	str	r3, [r7, #12]
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	60fb      	str	r3, [r7, #12]
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	685b      	ldr	r3, [r3, #4]
 8007600:	60fb      	str	r3, [r7, #12]
 8007602:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	695b      	ldr	r3, [r3, #20]
 800760a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800760e:	2b40      	cmp	r3, #64	; 0x40
 8007610:	d14f      	bne.n	80076b2 <HAL_UART_IRQHandler+0x2a2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	685b      	ldr	r3, [r3, #4]
 800761a:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 800761c:	8a3b      	ldrh	r3, [r7, #16]
 800761e:	2b00      	cmp	r3, #0
 8007620:	f000 8099 	beq.w	8007756 <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007628:	8a3a      	ldrh	r2, [r7, #16]
 800762a:	429a      	cmp	r2, r3
 800762c:	f080 8093 	bcs.w	8007756 <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	8a3a      	ldrh	r2, [r7, #16]
 8007634:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800763a:	69db      	ldr	r3, [r3, #28]
 800763c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007640:	d02b      	beq.n	800769a <HAL_UART_IRQHandler+0x28a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	68da      	ldr	r2, [r3, #12]
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007650:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	695a      	ldr	r2, [r3, #20]
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	f022 0201 	bic.w	r2, r2, #1
 8007660:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	695a      	ldr	r2, [r3, #20]
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007670:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	2220      	movs	r2, #32
 8007676:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	2200      	movs	r2, #0
 800767e:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	68da      	ldr	r2, [r3, #12]
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	f022 0210 	bic.w	r2, r2, #16
 800768e:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007694:	4618      	mov	r0, r3
 8007696:	f7fd f833 	bl	8004700 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80076a2:	b29b      	uxth	r3, r3
 80076a4:	1ad3      	subs	r3, r2, r3
 80076a6:	b29b      	uxth	r3, r3
 80076a8:	4619      	mov	r1, r3
 80076aa:	6878      	ldr	r0, [r7, #4]
 80076ac:	f000 f870 	bl	8007790 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80076b0:	e051      	b.n	8007756 <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80076ba:	b29b      	uxth	r3, r3
 80076bc:	1ad3      	subs	r3, r2, r3
 80076be:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80076c4:	b29b      	uxth	r3, r3
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d047      	beq.n	800775a <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 80076ca:	8a7b      	ldrh	r3, [r7, #18]
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d044      	beq.n	800775a <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	68da      	ldr	r2, [r3, #12]
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80076de:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	695a      	ldr	r2, [r3, #20]
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	f022 0201 	bic.w	r2, r2, #1
 80076ee:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	2220      	movs	r2, #32
 80076f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	2200      	movs	r2, #0
 80076fc:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	68da      	ldr	r2, [r3, #12]
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	f022 0210 	bic.w	r2, r2, #16
 800770c:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800770e:	8a7b      	ldrh	r3, [r7, #18]
 8007710:	4619      	mov	r1, r3
 8007712:	6878      	ldr	r0, [r7, #4]
 8007714:	f000 f83c 	bl	8007790 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8007718:	e01f      	b.n	800775a <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800771a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800771c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007720:	2b00      	cmp	r3, #0
 8007722:	d008      	beq.n	8007736 <HAL_UART_IRQHandler+0x326>
 8007724:	6a3b      	ldr	r3, [r7, #32]
 8007726:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800772a:	2b00      	cmp	r3, #0
 800772c:	d003      	beq.n	8007736 <HAL_UART_IRQHandler+0x326>
  {
    UART_Transmit_IT(huart);
 800772e:	6878      	ldr	r0, [r7, #4]
 8007730:	f000 f9ef 	bl	8007b12 <UART_Transmit_IT>
    return;
 8007734:	e012      	b.n	800775c <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007736:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007738:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800773c:	2b00      	cmp	r3, #0
 800773e:	d00d      	beq.n	800775c <HAL_UART_IRQHandler+0x34c>
 8007740:	6a3b      	ldr	r3, [r7, #32]
 8007742:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007746:	2b00      	cmp	r3, #0
 8007748:	d008      	beq.n	800775c <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 800774a:	6878      	ldr	r0, [r7, #4]
 800774c:	f000 fa31 	bl	8007bb2 <UART_EndTransmit_IT>
    return;
 8007750:	e004      	b.n	800775c <HAL_UART_IRQHandler+0x34c>
    return;
 8007752:	bf00      	nop
 8007754:	e002      	b.n	800775c <HAL_UART_IRQHandler+0x34c>
      return;
 8007756:	bf00      	nop
 8007758:	e000      	b.n	800775c <HAL_UART_IRQHandler+0x34c>
      return;
 800775a:	bf00      	nop
  }
}
 800775c:	3728      	adds	r7, #40	; 0x28
 800775e:	46bd      	mov	sp, r7
 8007760:	bd80      	pop	{r7, pc}
 8007762:	bf00      	nop
 8007764:	08007aeb 	.word	0x08007aeb

08007768 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007768:	b480      	push	{r7}
 800776a:	b083      	sub	sp, #12
 800776c:	af00      	add	r7, sp, #0
 800776e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007770:	bf00      	nop
 8007772:	370c      	adds	r7, #12
 8007774:	46bd      	mov	sp, r7
 8007776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800777a:	4770      	bx	lr

0800777c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800777c:	b480      	push	{r7}
 800777e:	b083      	sub	sp, #12
 8007780:	af00      	add	r7, sp, #0
 8007782:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8007784:	bf00      	nop
 8007786:	370c      	adds	r7, #12
 8007788:	46bd      	mov	sp, r7
 800778a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800778e:	4770      	bx	lr

08007790 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007790:	b480      	push	{r7}
 8007792:	b083      	sub	sp, #12
 8007794:	af00      	add	r7, sp, #0
 8007796:	6078      	str	r0, [r7, #4]
 8007798:	460b      	mov	r3, r1
 800779a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800779c:	bf00      	nop
 800779e:	370c      	adds	r7, #12
 80077a0:	46bd      	mov	sp, r7
 80077a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a6:	4770      	bx	lr

080077a8 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80077a8:	b580      	push	{r7, lr}
 80077aa:	b084      	sub	sp, #16
 80077ac:	af00      	add	r7, sp, #0
 80077ae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077b4:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d12a      	bne.n	800781a <UART_DMAReceiveCplt+0x72>
  {
    huart->RxXferCount = 0U;
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	2200      	movs	r2, #0
 80077c8:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	68da      	ldr	r2, [r3, #12]
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80077d8:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	695a      	ldr	r2, [r3, #20]
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	f022 0201 	bic.w	r2, r2, #1
 80077e8:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	695a      	ldr	r2, [r3, #20]
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80077f8:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	2220      	movs	r2, #32
 80077fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007806:	2b01      	cmp	r3, #1
 8007808:	d107      	bne.n	800781a <UART_DMAReceiveCplt+0x72>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	68da      	ldr	r2, [r3, #12]
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	f022 0210 	bic.w	r2, r2, #16
 8007818:	60da      	str	r2, [r3, #12]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800781e:	2b01      	cmp	r3, #1
 8007820:	d106      	bne.n	8007830 <UART_DMAReceiveCplt+0x88>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007826:	4619      	mov	r1, r3
 8007828:	68f8      	ldr	r0, [r7, #12]
 800782a:	f7ff ffb1 	bl	8007790 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800782e:	e002      	b.n	8007836 <UART_DMAReceiveCplt+0x8e>
    HAL_UART_RxCpltCallback(huart);
 8007830:	68f8      	ldr	r0, [r7, #12]
 8007832:	f7f9 fe0b 	bl	800144c <HAL_UART_RxCpltCallback>
}
 8007836:	bf00      	nop
 8007838:	3710      	adds	r7, #16
 800783a:	46bd      	mov	sp, r7
 800783c:	bd80      	pop	{r7, pc}

0800783e <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800783e:	b580      	push	{r7, lr}
 8007840:	b084      	sub	sp, #16
 8007842:	af00      	add	r7, sp, #0
 8007844:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800784a:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007850:	2b01      	cmp	r3, #1
 8007852:	d108      	bne.n	8007866 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007858:	085b      	lsrs	r3, r3, #1
 800785a:	b29b      	uxth	r3, r3
 800785c:	4619      	mov	r1, r3
 800785e:	68f8      	ldr	r0, [r7, #12]
 8007860:	f7ff ff96 	bl	8007790 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007864:	e002      	b.n	800786c <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8007866:	68f8      	ldr	r0, [r7, #12]
 8007868:	f7ff ff88 	bl	800777c <HAL_UART_RxHalfCpltCallback>
}
 800786c:	bf00      	nop
 800786e:	3710      	adds	r7, #16
 8007870:	46bd      	mov	sp, r7
 8007872:	bd80      	pop	{r7, pc}

08007874 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007874:	b580      	push	{r7, lr}
 8007876:	b084      	sub	sp, #16
 8007878:	af00      	add	r7, sp, #0
 800787a:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800787c:	2300      	movs	r3, #0
 800787e:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007884:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8007886:	68bb      	ldr	r3, [r7, #8]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	695b      	ldr	r3, [r3, #20]
 800788c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007890:	2b80      	cmp	r3, #128	; 0x80
 8007892:	bf0c      	ite	eq
 8007894:	2301      	moveq	r3, #1
 8007896:	2300      	movne	r3, #0
 8007898:	b2db      	uxtb	r3, r3
 800789a:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800789c:	68bb      	ldr	r3, [r7, #8]
 800789e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80078a2:	b2db      	uxtb	r3, r3
 80078a4:	2b21      	cmp	r3, #33	; 0x21
 80078a6:	d108      	bne.n	80078ba <UART_DMAError+0x46>
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d005      	beq.n	80078ba <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80078ae:	68bb      	ldr	r3, [r7, #8]
 80078b0:	2200      	movs	r2, #0
 80078b2:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80078b4:	68b8      	ldr	r0, [r7, #8]
 80078b6:	f000 f8d5 	bl	8007a64 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80078ba:	68bb      	ldr	r3, [r7, #8]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	695b      	ldr	r3, [r3, #20]
 80078c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80078c4:	2b40      	cmp	r3, #64	; 0x40
 80078c6:	bf0c      	ite	eq
 80078c8:	2301      	moveq	r3, #1
 80078ca:	2300      	movne	r3, #0
 80078cc:	b2db      	uxtb	r3, r3
 80078ce:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80078d0:	68bb      	ldr	r3, [r7, #8]
 80078d2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80078d6:	b2db      	uxtb	r3, r3
 80078d8:	2b22      	cmp	r3, #34	; 0x22
 80078da:	d108      	bne.n	80078ee <UART_DMAError+0x7a>
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d005      	beq.n	80078ee <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80078e2:	68bb      	ldr	r3, [r7, #8]
 80078e4:	2200      	movs	r2, #0
 80078e6:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80078e8:	68b8      	ldr	r0, [r7, #8]
 80078ea:	f000 f8d1 	bl	8007a90 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80078ee:	68bb      	ldr	r3, [r7, #8]
 80078f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078f2:	f043 0210 	orr.w	r2, r3, #16
 80078f6:	68bb      	ldr	r3, [r7, #8]
 80078f8:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80078fa:	68b8      	ldr	r0, [r7, #8]
 80078fc:	f7f9 fdc0 	bl	8001480 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007900:	bf00      	nop
 8007902:	3710      	adds	r7, #16
 8007904:	46bd      	mov	sp, r7
 8007906:	bd80      	pop	{r7, pc}

08007908 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8007908:	b580      	push	{r7, lr}
 800790a:	b084      	sub	sp, #16
 800790c:	af00      	add	r7, sp, #0
 800790e:	60f8      	str	r0, [r7, #12]
 8007910:	60b9      	str	r1, [r7, #8]
 8007912:	603b      	str	r3, [r7, #0]
 8007914:	4613      	mov	r3, r2
 8007916:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007918:	e02c      	b.n	8007974 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800791a:	69bb      	ldr	r3, [r7, #24]
 800791c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007920:	d028      	beq.n	8007974 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8007922:	69bb      	ldr	r3, [r7, #24]
 8007924:	2b00      	cmp	r3, #0
 8007926:	d007      	beq.n	8007938 <UART_WaitOnFlagUntilTimeout+0x30>
 8007928:	f7fc fa70 	bl	8003e0c <HAL_GetTick>
 800792c:	4602      	mov	r2, r0
 800792e:	683b      	ldr	r3, [r7, #0]
 8007930:	1ad3      	subs	r3, r2, r3
 8007932:	69ba      	ldr	r2, [r7, #24]
 8007934:	429a      	cmp	r2, r3
 8007936:	d21d      	bcs.n	8007974 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	68da      	ldr	r2, [r3, #12]
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007946:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	695a      	ldr	r2, [r3, #20]
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	f022 0201 	bic.w	r2, r2, #1
 8007956:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	2220      	movs	r2, #32
 800795c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	2220      	movs	r2, #32
 8007964:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	2200      	movs	r2, #0
 800796c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8007970:	2303      	movs	r3, #3
 8007972:	e00f      	b.n	8007994 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	681a      	ldr	r2, [r3, #0]
 800797a:	68bb      	ldr	r3, [r7, #8]
 800797c:	4013      	ands	r3, r2
 800797e:	68ba      	ldr	r2, [r7, #8]
 8007980:	429a      	cmp	r2, r3
 8007982:	bf0c      	ite	eq
 8007984:	2301      	moveq	r3, #1
 8007986:	2300      	movne	r3, #0
 8007988:	b2db      	uxtb	r3, r3
 800798a:	461a      	mov	r2, r3
 800798c:	79fb      	ldrb	r3, [r7, #7]
 800798e:	429a      	cmp	r2, r3
 8007990:	d0c3      	beq.n	800791a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007992:	2300      	movs	r3, #0
}
 8007994:	4618      	mov	r0, r3
 8007996:	3710      	adds	r7, #16
 8007998:	46bd      	mov	sp, r7
 800799a:	bd80      	pop	{r7, pc}

0800799c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800799c:	b580      	push	{r7, lr}
 800799e:	b086      	sub	sp, #24
 80079a0:	af00      	add	r7, sp, #0
 80079a2:	60f8      	str	r0, [r7, #12]
 80079a4:	60b9      	str	r1, [r7, #8]
 80079a6:	4613      	mov	r3, r2
 80079a8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80079aa:	68ba      	ldr	r2, [r7, #8]
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	88fa      	ldrh	r2, [r7, #6]
 80079b4:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	2200      	movs	r2, #0
 80079ba:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	2222      	movs	r2, #34	; 0x22
 80079c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079c8:	4a23      	ldr	r2, [pc, #140]	; (8007a58 <UART_Start_Receive_DMA+0xbc>)
 80079ca:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079d0:	4a22      	ldr	r2, [pc, #136]	; (8007a5c <UART_Start_Receive_DMA+0xc0>)
 80079d2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079d8:	4a21      	ldr	r2, [pc, #132]	; (8007a60 <UART_Start_Receive_DMA+0xc4>)
 80079da:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079e0:	2200      	movs	r2, #0
 80079e2:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80079e4:	f107 0308 	add.w	r3, r7, #8
 80079e8:	617b      	str	r3, [r7, #20]
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	3304      	adds	r3, #4
 80079f4:	4619      	mov	r1, r3
 80079f6:	697b      	ldr	r3, [r7, #20]
 80079f8:	681a      	ldr	r2, [r3, #0]
 80079fa:	88fb      	ldrh	r3, [r7, #6]
 80079fc:	f7fc fe28 	bl	8004650 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8007a00:	2300      	movs	r3, #0
 8007a02:	613b      	str	r3, [r7, #16]
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	613b      	str	r3, [r7, #16]
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	685b      	ldr	r3, [r3, #4]
 8007a12:	613b      	str	r3, [r7, #16]
 8007a14:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	2200      	movs	r2, #0
 8007a1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	68da      	ldr	r2, [r3, #12]
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007a2c:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	695a      	ldr	r2, [r3, #20]
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	f042 0201 	orr.w	r2, r2, #1
 8007a3c:	615a      	str	r2, [r3, #20]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	695a      	ldr	r2, [r3, #20]
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007a4c:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 8007a4e:	2300      	movs	r3, #0
}
 8007a50:	4618      	mov	r0, r3
 8007a52:	3718      	adds	r7, #24
 8007a54:	46bd      	mov	sp, r7
 8007a56:	bd80      	pop	{r7, pc}
 8007a58:	080077a9 	.word	0x080077a9
 8007a5c:	0800783f 	.word	0x0800783f
 8007a60:	08007875 	.word	0x08007875

08007a64 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007a64:	b480      	push	{r7}
 8007a66:	b083      	sub	sp, #12
 8007a68:	af00      	add	r7, sp, #0
 8007a6a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	68da      	ldr	r2, [r3, #12]
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8007a7a:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	2220      	movs	r2, #32
 8007a80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8007a84:	bf00      	nop
 8007a86:	370c      	adds	r7, #12
 8007a88:	46bd      	mov	sp, r7
 8007a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a8e:	4770      	bx	lr

08007a90 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007a90:	b480      	push	{r7}
 8007a92:	b083      	sub	sp, #12
 8007a94:	af00      	add	r7, sp, #0
 8007a96:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	68da      	ldr	r2, [r3, #12]
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007aa6:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	695a      	ldr	r2, [r3, #20]
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	f022 0201 	bic.w	r2, r2, #1
 8007ab6:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007abc:	2b01      	cmp	r3, #1
 8007abe:	d107      	bne.n	8007ad0 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	68da      	ldr	r2, [r3, #12]
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	f022 0210 	bic.w	r2, r2, #16
 8007ace:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	2220      	movs	r2, #32
 8007ad4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	2200      	movs	r2, #0
 8007adc:	631a      	str	r2, [r3, #48]	; 0x30
}
 8007ade:	bf00      	nop
 8007ae0:	370c      	adds	r7, #12
 8007ae2:	46bd      	mov	sp, r7
 8007ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae8:	4770      	bx	lr

08007aea <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007aea:	b580      	push	{r7, lr}
 8007aec:	b084      	sub	sp, #16
 8007aee:	af00      	add	r7, sp, #0
 8007af0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007af6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	2200      	movs	r2, #0
 8007afc:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	2200      	movs	r2, #0
 8007b02:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007b04:	68f8      	ldr	r0, [r7, #12]
 8007b06:	f7f9 fcbb 	bl	8001480 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007b0a:	bf00      	nop
 8007b0c:	3710      	adds	r7, #16
 8007b0e:	46bd      	mov	sp, r7
 8007b10:	bd80      	pop	{r7, pc}

08007b12 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007b12:	b480      	push	{r7}
 8007b14:	b085      	sub	sp, #20
 8007b16:	af00      	add	r7, sp, #0
 8007b18:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b20:	b2db      	uxtb	r3, r3
 8007b22:	2b21      	cmp	r3, #33	; 0x21
 8007b24:	d13e      	bne.n	8007ba4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	689b      	ldr	r3, [r3, #8]
 8007b2a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007b2e:	d114      	bne.n	8007b5a <UART_Transmit_IT+0x48>
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	691b      	ldr	r3, [r3, #16]
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d110      	bne.n	8007b5a <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	6a1b      	ldr	r3, [r3, #32]
 8007b3c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	881b      	ldrh	r3, [r3, #0]
 8007b42:	461a      	mov	r2, r3
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007b4c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	6a1b      	ldr	r3, [r3, #32]
 8007b52:	1c9a      	adds	r2, r3, #2
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	621a      	str	r2, [r3, #32]
 8007b58:	e008      	b.n	8007b6c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	6a1b      	ldr	r3, [r3, #32]
 8007b5e:	1c59      	adds	r1, r3, #1
 8007b60:	687a      	ldr	r2, [r7, #4]
 8007b62:	6211      	str	r1, [r2, #32]
 8007b64:	781a      	ldrb	r2, [r3, #0]
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007b70:	b29b      	uxth	r3, r3
 8007b72:	3b01      	subs	r3, #1
 8007b74:	b29b      	uxth	r3, r3
 8007b76:	687a      	ldr	r2, [r7, #4]
 8007b78:	4619      	mov	r1, r3
 8007b7a:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d10f      	bne.n	8007ba0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	68da      	ldr	r2, [r3, #12]
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007b8e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	68da      	ldr	r2, [r3, #12]
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007b9e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007ba0:	2300      	movs	r3, #0
 8007ba2:	e000      	b.n	8007ba6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007ba4:	2302      	movs	r3, #2
  }
}
 8007ba6:	4618      	mov	r0, r3
 8007ba8:	3714      	adds	r7, #20
 8007baa:	46bd      	mov	sp, r7
 8007bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb0:	4770      	bx	lr

08007bb2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007bb2:	b580      	push	{r7, lr}
 8007bb4:	b082      	sub	sp, #8
 8007bb6:	af00      	add	r7, sp, #0
 8007bb8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	68da      	ldr	r2, [r3, #12]
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007bc8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	2220      	movs	r2, #32
 8007bce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007bd2:	6878      	ldr	r0, [r7, #4]
 8007bd4:	f7ff fdc8 	bl	8007768 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007bd8:	2300      	movs	r3, #0
}
 8007bda:	4618      	mov	r0, r3
 8007bdc:	3708      	adds	r7, #8
 8007bde:	46bd      	mov	sp, r7
 8007be0:	bd80      	pop	{r7, pc}

08007be2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007be2:	b580      	push	{r7, lr}
 8007be4:	b084      	sub	sp, #16
 8007be6:	af00      	add	r7, sp, #0
 8007be8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007bf0:	b2db      	uxtb	r3, r3
 8007bf2:	2b22      	cmp	r3, #34	; 0x22
 8007bf4:	f040 8087 	bne.w	8007d06 <UART_Receive_IT+0x124>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	689b      	ldr	r3, [r3, #8]
 8007bfc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c00:	d117      	bne.n	8007c32 <UART_Receive_IT+0x50>
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	691b      	ldr	r3, [r3, #16]
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d113      	bne.n	8007c32 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007c0a:	2300      	movs	r3, #0
 8007c0c:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c12:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	685b      	ldr	r3, [r3, #4]
 8007c1a:	b29b      	uxth	r3, r3
 8007c1c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c20:	b29a      	uxth	r2, r3
 8007c22:	68bb      	ldr	r3, [r7, #8]
 8007c24:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c2a:	1c9a      	adds	r2, r3, #2
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	629a      	str	r2, [r3, #40]	; 0x28
 8007c30:	e026      	b.n	8007c80 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c36:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 8007c38:	2300      	movs	r3, #0
 8007c3a:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	689b      	ldr	r3, [r3, #8]
 8007c40:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c44:	d007      	beq.n	8007c56 <UART_Receive_IT+0x74>
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	689b      	ldr	r3, [r3, #8]
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d10a      	bne.n	8007c64 <UART_Receive_IT+0x82>
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	691b      	ldr	r3, [r3, #16]
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d106      	bne.n	8007c64 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	685b      	ldr	r3, [r3, #4]
 8007c5c:	b2da      	uxtb	r2, r3
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	701a      	strb	r2, [r3, #0]
 8007c62:	e008      	b.n	8007c76 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	685b      	ldr	r3, [r3, #4]
 8007c6a:	b2db      	uxtb	r3, r3
 8007c6c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007c70:	b2da      	uxtb	r2, r3
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c7a:	1c5a      	adds	r2, r3, #1
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007c84:	b29b      	uxth	r3, r3
 8007c86:	3b01      	subs	r3, #1
 8007c88:	b29b      	uxth	r3, r3
 8007c8a:	687a      	ldr	r2, [r7, #4]
 8007c8c:	4619      	mov	r1, r3
 8007c8e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d136      	bne.n	8007d02 <UART_Receive_IT+0x120>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	68da      	ldr	r2, [r3, #12]
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	f022 0220 	bic.w	r2, r2, #32
 8007ca2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	68da      	ldr	r2, [r3, #12]
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007cb2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	695a      	ldr	r2, [r3, #20]
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	f022 0201 	bic.w	r2, r2, #1
 8007cc2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	2220      	movs	r2, #32
 8007cc8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007cd0:	2b01      	cmp	r3, #1
 8007cd2:	d10e      	bne.n	8007cf2 <UART_Receive_IT+0x110>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	68da      	ldr	r2, [r3, #12]
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	f022 0210 	bic.w	r2, r2, #16
 8007ce2:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007ce8:	4619      	mov	r1, r3
 8007cea:	6878      	ldr	r0, [r7, #4]
 8007cec:	f7ff fd50 	bl	8007790 <HAL_UARTEx_RxEventCallback>
 8007cf0:	e002      	b.n	8007cf8 <UART_Receive_IT+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8007cf2:	6878      	ldr	r0, [r7, #4]
 8007cf4:	f7f9 fbaa 	bl	800144c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	2200      	movs	r2, #0
 8007cfc:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_OK;
 8007cfe:	2300      	movs	r3, #0
 8007d00:	e002      	b.n	8007d08 <UART_Receive_IT+0x126>
    }
    return HAL_OK;
 8007d02:	2300      	movs	r3, #0
 8007d04:	e000      	b.n	8007d08 <UART_Receive_IT+0x126>
  }
  else
  {
    return HAL_BUSY;
 8007d06:	2302      	movs	r3, #2
  }
}
 8007d08:	4618      	mov	r0, r3
 8007d0a:	3710      	adds	r7, #16
 8007d0c:	46bd      	mov	sp, r7
 8007d0e:	bd80      	pop	{r7, pc}

08007d10 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007d10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d14:	b09f      	sub	sp, #124	; 0x7c
 8007d16:	af00      	add	r7, sp, #0
 8007d18:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007d1a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	691b      	ldr	r3, [r3, #16]
 8007d20:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007d24:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d26:	68d9      	ldr	r1, [r3, #12]
 8007d28:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d2a:	681a      	ldr	r2, [r3, #0]
 8007d2c:	ea40 0301 	orr.w	r3, r0, r1
 8007d30:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007d32:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d34:	689a      	ldr	r2, [r3, #8]
 8007d36:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d38:	691b      	ldr	r3, [r3, #16]
 8007d3a:	431a      	orrs	r2, r3
 8007d3c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d3e:	695b      	ldr	r3, [r3, #20]
 8007d40:	431a      	orrs	r2, r3
 8007d42:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d44:	69db      	ldr	r3, [r3, #28]
 8007d46:	4313      	orrs	r3, r2
 8007d48:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8007d4a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	68db      	ldr	r3, [r3, #12]
 8007d50:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007d54:	f021 010c 	bic.w	r1, r1, #12
 8007d58:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d5a:	681a      	ldr	r2, [r3, #0]
 8007d5c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007d5e:	430b      	orrs	r3, r1
 8007d60:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007d62:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	695b      	ldr	r3, [r3, #20]
 8007d68:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8007d6c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d6e:	6999      	ldr	r1, [r3, #24]
 8007d70:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d72:	681a      	ldr	r2, [r3, #0]
 8007d74:	ea40 0301 	orr.w	r3, r0, r1
 8007d78:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007d7a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d7c:	681a      	ldr	r2, [r3, #0]
 8007d7e:	4bc5      	ldr	r3, [pc, #788]	; (8008094 <UART_SetConfig+0x384>)
 8007d80:	429a      	cmp	r2, r3
 8007d82:	d004      	beq.n	8007d8e <UART_SetConfig+0x7e>
 8007d84:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d86:	681a      	ldr	r2, [r3, #0]
 8007d88:	4bc3      	ldr	r3, [pc, #780]	; (8008098 <UART_SetConfig+0x388>)
 8007d8a:	429a      	cmp	r2, r3
 8007d8c:	d103      	bne.n	8007d96 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007d8e:	f7fd fdd5 	bl	800593c <HAL_RCC_GetPCLK2Freq>
 8007d92:	6778      	str	r0, [r7, #116]	; 0x74
 8007d94:	e002      	b.n	8007d9c <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007d96:	f7fd fdbd 	bl	8005914 <HAL_RCC_GetPCLK1Freq>
 8007d9a:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007d9c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d9e:	69db      	ldr	r3, [r3, #28]
 8007da0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007da4:	f040 80b6 	bne.w	8007f14 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007da8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007daa:	461c      	mov	r4, r3
 8007dac:	f04f 0500 	mov.w	r5, #0
 8007db0:	4622      	mov	r2, r4
 8007db2:	462b      	mov	r3, r5
 8007db4:	1891      	adds	r1, r2, r2
 8007db6:	6439      	str	r1, [r7, #64]	; 0x40
 8007db8:	415b      	adcs	r3, r3
 8007dba:	647b      	str	r3, [r7, #68]	; 0x44
 8007dbc:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007dc0:	1912      	adds	r2, r2, r4
 8007dc2:	eb45 0303 	adc.w	r3, r5, r3
 8007dc6:	f04f 0000 	mov.w	r0, #0
 8007dca:	f04f 0100 	mov.w	r1, #0
 8007dce:	00d9      	lsls	r1, r3, #3
 8007dd0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007dd4:	00d0      	lsls	r0, r2, #3
 8007dd6:	4602      	mov	r2, r0
 8007dd8:	460b      	mov	r3, r1
 8007dda:	1911      	adds	r1, r2, r4
 8007ddc:	6639      	str	r1, [r7, #96]	; 0x60
 8007dde:	416b      	adcs	r3, r5
 8007de0:	667b      	str	r3, [r7, #100]	; 0x64
 8007de2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007de4:	685b      	ldr	r3, [r3, #4]
 8007de6:	461a      	mov	r2, r3
 8007de8:	f04f 0300 	mov.w	r3, #0
 8007dec:	1891      	adds	r1, r2, r2
 8007dee:	63b9      	str	r1, [r7, #56]	; 0x38
 8007df0:	415b      	adcs	r3, r3
 8007df2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007df4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007df8:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8007dfc:	f7f8 ff44 	bl	8000c88 <__aeabi_uldivmod>
 8007e00:	4602      	mov	r2, r0
 8007e02:	460b      	mov	r3, r1
 8007e04:	4ba5      	ldr	r3, [pc, #660]	; (800809c <UART_SetConfig+0x38c>)
 8007e06:	fba3 2302 	umull	r2, r3, r3, r2
 8007e0a:	095b      	lsrs	r3, r3, #5
 8007e0c:	011e      	lsls	r6, r3, #4
 8007e0e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007e10:	461c      	mov	r4, r3
 8007e12:	f04f 0500 	mov.w	r5, #0
 8007e16:	4622      	mov	r2, r4
 8007e18:	462b      	mov	r3, r5
 8007e1a:	1891      	adds	r1, r2, r2
 8007e1c:	6339      	str	r1, [r7, #48]	; 0x30
 8007e1e:	415b      	adcs	r3, r3
 8007e20:	637b      	str	r3, [r7, #52]	; 0x34
 8007e22:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8007e26:	1912      	adds	r2, r2, r4
 8007e28:	eb45 0303 	adc.w	r3, r5, r3
 8007e2c:	f04f 0000 	mov.w	r0, #0
 8007e30:	f04f 0100 	mov.w	r1, #0
 8007e34:	00d9      	lsls	r1, r3, #3
 8007e36:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007e3a:	00d0      	lsls	r0, r2, #3
 8007e3c:	4602      	mov	r2, r0
 8007e3e:	460b      	mov	r3, r1
 8007e40:	1911      	adds	r1, r2, r4
 8007e42:	65b9      	str	r1, [r7, #88]	; 0x58
 8007e44:	416b      	adcs	r3, r5
 8007e46:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007e48:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e4a:	685b      	ldr	r3, [r3, #4]
 8007e4c:	461a      	mov	r2, r3
 8007e4e:	f04f 0300 	mov.w	r3, #0
 8007e52:	1891      	adds	r1, r2, r2
 8007e54:	62b9      	str	r1, [r7, #40]	; 0x28
 8007e56:	415b      	adcs	r3, r3
 8007e58:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007e5a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007e5e:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8007e62:	f7f8 ff11 	bl	8000c88 <__aeabi_uldivmod>
 8007e66:	4602      	mov	r2, r0
 8007e68:	460b      	mov	r3, r1
 8007e6a:	4b8c      	ldr	r3, [pc, #560]	; (800809c <UART_SetConfig+0x38c>)
 8007e6c:	fba3 1302 	umull	r1, r3, r3, r2
 8007e70:	095b      	lsrs	r3, r3, #5
 8007e72:	2164      	movs	r1, #100	; 0x64
 8007e74:	fb01 f303 	mul.w	r3, r1, r3
 8007e78:	1ad3      	subs	r3, r2, r3
 8007e7a:	00db      	lsls	r3, r3, #3
 8007e7c:	3332      	adds	r3, #50	; 0x32
 8007e7e:	4a87      	ldr	r2, [pc, #540]	; (800809c <UART_SetConfig+0x38c>)
 8007e80:	fba2 2303 	umull	r2, r3, r2, r3
 8007e84:	095b      	lsrs	r3, r3, #5
 8007e86:	005b      	lsls	r3, r3, #1
 8007e88:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007e8c:	441e      	add	r6, r3
 8007e8e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007e90:	4618      	mov	r0, r3
 8007e92:	f04f 0100 	mov.w	r1, #0
 8007e96:	4602      	mov	r2, r0
 8007e98:	460b      	mov	r3, r1
 8007e9a:	1894      	adds	r4, r2, r2
 8007e9c:	623c      	str	r4, [r7, #32]
 8007e9e:	415b      	adcs	r3, r3
 8007ea0:	627b      	str	r3, [r7, #36]	; 0x24
 8007ea2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007ea6:	1812      	adds	r2, r2, r0
 8007ea8:	eb41 0303 	adc.w	r3, r1, r3
 8007eac:	f04f 0400 	mov.w	r4, #0
 8007eb0:	f04f 0500 	mov.w	r5, #0
 8007eb4:	00dd      	lsls	r5, r3, #3
 8007eb6:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8007eba:	00d4      	lsls	r4, r2, #3
 8007ebc:	4622      	mov	r2, r4
 8007ebe:	462b      	mov	r3, r5
 8007ec0:	1814      	adds	r4, r2, r0
 8007ec2:	653c      	str	r4, [r7, #80]	; 0x50
 8007ec4:	414b      	adcs	r3, r1
 8007ec6:	657b      	str	r3, [r7, #84]	; 0x54
 8007ec8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007eca:	685b      	ldr	r3, [r3, #4]
 8007ecc:	461a      	mov	r2, r3
 8007ece:	f04f 0300 	mov.w	r3, #0
 8007ed2:	1891      	adds	r1, r2, r2
 8007ed4:	61b9      	str	r1, [r7, #24]
 8007ed6:	415b      	adcs	r3, r3
 8007ed8:	61fb      	str	r3, [r7, #28]
 8007eda:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007ede:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8007ee2:	f7f8 fed1 	bl	8000c88 <__aeabi_uldivmod>
 8007ee6:	4602      	mov	r2, r0
 8007ee8:	460b      	mov	r3, r1
 8007eea:	4b6c      	ldr	r3, [pc, #432]	; (800809c <UART_SetConfig+0x38c>)
 8007eec:	fba3 1302 	umull	r1, r3, r3, r2
 8007ef0:	095b      	lsrs	r3, r3, #5
 8007ef2:	2164      	movs	r1, #100	; 0x64
 8007ef4:	fb01 f303 	mul.w	r3, r1, r3
 8007ef8:	1ad3      	subs	r3, r2, r3
 8007efa:	00db      	lsls	r3, r3, #3
 8007efc:	3332      	adds	r3, #50	; 0x32
 8007efe:	4a67      	ldr	r2, [pc, #412]	; (800809c <UART_SetConfig+0x38c>)
 8007f00:	fba2 2303 	umull	r2, r3, r2, r3
 8007f04:	095b      	lsrs	r3, r3, #5
 8007f06:	f003 0207 	and.w	r2, r3, #7
 8007f0a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	4432      	add	r2, r6
 8007f10:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007f12:	e0b9      	b.n	8008088 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007f14:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007f16:	461c      	mov	r4, r3
 8007f18:	f04f 0500 	mov.w	r5, #0
 8007f1c:	4622      	mov	r2, r4
 8007f1e:	462b      	mov	r3, r5
 8007f20:	1891      	adds	r1, r2, r2
 8007f22:	6139      	str	r1, [r7, #16]
 8007f24:	415b      	adcs	r3, r3
 8007f26:	617b      	str	r3, [r7, #20]
 8007f28:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8007f2c:	1912      	adds	r2, r2, r4
 8007f2e:	eb45 0303 	adc.w	r3, r5, r3
 8007f32:	f04f 0000 	mov.w	r0, #0
 8007f36:	f04f 0100 	mov.w	r1, #0
 8007f3a:	00d9      	lsls	r1, r3, #3
 8007f3c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007f40:	00d0      	lsls	r0, r2, #3
 8007f42:	4602      	mov	r2, r0
 8007f44:	460b      	mov	r3, r1
 8007f46:	eb12 0804 	adds.w	r8, r2, r4
 8007f4a:	eb43 0905 	adc.w	r9, r3, r5
 8007f4e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f50:	685b      	ldr	r3, [r3, #4]
 8007f52:	4618      	mov	r0, r3
 8007f54:	f04f 0100 	mov.w	r1, #0
 8007f58:	f04f 0200 	mov.w	r2, #0
 8007f5c:	f04f 0300 	mov.w	r3, #0
 8007f60:	008b      	lsls	r3, r1, #2
 8007f62:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8007f66:	0082      	lsls	r2, r0, #2
 8007f68:	4640      	mov	r0, r8
 8007f6a:	4649      	mov	r1, r9
 8007f6c:	f7f8 fe8c 	bl	8000c88 <__aeabi_uldivmod>
 8007f70:	4602      	mov	r2, r0
 8007f72:	460b      	mov	r3, r1
 8007f74:	4b49      	ldr	r3, [pc, #292]	; (800809c <UART_SetConfig+0x38c>)
 8007f76:	fba3 2302 	umull	r2, r3, r3, r2
 8007f7a:	095b      	lsrs	r3, r3, #5
 8007f7c:	011e      	lsls	r6, r3, #4
 8007f7e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007f80:	4618      	mov	r0, r3
 8007f82:	f04f 0100 	mov.w	r1, #0
 8007f86:	4602      	mov	r2, r0
 8007f88:	460b      	mov	r3, r1
 8007f8a:	1894      	adds	r4, r2, r2
 8007f8c:	60bc      	str	r4, [r7, #8]
 8007f8e:	415b      	adcs	r3, r3
 8007f90:	60fb      	str	r3, [r7, #12]
 8007f92:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007f96:	1812      	adds	r2, r2, r0
 8007f98:	eb41 0303 	adc.w	r3, r1, r3
 8007f9c:	f04f 0400 	mov.w	r4, #0
 8007fa0:	f04f 0500 	mov.w	r5, #0
 8007fa4:	00dd      	lsls	r5, r3, #3
 8007fa6:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8007faa:	00d4      	lsls	r4, r2, #3
 8007fac:	4622      	mov	r2, r4
 8007fae:	462b      	mov	r3, r5
 8007fb0:	1814      	adds	r4, r2, r0
 8007fb2:	64bc      	str	r4, [r7, #72]	; 0x48
 8007fb4:	414b      	adcs	r3, r1
 8007fb6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007fb8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007fba:	685b      	ldr	r3, [r3, #4]
 8007fbc:	4618      	mov	r0, r3
 8007fbe:	f04f 0100 	mov.w	r1, #0
 8007fc2:	f04f 0200 	mov.w	r2, #0
 8007fc6:	f04f 0300 	mov.w	r3, #0
 8007fca:	008b      	lsls	r3, r1, #2
 8007fcc:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8007fd0:	0082      	lsls	r2, r0, #2
 8007fd2:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8007fd6:	f7f8 fe57 	bl	8000c88 <__aeabi_uldivmod>
 8007fda:	4602      	mov	r2, r0
 8007fdc:	460b      	mov	r3, r1
 8007fde:	4b2f      	ldr	r3, [pc, #188]	; (800809c <UART_SetConfig+0x38c>)
 8007fe0:	fba3 1302 	umull	r1, r3, r3, r2
 8007fe4:	095b      	lsrs	r3, r3, #5
 8007fe6:	2164      	movs	r1, #100	; 0x64
 8007fe8:	fb01 f303 	mul.w	r3, r1, r3
 8007fec:	1ad3      	subs	r3, r2, r3
 8007fee:	011b      	lsls	r3, r3, #4
 8007ff0:	3332      	adds	r3, #50	; 0x32
 8007ff2:	4a2a      	ldr	r2, [pc, #168]	; (800809c <UART_SetConfig+0x38c>)
 8007ff4:	fba2 2303 	umull	r2, r3, r2, r3
 8007ff8:	095b      	lsrs	r3, r3, #5
 8007ffa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007ffe:	441e      	add	r6, r3
 8008000:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008002:	4618      	mov	r0, r3
 8008004:	f04f 0100 	mov.w	r1, #0
 8008008:	4602      	mov	r2, r0
 800800a:	460b      	mov	r3, r1
 800800c:	1894      	adds	r4, r2, r2
 800800e:	603c      	str	r4, [r7, #0]
 8008010:	415b      	adcs	r3, r3
 8008012:	607b      	str	r3, [r7, #4]
 8008014:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008018:	1812      	adds	r2, r2, r0
 800801a:	eb41 0303 	adc.w	r3, r1, r3
 800801e:	f04f 0400 	mov.w	r4, #0
 8008022:	f04f 0500 	mov.w	r5, #0
 8008026:	00dd      	lsls	r5, r3, #3
 8008028:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800802c:	00d4      	lsls	r4, r2, #3
 800802e:	4622      	mov	r2, r4
 8008030:	462b      	mov	r3, r5
 8008032:	eb12 0a00 	adds.w	sl, r2, r0
 8008036:	eb43 0b01 	adc.w	fp, r3, r1
 800803a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800803c:	685b      	ldr	r3, [r3, #4]
 800803e:	4618      	mov	r0, r3
 8008040:	f04f 0100 	mov.w	r1, #0
 8008044:	f04f 0200 	mov.w	r2, #0
 8008048:	f04f 0300 	mov.w	r3, #0
 800804c:	008b      	lsls	r3, r1, #2
 800804e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008052:	0082      	lsls	r2, r0, #2
 8008054:	4650      	mov	r0, sl
 8008056:	4659      	mov	r1, fp
 8008058:	f7f8 fe16 	bl	8000c88 <__aeabi_uldivmod>
 800805c:	4602      	mov	r2, r0
 800805e:	460b      	mov	r3, r1
 8008060:	4b0e      	ldr	r3, [pc, #56]	; (800809c <UART_SetConfig+0x38c>)
 8008062:	fba3 1302 	umull	r1, r3, r3, r2
 8008066:	095b      	lsrs	r3, r3, #5
 8008068:	2164      	movs	r1, #100	; 0x64
 800806a:	fb01 f303 	mul.w	r3, r1, r3
 800806e:	1ad3      	subs	r3, r2, r3
 8008070:	011b      	lsls	r3, r3, #4
 8008072:	3332      	adds	r3, #50	; 0x32
 8008074:	4a09      	ldr	r2, [pc, #36]	; (800809c <UART_SetConfig+0x38c>)
 8008076:	fba2 2303 	umull	r2, r3, r2, r3
 800807a:	095b      	lsrs	r3, r3, #5
 800807c:	f003 020f 	and.w	r2, r3, #15
 8008080:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	4432      	add	r2, r6
 8008086:	609a      	str	r2, [r3, #8]
}
 8008088:	bf00      	nop
 800808a:	377c      	adds	r7, #124	; 0x7c
 800808c:	46bd      	mov	sp, r7
 800808e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008092:	bf00      	nop
 8008094:	40011000 	.word	0x40011000
 8008098:	40011400 	.word	0x40011400
 800809c:	51eb851f 	.word	0x51eb851f

080080a0 <__errno>:
 80080a0:	4b01      	ldr	r3, [pc, #4]	; (80080a8 <__errno+0x8>)
 80080a2:	6818      	ldr	r0, [r3, #0]
 80080a4:	4770      	bx	lr
 80080a6:	bf00      	nop
 80080a8:	200001f8 	.word	0x200001f8

080080ac <__libc_init_array>:
 80080ac:	b570      	push	{r4, r5, r6, lr}
 80080ae:	4d0d      	ldr	r5, [pc, #52]	; (80080e4 <__libc_init_array+0x38>)
 80080b0:	4c0d      	ldr	r4, [pc, #52]	; (80080e8 <__libc_init_array+0x3c>)
 80080b2:	1b64      	subs	r4, r4, r5
 80080b4:	10a4      	asrs	r4, r4, #2
 80080b6:	2600      	movs	r6, #0
 80080b8:	42a6      	cmp	r6, r4
 80080ba:	d109      	bne.n	80080d0 <__libc_init_array+0x24>
 80080bc:	4d0b      	ldr	r5, [pc, #44]	; (80080ec <__libc_init_array+0x40>)
 80080be:	4c0c      	ldr	r4, [pc, #48]	; (80080f0 <__libc_init_array+0x44>)
 80080c0:	f007 fd98 	bl	800fbf4 <_init>
 80080c4:	1b64      	subs	r4, r4, r5
 80080c6:	10a4      	asrs	r4, r4, #2
 80080c8:	2600      	movs	r6, #0
 80080ca:	42a6      	cmp	r6, r4
 80080cc:	d105      	bne.n	80080da <__libc_init_array+0x2e>
 80080ce:	bd70      	pop	{r4, r5, r6, pc}
 80080d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80080d4:	4798      	blx	r3
 80080d6:	3601      	adds	r6, #1
 80080d8:	e7ee      	b.n	80080b8 <__libc_init_array+0xc>
 80080da:	f855 3b04 	ldr.w	r3, [r5], #4
 80080de:	4798      	blx	r3
 80080e0:	3601      	adds	r6, #1
 80080e2:	e7f2      	b.n	80080ca <__libc_init_array+0x1e>
 80080e4:	08010b50 	.word	0x08010b50
 80080e8:	08010b50 	.word	0x08010b50
 80080ec:	08010b50 	.word	0x08010b50
 80080f0:	08010b58 	.word	0x08010b58

080080f4 <memset>:
 80080f4:	4402      	add	r2, r0
 80080f6:	4603      	mov	r3, r0
 80080f8:	4293      	cmp	r3, r2
 80080fa:	d100      	bne.n	80080fe <memset+0xa>
 80080fc:	4770      	bx	lr
 80080fe:	f803 1b01 	strb.w	r1, [r3], #1
 8008102:	e7f9      	b.n	80080f8 <memset+0x4>

08008104 <_puts_r>:
 8008104:	b530      	push	{r4, r5, lr}
 8008106:	4605      	mov	r5, r0
 8008108:	b089      	sub	sp, #36	; 0x24
 800810a:	4608      	mov	r0, r1
 800810c:	460c      	mov	r4, r1
 800810e:	f7f8 f85f 	bl	80001d0 <strlen>
 8008112:	4b1e      	ldr	r3, [pc, #120]	; (800818c <_puts_r+0x88>)
 8008114:	9306      	str	r3, [sp, #24]
 8008116:	2301      	movs	r3, #1
 8008118:	e9cd 4004 	strd	r4, r0, [sp, #16]
 800811c:	9307      	str	r3, [sp, #28]
 800811e:	4418      	add	r0, r3
 8008120:	ab04      	add	r3, sp, #16
 8008122:	9301      	str	r3, [sp, #4]
 8008124:	2302      	movs	r3, #2
 8008126:	9302      	str	r3, [sp, #8]
 8008128:	6bab      	ldr	r3, [r5, #56]	; 0x38
 800812a:	68ac      	ldr	r4, [r5, #8]
 800812c:	9003      	str	r0, [sp, #12]
 800812e:	b913      	cbnz	r3, 8008136 <_puts_r+0x32>
 8008130:	4628      	mov	r0, r5
 8008132:	f001 faa9 	bl	8009688 <__sinit>
 8008136:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008138:	07db      	lsls	r3, r3, #31
 800813a:	d405      	bmi.n	8008148 <_puts_r+0x44>
 800813c:	89a3      	ldrh	r3, [r4, #12]
 800813e:	0598      	lsls	r0, r3, #22
 8008140:	d402      	bmi.n	8008148 <_puts_r+0x44>
 8008142:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008144:	f001 fc5e 	bl	8009a04 <__retarget_lock_acquire_recursive>
 8008148:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800814c:	0499      	lsls	r1, r3, #18
 800814e:	d406      	bmi.n	800815e <_puts_r+0x5a>
 8008150:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8008154:	81a3      	strh	r3, [r4, #12]
 8008156:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008158:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800815c:	6663      	str	r3, [r4, #100]	; 0x64
 800815e:	4628      	mov	r0, r5
 8008160:	aa01      	add	r2, sp, #4
 8008162:	4621      	mov	r1, r4
 8008164:	f001 facc 	bl	8009700 <__sfvwrite_r>
 8008168:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800816a:	2800      	cmp	r0, #0
 800816c:	bf14      	ite	ne
 800816e:	f04f 35ff 	movne.w	r5, #4294967295
 8008172:	250a      	moveq	r5, #10
 8008174:	07da      	lsls	r2, r3, #31
 8008176:	d405      	bmi.n	8008184 <_puts_r+0x80>
 8008178:	89a3      	ldrh	r3, [r4, #12]
 800817a:	059b      	lsls	r3, r3, #22
 800817c:	d402      	bmi.n	8008184 <_puts_r+0x80>
 800817e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008180:	f001 fc41 	bl	8009a06 <__retarget_lock_release_recursive>
 8008184:	4628      	mov	r0, r5
 8008186:	b009      	add	sp, #36	; 0x24
 8008188:	bd30      	pop	{r4, r5, pc}
 800818a:	bf00      	nop
 800818c:	08010b26 	.word	0x08010b26

08008190 <puts>:
 8008190:	4b02      	ldr	r3, [pc, #8]	; (800819c <puts+0xc>)
 8008192:	4601      	mov	r1, r0
 8008194:	6818      	ldr	r0, [r3, #0]
 8008196:	f7ff bfb5 	b.w	8008104 <_puts_r>
 800819a:	bf00      	nop
 800819c:	200001f8 	.word	0x200001f8

080081a0 <sscanf>:
 80081a0:	b40e      	push	{r1, r2, r3}
 80081a2:	b510      	push	{r4, lr}
 80081a4:	b09f      	sub	sp, #124	; 0x7c
 80081a6:	ac21      	add	r4, sp, #132	; 0x84
 80081a8:	f44f 7101 	mov.w	r1, #516	; 0x204
 80081ac:	f854 2b04 	ldr.w	r2, [r4], #4
 80081b0:	9201      	str	r2, [sp, #4]
 80081b2:	f8ad 101c 	strh.w	r1, [sp, #28]
 80081b6:	9004      	str	r0, [sp, #16]
 80081b8:	9008      	str	r0, [sp, #32]
 80081ba:	f7f8 f809 	bl	80001d0 <strlen>
 80081be:	4b0c      	ldr	r3, [pc, #48]	; (80081f0 <sscanf+0x50>)
 80081c0:	9005      	str	r0, [sp, #20]
 80081c2:	9009      	str	r0, [sp, #36]	; 0x24
 80081c4:	930c      	str	r3, [sp, #48]	; 0x30
 80081c6:	480b      	ldr	r0, [pc, #44]	; (80081f4 <sscanf+0x54>)
 80081c8:	9a01      	ldr	r2, [sp, #4]
 80081ca:	6800      	ldr	r0, [r0, #0]
 80081cc:	9403      	str	r4, [sp, #12]
 80081ce:	2300      	movs	r3, #0
 80081d0:	9310      	str	r3, [sp, #64]	; 0x40
 80081d2:	9315      	str	r3, [sp, #84]	; 0x54
 80081d4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80081d8:	f8ad 301e 	strh.w	r3, [sp, #30]
 80081dc:	a904      	add	r1, sp, #16
 80081de:	4623      	mov	r3, r4
 80081e0:	f000 f850 	bl	8008284 <__ssvfscanf_r>
 80081e4:	b01f      	add	sp, #124	; 0x7c
 80081e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80081ea:	b003      	add	sp, #12
 80081ec:	4770      	bx	lr
 80081ee:	bf00      	nop
 80081f0:	0800821b 	.word	0x0800821b
 80081f4:	200001f8 	.word	0x200001f8

080081f8 <__sread>:
 80081f8:	b510      	push	{r4, lr}
 80081fa:	460c      	mov	r4, r1
 80081fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008200:	f001 fec6 	bl	8009f90 <_read_r>
 8008204:	2800      	cmp	r0, #0
 8008206:	bfab      	itete	ge
 8008208:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 800820a:	89a3      	ldrhlt	r3, [r4, #12]
 800820c:	181b      	addge	r3, r3, r0
 800820e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008212:	bfac      	ite	ge
 8008214:	6523      	strge	r3, [r4, #80]	; 0x50
 8008216:	81a3      	strhlt	r3, [r4, #12]
 8008218:	bd10      	pop	{r4, pc}

0800821a <__seofread>:
 800821a:	2000      	movs	r0, #0
 800821c:	4770      	bx	lr

0800821e <__swrite>:
 800821e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008222:	461f      	mov	r7, r3
 8008224:	898b      	ldrh	r3, [r1, #12]
 8008226:	05db      	lsls	r3, r3, #23
 8008228:	4605      	mov	r5, r0
 800822a:	460c      	mov	r4, r1
 800822c:	4616      	mov	r6, r2
 800822e:	d505      	bpl.n	800823c <__swrite+0x1e>
 8008230:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008234:	2302      	movs	r3, #2
 8008236:	2200      	movs	r2, #0
 8008238:	f001 fbe6 	bl	8009a08 <_lseek_r>
 800823c:	89a3      	ldrh	r3, [r4, #12]
 800823e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008242:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008246:	81a3      	strh	r3, [r4, #12]
 8008248:	4632      	mov	r2, r6
 800824a:	463b      	mov	r3, r7
 800824c:	4628      	mov	r0, r5
 800824e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008252:	f001 b9a1 	b.w	8009598 <_write_r>

08008256 <__sseek>:
 8008256:	b510      	push	{r4, lr}
 8008258:	460c      	mov	r4, r1
 800825a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800825e:	f001 fbd3 	bl	8009a08 <_lseek_r>
 8008262:	1c43      	adds	r3, r0, #1
 8008264:	89a3      	ldrh	r3, [r4, #12]
 8008266:	bf15      	itete	ne
 8008268:	6520      	strne	r0, [r4, #80]	; 0x50
 800826a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800826e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008272:	81a3      	strheq	r3, [r4, #12]
 8008274:	bf18      	it	ne
 8008276:	81a3      	strhne	r3, [r4, #12]
 8008278:	bd10      	pop	{r4, pc}

0800827a <__sclose>:
 800827a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800827e:	f001 b9ad 	b.w	80095dc <_close_r>
	...

08008284 <__ssvfscanf_r>:
 8008284:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008288:	ed2d 8b02 	vpush	{d8}
 800828c:	f5ad 7d2f 	sub.w	sp, sp, #700	; 0x2bc
 8008290:	461e      	mov	r6, r3
 8008292:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
 8008296:	af02      	add	r7, sp, #8
 8008298:	049d      	lsls	r5, r3, #18
 800829a:	ee08 0a10 	vmov	s16, r0
 800829e:	460c      	mov	r4, r1
 80082a0:	617a      	str	r2, [r7, #20]
 80082a2:	d406      	bmi.n	80082b2 <__ssvfscanf_r+0x2e>
 80082a4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80082a8:	818b      	strh	r3, [r1, #12]
 80082aa:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 80082ac:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80082b0:	664b      	str	r3, [r1, #100]	; 0x64
 80082b2:	2300      	movs	r3, #0
 80082b4:	e9c7 3307 	strd	r3, r3, [r7, #28]
 80082b8:	61bb      	str	r3, [r7, #24]
 80082ba:	637b      	str	r3, [r7, #52]	; 0x34
 80082bc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80082be:	627b      	str	r3, [r7, #36]	; 0x24
 80082c0:	697a      	ldr	r2, [r7, #20]
 80082c2:	f812 3b01 	ldrb.w	r3, [r2], #1
 80082c6:	617a      	str	r2, [r7, #20]
 80082c8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	f000 80d6 	beq.w	800847c <__ssvfscanf_r+0x1f8>
 80082d0:	4a92      	ldr	r2, [pc, #584]	; (800851c <__ssvfscanf_r+0x298>)
 80082d2:	f813 8002 	ldrb.w	r8, [r3, r2]
 80082d6:	f018 0808 	ands.w	r8, r8, #8
 80082da:	d019      	beq.n	8008310 <__ssvfscanf_r+0x8c>
 80082dc:	6863      	ldr	r3, [r4, #4]
 80082de:	2b00      	cmp	r3, #0
 80082e0:	dd0e      	ble.n	8008300 <__ssvfscanf_r+0x7c>
 80082e2:	6823      	ldr	r3, [r4, #0]
 80082e4:	498d      	ldr	r1, [pc, #564]	; (800851c <__ssvfscanf_r+0x298>)
 80082e6:	781a      	ldrb	r2, [r3, #0]
 80082e8:	5c8a      	ldrb	r2, [r1, r2]
 80082ea:	0710      	lsls	r0, r2, #28
 80082ec:	d5e8      	bpl.n	80082c0 <__ssvfscanf_r+0x3c>
 80082ee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80082f0:	3201      	adds	r2, #1
 80082f2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80082f4:	6862      	ldr	r2, [r4, #4]
 80082f6:	3301      	adds	r3, #1
 80082f8:	3a01      	subs	r2, #1
 80082fa:	6062      	str	r2, [r4, #4]
 80082fc:	6023      	str	r3, [r4, #0]
 80082fe:	e7ed      	b.n	80082dc <__ssvfscanf_r+0x58>
 8008300:	ee18 0a10 	vmov	r0, s16
 8008304:	4621      	mov	r1, r4
 8008306:	f003 f914 	bl	800b532 <__ssrefill_r>
 800830a:	2800      	cmp	r0, #0
 800830c:	d0e9      	beq.n	80082e2 <__ssvfscanf_r+0x5e>
 800830e:	e7d7      	b.n	80082c0 <__ssvfscanf_r+0x3c>
 8008310:	2b25      	cmp	r3, #37	; 0x25
 8008312:	d165      	bne.n	80083e0 <__ssvfscanf_r+0x15c>
 8008314:	697b      	ldr	r3, [r7, #20]
 8008316:	f8c7 8030 	str.w	r8, [r7, #48]	; 0x30
 800831a:	46c1      	mov	r9, r8
 800831c:	220a      	movs	r2, #10
 800831e:	6979      	ldr	r1, [r7, #20]
 8008320:	781d      	ldrb	r5, [r3, #0]
 8008322:	3101      	adds	r1, #1
 8008324:	6179      	str	r1, [r7, #20]
 8008326:	f1a5 0125 	sub.w	r1, r5, #37	; 0x25
 800832a:	2955      	cmp	r1, #85	; 0x55
 800832c:	f200 80a6 	bhi.w	800847c <__ssvfscanf_r+0x1f8>
 8008330:	e8df f011 	tbh	[pc, r1, lsl #1]
 8008334:	00a40056 	.word	0x00a40056
 8008338:	00a400a4 	.word	0x00a400a4
 800833c:	007d00a4 	.word	0x007d00a4
 8008340:	00a400a4 	.word	0x00a400a4
 8008344:	00a400a4 	.word	0x00a400a4
 8008348:	00ba00a4 	.word	0x00ba00a4
 800834c:	00ba00ba 	.word	0x00ba00ba
 8008350:	00ba00ba 	.word	0x00ba00ba
 8008354:	00ba00ba 	.word	0x00ba00ba
 8008358:	00ba00ba 	.word	0x00ba00ba
 800835c:	00a400ba 	.word	0x00a400ba
 8008360:	00a400a4 	.word	0x00a400a4
 8008364:	00a400a4 	.word	0x00a400a4
 8008368:	00a400a4 	.word	0x00a400a4
 800836c:	00a400da 	.word	0x00a400da
 8008370:	00c40104 	.word	0x00c40104
 8008374:	00da00da 	.word	0x00da00da
 8008378:	00a400da 	.word	0x00a400da
 800837c:	00a400a4 	.word	0x00a400a4
 8008380:	00a100a4 	.word	0x00a100a4
 8008384:	00a400a4 	.word	0x00a400a4
 8008388:	00a400c8 	.word	0x00a400c8
 800838c:	00a400a4 	.word	0x00a400a4
 8008390:	00a400f0 	.word	0x00a400f0
 8008394:	00a400a4 	.word	0x00a400a4
 8008398:	00d400a4 	.word	0x00d400a4
 800839c:	00a400a4 	.word	0x00a400a4
 80083a0:	00a400fa 	.word	0x00a400fa
 80083a4:	00a400a4 	.word	0x00a400a4
 80083a8:	00a400a4 	.word	0x00a400a4
 80083ac:	00a400da 	.word	0x00a400da
 80083b0:	00c60106 	.word	0x00c60106
 80083b4:	00da00da 	.word	0x00da00da
 80083b8:	009400da 	.word	0x009400da
 80083bc:	00a10130 	.word	0x00a10130
 80083c0:	008600a4 	.word	0x008600a4
 80083c4:	010d00ad 	.word	0x010d00ad
 80083c8:	010a00ca 	.word	0x010a00ca
 80083cc:	00a400a4 	.word	0x00a400a4
 80083d0:	00a900f2 	.word	0x00a900f2
 80083d4:	00a400d0 	.word	0x00a400d0
 80083d8:	00d400a4 	.word	0x00d400a4
 80083dc:	00a900a4 	.word	0x00a900a4
 80083e0:	6863      	ldr	r3, [r4, #4]
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	dd0f      	ble.n	8008406 <__ssvfscanf_r+0x182>
 80083e6:	6823      	ldr	r3, [r4, #0]
 80083e8:	697a      	ldr	r2, [r7, #20]
 80083ea:	7819      	ldrb	r1, [r3, #0]
 80083ec:	f812 2c01 	ldrb.w	r2, [r2, #-1]
 80083f0:	4291      	cmp	r1, r2
 80083f2:	d143      	bne.n	800847c <__ssvfscanf_r+0x1f8>
 80083f4:	6862      	ldr	r2, [r4, #4]
 80083f6:	3301      	adds	r3, #1
 80083f8:	6023      	str	r3, [r4, #0]
 80083fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083fc:	3a01      	subs	r2, #1
 80083fe:	6062      	str	r2, [r4, #4]
 8008400:	3301      	adds	r3, #1
 8008402:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008404:	e75c      	b.n	80082c0 <__ssvfscanf_r+0x3c>
 8008406:	ee18 0a10 	vmov	r0, s16
 800840a:	4621      	mov	r1, r4
 800840c:	f003 f891 	bl	800b532 <__ssrefill_r>
 8008410:	2800      	cmp	r0, #0
 8008412:	d0e8      	beq.n	80083e6 <__ssvfscanf_r+0x162>
 8008414:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008416:	b113      	cbz	r3, 800841e <__ssvfscanf_r+0x19a>
 8008418:	89a3      	ldrh	r3, [r4, #12]
 800841a:	065b      	lsls	r3, r3, #25
 800841c:	d52e      	bpl.n	800847c <__ssvfscanf_r+0x1f8>
 800841e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008420:	2b00      	cmp	r3, #0
 8008422:	f040 80fa 	bne.w	800861a <__ssvfscanf_r+0x396>
 8008426:	f04f 33ff 	mov.w	r3, #4294967295
 800842a:	627b      	str	r3, [r7, #36]	; 0x24
 800842c:	e105      	b.n	800863a <__ssvfscanf_r+0x3b6>
 800842e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008430:	ea53 0309 	orrs.w	r3, r3, r9
 8008434:	633b      	str	r3, [r7, #48]	; 0x30
 8008436:	d121      	bne.n	800847c <__ssvfscanf_r+0x1f8>
 8008438:	f04f 0910 	mov.w	r9, #16
 800843c:	697b      	ldr	r3, [r7, #20]
 800843e:	e76e      	b.n	800831e <__ssvfscanf_r+0x9a>
 8008440:	f019 0f0f 	tst.w	r9, #15
 8008444:	d11a      	bne.n	800847c <__ssvfscanf_r+0x1f8>
 8008446:	7859      	ldrb	r1, [r3, #1]
 8008448:	296c      	cmp	r1, #108	; 0x6c
 800844a:	d104      	bne.n	8008456 <__ssvfscanf_r+0x1d2>
 800844c:	3302      	adds	r3, #2
 800844e:	617b      	str	r3, [r7, #20]
 8008450:	f049 0902 	orr.w	r9, r9, #2
 8008454:	e7f2      	b.n	800843c <__ssvfscanf_r+0x1b8>
 8008456:	f049 0901 	orr.w	r9, r9, #1
 800845a:	e7ef      	b.n	800843c <__ssvfscanf_r+0x1b8>
 800845c:	f019 0f0f 	tst.w	r9, #15
 8008460:	d10c      	bne.n	800847c <__ssvfscanf_r+0x1f8>
 8008462:	7859      	ldrb	r1, [r3, #1]
 8008464:	2968      	cmp	r1, #104	; 0x68
 8008466:	bf03      	ittte	eq
 8008468:	3302      	addeq	r3, #2
 800846a:	617b      	streq	r3, [r7, #20]
 800846c:	f049 0908 	orreq.w	r9, r9, #8
 8008470:	f049 0904 	orrne.w	r9, r9, #4
 8008474:	e7e2      	b.n	800843c <__ssvfscanf_r+0x1b8>
 8008476:	f019 0f0f 	tst.w	r9, #15
 800847a:	d0e9      	beq.n	8008450 <__ssvfscanf_r+0x1cc>
 800847c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800847e:	2b00      	cmp	r3, #0
 8008480:	f000 80db 	beq.w	800863a <__ssvfscanf_r+0x3b6>
 8008484:	e0d4      	b.n	8008630 <__ssvfscanf_r+0x3ac>
 8008486:	f019 0f0f 	tst.w	r9, #15
 800848a:	d0d7      	beq.n	800843c <__ssvfscanf_r+0x1b8>
 800848c:	e7f6      	b.n	800847c <__ssvfscanf_r+0x1f8>
 800848e:	f019 038f 	ands.w	r3, r9, #143	; 0x8f
 8008492:	d1f3      	bne.n	800847c <__ssvfscanf_r+0x1f8>
 8008494:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8008496:	b921      	cbnz	r1, 80084a2 <__ssvfscanf_r+0x21e>
 8008498:	b082      	sub	sp, #8
 800849a:	a902      	add	r1, sp, #8
 800849c:	e9c1 3300 	strd	r3, r3, [r1]
 80084a0:	6379      	str	r1, [r7, #52]	; 0x34
 80084a2:	f049 0980 	orr.w	r9, r9, #128	; 0x80
 80084a6:	e7c9      	b.n	800843c <__ssvfscanf_r+0x1b8>
 80084a8:	f019 0f8f 	tst.w	r9, #143	; 0x8f
 80084ac:	d1e6      	bne.n	800847c <__ssvfscanf_r+0x1f8>
 80084ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084b0:	fb02 5503 	mla	r5, r2, r3, r5
 80084b4:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 80084b8:	633b      	str	r3, [r7, #48]	; 0x30
 80084ba:	e7bf      	b.n	800843c <__ssvfscanf_r+0x1b8>
 80084bc:	f049 0901 	orr.w	r9, r9, #1
 80084c0:	4b17      	ldr	r3, [pc, #92]	; (8008520 <__ssvfscanf_r+0x29c>)
 80084c2:	e008      	b.n	80084d6 <__ssvfscanf_r+0x252>
 80084c4:	f049 0901 	orr.w	r9, r9, #1
 80084c8:	4b16      	ldr	r3, [pc, #88]	; (8008524 <__ssvfscanf_r+0x2a0>)
 80084ca:	61bb      	str	r3, [r7, #24]
 80084cc:	2308      	movs	r3, #8
 80084ce:	61fb      	str	r3, [r7, #28]
 80084d0:	2503      	movs	r5, #3
 80084d2:	e00a      	b.n	80084ea <__ssvfscanf_r+0x266>
 80084d4:	4b13      	ldr	r3, [pc, #76]	; (8008524 <__ssvfscanf_r+0x2a0>)
 80084d6:	61bb      	str	r3, [r7, #24]
 80084d8:	230a      	movs	r3, #10
 80084da:	e7f8      	b.n	80084ce <__ssvfscanf_r+0x24a>
 80084dc:	f449 7900 	orr.w	r9, r9, #512	; 0x200
 80084e0:	4b10      	ldr	r3, [pc, #64]	; (8008524 <__ssvfscanf_r+0x2a0>)
 80084e2:	61bb      	str	r3, [r7, #24]
 80084e4:	2310      	movs	r3, #16
 80084e6:	e7f2      	b.n	80084ce <__ssvfscanf_r+0x24a>
 80084e8:	2504      	movs	r5, #4
 80084ea:	6863      	ldr	r3, [r4, #4]
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	dd55      	ble.n	800859c <__ssvfscanf_r+0x318>
 80084f0:	f019 0f40 	tst.w	r9, #64	; 0x40
 80084f4:	d105      	bne.n	8008502 <__ssvfscanf_r+0x27e>
 80084f6:	6823      	ldr	r3, [r4, #0]
 80084f8:	4908      	ldr	r1, [pc, #32]	; (800851c <__ssvfscanf_r+0x298>)
 80084fa:	781a      	ldrb	r2, [r3, #0]
 80084fc:	5c52      	ldrb	r2, [r2, r1]
 80084fe:	0711      	lsls	r1, r2, #28
 8008500:	d454      	bmi.n	80085ac <__ssvfscanf_r+0x328>
 8008502:	3d01      	subs	r5, #1
 8008504:	2d03      	cmp	r5, #3
 8008506:	d864      	bhi.n	80085d2 <__ssvfscanf_r+0x34e>
 8008508:	e8df f015 	tbh	[pc, r5, lsl #1]
 800850c:	039201d7 	.word	0x039201d7
 8008510:	062b0538 	.word	0x062b0538
 8008514:	f049 0901 	orr.w	r9, r9, #1
 8008518:	2502      	movs	r5, #2
 800851a:	e7e6      	b.n	80084ea <__ssvfscanf_r+0x266>
 800851c:	080106ed 	.word	0x080106ed
 8008520:	0800b151 	.word	0x0800b151
 8008524:	0800b37d 	.word	0x0800b37d
 8008528:	6979      	ldr	r1, [r7, #20]
 800852a:	f107 0050 	add.w	r0, r7, #80	; 0x50
 800852e:	f001 feff 	bl	800a330 <__sccl>
 8008532:	f049 0940 	orr.w	r9, r9, #64	; 0x40
 8008536:	6178      	str	r0, [r7, #20]
 8008538:	2501      	movs	r5, #1
 800853a:	e7d6      	b.n	80084ea <__ssvfscanf_r+0x266>
 800853c:	f049 0901 	orr.w	r9, r9, #1
 8008540:	f049 0940 	orr.w	r9, r9, #64	; 0x40
 8008544:	2500      	movs	r5, #0
 8008546:	e7d0      	b.n	80084ea <__ssvfscanf_r+0x266>
 8008548:	f449 7908 	orr.w	r9, r9, #544	; 0x220
 800854c:	e7c8      	b.n	80084e0 <__ssvfscanf_r+0x25c>
 800854e:	f019 0f10 	tst.w	r9, #16
 8008552:	f47f aeb5 	bne.w	80082c0 <__ssvfscanf_r+0x3c>
 8008556:	f019 0f08 	tst.w	r9, #8
 800855a:	f856 1b04 	ldr.w	r1, [r6], #4
 800855e:	d002      	beq.n	8008566 <__ssvfscanf_r+0x2e2>
 8008560:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008562:	700b      	strb	r3, [r1, #0]
 8008564:	e6ac      	b.n	80082c0 <__ssvfscanf_r+0x3c>
 8008566:	f019 0f04 	tst.w	r9, #4
 800856a:	d002      	beq.n	8008572 <__ssvfscanf_r+0x2ee>
 800856c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800856e:	800b      	strh	r3, [r1, #0]
 8008570:	e6a6      	b.n	80082c0 <__ssvfscanf_r+0x3c>
 8008572:	f019 0f01 	tst.w	r9, #1
 8008576:	d002      	beq.n	800857e <__ssvfscanf_r+0x2fa>
 8008578:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800857a:	600b      	str	r3, [r1, #0]
 800857c:	e6a0      	b.n	80082c0 <__ssvfscanf_r+0x3c>
 800857e:	f019 0f02 	tst.w	r9, #2
 8008582:	d0f9      	beq.n	8008578 <__ssvfscanf_r+0x2f4>
 8008584:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008586:	ea4f 79e3 	mov.w	r9, r3, asr #31
 800858a:	461a      	mov	r2, r3
 800858c:	464b      	mov	r3, r9
 800858e:	e9c1 2300 	strd	r2, r3, [r1]
 8008592:	e695      	b.n	80082c0 <__ssvfscanf_r+0x3c>
 8008594:	4b9c      	ldr	r3, [pc, #624]	; (8008808 <__ssvfscanf_r+0x584>)
 8008596:	61bb      	str	r3, [r7, #24]
 8008598:	2300      	movs	r3, #0
 800859a:	e798      	b.n	80084ce <__ssvfscanf_r+0x24a>
 800859c:	ee18 0a10 	vmov	r0, s16
 80085a0:	4621      	mov	r1, r4
 80085a2:	f002 ffc6 	bl	800b532 <__ssrefill_r>
 80085a6:	2800      	cmp	r0, #0
 80085a8:	d0a2      	beq.n	80084f0 <__ssvfscanf_r+0x26c>
 80085aa:	e733      	b.n	8008414 <__ssvfscanf_r+0x190>
 80085ac:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80085ae:	3201      	adds	r2, #1
 80085b0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80085b2:	6862      	ldr	r2, [r4, #4]
 80085b4:	3a01      	subs	r2, #1
 80085b6:	2a00      	cmp	r2, #0
 80085b8:	6062      	str	r2, [r4, #4]
 80085ba:	dd02      	ble.n	80085c2 <__ssvfscanf_r+0x33e>
 80085bc:	3301      	adds	r3, #1
 80085be:	6023      	str	r3, [r4, #0]
 80085c0:	e799      	b.n	80084f6 <__ssvfscanf_r+0x272>
 80085c2:	ee18 0a10 	vmov	r0, s16
 80085c6:	4621      	mov	r1, r4
 80085c8:	f002 ffb3 	bl	800b532 <__ssrefill_r>
 80085cc:	2800      	cmp	r0, #0
 80085ce:	d092      	beq.n	80084f6 <__ssvfscanf_r+0x272>
 80085d0:	e720      	b.n	8008414 <__ssvfscanf_r+0x190>
 80085d2:	6b3d      	ldr	r5, [r7, #48]	; 0x30
 80085d4:	2d01      	cmp	r5, #1
 80085d6:	bf38      	it	cc
 80085d8:	2501      	movcc	r5, #1
 80085da:	f019 0801 	ands.w	r8, r9, #1
 80085de:	f009 0b10 	and.w	fp, r9, #16
 80085e2:	f000 80f2 	beq.w	80087ca <__ssvfscanf_r+0x546>
 80085e6:	f1bb 0f00 	cmp.w	fp, #0
 80085ea:	f040 80b5 	bne.w	8008758 <__ssvfscanf_r+0x4d4>
 80085ee:	4633      	mov	r3, r6
 80085f0:	f019 0f80 	tst.w	r9, #128	; 0x80
 80085f4:	f853 6b04 	ldr.w	r6, [r3], #4
 80085f8:	633b      	str	r3, [r7, #48]	; 0x30
 80085fa:	f000 80b4 	beq.w	8008766 <__ssvfscanf_r+0x4e2>
 80085fe:	b13e      	cbz	r6, 8008610 <__ssvfscanf_r+0x38c>
 8008600:	2080      	movs	r0, #128	; 0x80
 8008602:	f001 fa13 	bl	8009a2c <malloc>
 8008606:	4680      	mov	r8, r0
 8008608:	b9f8      	cbnz	r0, 800864a <__ssvfscanf_r+0x3c6>
 800860a:	f04f 33ff 	mov.w	r3, #4294967295
 800860e:	627b      	str	r3, [r7, #36]	; 0x24
 8008610:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008612:	b193      	cbz	r3, 800863a <__ssvfscanf_r+0x3b6>
 8008614:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008616:	3301      	adds	r3, #1
 8008618:	d10a      	bne.n	8008630 <__ssvfscanf_r+0x3ac>
 800861a:	2400      	movs	r4, #0
 800861c:	4626      	mov	r6, r4
 800861e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008620:	681d      	ldr	r5, [r3, #0]
 8008622:	88db      	ldrh	r3, [r3, #6]
 8008624:	42a3      	cmp	r3, r4
 8008626:	f300 87a8 	bgt.w	800957a <__ssvfscanf_r+0x12f6>
 800862a:	f04f 33ff 	mov.w	r3, #4294967295
 800862e:	627b      	str	r3, [r7, #36]	; 0x24
 8008630:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008632:	6818      	ldr	r0, [r3, #0]
 8008634:	b108      	cbz	r0, 800863a <__ssvfscanf_r+0x3b6>
 8008636:	f001 fa01 	bl	8009a3c <free>
 800863a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800863c:	f507 772d 	add.w	r7, r7, #692	; 0x2b4
 8008640:	46bd      	mov	sp, r7
 8008642:	ecbd 8b02 	vpop	{d8}
 8008646:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800864a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800864c:	6030      	str	r0, [r6, #0]
 800864e:	f8b3 a006 	ldrh.w	sl, [r3, #6]
 8008652:	f8b3 9004 	ldrh.w	r9, [r3, #4]
 8008656:	45ca      	cmp	sl, r9
 8008658:	d311      	bcc.n	800867e <__ssvfscanf_r+0x3fa>
 800865a:	f64f 73f6 	movw	r3, #65526	; 0xfff6
 800865e:	4599      	cmp	r9, r3
 8008660:	d8d3      	bhi.n	800860a <__ssvfscanf_r+0x386>
 8008662:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008664:	f109 0908 	add.w	r9, r9, #8
 8008668:	6818      	ldr	r0, [r3, #0]
 800866a:	ea4f 0189 	mov.w	r1, r9, lsl #2
 800866e:	f001 fca1 	bl	8009fb4 <realloc>
 8008672:	2800      	cmp	r0, #0
 8008674:	d0c9      	beq.n	800860a <__ssvfscanf_r+0x386>
 8008676:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008678:	6018      	str	r0, [r3, #0]
 800867a:	f8a3 9004 	strh.w	r9, [r3, #4]
 800867e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008680:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	f10a 0201 	add.w	r2, sl, #1
 8008688:	f843 602a 	str.w	r6, [r3, sl, lsl #2]
 800868c:	80ca      	strh	r2, [r1, #6]
 800868e:	46b2      	mov	sl, r6
 8008690:	f04f 0920 	mov.w	r9, #32
 8008694:	4646      	mov	r6, r8
 8008696:	2200      	movs	r2, #0
 8008698:	62ba      	str	r2, [r7, #40]	; 0x28
 800869a:	f001 f9a7 	bl	80099ec <__locale_mb_cur_max>
 800869e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80086a0:	4290      	cmp	r0, r2
 80086a2:	f43f aeb7 	beq.w	8008414 <__ssvfscanf_r+0x190>
 80086a6:	6821      	ldr	r1, [r4, #0]
 80086a8:	f507 7ca8 	add.w	ip, r7, #336	; 0x150
 80086ac:	f811 0b01 	ldrb.w	r0, [r1], #1
 80086b0:	f80c 0002 	strb.w	r0, [ip, r2]
 80086b4:	1c53      	adds	r3, r2, #1
 80086b6:	6862      	ldr	r2, [r4, #4]
 80086b8:	3a01      	subs	r2, #1
 80086ba:	e9c4 1200 	strd	r1, r2, [r4]
 80086be:	6a3a      	ldr	r2, [r7, #32]
 80086c0:	2a03      	cmp	r2, #3
 80086c2:	d102      	bne.n	80086ca <__ssvfscanf_r+0x446>
 80086c4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80086c6:	2a04      	cmp	r2, #4
 80086c8:	d007      	beq.n	80086da <__ssvfscanf_r+0x456>
 80086ca:	2208      	movs	r2, #8
 80086cc:	2100      	movs	r1, #0
 80086ce:	f107 0048 	add.w	r0, r7, #72	; 0x48
 80086d2:	62bb      	str	r3, [r7, #40]	; 0x28
 80086d4:	f7ff fd0e 	bl	80080f4 <memset>
 80086d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086da:	62bb      	str	r3, [r7, #40]	; 0x28
 80086dc:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80086e0:	9200      	str	r2, [sp, #0]
 80086e2:	ee18 0a10 	vmov	r0, s16
 80086e6:	f507 72a8 	add.w	r2, r7, #336	; 0x150
 80086ea:	4631      	mov	r1, r6
 80086ec:	f001 fbf0 	bl	8009ed0 <_mbrtowc_r>
 80086f0:	1c42      	adds	r2, r0, #1
 80086f2:	6238      	str	r0, [r7, #32]
 80086f4:	f43f ae8e 	beq.w	8008414 <__ssvfscanf_r+0x190>
 80086f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086fa:	2800      	cmp	r0, #0
 80086fc:	d137      	bne.n	800876e <__ssvfscanf_r+0x4ea>
 80086fe:	f1bb 0f00 	cmp.w	fp, #0
 8008702:	d101      	bne.n	8008708 <__ssvfscanf_r+0x484>
 8008704:	f8c6 b000 	str.w	fp, [r6]
 8008708:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800870a:	441a      	add	r2, r3
 800870c:	6a3b      	ldr	r3, [r7, #32]
 800870e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008710:	2b03      	cmp	r3, #3
 8008712:	d102      	bne.n	800871a <__ssvfscanf_r+0x496>
 8008714:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008716:	2b04      	cmp	r3, #4
 8008718:	d000      	beq.n	800871c <__ssvfscanf_r+0x498>
 800871a:	3d01      	subs	r5, #1
 800871c:	f1bb 0f00 	cmp.w	fp, #0
 8008720:	d118      	bne.n	8008754 <__ssvfscanf_r+0x4d0>
 8008722:	f1ba 0f00 	cmp.w	sl, #0
 8008726:	d014      	beq.n	8008752 <__ssvfscanf_r+0x4ce>
 8008728:	eba6 0308 	sub.w	r3, r6, r8
 800872c:	ebb9 0fa3 	cmp.w	r9, r3, asr #2
 8008730:	d80f      	bhi.n	8008752 <__ssvfscanf_r+0x4ce>
 8008732:	4640      	mov	r0, r8
 8008734:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008738:	62bb      	str	r3, [r7, #40]	; 0x28
 800873a:	f001 fc3b 	bl	8009fb4 <realloc>
 800873e:	4680      	mov	r8, r0
 8008740:	2800      	cmp	r0, #0
 8008742:	f43f af62 	beq.w	800860a <__ssvfscanf_r+0x386>
 8008746:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008748:	f8ca 0000 	str.w	r0, [sl]
 800874c:	18c6      	adds	r6, r0, r3
 800874e:	ea4f 0949 	mov.w	r9, r9, lsl #1
 8008752:	3604      	adds	r6, #4
 8008754:	2300      	movs	r3, #0
 8008756:	e00d      	b.n	8008774 <__ssvfscanf_r+0x4f0>
 8008758:	f04f 0900 	mov.w	r9, #0
 800875c:	633e      	str	r6, [r7, #48]	; 0x30
 800875e:	46c8      	mov	r8, r9
 8008760:	46ca      	mov	sl, r9
 8008762:	464e      	mov	r6, r9
 8008764:	e797      	b.n	8008696 <__ssvfscanf_r+0x412>
 8008766:	46d9      	mov	r9, fp
 8008768:	46d8      	mov	r8, fp
 800876a:	46da      	mov	sl, fp
 800876c:	e793      	b.n	8008696 <__ssvfscanf_r+0x412>
 800876e:	6a3a      	ldr	r2, [r7, #32]
 8008770:	3202      	adds	r2, #2
 8008772:	d1c9      	bne.n	8008708 <__ssvfscanf_r+0x484>
 8008774:	6862      	ldr	r2, [r4, #4]
 8008776:	2a00      	cmp	r2, #0
 8008778:	dc15      	bgt.n	80087a6 <__ssvfscanf_r+0x522>
 800877a:	ee18 0a10 	vmov	r0, s16
 800877e:	4621      	mov	r1, r4
 8008780:	62bb      	str	r3, [r7, #40]	; 0x28
 8008782:	f002 fed6 	bl	800b532 <__ssrefill_r>
 8008786:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008788:	b168      	cbz	r0, 80087a6 <__ssvfscanf_r+0x522>
 800878a:	2b00      	cmp	r3, #0
 800878c:	f47f ae42 	bne.w	8008414 <__ssvfscanf_r+0x190>
 8008790:	f1ba 0f00 	cmp.w	sl, #0
 8008794:	d10b      	bne.n	80087ae <__ssvfscanf_r+0x52a>
 8008796:	f1bb 0f00 	cmp.w	fp, #0
 800879a:	d102      	bne.n	80087a2 <__ssvfscanf_r+0x51e>
 800879c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800879e:	3301      	adds	r3, #1
 80087a0:	627b      	str	r3, [r7, #36]	; 0x24
 80087a2:	6b3e      	ldr	r6, [r7, #48]	; 0x30
 80087a4:	e58c      	b.n	80082c0 <__ssvfscanf_r+0x3c>
 80087a6:	2d00      	cmp	r5, #0
 80087a8:	d0f2      	beq.n	8008790 <__ssvfscanf_r+0x50c>
 80087aa:	461a      	mov	r2, r3
 80087ac:	e774      	b.n	8008698 <__ssvfscanf_r+0x414>
 80087ae:	eba6 0108 	sub.w	r1, r6, r8
 80087b2:	ebb9 0fa1 	cmp.w	r9, r1, asr #2
 80087b6:	d9ee      	bls.n	8008796 <__ssvfscanf_r+0x512>
 80087b8:	f8da 0000 	ldr.w	r0, [sl]
 80087bc:	f001 fbfa 	bl	8009fb4 <realloc>
 80087c0:	2800      	cmp	r0, #0
 80087c2:	d0e8      	beq.n	8008796 <__ssvfscanf_r+0x512>
 80087c4:	f8ca 0000 	str.w	r0, [sl]
 80087c8:	e7e5      	b.n	8008796 <__ssvfscanf_r+0x512>
 80087ca:	f1bb 0f00 	cmp.w	fp, #0
 80087ce:	d01d      	beq.n	800880c <__ssvfscanf_r+0x588>
 80087d0:	e9d4 2300 	ldrd	r2, r3, [r4]
 80087d4:	429d      	cmp	r5, r3
 80087d6:	dd11      	ble.n	80087fc <__ssvfscanf_r+0x578>
 80087d8:	4498      	add	r8, r3
 80087da:	1aed      	subs	r5, r5, r3
 80087dc:	4413      	add	r3, r2
 80087de:	ee18 0a10 	vmov	r0, s16
 80087e2:	6023      	str	r3, [r4, #0]
 80087e4:	4621      	mov	r1, r4
 80087e6:	f002 fea4 	bl	800b532 <__ssrefill_r>
 80087ea:	2800      	cmp	r0, #0
 80087ec:	d0f0      	beq.n	80087d0 <__ssvfscanf_r+0x54c>
 80087ee:	f1b8 0f00 	cmp.w	r8, #0
 80087f2:	f43f ae0f 	beq.w	8008414 <__ssvfscanf_r+0x190>
 80087f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80087f8:	4443      	add	r3, r8
 80087fa:	e602      	b.n	8008402 <__ssvfscanf_r+0x17e>
 80087fc:	1b5b      	subs	r3, r3, r5
 80087fe:	44a8      	add	r8, r5
 8008800:	4415      	add	r5, r2
 8008802:	6063      	str	r3, [r4, #4]
 8008804:	6025      	str	r5, [r4, #0]
 8008806:	e7f6      	b.n	80087f6 <__ssvfscanf_r+0x572>
 8008808:	0800b151 	.word	0x0800b151
 800880c:	46b0      	mov	r8, r6
 800880e:	f019 0980 	ands.w	r9, r9, #128	; 0x80
 8008812:	f858 6b04 	ldr.w	r6, [r8], #4
 8008816:	d02f      	beq.n	8008878 <__ssvfscanf_r+0x5f4>
 8008818:	2e00      	cmp	r6, #0
 800881a:	f43f ae2f 	beq.w	800847c <__ssvfscanf_r+0x1f8>
 800881e:	4628      	mov	r0, r5
 8008820:	f001 f904 	bl	8009a2c <malloc>
 8008824:	4682      	mov	sl, r0
 8008826:	2800      	cmp	r0, #0
 8008828:	f43f adf9 	beq.w	800841e <__ssvfscanf_r+0x19a>
 800882c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800882e:	6030      	str	r0, [r6, #0]
 8008830:	f8b3 b006 	ldrh.w	fp, [r3, #6]
 8008834:	f8b3 9004 	ldrh.w	r9, [r3, #4]
 8008838:	45cb      	cmp	fp, r9
 800883a:	d313      	bcc.n	8008864 <__ssvfscanf_r+0x5e0>
 800883c:	f64f 73f6 	movw	r3, #65526	; 0xfff6
 8008840:	4599      	cmp	r9, r3
 8008842:	f63f aeea 	bhi.w	800861a <__ssvfscanf_r+0x396>
 8008846:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008848:	f109 0908 	add.w	r9, r9, #8
 800884c:	6818      	ldr	r0, [r3, #0]
 800884e:	ea4f 0189 	mov.w	r1, r9, lsl #2
 8008852:	f001 fbaf 	bl	8009fb4 <realloc>
 8008856:	2800      	cmp	r0, #0
 8008858:	f43f aedf 	beq.w	800861a <__ssvfscanf_r+0x396>
 800885c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800885e:	6018      	str	r0, [r3, #0]
 8008860:	f8a3 9004 	strh.w	r9, [r3, #4]
 8008864:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008866:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	f10b 0201 	add.w	r2, fp, #1
 800886e:	f843 602b 	str.w	r6, [r3, fp, lsl #2]
 8008872:	46b1      	mov	r9, r6
 8008874:	80ca      	strh	r2, [r1, #6]
 8008876:	4656      	mov	r6, sl
 8008878:	4631      	mov	r1, r6
 800887a:	ee18 0a10 	vmov	r0, s16
 800887e:	9400      	str	r4, [sp, #0]
 8008880:	462b      	mov	r3, r5
 8008882:	2201      	movs	r2, #1
 8008884:	f002 fe72 	bl	800b56c <_sfread_r>
 8008888:	4606      	mov	r6, r0
 800888a:	2800      	cmp	r0, #0
 800888c:	f43f adc2 	beq.w	8008414 <__ssvfscanf_r+0x190>
 8008890:	f1b9 0f00 	cmp.w	r9, #0
 8008894:	d009      	beq.n	80088aa <__ssvfscanf_r+0x626>
 8008896:	4285      	cmp	r5, r0
 8008898:	d907      	bls.n	80088aa <__ssvfscanf_r+0x626>
 800889a:	4601      	mov	r1, r0
 800889c:	f8d9 0000 	ldr.w	r0, [r9]
 80088a0:	f001 fb88 	bl	8009fb4 <realloc>
 80088a4:	b108      	cbz	r0, 80088aa <__ssvfscanf_r+0x626>
 80088a6:	f8c9 0000 	str.w	r0, [r9]
 80088aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80088ac:	4433      	add	r3, r6
 80088ae:	62fb      	str	r3, [r7, #44]	; 0x2c
 80088b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088b2:	3301      	adds	r3, #1
 80088b4:	627b      	str	r3, [r7, #36]	; 0x24
 80088b6:	4646      	mov	r6, r8
 80088b8:	e502      	b.n	80082c0 <__ssvfscanf_r+0x3c>
 80088ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80088bc:	2b00      	cmp	r3, #0
 80088be:	bf08      	it	eq
 80088c0:	f04f 33ff 	moveq.w	r3, #4294967295
 80088c4:	f019 0501 	ands.w	r5, r9, #1
 80088c8:	633b      	str	r3, [r7, #48]	; 0x30
 80088ca:	f009 0b10 	and.w	fp, r9, #16
 80088ce:	f000 8105 	beq.w	8008adc <__ssvfscanf_r+0x858>
 80088d2:	f1bb 0f00 	cmp.w	fp, #0
 80088d6:	f040 80a5 	bne.w	8008a24 <__ssvfscanf_r+0x7a0>
 80088da:	4633      	mov	r3, r6
 80088dc:	f019 0f80 	tst.w	r9, #128	; 0x80
 80088e0:	f853 5b04 	ldr.w	r5, [r3], #4
 80088e4:	613b      	str	r3, [r7, #16]
 80088e6:	f000 80a6 	beq.w	8008a36 <__ssvfscanf_r+0x7b2>
 80088ea:	2d00      	cmp	r5, #0
 80088ec:	f43f ae90 	beq.w	8008610 <__ssvfscanf_r+0x38c>
 80088f0:	2080      	movs	r0, #128	; 0x80
 80088f2:	f001 f89b 	bl	8009a2c <malloc>
 80088f6:	4680      	mov	r8, r0
 80088f8:	2800      	cmp	r0, #0
 80088fa:	f43f ae86 	beq.w	800860a <__ssvfscanf_r+0x386>
 80088fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008900:	6028      	str	r0, [r5, #0]
 8008902:	f8b3 9006 	ldrh.w	r9, [r3, #6]
 8008906:	889e      	ldrh	r6, [r3, #4]
 8008908:	45b1      	cmp	r9, r6
 800890a:	d310      	bcc.n	800892e <__ssvfscanf_r+0x6aa>
 800890c:	f64f 73f6 	movw	r3, #65526	; 0xfff6
 8008910:	429e      	cmp	r6, r3
 8008912:	f63f ae7a 	bhi.w	800860a <__ssvfscanf_r+0x386>
 8008916:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008918:	3608      	adds	r6, #8
 800891a:	6818      	ldr	r0, [r3, #0]
 800891c:	00b1      	lsls	r1, r6, #2
 800891e:	f001 fb49 	bl	8009fb4 <realloc>
 8008922:	2800      	cmp	r0, #0
 8008924:	f43f ae71 	beq.w	800860a <__ssvfscanf_r+0x386>
 8008928:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800892a:	6018      	str	r0, [r3, #0]
 800892c:	809e      	strh	r6, [r3, #4]
 800892e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008930:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	62bd      	str	r5, [r7, #40]	; 0x28
 8008936:	f109 0201 	add.w	r2, r9, #1
 800893a:	f843 5029 	str.w	r5, [r3, r9, lsl #2]
 800893e:	80ca      	strh	r2, [r1, #6]
 8008940:	4645      	mov	r5, r8
 8008942:	f04f 0a20 	mov.w	sl, #32
 8008946:	2600      	movs	r6, #0
 8008948:	f001 f850 	bl	80099ec <__locale_mb_cur_max>
 800894c:	42b0      	cmp	r0, r6
 800894e:	f43f ad61 	beq.w	8008414 <__ssvfscanf_r+0x190>
 8008952:	6823      	ldr	r3, [r4, #0]
 8008954:	f507 71a8 	add.w	r1, r7, #336	; 0x150
 8008958:	f813 2b01 	ldrb.w	r2, [r3], #1
 800895c:	558a      	strb	r2, [r1, r6]
 800895e:	6862      	ldr	r2, [r4, #4]
 8008960:	3a01      	subs	r2, #1
 8008962:	e9c4 3200 	strd	r3, r2, [r4]
 8008966:	6a3b      	ldr	r3, [r7, #32]
 8008968:	2b03      	cmp	r3, #3
 800896a:	f106 0901 	add.w	r9, r6, #1
 800896e:	d102      	bne.n	8008976 <__ssvfscanf_r+0x6f2>
 8008970:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008972:	2b04      	cmp	r3, #4
 8008974:	d005      	beq.n	8008982 <__ssvfscanf_r+0x6fe>
 8008976:	2208      	movs	r2, #8
 8008978:	2100      	movs	r1, #0
 800897a:	f107 0040 	add.w	r0, r7, #64	; 0x40
 800897e:	f7ff fbb9 	bl	80080f4 <memset>
 8008982:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8008986:	9300      	str	r3, [sp, #0]
 8008988:	ee18 0a10 	vmov	r0, s16
 800898c:	464b      	mov	r3, r9
 800898e:	f507 72a8 	add.w	r2, r7, #336	; 0x150
 8008992:	4629      	mov	r1, r5
 8008994:	f001 fa9c 	bl	8009ed0 <_mbrtowc_r>
 8008998:	4603      	mov	r3, r0
 800899a:	6238      	str	r0, [r7, #32]
 800899c:	1c58      	adds	r0, r3, #1
 800899e:	f43f ad39 	beq.w	8008414 <__ssvfscanf_r+0x190>
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	d14c      	bne.n	8008a40 <__ssvfscanf_r+0x7bc>
 80089a6:	602b      	str	r3, [r5, #0]
 80089a8:	682e      	ldr	r6, [r5, #0]
 80089aa:	1c71      	adds	r1, r6, #1
 80089ac:	d059      	beq.n	8008a62 <__ssvfscanf_r+0x7de>
 80089ae:	2208      	movs	r2, #8
 80089b0:	2100      	movs	r1, #0
 80089b2:	f107 0048 	add.w	r0, r7, #72	; 0x48
 80089b6:	f7ff fb9d 	bl	80080f4 <memset>
 80089ba:	4b9c      	ldr	r3, [pc, #624]	; (8008c2c <__ssvfscanf_r+0x9a8>)
 80089bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80089c0:	60fb      	str	r3, [r7, #12]
 80089c2:	4632      	mov	r2, r6
 80089c4:	ee18 0a10 	vmov	r0, s16
 80089c8:	68fe      	ldr	r6, [r7, #12]
 80089ca:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80089ce:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80089d2:	47b0      	blx	r6
 80089d4:	2801      	cmp	r0, #1
 80089d6:	d146      	bne.n	8008a66 <__ssvfscanf_r+0x7e2>
 80089d8:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80089dc:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80089e0:	5c9b      	ldrb	r3, [r3, r2]
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d14b      	bne.n	8008a7e <__ssvfscanf_r+0x7fa>
 80089e6:	f507 76a8 	add.w	r6, r7, #336	; 0x150
 80089ea:	f1b9 0f00 	cmp.w	r9, #0
 80089ee:	d13c      	bne.n	8008a6a <__ssvfscanf_r+0x7e6>
 80089f0:	f1bb 0f00 	cmp.w	fp, #0
 80089f4:	d114      	bne.n	8008a20 <__ssvfscanf_r+0x79c>
 80089f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089f8:	f8c5 b000 	str.w	fp, [r5]
 80089fc:	b16b      	cbz	r3, 8008a1a <__ssvfscanf_r+0x796>
 80089fe:	eba5 0108 	sub.w	r1, r5, r8
 8008a02:	108b      	asrs	r3, r1, #2
 8008a04:	3301      	adds	r3, #1
 8008a06:	459a      	cmp	sl, r3
 8008a08:	d907      	bls.n	8008a1a <__ssvfscanf_r+0x796>
 8008a0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a0c:	3104      	adds	r1, #4
 8008a0e:	6818      	ldr	r0, [r3, #0]
 8008a10:	f001 fad0 	bl	8009fb4 <realloc>
 8008a14:	b108      	cbz	r0, 8008a1a <__ssvfscanf_r+0x796>
 8008a16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a18:	6018      	str	r0, [r3, #0]
 8008a1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a1c:	3301      	adds	r3, #1
 8008a1e:	627b      	str	r3, [r7, #36]	; 0x24
 8008a20:	693e      	ldr	r6, [r7, #16]
 8008a22:	e44d      	b.n	80082c0 <__ssvfscanf_r+0x3c>
 8008a24:	f04f 0a00 	mov.w	sl, #0
 8008a28:	613e      	str	r6, [r7, #16]
 8008a2a:	46d0      	mov	r8, sl
 8008a2c:	f8c7 a028 	str.w	sl, [r7, #40]	; 0x28
 8008a30:	f107 053c 	add.w	r5, r7, #60	; 0x3c
 8008a34:	e787      	b.n	8008946 <__ssvfscanf_r+0x6c2>
 8008a36:	46da      	mov	sl, fp
 8008a38:	46d8      	mov	r8, fp
 8008a3a:	f8c7 b028 	str.w	fp, [r7, #40]	; 0x28
 8008a3e:	e782      	b.n	8008946 <__ssvfscanf_r+0x6c2>
 8008a40:	6a3b      	ldr	r3, [r7, #32]
 8008a42:	3302      	adds	r3, #2
 8008a44:	d1b0      	bne.n	80089a8 <__ssvfscanf_r+0x724>
 8008a46:	6863      	ldr	r3, [r4, #4]
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	dc42      	bgt.n	8008ad2 <__ssvfscanf_r+0x84e>
 8008a4c:	ee18 0a10 	vmov	r0, s16
 8008a50:	4621      	mov	r1, r4
 8008a52:	f002 fd6e 	bl	800b532 <__ssrefill_r>
 8008a56:	2800      	cmp	r0, #0
 8008a58:	d03b      	beq.n	8008ad2 <__ssvfscanf_r+0x84e>
 8008a5a:	f1b9 0f00 	cmp.w	r9, #0
 8008a5e:	d0c7      	beq.n	80089f0 <__ssvfscanf_r+0x76c>
 8008a60:	e4d8      	b.n	8008414 <__ssvfscanf_r+0x190>
 8008a62:	4632      	mov	r2, r6
 8008a64:	e7ba      	b.n	80089dc <__ssvfscanf_r+0x758>
 8008a66:	2200      	movs	r2, #0
 8008a68:	e7b8      	b.n	80089dc <__ssvfscanf_r+0x758>
 8008a6a:	f109 39ff 	add.w	r9, r9, #4294967295
 8008a6e:	ee18 0a10 	vmov	r0, s16
 8008a72:	f816 1009 	ldrb.w	r1, [r6, r9]
 8008a76:	4622      	mov	r2, r4
 8008a78:	f002 fd1e 	bl	800b4b8 <_sungetc_r>
 8008a7c:	e7b5      	b.n	80089ea <__ssvfscanf_r+0x766>
 8008a7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a80:	444b      	add	r3, r9
 8008a82:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008a84:	6a3b      	ldr	r3, [r7, #32]
 8008a86:	2b03      	cmp	r3, #3
 8008a88:	d102      	bne.n	8008a90 <__ssvfscanf_r+0x80c>
 8008a8a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008a8c:	2b04      	cmp	r3, #4
 8008a8e:	d002      	beq.n	8008a96 <__ssvfscanf_r+0x812>
 8008a90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a92:	3b01      	subs	r3, #1
 8008a94:	633b      	str	r3, [r7, #48]	; 0x30
 8008a96:	f1bb 0f00 	cmp.w	fp, #0
 8008a9a:	d117      	bne.n	8008acc <__ssvfscanf_r+0x848>
 8008a9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a9e:	3504      	adds	r5, #4
 8008aa0:	b1a3      	cbz	r3, 8008acc <__ssvfscanf_r+0x848>
 8008aa2:	eba5 0608 	sub.w	r6, r5, r8
 8008aa6:	ebba 0fa6 	cmp.w	sl, r6, asr #2
 8008aaa:	d80d      	bhi.n	8008ac8 <__ssvfscanf_r+0x844>
 8008aac:	4640      	mov	r0, r8
 8008aae:	ea4f 01ca 	mov.w	r1, sl, lsl #3
 8008ab2:	f001 fa7f 	bl	8009fb4 <realloc>
 8008ab6:	4680      	mov	r8, r0
 8008ab8:	2800      	cmp	r0, #0
 8008aba:	f43f ada6 	beq.w	800860a <__ssvfscanf_r+0x386>
 8008abe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ac0:	1985      	adds	r5, r0, r6
 8008ac2:	6018      	str	r0, [r3, #0]
 8008ac4:	ea4f 0a4a 	mov.w	sl, sl, lsl #1
 8008ac8:	46d9      	mov	r9, fp
 8008aca:	e7bc      	b.n	8008a46 <__ssvfscanf_r+0x7c2>
 8008acc:	f04f 0900 	mov.w	r9, #0
 8008ad0:	e7b9      	b.n	8008a46 <__ssvfscanf_r+0x7c2>
 8008ad2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	d08b      	beq.n	80089f0 <__ssvfscanf_r+0x76c>
 8008ad8:	464e      	mov	r6, r9
 8008ada:	e735      	b.n	8008948 <__ssvfscanf_r+0x6c4>
 8008adc:	f1bb 0f00 	cmp.w	fp, #0
 8008ae0:	d01d      	beq.n	8008b1e <__ssvfscanf_r+0x89a>
 8008ae2:	f107 0850 	add.w	r8, r7, #80	; 0x50
 8008ae6:	6823      	ldr	r3, [r4, #0]
 8008ae8:	781a      	ldrb	r2, [r3, #0]
 8008aea:	f818 2002 	ldrb.w	r2, [r8, r2]
 8008aee:	b90a      	cbnz	r2, 8008af4 <__ssvfscanf_r+0x870>
 8008af0:	b995      	cbnz	r5, 8008b18 <__ssvfscanf_r+0x894>
 8008af2:	e4c3      	b.n	800847c <__ssvfscanf_r+0x1f8>
 8008af4:	3301      	adds	r3, #1
 8008af6:	6862      	ldr	r2, [r4, #4]
 8008af8:	6023      	str	r3, [r4, #0]
 8008afa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008afc:	3501      	adds	r5, #1
 8008afe:	3a01      	subs	r2, #1
 8008b00:	42ab      	cmp	r3, r5
 8008b02:	6062      	str	r2, [r4, #4]
 8008b04:	d008      	beq.n	8008b18 <__ssvfscanf_r+0x894>
 8008b06:	2a00      	cmp	r2, #0
 8008b08:	dced      	bgt.n	8008ae6 <__ssvfscanf_r+0x862>
 8008b0a:	ee18 0a10 	vmov	r0, s16
 8008b0e:	4621      	mov	r1, r4
 8008b10:	f002 fd0f 	bl	800b532 <__ssrefill_r>
 8008b14:	2800      	cmp	r0, #0
 8008b16:	d0e6      	beq.n	8008ae6 <__ssvfscanf_r+0x862>
 8008b18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b1a:	442b      	add	r3, r5
 8008b1c:	e471      	b.n	8008402 <__ssvfscanf_r+0x17e>
 8008b1e:	46b3      	mov	fp, r6
 8008b20:	f019 0980 	ands.w	r9, r9, #128	; 0x80
 8008b24:	f85b 6b04 	ldr.w	r6, [fp], #4
 8008b28:	d07e      	beq.n	8008c28 <__ssvfscanf_r+0x9a4>
 8008b2a:	2e00      	cmp	r6, #0
 8008b2c:	f43f aca6 	beq.w	800847c <__ssvfscanf_r+0x1f8>
 8008b30:	2020      	movs	r0, #32
 8008b32:	f000 ff7b 	bl	8009a2c <malloc>
 8008b36:	4680      	mov	r8, r0
 8008b38:	2800      	cmp	r0, #0
 8008b3a:	f43f ac70 	beq.w	800841e <__ssvfscanf_r+0x19a>
 8008b3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b40:	6030      	str	r0, [r6, #0]
 8008b42:	f8b3 9006 	ldrh.w	r9, [r3, #6]
 8008b46:	889d      	ldrh	r5, [r3, #4]
 8008b48:	45a9      	cmp	r9, r5
 8008b4a:	d310      	bcc.n	8008b6e <__ssvfscanf_r+0x8ea>
 8008b4c:	f64f 73f6 	movw	r3, #65526	; 0xfff6
 8008b50:	429d      	cmp	r5, r3
 8008b52:	f63f ad62 	bhi.w	800861a <__ssvfscanf_r+0x396>
 8008b56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b58:	3508      	adds	r5, #8
 8008b5a:	6818      	ldr	r0, [r3, #0]
 8008b5c:	00a9      	lsls	r1, r5, #2
 8008b5e:	f001 fa29 	bl	8009fb4 <realloc>
 8008b62:	2800      	cmp	r0, #0
 8008b64:	f43f ad59 	beq.w	800861a <__ssvfscanf_r+0x396>
 8008b68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b6a:	6018      	str	r0, [r3, #0]
 8008b6c:	809d      	strh	r5, [r3, #4]
 8008b6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b70:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	f109 0201 	add.w	r2, r9, #1
 8008b78:	f843 6029 	str.w	r6, [r3, r9, lsl #2]
 8008b7c:	46b2      	mov	sl, r6
 8008b7e:	80ca      	strh	r2, [r1, #6]
 8008b80:	4646      	mov	r6, r8
 8008b82:	f04f 0920 	mov.w	r9, #32
 8008b86:	4635      	mov	r5, r6
 8008b88:	f107 0850 	add.w	r8, r7, #80	; 0x50
 8008b8c:	6823      	ldr	r3, [r4, #0]
 8008b8e:	781a      	ldrb	r2, [r3, #0]
 8008b90:	f818 2002 	ldrb.w	r2, [r8, r2]
 8008b94:	b36a      	cbz	r2, 8008bf2 <__ssvfscanf_r+0x96e>
 8008b96:	6862      	ldr	r2, [r4, #4]
 8008b98:	3a01      	subs	r2, #1
 8008b9a:	6062      	str	r2, [r4, #4]
 8008b9c:	1c5a      	adds	r2, r3, #1
 8008b9e:	6022      	str	r2, [r4, #0]
 8008ba0:	781b      	ldrb	r3, [r3, #0]
 8008ba2:	f806 3b01 	strb.w	r3, [r6], #1
 8008ba6:	f1ba 0f00 	cmp.w	sl, #0
 8008baa:	d011      	beq.n	8008bd0 <__ssvfscanf_r+0x94c>
 8008bac:	1b73      	subs	r3, r6, r5
 8008bae:	454b      	cmp	r3, r9
 8008bb0:	d30e      	bcc.n	8008bd0 <__ssvfscanf_r+0x94c>
 8008bb2:	ea4f 0949 	mov.w	r9, r9, lsl #1
 8008bb6:	4628      	mov	r0, r5
 8008bb8:	4649      	mov	r1, r9
 8008bba:	62bb      	str	r3, [r7, #40]	; 0x28
 8008bbc:	f001 f9fa 	bl	8009fb4 <realloc>
 8008bc0:	4605      	mov	r5, r0
 8008bc2:	2800      	cmp	r0, #0
 8008bc4:	f43f ac2b 	beq.w	800841e <__ssvfscanf_r+0x19a>
 8008bc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008bca:	f8ca 0000 	str.w	r0, [sl]
 8008bce:	18c6      	adds	r6, r0, r3
 8008bd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008bd2:	3b01      	subs	r3, #1
 8008bd4:	633b      	str	r3, [r7, #48]	; 0x30
 8008bd6:	d00c      	beq.n	8008bf2 <__ssvfscanf_r+0x96e>
 8008bd8:	6863      	ldr	r3, [r4, #4]
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	dcd6      	bgt.n	8008b8c <__ssvfscanf_r+0x908>
 8008bde:	ee18 0a10 	vmov	r0, s16
 8008be2:	4621      	mov	r1, r4
 8008be4:	f002 fca5 	bl	800b532 <__ssrefill_r>
 8008be8:	2800      	cmp	r0, #0
 8008bea:	d0cf      	beq.n	8008b8c <__ssvfscanf_r+0x908>
 8008bec:	42ae      	cmp	r6, r5
 8008bee:	f43f ac11 	beq.w	8008414 <__ssvfscanf_r+0x190>
 8008bf2:	1b75      	subs	r5, r6, r5
 8008bf4:	f43f ac42 	beq.w	800847c <__ssvfscanf_r+0x1f8>
 8008bf8:	2300      	movs	r3, #0
 8008bfa:	7033      	strb	r3, [r6, #0]
 8008bfc:	f1ba 0f00 	cmp.w	sl, #0
 8008c00:	d009      	beq.n	8008c16 <__ssvfscanf_r+0x992>
 8008c02:	1c69      	adds	r1, r5, #1
 8008c04:	4589      	cmp	r9, r1
 8008c06:	d906      	bls.n	8008c16 <__ssvfscanf_r+0x992>
 8008c08:	f8da 0000 	ldr.w	r0, [sl]
 8008c0c:	f001 f9d2 	bl	8009fb4 <realloc>
 8008c10:	b108      	cbz	r0, 8008c16 <__ssvfscanf_r+0x992>
 8008c12:	f8ca 0000 	str.w	r0, [sl]
 8008c16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c18:	3301      	adds	r3, #1
 8008c1a:	627b      	str	r3, [r7, #36]	; 0x24
 8008c1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c1e:	442b      	add	r3, r5
 8008c20:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008c22:	465e      	mov	r6, fp
 8008c24:	f7ff bb4c 	b.w	80082c0 <__ssvfscanf_r+0x3c>
 8008c28:	46ca      	mov	sl, r9
 8008c2a:	e7ac      	b.n	8008b86 <__ssvfscanf_r+0x902>
 8008c2c:	2000062c 	.word	0x2000062c
 8008c30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	bf08      	it	eq
 8008c36:	f04f 33ff 	moveq.w	r3, #4294967295
 8008c3a:	f019 0501 	ands.w	r5, r9, #1
 8008c3e:	633b      	str	r3, [r7, #48]	; 0x30
 8008c40:	f009 0810 	and.w	r8, r9, #16
 8008c44:	f000 80fb 	beq.w	8008e3e <__ssvfscanf_r+0xbba>
 8008c48:	f1b8 0f00 	cmp.w	r8, #0
 8008c4c:	f040 80a0 	bne.w	8008d90 <__ssvfscanf_r+0xb0c>
 8008c50:	4633      	mov	r3, r6
 8008c52:	f019 0f80 	tst.w	r9, #128	; 0x80
 8008c56:	f853 6b04 	ldr.w	r6, [r3], #4
 8008c5a:	62bb      	str	r3, [r7, #40]	; 0x28
 8008c5c:	f000 80a0 	beq.w	8008da0 <__ssvfscanf_r+0xb1c>
 8008c60:	2e00      	cmp	r6, #0
 8008c62:	f43f acd5 	beq.w	8008610 <__ssvfscanf_r+0x38c>
 8008c66:	2080      	movs	r0, #128	; 0x80
 8008c68:	f000 fee0 	bl	8009a2c <malloc>
 8008c6c:	4605      	mov	r5, r0
 8008c6e:	2800      	cmp	r0, #0
 8008c70:	f43f accb 	beq.w	800860a <__ssvfscanf_r+0x386>
 8008c74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008c76:	6030      	str	r0, [r6, #0]
 8008c78:	f8b3 a006 	ldrh.w	sl, [r3, #6]
 8008c7c:	f8b3 9004 	ldrh.w	r9, [r3, #4]
 8008c80:	45ca      	cmp	sl, r9
 8008c82:	d313      	bcc.n	8008cac <__ssvfscanf_r+0xa28>
 8008c84:	f64f 73f6 	movw	r3, #65526	; 0xfff6
 8008c88:	4599      	cmp	r9, r3
 8008c8a:	f63f acbe 	bhi.w	800860a <__ssvfscanf_r+0x386>
 8008c8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008c90:	f109 0908 	add.w	r9, r9, #8
 8008c94:	6818      	ldr	r0, [r3, #0]
 8008c96:	ea4f 0189 	mov.w	r1, r9, lsl #2
 8008c9a:	f001 f98b 	bl	8009fb4 <realloc>
 8008c9e:	2800      	cmp	r0, #0
 8008ca0:	f43f acb3 	beq.w	800860a <__ssvfscanf_r+0x386>
 8008ca4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008ca6:	6018      	str	r0, [r3, #0]
 8008ca8:	f8a3 9004 	strh.w	r9, [r3, #4]
 8008cac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008cae:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	f10a 0201 	add.w	r2, sl, #1
 8008cb6:	f843 602a 	str.w	r6, [r3, sl, lsl #2]
 8008cba:	80ca      	strh	r2, [r1, #6]
 8008cbc:	46b2      	mov	sl, r6
 8008cbe:	f04f 0920 	mov.w	r9, #32
 8008cc2:	462e      	mov	r6, r5
 8008cc4:	2200      	movs	r2, #0
 8008cc6:	f107 0b48 	add.w	fp, r7, #72	; 0x48
 8008cca:	6823      	ldr	r3, [r4, #0]
 8008ccc:	49aa      	ldr	r1, [pc, #680]	; (8008f78 <__ssvfscanf_r+0xcf4>)
 8008cce:	781b      	ldrb	r3, [r3, #0]
 8008cd0:	5c5b      	ldrb	r3, [r3, r1]
 8008cd2:	0718      	lsls	r0, r3, #28
 8008cd4:	d441      	bmi.n	8008d5a <__ssvfscanf_r+0xad6>
 8008cd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d03e      	beq.n	8008d5a <__ssvfscanf_r+0xad6>
 8008cdc:	613a      	str	r2, [r7, #16]
 8008cde:	f000 fe85 	bl	80099ec <__locale_mb_cur_max>
 8008ce2:	693a      	ldr	r2, [r7, #16]
 8008ce4:	4290      	cmp	r0, r2
 8008ce6:	f43f ab95 	beq.w	8008414 <__ssvfscanf_r+0x190>
 8008cea:	6821      	ldr	r1, [r4, #0]
 8008cec:	f507 7ca8 	add.w	ip, r7, #336	; 0x150
 8008cf0:	f811 0b01 	ldrb.w	r0, [r1], #1
 8008cf4:	f80c 0002 	strb.w	r0, [ip, r2]
 8008cf8:	1c53      	adds	r3, r2, #1
 8008cfa:	6862      	ldr	r2, [r4, #4]
 8008cfc:	3a01      	subs	r2, #1
 8008cfe:	e9c4 1200 	strd	r1, r2, [r4]
 8008d02:	6a3a      	ldr	r2, [r7, #32]
 8008d04:	2a03      	cmp	r2, #3
 8008d06:	d103      	bne.n	8008d10 <__ssvfscanf_r+0xa8c>
 8008d08:	f8db 2000 	ldr.w	r2, [fp]
 8008d0c:	2a04      	cmp	r2, #4
 8008d0e:	d006      	beq.n	8008d1e <__ssvfscanf_r+0xa9a>
 8008d10:	2208      	movs	r2, #8
 8008d12:	2100      	movs	r1, #0
 8008d14:	4658      	mov	r0, fp
 8008d16:	623b      	str	r3, [r7, #32]
 8008d18:	f7ff f9ec 	bl	80080f4 <memset>
 8008d1c:	6a3b      	ldr	r3, [r7, #32]
 8008d1e:	f8cd b000 	str.w	fp, [sp]
 8008d22:	f507 72a8 	add.w	r2, r7, #336	; 0x150
 8008d26:	ee18 0a10 	vmov	r0, s16
 8008d2a:	4631      	mov	r1, r6
 8008d2c:	613b      	str	r3, [r7, #16]
 8008d2e:	f001 f8cf 	bl	8009ed0 <_mbrtowc_r>
 8008d32:	1c42      	adds	r2, r0, #1
 8008d34:	6238      	str	r0, [r7, #32]
 8008d36:	f43f ab6d 	beq.w	8008414 <__ssvfscanf_r+0x190>
 8008d3a:	693b      	ldr	r3, [r7, #16]
 8008d3c:	2800      	cmp	r0, #0
 8008d3e:	d133      	bne.n	8008da8 <__ssvfscanf_r+0xb24>
 8008d40:	6030      	str	r0, [r6, #0]
 8008d42:	6830      	ldr	r0, [r6, #0]
 8008d44:	613b      	str	r3, [r7, #16]
 8008d46:	f000 fe44 	bl	80099d2 <iswspace>
 8008d4a:	693b      	ldr	r3, [r7, #16]
 8008d4c:	4602      	mov	r2, r0
 8008d4e:	2800      	cmp	r0, #0
 8008d50:	d049      	beq.n	8008de6 <__ssvfscanf_r+0xb62>
 8008d52:	f507 7ba8 	add.w	fp, r7, #336	; 0x150
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d13a      	bne.n	8008dd0 <__ssvfscanf_r+0xb4c>
 8008d5a:	f1b8 0f00 	cmp.w	r8, #0
 8008d5e:	d114      	bne.n	8008d8a <__ssvfscanf_r+0xb06>
 8008d60:	f8c6 8000 	str.w	r8, [r6]
 8008d64:	f1ba 0f00 	cmp.w	sl, #0
 8008d68:	d00c      	beq.n	8008d84 <__ssvfscanf_r+0xb00>
 8008d6a:	1b71      	subs	r1, r6, r5
 8008d6c:	108b      	asrs	r3, r1, #2
 8008d6e:	3301      	adds	r3, #1
 8008d70:	4599      	cmp	r9, r3
 8008d72:	d907      	bls.n	8008d84 <__ssvfscanf_r+0xb00>
 8008d74:	f8da 0000 	ldr.w	r0, [sl]
 8008d78:	3104      	adds	r1, #4
 8008d7a:	f001 f91b 	bl	8009fb4 <realloc>
 8008d7e:	b108      	cbz	r0, 8008d84 <__ssvfscanf_r+0xb00>
 8008d80:	f8ca 0000 	str.w	r0, [sl]
 8008d84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d86:	3301      	adds	r3, #1
 8008d88:	627b      	str	r3, [r7, #36]	; 0x24
 8008d8a:	6abe      	ldr	r6, [r7, #40]	; 0x28
 8008d8c:	f7ff ba98 	b.w	80082c0 <__ssvfscanf_r+0x3c>
 8008d90:	f04f 0900 	mov.w	r9, #0
 8008d94:	62be      	str	r6, [r7, #40]	; 0x28
 8008d96:	464d      	mov	r5, r9
 8008d98:	46ca      	mov	sl, r9
 8008d9a:	f107 063c 	add.w	r6, r7, #60	; 0x3c
 8008d9e:	e791      	b.n	8008cc4 <__ssvfscanf_r+0xa40>
 8008da0:	46c1      	mov	r9, r8
 8008da2:	4645      	mov	r5, r8
 8008da4:	46c2      	mov	sl, r8
 8008da6:	e78d      	b.n	8008cc4 <__ssvfscanf_r+0xa40>
 8008da8:	6a3a      	ldr	r2, [r7, #32]
 8008daa:	3202      	adds	r2, #2
 8008dac:	d1c9      	bne.n	8008d42 <__ssvfscanf_r+0xabe>
 8008dae:	461a      	mov	r2, r3
 8008db0:	6863      	ldr	r3, [r4, #4]
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	dc89      	bgt.n	8008cca <__ssvfscanf_r+0xa46>
 8008db6:	ee18 0a10 	vmov	r0, s16
 8008dba:	4621      	mov	r1, r4
 8008dbc:	613a      	str	r2, [r7, #16]
 8008dbe:	f002 fbb8 	bl	800b532 <__ssrefill_r>
 8008dc2:	693a      	ldr	r2, [r7, #16]
 8008dc4:	2800      	cmp	r0, #0
 8008dc6:	d080      	beq.n	8008cca <__ssvfscanf_r+0xa46>
 8008dc8:	2a00      	cmp	r2, #0
 8008dca:	f47f ab23 	bne.w	8008414 <__ssvfscanf_r+0x190>
 8008dce:	e7c4      	b.n	8008d5a <__ssvfscanf_r+0xad6>
 8008dd0:	3b01      	subs	r3, #1
 8008dd2:	ee18 0a10 	vmov	r0, s16
 8008dd6:	f81b 1003 	ldrb.w	r1, [fp, r3]
 8008dda:	633b      	str	r3, [r7, #48]	; 0x30
 8008ddc:	4622      	mov	r2, r4
 8008dde:	f002 fb6b 	bl	800b4b8 <_sungetc_r>
 8008de2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008de4:	e7b7      	b.n	8008d56 <__ssvfscanf_r+0xad2>
 8008de6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008de8:	4419      	add	r1, r3
 8008dea:	6a3b      	ldr	r3, [r7, #32]
 8008dec:	62f9      	str	r1, [r7, #44]	; 0x2c
 8008dee:	2b03      	cmp	r3, #3
 8008df0:	d103      	bne.n	8008dfa <__ssvfscanf_r+0xb76>
 8008df2:	f8db 3000 	ldr.w	r3, [fp]
 8008df6:	2b04      	cmp	r3, #4
 8008df8:	d002      	beq.n	8008e00 <__ssvfscanf_r+0xb7c>
 8008dfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008dfc:	3b01      	subs	r3, #1
 8008dfe:	633b      	str	r3, [r7, #48]	; 0x30
 8008e00:	f1b8 0f00 	cmp.w	r8, #0
 8008e04:	d1d4      	bne.n	8008db0 <__ssvfscanf_r+0xb2c>
 8008e06:	3604      	adds	r6, #4
 8008e08:	f1ba 0f00 	cmp.w	sl, #0
 8008e0c:	d015      	beq.n	8008e3a <__ssvfscanf_r+0xbb6>
 8008e0e:	1b73      	subs	r3, r6, r5
 8008e10:	ebb9 0fa3 	cmp.w	r9, r3, asr #2
 8008e14:	d80f      	bhi.n	8008e36 <__ssvfscanf_r+0xbb2>
 8008e16:	4628      	mov	r0, r5
 8008e18:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008e1c:	613b      	str	r3, [r7, #16]
 8008e1e:	f001 f8c9 	bl	8009fb4 <realloc>
 8008e22:	4605      	mov	r5, r0
 8008e24:	2800      	cmp	r0, #0
 8008e26:	f43f abf0 	beq.w	800860a <__ssvfscanf_r+0x386>
 8008e2a:	693b      	ldr	r3, [r7, #16]
 8008e2c:	f8ca 0000 	str.w	r0, [sl]
 8008e30:	18c6      	adds	r6, r0, r3
 8008e32:	ea4f 0949 	mov.w	r9, r9, lsl #1
 8008e36:	4642      	mov	r2, r8
 8008e38:	e7ba      	b.n	8008db0 <__ssvfscanf_r+0xb2c>
 8008e3a:	4652      	mov	r2, sl
 8008e3c:	e7b8      	b.n	8008db0 <__ssvfscanf_r+0xb2c>
 8008e3e:	f1b8 0f00 	cmp.w	r8, #0
 8008e42:	d01a      	beq.n	8008e7a <__ssvfscanf_r+0xbf6>
 8008e44:	6823      	ldr	r3, [r4, #0]
 8008e46:	494c      	ldr	r1, [pc, #304]	; (8008f78 <__ssvfscanf_r+0xcf4>)
 8008e48:	781a      	ldrb	r2, [r3, #0]
 8008e4a:	5c52      	ldrb	r2, [r2, r1]
 8008e4c:	0711      	lsls	r1, r2, #28
 8008e4e:	f53f ae63 	bmi.w	8008b18 <__ssvfscanf_r+0x894>
 8008e52:	3301      	adds	r3, #1
 8008e54:	6862      	ldr	r2, [r4, #4]
 8008e56:	6023      	str	r3, [r4, #0]
 8008e58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e5a:	3501      	adds	r5, #1
 8008e5c:	3a01      	subs	r2, #1
 8008e5e:	42ab      	cmp	r3, r5
 8008e60:	6062      	str	r2, [r4, #4]
 8008e62:	f43f ae59 	beq.w	8008b18 <__ssvfscanf_r+0x894>
 8008e66:	2a00      	cmp	r2, #0
 8008e68:	dcec      	bgt.n	8008e44 <__ssvfscanf_r+0xbc0>
 8008e6a:	ee18 0a10 	vmov	r0, s16
 8008e6e:	4621      	mov	r1, r4
 8008e70:	f002 fb5f 	bl	800b532 <__ssrefill_r>
 8008e74:	2800      	cmp	r0, #0
 8008e76:	d0e5      	beq.n	8008e44 <__ssvfscanf_r+0xbc0>
 8008e78:	e64e      	b.n	8008b18 <__ssvfscanf_r+0x894>
 8008e7a:	46b3      	mov	fp, r6
 8008e7c:	f019 0580 	ands.w	r5, r9, #128	; 0x80
 8008e80:	f85b 6b04 	ldr.w	r6, [fp], #4
 8008e84:	d075      	beq.n	8008f72 <__ssvfscanf_r+0xcee>
 8008e86:	2e00      	cmp	r6, #0
 8008e88:	f43f aaf8 	beq.w	800847c <__ssvfscanf_r+0x1f8>
 8008e8c:	2020      	movs	r0, #32
 8008e8e:	f000 fdcd 	bl	8009a2c <malloc>
 8008e92:	4680      	mov	r8, r0
 8008e94:	2800      	cmp	r0, #0
 8008e96:	f43f aac2 	beq.w	800841e <__ssvfscanf_r+0x19a>
 8008e9a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008e9c:	6030      	str	r0, [r6, #0]
 8008e9e:	f8b3 9006 	ldrh.w	r9, [r3, #6]
 8008ea2:	889d      	ldrh	r5, [r3, #4]
 8008ea4:	45a9      	cmp	r9, r5
 8008ea6:	d310      	bcc.n	8008eca <__ssvfscanf_r+0xc46>
 8008ea8:	f64f 73f6 	movw	r3, #65526	; 0xfff6
 8008eac:	429d      	cmp	r5, r3
 8008eae:	f63f abb4 	bhi.w	800861a <__ssvfscanf_r+0x396>
 8008eb2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008eb4:	3508      	adds	r5, #8
 8008eb6:	6818      	ldr	r0, [r3, #0]
 8008eb8:	00a9      	lsls	r1, r5, #2
 8008eba:	f001 f87b 	bl	8009fb4 <realloc>
 8008ebe:	2800      	cmp	r0, #0
 8008ec0:	f43f abab 	beq.w	800861a <__ssvfscanf_r+0x396>
 8008ec4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008ec6:	6018      	str	r0, [r3, #0]
 8008ec8:	809d      	strh	r5, [r3, #4]
 8008eca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008ecc:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	f109 0201 	add.w	r2, r9, #1
 8008ed4:	f843 6029 	str.w	r6, [r3, r9, lsl #2]
 8008ed8:	80ca      	strh	r2, [r1, #6]
 8008eda:	46b1      	mov	r9, r6
 8008edc:	2520      	movs	r5, #32
 8008ede:	4646      	mov	r6, r8
 8008ee0:	46b0      	mov	r8, r6
 8008ee2:	6823      	ldr	r3, [r4, #0]
 8008ee4:	4924      	ldr	r1, [pc, #144]	; (8008f78 <__ssvfscanf_r+0xcf4>)
 8008ee6:	781a      	ldrb	r2, [r3, #0]
 8008ee8:	5c52      	ldrb	r2, [r2, r1]
 8008eea:	0712      	lsls	r2, r2, #28
 8008eec:	d429      	bmi.n	8008f42 <__ssvfscanf_r+0xcbe>
 8008eee:	6862      	ldr	r2, [r4, #4]
 8008ef0:	3a01      	subs	r2, #1
 8008ef2:	6062      	str	r2, [r4, #4]
 8008ef4:	1c5a      	adds	r2, r3, #1
 8008ef6:	6022      	str	r2, [r4, #0]
 8008ef8:	781b      	ldrb	r3, [r3, #0]
 8008efa:	f806 3b01 	strb.w	r3, [r6], #1
 8008efe:	f1b9 0f00 	cmp.w	r9, #0
 8008f02:	d010      	beq.n	8008f26 <__ssvfscanf_r+0xca2>
 8008f04:	eba6 0a08 	sub.w	sl, r6, r8
 8008f08:	45aa      	cmp	sl, r5
 8008f0a:	d30c      	bcc.n	8008f26 <__ssvfscanf_r+0xca2>
 8008f0c:	006d      	lsls	r5, r5, #1
 8008f0e:	4640      	mov	r0, r8
 8008f10:	4629      	mov	r1, r5
 8008f12:	f001 f84f 	bl	8009fb4 <realloc>
 8008f16:	4680      	mov	r8, r0
 8008f18:	2800      	cmp	r0, #0
 8008f1a:	f43f aa80 	beq.w	800841e <__ssvfscanf_r+0x19a>
 8008f1e:	eb00 060a 	add.w	r6, r0, sl
 8008f22:	f8c9 0000 	str.w	r0, [r9]
 8008f26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f28:	3b01      	subs	r3, #1
 8008f2a:	633b      	str	r3, [r7, #48]	; 0x30
 8008f2c:	d009      	beq.n	8008f42 <__ssvfscanf_r+0xcbe>
 8008f2e:	6863      	ldr	r3, [r4, #4]
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	dcd6      	bgt.n	8008ee2 <__ssvfscanf_r+0xc5e>
 8008f34:	ee18 0a10 	vmov	r0, s16
 8008f38:	4621      	mov	r1, r4
 8008f3a:	f002 fafa 	bl	800b532 <__ssrefill_r>
 8008f3e:	2800      	cmp	r0, #0
 8008f40:	d0cf      	beq.n	8008ee2 <__ssvfscanf_r+0xc5e>
 8008f42:	2300      	movs	r3, #0
 8008f44:	7033      	strb	r3, [r6, #0]
 8008f46:	eba6 0608 	sub.w	r6, r6, r8
 8008f4a:	f1b9 0f00 	cmp.w	r9, #0
 8008f4e:	d009      	beq.n	8008f64 <__ssvfscanf_r+0xce0>
 8008f50:	1c71      	adds	r1, r6, #1
 8008f52:	428d      	cmp	r5, r1
 8008f54:	d906      	bls.n	8008f64 <__ssvfscanf_r+0xce0>
 8008f56:	f8d9 0000 	ldr.w	r0, [r9]
 8008f5a:	f001 f82b 	bl	8009fb4 <realloc>
 8008f5e:	b108      	cbz	r0, 8008f64 <__ssvfscanf_r+0xce0>
 8008f60:	f8c9 0000 	str.w	r0, [r9]
 8008f64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f66:	4433      	add	r3, r6
 8008f68:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008f6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f6c:	3301      	adds	r3, #1
 8008f6e:	627b      	str	r3, [r7, #36]	; 0x24
 8008f70:	e657      	b.n	8008c22 <__ssvfscanf_r+0x99e>
 8008f72:	46a9      	mov	r9, r5
 8008f74:	e7b4      	b.n	8008ee0 <__ssvfscanf_r+0xc5c>
 8008f76:	bf00      	nop
 8008f78:	080106ed 	.word	0x080106ed
 8008f7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f7e:	3b01      	subs	r3, #1
 8008f80:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 8008f84:	bf81      	itttt	hi
 8008f86:	6b3b      	ldrhi	r3, [r7, #48]	; 0x30
 8008f88:	f46f 70ae 	mvnhi.w	r0, #348	; 0x15c
 8008f8c:	eb03 0b00 	addhi.w	fp, r3, r0
 8008f90:	f240 135d 	movwhi	r3, #349	; 0x15d
 8008f94:	bf88      	it	hi
 8008f96:	633b      	strhi	r3, [r7, #48]	; 0x30
 8008f98:	f449 6358 	orr.w	r3, r9, #3456	; 0xd80
 8008f9c:	f8df 9488 	ldr.w	r9, [pc, #1160]	; 8009428 <__ssvfscanf_r+0x11a4>
 8008fa0:	62bb      	str	r3, [r7, #40]	; 0x28
 8008fa2:	bf98      	it	ls
 8008fa4:	f04f 0b00 	movls.w	fp, #0
 8008fa8:	f04f 0a00 	mov.w	sl, #0
 8008fac:	f507 78a8 	add.w	r8, r7, #336	; 0x150
 8008fb0:	6822      	ldr	r2, [r4, #0]
 8008fb2:	7813      	ldrb	r3, [r2, #0]
 8008fb4:	2b39      	cmp	r3, #57	; 0x39
 8008fb6:	d80f      	bhi.n	8008fd8 <__ssvfscanf_r+0xd54>
 8008fb8:	2b2a      	cmp	r3, #42	; 0x2a
 8008fba:	d91a      	bls.n	8008ff2 <__ssvfscanf_r+0xd6e>
 8008fbc:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8008fc0:	290e      	cmp	r1, #14
 8008fc2:	d816      	bhi.n	8008ff2 <__ssvfscanf_r+0xd6e>
 8008fc4:	e8df f001 	tbb	[pc, r1]
 8008fc8:	157f157f 	.word	0x157f157f
 8008fcc:	70704215 	.word	0x70704215
 8008fd0:	70707070 	.word	0x70707070
 8008fd4:	7870      	.short	0x7870
 8008fd6:	78          	.byte	0x78
 8008fd7:	00          	.byte	0x00
 8008fd8:	2b66      	cmp	r3, #102	; 0x66
 8008fda:	d835      	bhi.n	8009048 <__ssvfscanf_r+0xdc4>
 8008fdc:	2b60      	cmp	r3, #96	; 0x60
 8008fde:	d803      	bhi.n	8008fe8 <__ssvfscanf_r+0xd64>
 8008fe0:	2b46      	cmp	r3, #70	; 0x46
 8008fe2:	d804      	bhi.n	8008fee <__ssvfscanf_r+0xd6a>
 8008fe4:	2b40      	cmp	r3, #64	; 0x40
 8008fe6:	d904      	bls.n	8008ff2 <__ssvfscanf_r+0xd6e>
 8008fe8:	69f9      	ldr	r1, [r7, #28]
 8008fea:	290a      	cmp	r1, #10
 8008fec:	e069      	b.n	80090c2 <__ssvfscanf_r+0xe3e>
 8008fee:	2b58      	cmp	r3, #88	; 0x58
 8008ff0:	d06f      	beq.n	80090d2 <__ssvfscanf_r+0xe4e>
 8008ff2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ff4:	05db      	lsls	r3, r3, #23
 8008ff6:	d512      	bpl.n	800901e <__ssvfscanf_r+0xd9a>
 8008ff8:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8008ffc:	4598      	cmp	r8, r3
 8008ffe:	d909      	bls.n	8009014 <__ssvfscanf_r+0xd90>
 8009000:	f818 1c01 	ldrb.w	r1, [r8, #-1]
 8009004:	ee18 0a10 	vmov	r0, s16
 8009008:	4622      	mov	r2, r4
 800900a:	f002 fa55 	bl	800b4b8 <_sungetc_r>
 800900e:	f108 39ff 	add.w	r9, r8, #4294967295
 8009012:	46c8      	mov	r8, r9
 8009014:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8009018:	4598      	cmp	r8, r3
 800901a:	f43f aa2f 	beq.w	800847c <__ssvfscanf_r+0x1f8>
 800901e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009020:	f013 0210 	ands.w	r2, r3, #16
 8009024:	d175      	bne.n	8009112 <__ssvfscanf_r+0xe8e>
 8009026:	69fb      	ldr	r3, [r7, #28]
 8009028:	69bd      	ldr	r5, [r7, #24]
 800902a:	f888 2000 	strb.w	r2, [r8]
 800902e:	ee18 0a10 	vmov	r0, s16
 8009032:	f507 71a8 	add.w	r1, r7, #336	; 0x150
 8009036:	47a8      	blx	r5
 8009038:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800903a:	069d      	lsls	r5, r3, #26
 800903c:	f106 0904 	add.w	r9, r6, #4
 8009040:	d55e      	bpl.n	8009100 <__ssvfscanf_r+0xe7c>
 8009042:	6833      	ldr	r3, [r6, #0]
 8009044:	6018      	str	r0, [r3, #0]
 8009046:	e060      	b.n	800910a <__ssvfscanf_r+0xe86>
 8009048:	2b78      	cmp	r3, #120	; 0x78
 800904a:	e7d1      	b.n	8008ff0 <__ssvfscanf_r+0xd6c>
 800904c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800904e:	0509      	lsls	r1, r1, #20
 8009050:	d50d      	bpl.n	800906e <__ssvfscanf_r+0xdea>
 8009052:	69f9      	ldr	r1, [r7, #28]
 8009054:	b929      	cbnz	r1, 8009062 <__ssvfscanf_r+0xdde>
 8009056:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009058:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 800905c:	62b9      	str	r1, [r7, #40]	; 0x28
 800905e:	2108      	movs	r1, #8
 8009060:	61f9      	str	r1, [r7, #28]
 8009062:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009064:	054d      	lsls	r5, r1, #21
 8009066:	d505      	bpl.n	8009074 <__ssvfscanf_r+0xdf0>
 8009068:	f421 61b0 	bic.w	r1, r1, #1408	; 0x580
 800906c:	62b9      	str	r1, [r7, #40]	; 0x28
 800906e:	f808 3b01 	strb.w	r3, [r8], #1
 8009072:	e00d      	b.n	8009090 <__ssvfscanf_r+0xe0c>
 8009074:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009076:	f423 7360 	bic.w	r3, r3, #896	; 0x380
 800907a:	62bb      	str	r3, [r7, #40]	; 0x28
 800907c:	f1bb 0f00 	cmp.w	fp, #0
 8009080:	d004      	beq.n	800908c <__ssvfscanf_r+0xe08>
 8009082:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009084:	3301      	adds	r3, #1
 8009086:	f10b 3bff 	add.w	fp, fp, #4294967295
 800908a:	633b      	str	r3, [r7, #48]	; 0x30
 800908c:	f10a 0a01 	add.w	sl, sl, #1
 8009090:	6863      	ldr	r3, [r4, #4]
 8009092:	3b01      	subs	r3, #1
 8009094:	2b00      	cmp	r3, #0
 8009096:	6063      	str	r3, [r4, #4]
 8009098:	dd2a      	ble.n	80090f0 <__ssvfscanf_r+0xe6c>
 800909a:	3201      	adds	r2, #1
 800909c:	6022      	str	r2, [r4, #0]
 800909e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80090a0:	3b01      	subs	r3, #1
 80090a2:	633b      	str	r3, [r7, #48]	; 0x30
 80090a4:	d184      	bne.n	8008fb0 <__ssvfscanf_r+0xd2c>
 80090a6:	e7a4      	b.n	8008ff2 <__ssvfscanf_r+0xd6e>
 80090a8:	69f9      	ldr	r1, [r7, #28]
 80090aa:	f939 1011 	ldrsh.w	r1, [r9, r1, lsl #1]
 80090ae:	61f9      	str	r1, [r7, #28]
 80090b0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80090b2:	f421 6138 	bic.w	r1, r1, #2944	; 0xb80
 80090b6:	e7d9      	b.n	800906c <__ssvfscanf_r+0xde8>
 80090b8:	69f9      	ldr	r1, [r7, #28]
 80090ba:	f939 1011 	ldrsh.w	r1, [r9, r1, lsl #1]
 80090be:	61f9      	str	r1, [r7, #28]
 80090c0:	2908      	cmp	r1, #8
 80090c2:	dcf5      	bgt.n	80090b0 <__ssvfscanf_r+0xe2c>
 80090c4:	e795      	b.n	8008ff2 <__ssvfscanf_r+0xd6e>
 80090c6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80090c8:	0608      	lsls	r0, r1, #24
 80090ca:	d592      	bpl.n	8008ff2 <__ssvfscanf_r+0xd6e>
 80090cc:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80090d0:	e7cc      	b.n	800906c <__ssvfscanf_r+0xde8>
 80090d2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80090d4:	f401 61c0 	and.w	r1, r1, #1536	; 0x600
 80090d8:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 80090dc:	d189      	bne.n	8008ff2 <__ssvfscanf_r+0xd6e>
 80090de:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80090e0:	f421 7500 	bic.w	r5, r1, #512	; 0x200
 80090e4:	f445 61a0 	orr.w	r1, r5, #1280	; 0x500
 80090e8:	62b9      	str	r1, [r7, #40]	; 0x28
 80090ea:	2110      	movs	r1, #16
 80090ec:	61f9      	str	r1, [r7, #28]
 80090ee:	e7be      	b.n	800906e <__ssvfscanf_r+0xdea>
 80090f0:	ee18 0a10 	vmov	r0, s16
 80090f4:	4621      	mov	r1, r4
 80090f6:	f002 fa1c 	bl	800b532 <__ssrefill_r>
 80090fa:	2800      	cmp	r0, #0
 80090fc:	d0cf      	beq.n	800909e <__ssvfscanf_r+0xe1a>
 80090fe:	e778      	b.n	8008ff2 <__ssvfscanf_r+0xd6e>
 8009100:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009102:	0719      	lsls	r1, r3, #28
 8009104:	d50e      	bpl.n	8009124 <__ssvfscanf_r+0xea0>
 8009106:	6833      	ldr	r3, [r6, #0]
 8009108:	7018      	strb	r0, [r3, #0]
 800910a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800910c:	3301      	adds	r3, #1
 800910e:	627b      	str	r3, [r7, #36]	; 0x24
 8009110:	464e      	mov	r6, r9
 8009112:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8009116:	eba8 0803 	sub.w	r8, r8, r3
 800911a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800911c:	44c2      	add	sl, r8
 800911e:	4453      	add	r3, sl
 8009120:	f7ff b96f 	b.w	8008402 <__ssvfscanf_r+0x17e>
 8009124:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009126:	075a      	lsls	r2, r3, #29
 8009128:	d502      	bpl.n	8009130 <__ssvfscanf_r+0xeac>
 800912a:	6833      	ldr	r3, [r6, #0]
 800912c:	8018      	strh	r0, [r3, #0]
 800912e:	e7ec      	b.n	800910a <__ssvfscanf_r+0xe86>
 8009130:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009132:	f013 0201 	ands.w	r2, r3, #1
 8009136:	d184      	bne.n	8009042 <__ssvfscanf_r+0xdbe>
 8009138:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800913a:	079b      	lsls	r3, r3, #30
 800913c:	d581      	bpl.n	8009042 <__ssvfscanf_r+0xdbe>
 800913e:	4bb9      	ldr	r3, [pc, #740]	; (8009424 <__ssvfscanf_r+0x11a0>)
 8009140:	69b9      	ldr	r1, [r7, #24]
 8009142:	4299      	cmp	r1, r3
 8009144:	ee18 0a10 	vmov	r0, s16
 8009148:	69fb      	ldr	r3, [r7, #28]
 800914a:	f507 71a8 	add.w	r1, r7, #336	; 0x150
 800914e:	d105      	bne.n	800915c <__ssvfscanf_r+0xed8>
 8009150:	f002 f9b0 	bl	800b4b4 <_strtoull_r>
 8009154:	6833      	ldr	r3, [r6, #0]
 8009156:	e9c3 0100 	strd	r0, r1, [r3]
 800915a:	e7d6      	b.n	800910a <__ssvfscanf_r+0xe86>
 800915c:	f002 f890 	bl	800b280 <_strtoll_r>
 8009160:	e7f8      	b.n	8009154 <__ssvfscanf_r+0xed0>
 8009162:	ee18 0a10 	vmov	r0, s16
 8009166:	f000 fc47 	bl	80099f8 <_localeconv_r>
 800916a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800916c:	6802      	ldr	r2, [r0, #0]
 800916e:	3b01      	subs	r3, #1
 8009170:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 8009174:	f04f 0b00 	mov.w	fp, #0
 8009178:	bf88      	it	hi
 800917a:	6b3b      	ldrhi	r3, [r7, #48]	; 0x30
 800917c:	f8c7 b028 	str.w	fp, [r7, #40]	; 0x28
 8009180:	e9c7 bb03 	strd	fp, fp, [r7, #12]
 8009184:	bf81      	itttt	hi
 8009186:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800918a:	f240 115d 	movwhi	r1, #349	; 0x15d
 800918e:	195b      	addhi	r3, r3, r5
 8009190:	6339      	strhi	r1, [r7, #48]	; 0x30
 8009192:	f449 65f0 	orr.w	r5, r9, #1920	; 0x780
 8009196:	bf98      	it	ls
 8009198:	2300      	movls	r3, #0
 800919a:	46da      	mov	sl, fp
 800919c:	f507 79a8 	add.w	r9, r7, #336	; 0x150
 80091a0:	6821      	ldr	r1, [r4, #0]
 80091a2:	60b9      	str	r1, [r7, #8]
 80091a4:	7809      	ldrb	r1, [r1, #0]
 80091a6:	294e      	cmp	r1, #78	; 0x4e
 80091a8:	d862      	bhi.n	8009270 <__ssvfscanf_r+0xfec>
 80091aa:	2940      	cmp	r1, #64	; 0x40
 80091ac:	d838      	bhi.n	8009220 <__ssvfscanf_r+0xf9c>
 80091ae:	f1a1 0c2b 	sub.w	ip, r1, #43	; 0x2b
 80091b2:	fa5f fe8c 	uxtb.w	lr, ip
 80091b6:	f1be 0f0e 	cmp.w	lr, #14
 80091ba:	d934      	bls.n	8009226 <__ssvfscanf_r+0xfa2>
 80091bc:	f892 c000 	ldrb.w	ip, [r2]
 80091c0:	458c      	cmp	ip, r1
 80091c2:	f040 80b6 	bne.w	8009332 <__ssvfscanf_r+0x10ae>
 80091c6:	05a8      	lsls	r0, r5, #22
 80091c8:	f140 80b3 	bpl.w	8009332 <__ssvfscanf_r+0x10ae>
 80091cc:	f425 7520 	bic.w	r5, r5, #640	; 0x280
 80091d0:	f8c7 a028 	str.w	sl, [r7, #40]	; 0x28
 80091d4:	e084      	b.n	80092e0 <__ssvfscanf_r+0x105c>
 80091d6:	f1a1 0c61 	sub.w	ip, r1, #97	; 0x61
 80091da:	f1bc 0f0d 	cmp.w	ip, #13
 80091de:	d8ed      	bhi.n	80091bc <__ssvfscanf_r+0xf38>
 80091e0:	a001      	add	r0, pc, #4	; (adr r0, 80091e8 <__ssvfscanf_r+0xf64>)
 80091e2:	f850 f02c 	ldr.w	pc, [r0, ip, lsl #2]
 80091e6:	bf00      	nop
 80091e8:	0800932d 	.word	0x0800932d
 80091ec:	080091bd 	.word	0x080091bd
 80091f0:	080091bd 	.word	0x080091bd
 80091f4:	080091bd 	.word	0x080091bd
 80091f8:	080093a5 	.word	0x080093a5
 80091fc:	0800938d 	.word	0x0800938d
 8009200:	080091bd 	.word	0x080091bd
 8009204:	080091bd 	.word	0x080091bd
 8009208:	08009361 	.word	0x08009361
 800920c:	080091bd 	.word	0x080091bd
 8009210:	080091bd 	.word	0x080091bd
 8009214:	080091bd 	.word	0x080091bd
 8009218:	080091bd 	.word	0x080091bd
 800921c:	080092f1 	.word	0x080092f1
 8009220:	f1a1 0c41 	sub.w	ip, r1, #65	; 0x41
 8009224:	e7d9      	b.n	80091da <__ssvfscanf_r+0xf56>
 8009226:	f1bc 0f0e 	cmp.w	ip, #14
 800922a:	d8c7      	bhi.n	80091bc <__ssvfscanf_r+0xf38>
 800922c:	a001      	add	r0, pc, #4	; (adr r0, 8009234 <__ssvfscanf_r+0xfb0>)
 800922e:	f850 f02c 	ldr.w	pc, [r0, ip, lsl #2]
 8009232:	bf00      	nop
 8009234:	080092e7 	.word	0x080092e7
 8009238:	080091bd 	.word	0x080091bd
 800923c:	080092e7 	.word	0x080092e7
 8009240:	080091bd 	.word	0x080091bd
 8009244:	080091bd 	.word	0x080091bd
 8009248:	08009299 	.word	0x08009299
 800924c:	080092d7 	.word	0x080092d7
 8009250:	080092d7 	.word	0x080092d7
 8009254:	080092d7 	.word	0x080092d7
 8009258:	080092d7 	.word	0x080092d7
 800925c:	080092d7 	.word	0x080092d7
 8009260:	080092d7 	.word	0x080092d7
 8009264:	080092d7 	.word	0x080092d7
 8009268:	080092d7 	.word	0x080092d7
 800926c:	080092d7 	.word	0x080092d7
 8009270:	296e      	cmp	r1, #110	; 0x6e
 8009272:	d80c      	bhi.n	800928e <__ssvfscanf_r+0x100a>
 8009274:	2960      	cmp	r1, #96	; 0x60
 8009276:	d8ae      	bhi.n	80091d6 <__ssvfscanf_r+0xf52>
 8009278:	2954      	cmp	r1, #84	; 0x54
 800927a:	f000 808d 	beq.w	8009398 <__ssvfscanf_r+0x1114>
 800927e:	2959      	cmp	r1, #89	; 0x59
 8009280:	d19c      	bne.n	80091bc <__ssvfscanf_r+0xf38>
 8009282:	f1b8 0f07 	cmp.w	r8, #7
 8009286:	d154      	bne.n	8009332 <__ssvfscanf_r+0x10ae>
 8009288:	f04f 0808 	mov.w	r8, #8
 800928c:	e028      	b.n	80092e0 <__ssvfscanf_r+0x105c>
 800928e:	2974      	cmp	r1, #116	; 0x74
 8009290:	f000 8082 	beq.w	8009398 <__ssvfscanf_r+0x1114>
 8009294:	2979      	cmp	r1, #121	; 0x79
 8009296:	e7f3      	b.n	8009280 <__ssvfscanf_r+0xffc>
 8009298:	05e8      	lsls	r0, r5, #23
 800929a:	d51c      	bpl.n	80092d6 <__ssvfscanf_r+0x1052>
 800929c:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 80092a0:	f10a 0a01 	add.w	sl, sl, #1
 80092a4:	b11b      	cbz	r3, 80092ae <__ssvfscanf_r+0x102a>
 80092a6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80092a8:	3101      	adds	r1, #1
 80092aa:	3b01      	subs	r3, #1
 80092ac:	6339      	str	r1, [r7, #48]	; 0x30
 80092ae:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80092b0:	3901      	subs	r1, #1
 80092b2:	6339      	str	r1, [r7, #48]	; 0x30
 80092b4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80092b6:	3101      	adds	r1, #1
 80092b8:	62f9      	str	r1, [r7, #44]	; 0x2c
 80092ba:	6861      	ldr	r1, [r4, #4]
 80092bc:	3901      	subs	r1, #1
 80092be:	2900      	cmp	r1, #0
 80092c0:	6061      	str	r1, [r4, #4]
 80092c2:	f340 808e 	ble.w	80093e2 <__ssvfscanf_r+0x115e>
 80092c6:	68b8      	ldr	r0, [r7, #8]
 80092c8:	3001      	adds	r0, #1
 80092ca:	6020      	str	r0, [r4, #0]
 80092cc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80092ce:	2900      	cmp	r1, #0
 80092d0:	f47f af66 	bne.w	80091a0 <__ssvfscanf_r+0xf1c>
 80092d4:	e02d      	b.n	8009332 <__ssvfscanf_r+0x10ae>
 80092d6:	eb1b 0f08 	cmn.w	fp, r8
 80092da:	d12a      	bne.n	8009332 <__ssvfscanf_r+0x10ae>
 80092dc:	f425 75c0 	bic.w	r5, r5, #384	; 0x180
 80092e0:	f809 1b01 	strb.w	r1, [r9], #1
 80092e4:	e7e3      	b.n	80092ae <__ssvfscanf_r+0x102a>
 80092e6:	0628      	lsls	r0, r5, #24
 80092e8:	d523      	bpl.n	8009332 <__ssvfscanf_r+0x10ae>
 80092ea:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 80092ee:	e7f7      	b.n	80092e0 <__ssvfscanf_r+0x105c>
 80092f0:	f1bb 0f00 	cmp.w	fp, #0
 80092f4:	d10c      	bne.n	8009310 <__ssvfscanf_r+0x108c>
 80092f6:	f1ba 0f00 	cmp.w	sl, #0
 80092fa:	d10c      	bne.n	8009316 <__ssvfscanf_r+0x1092>
 80092fc:	f405 6ce0 	and.w	ip, r5, #1792	; 0x700
 8009300:	f5bc 6fe0 	cmp.w	ip, #1792	; 0x700
 8009304:	d107      	bne.n	8009316 <__ssvfscanf_r+0x1092>
 8009306:	f425 65f0 	bic.w	r5, r5, #1920	; 0x780
 800930a:	f04f 0b01 	mov.w	fp, #1
 800930e:	e7e7      	b.n	80092e0 <__ssvfscanf_r+0x105c>
 8009310:	f1bb 0f02 	cmp.w	fp, #2
 8009314:	d05f      	beq.n	80093d6 <__ssvfscanf_r+0x1152>
 8009316:	f1b8 0f01 	cmp.w	r8, #1
 800931a:	d002      	beq.n	8009322 <__ssvfscanf_r+0x109e>
 800931c:	f1b8 0f04 	cmp.w	r8, #4
 8009320:	d107      	bne.n	8009332 <__ssvfscanf_r+0x10ae>
 8009322:	f108 0801 	add.w	r8, r8, #1
 8009326:	fa5f f888 	uxtb.w	r8, r8
 800932a:	e7d9      	b.n	80092e0 <__ssvfscanf_r+0x105c>
 800932c:	f1bb 0f01 	cmp.w	fp, #1
 8009330:	d054      	beq.n	80093dc <__ssvfscanf_r+0x1158>
 8009332:	f1ba 0f00 	cmp.w	sl, #0
 8009336:	d001      	beq.n	800933c <__ssvfscanf_r+0x10b8>
 8009338:	f425 7580 	bic.w	r5, r5, #256	; 0x100
 800933c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009340:	f1bb 0f01 	cmp.w	fp, #1
 8009344:	d85a      	bhi.n	80093fc <__ssvfscanf_r+0x1178>
 8009346:	f507 75a8 	add.w	r5, r7, #336	; 0x150
 800934a:	45a9      	cmp	r9, r5
 800934c:	f67f a896 	bls.w	800847c <__ssvfscanf_r+0x1f8>
 8009350:	f819 1d01 	ldrb.w	r1, [r9, #-1]!
 8009354:	ee18 0a10 	vmov	r0, s16
 8009358:	4622      	mov	r2, r4
 800935a:	f002 f8ad 	bl	800b4b8 <_sungetc_r>
 800935e:	e7f4      	b.n	800934a <__ssvfscanf_r+0x10c6>
 8009360:	f1b8 0f00 	cmp.w	r8, #0
 8009364:	d10c      	bne.n	8009380 <__ssvfscanf_r+0x10fc>
 8009366:	f1ba 0f00 	cmp.w	sl, #0
 800936a:	d1e5      	bne.n	8009338 <__ssvfscanf_r+0x10b4>
 800936c:	f405 6ce0 	and.w	ip, r5, #1792	; 0x700
 8009370:	f5bc 6fe0 	cmp.w	ip, #1792	; 0x700
 8009374:	d1e2      	bne.n	800933c <__ssvfscanf_r+0x10b8>
 8009376:	f425 65f0 	bic.w	r5, r5, #1920	; 0x780
 800937a:	f04f 0801 	mov.w	r8, #1
 800937e:	e7af      	b.n	80092e0 <__ssvfscanf_r+0x105c>
 8009380:	f1b8 0f03 	cmp.w	r8, #3
 8009384:	d0cd      	beq.n	8009322 <__ssvfscanf_r+0x109e>
 8009386:	f1b8 0f05 	cmp.w	r8, #5
 800938a:	e7c9      	b.n	8009320 <__ssvfscanf_r+0x109c>
 800938c:	f1b8 0f02 	cmp.w	r8, #2
 8009390:	d1cf      	bne.n	8009332 <__ssvfscanf_r+0x10ae>
 8009392:	f04f 0803 	mov.w	r8, #3
 8009396:	e7a3      	b.n	80092e0 <__ssvfscanf_r+0x105c>
 8009398:	f1b8 0f06 	cmp.w	r8, #6
 800939c:	d1c9      	bne.n	8009332 <__ssvfscanf_r+0x10ae>
 800939e:	f04f 0807 	mov.w	r8, #7
 80093a2:	e79d      	b.n	80092e0 <__ssvfscanf_r+0x105c>
 80093a4:	f405 6ca0 	and.w	ip, r5, #1280	; 0x500
 80093a8:	f5bc 6f80 	cmp.w	ip, #1024	; 0x400
 80093ac:	d004      	beq.n	80093b8 <__ssvfscanf_r+0x1134>
 80093ae:	0568      	lsls	r0, r5, #21
 80093b0:	d5bf      	bpl.n	8009332 <__ssvfscanf_r+0x10ae>
 80093b2:	f1ba 0f00 	cmp.w	sl, #0
 80093b6:	d0c1      	beq.n	800933c <__ssvfscanf_r+0x10b8>
 80093b8:	05a8      	lsls	r0, r5, #22
 80093ba:	bf58      	it	pl
 80093bc:	6ab8      	ldrpl	r0, [r7, #40]	; 0x28
 80093be:	f425 65f0 	bic.w	r5, r5, #1920	; 0x780
 80093c2:	bf5c      	itt	pl
 80093c4:	ebaa 0000 	subpl.w	r0, sl, r0
 80093c8:	e9c7 9003 	strdpl	r9, r0, [r7, #12]
 80093cc:	f445 75c0 	orr.w	r5, r5, #384	; 0x180
 80093d0:	f04f 0a00 	mov.w	sl, #0
 80093d4:	e784      	b.n	80092e0 <__ssvfscanf_r+0x105c>
 80093d6:	f04f 0b03 	mov.w	fp, #3
 80093da:	e781      	b.n	80092e0 <__ssvfscanf_r+0x105c>
 80093dc:	f04f 0b02 	mov.w	fp, #2
 80093e0:	e77e      	b.n	80092e0 <__ssvfscanf_r+0x105c>
 80093e2:	ee18 0a10 	vmov	r0, s16
 80093e6:	4621      	mov	r1, r4
 80093e8:	e9c7 2301 	strd	r2, r3, [r7, #4]
 80093ec:	f002 f8a1 	bl	800b532 <__ssrefill_r>
 80093f0:	e9d7 2301 	ldrd	r2, r3, [r7, #4]
 80093f4:	2800      	cmp	r0, #0
 80093f6:	f43f af69 	beq.w	80092cc <__ssvfscanf_r+0x1048>
 80093fa:	e79a      	b.n	8009332 <__ssvfscanf_r+0x10ae>
 80093fc:	f108 33ff 	add.w	r3, r8, #4294967295
 8009400:	2b06      	cmp	r3, #6
 8009402:	d82d      	bhi.n	8009460 <__ssvfscanf_r+0x11dc>
 8009404:	f1b8 0f02 	cmp.w	r8, #2
 8009408:	d83b      	bhi.n	8009482 <__ssvfscanf_r+0x11fe>
 800940a:	f507 75a8 	add.w	r5, r7, #336	; 0x150
 800940e:	45a9      	cmp	r9, r5
 8009410:	f67f a834 	bls.w	800847c <__ssvfscanf_r+0x1f8>
 8009414:	f819 1d01 	ldrb.w	r1, [r9, #-1]!
 8009418:	ee18 0a10 	vmov	r0, s16
 800941c:	4622      	mov	r2, r4
 800941e:	f002 f84b 	bl	800b4b8 <_sungetc_r>
 8009422:	e7f4      	b.n	800940e <__ssvfscanf_r+0x118a>
 8009424:	0800b37d 	.word	0x0800b37d
 8009428:	080106ca 	.word	0x080106ca
 800942c:	f813 1d01 	ldrb.w	r1, [r3, #-1]!
 8009430:	633b      	str	r3, [r7, #48]	; 0x30
 8009432:	ee18 0a10 	vmov	r0, s16
 8009436:	4622      	mov	r2, r4
 8009438:	f002 f83e 	bl	800b4b8 <_sungetc_r>
 800943c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800943e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009442:	fa5f fb8b 	uxtb.w	fp, fp
 8009446:	f1bb 0f02 	cmp.w	fp, #2
 800944a:	d1ef      	bne.n	800942c <__ssvfscanf_r+0x11a8>
 800944c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800944e:	f1a8 0803 	sub.w	r8, r8, #3
 8009452:	fa5f f888 	uxtb.w	r8, r8
 8009456:	eba3 0308 	sub.w	r3, r3, r8
 800945a:	eba9 0908 	sub.w	r9, r9, r8
 800945e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009460:	05eb      	lsls	r3, r5, #23
 8009462:	d530      	bpl.n	80094c6 <__ssvfscanf_r+0x1242>
 8009464:	0568      	lsls	r0, r5, #21
 8009466:	d50f      	bpl.n	8009488 <__ssvfscanf_r+0x1204>
 8009468:	f507 75a8 	add.w	r5, r7, #336	; 0x150
 800946c:	45a9      	cmp	r9, r5
 800946e:	f67f a805 	bls.w	800847c <__ssvfscanf_r+0x1f8>
 8009472:	f819 1d01 	ldrb.w	r1, [r9, #-1]!
 8009476:	ee18 0a10 	vmov	r0, s16
 800947a:	4622      	mov	r2, r4
 800947c:	f002 f81c 	bl	800b4b8 <_sungetc_r>
 8009480:	e7f4      	b.n	800946c <__ssvfscanf_r+0x11e8>
 8009482:	46c3      	mov	fp, r8
 8009484:	464b      	mov	r3, r9
 8009486:	e7da      	b.n	800943e <__ssvfscanf_r+0x11ba>
 8009488:	f819 1c01 	ldrb.w	r1, [r9, #-1]
 800948c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800948e:	2965      	cmp	r1, #101	; 0x65
 8009490:	f109 38ff 	add.w	r8, r9, #4294967295
 8009494:	f103 3bff 	add.w	fp, r3, #4294967295
 8009498:	d00d      	beq.n	80094b6 <__ssvfscanf_r+0x1232>
 800949a:	2945      	cmp	r1, #69	; 0x45
 800949c:	d00b      	beq.n	80094b6 <__ssvfscanf_r+0x1232>
 800949e:	ee18 0a10 	vmov	r0, s16
 80094a2:	4622      	mov	r2, r4
 80094a4:	f002 f808 	bl	800b4b8 <_sungetc_r>
 80094a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80094aa:	f819 1c02 	ldrb.w	r1, [r9, #-2]
 80094ae:	f1a9 0802 	sub.w	r8, r9, #2
 80094b2:	f1a3 0b02 	sub.w	fp, r3, #2
 80094b6:	ee18 0a10 	vmov	r0, s16
 80094ba:	4622      	mov	r2, r4
 80094bc:	f001 fffc 	bl	800b4b8 <_sungetc_r>
 80094c0:	46c1      	mov	r9, r8
 80094c2:	f8c7 b02c 	str.w	fp, [r7, #44]	; 0x2c
 80094c6:	f015 0210 	ands.w	r2, r5, #16
 80094ca:	f47e aef9 	bne.w	80082c0 <__ssvfscanf_r+0x3c>
 80094ce:	f405 63c0 	and.w	r3, r5, #1536	; 0x600
 80094d2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80094d6:	f889 2000 	strb.w	r2, [r9]
 80094da:	d11a      	bne.n	8009512 <__ssvfscanf_r+0x128e>
 80094dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80094de:	4553      	cmp	r3, sl
 80094e0:	eba3 020a 	sub.w	r2, r3, sl
 80094e4:	d123      	bne.n	800952e <__ssvfscanf_r+0x12aa>
 80094e6:	f507 71a8 	add.w	r1, r7, #336	; 0x150
 80094ea:	ee18 0a10 	vmov	r0, s16
 80094ee:	2200      	movs	r2, #0
 80094f0:	f001 fda4 	bl	800b03c <_strtod_r>
 80094f4:	07e9      	lsls	r1, r5, #31
 80094f6:	ec59 8b10 	vmov	r8, r9, d0
 80094fa:	f106 0a04 	add.w	sl, r6, #4
 80094fe:	d521      	bpl.n	8009544 <__ssvfscanf_r+0x12c0>
 8009500:	6833      	ldr	r3, [r6, #0]
 8009502:	ed83 0b00 	vstr	d0, [r3]
 8009506:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009508:	3301      	adds	r3, #1
 800950a:	627b      	str	r3, [r7, #36]	; 0x24
 800950c:	4656      	mov	r6, sl
 800950e:	f7fe bed7 	b.w	80082c0 <__ssvfscanf_r+0x3c>
 8009512:	693b      	ldr	r3, [r7, #16]
 8009514:	2b00      	cmp	r3, #0
 8009516:	d0e6      	beq.n	80094e6 <__ssvfscanf_r+0x1262>
 8009518:	68f9      	ldr	r1, [r7, #12]
 800951a:	230a      	movs	r3, #10
 800951c:	ee18 0a10 	vmov	r0, s16
 8009520:	3101      	adds	r1, #1
 8009522:	f001 fe15 	bl	800b150 <_strtol_r>
 8009526:	693b      	ldr	r3, [r7, #16]
 8009528:	f8d7 900c 	ldr.w	r9, [r7, #12]
 800952c:	1ac2      	subs	r2, r0, r3
 800952e:	f207 23a3 	addw	r3, r7, #675	; 0x2a3
 8009532:	4599      	cmp	r9, r3
 8009534:	bf28      	it	cs
 8009536:	f207 29a2 	addwcs	r9, r7, #674	; 0x2a2
 800953a:	4915      	ldr	r1, [pc, #84]	; (8009590 <__ssvfscanf_r+0x130c>)
 800953c:	4648      	mov	r0, r9
 800953e:	f000 ff37 	bl	800a3b0 <sprintf>
 8009542:	e7d0      	b.n	80094e6 <__ssvfscanf_r+0x1262>
 8009544:	07aa      	lsls	r2, r5, #30
 8009546:	6836      	ldr	r6, [r6, #0]
 8009548:	d502      	bpl.n	8009550 <__ssvfscanf_r+0x12cc>
 800954a:	ed86 0b00 	vstr	d0, [r6]
 800954e:	e7da      	b.n	8009506 <__ssvfscanf_r+0x1282>
 8009550:	ee10 2a10 	vmov	r2, s0
 8009554:	ee10 0a10 	vmov	r0, s0
 8009558:	464b      	mov	r3, r9
 800955a:	4649      	mov	r1, r9
 800955c:	f7f7 fae6 	bl	8000b2c <__aeabi_dcmpun>
 8009560:	b128      	cbz	r0, 800956e <__ssvfscanf_r+0x12ea>
 8009562:	480c      	ldr	r0, [pc, #48]	; (8009594 <__ssvfscanf_r+0x1310>)
 8009564:	f000 ff1e 	bl	800a3a4 <nanf>
 8009568:	ed86 0a00 	vstr	s0, [r6]
 800956c:	e7cb      	b.n	8009506 <__ssvfscanf_r+0x1282>
 800956e:	4640      	mov	r0, r8
 8009570:	4649      	mov	r1, r9
 8009572:	f7f7 fb39 	bl	8000be8 <__aeabi_d2f>
 8009576:	6030      	str	r0, [r6, #0]
 8009578:	e7c5      	b.n	8009506 <__ssvfscanf_r+0x1282>
 800957a:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 800957e:	6818      	ldr	r0, [r3, #0]
 8009580:	f000 fa5c 	bl	8009a3c <free>
 8009584:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8009588:	3401      	adds	r4, #1
 800958a:	601e      	str	r6, [r3, #0]
 800958c:	f7ff b847 	b.w	800861e <__ssvfscanf_r+0x39a>
 8009590:	080106c4 	.word	0x080106c4
 8009594:	08010b27 	.word	0x08010b27

08009598 <_write_r>:
 8009598:	b538      	push	{r3, r4, r5, lr}
 800959a:	4d07      	ldr	r5, [pc, #28]	; (80095b8 <_write_r+0x20>)
 800959c:	4604      	mov	r4, r0
 800959e:	4608      	mov	r0, r1
 80095a0:	4611      	mov	r1, r2
 80095a2:	2200      	movs	r2, #0
 80095a4:	602a      	str	r2, [r5, #0]
 80095a6:	461a      	mov	r2, r3
 80095a8:	f7f7 ff3a 	bl	8001420 <_write>
 80095ac:	1c43      	adds	r3, r0, #1
 80095ae:	d102      	bne.n	80095b6 <_write_r+0x1e>
 80095b0:	682b      	ldr	r3, [r5, #0]
 80095b2:	b103      	cbz	r3, 80095b6 <_write_r+0x1e>
 80095b4:	6023      	str	r3, [r4, #0]
 80095b6:	bd38      	pop	{r3, r4, r5, pc}
 80095b8:	20001770 	.word	0x20001770

080095bc <register_fini>:
 80095bc:	4b02      	ldr	r3, [pc, #8]	; (80095c8 <register_fini+0xc>)
 80095be:	b113      	cbz	r3, 80095c6 <register_fini+0xa>
 80095c0:	4802      	ldr	r0, [pc, #8]	; (80095cc <register_fini+0x10>)
 80095c2:	f000 b805 	b.w	80095d0 <atexit>
 80095c6:	4770      	bx	lr
 80095c8:	00000000 	.word	0x00000000
 80095cc:	080096d9 	.word	0x080096d9

080095d0 <atexit>:
 80095d0:	2300      	movs	r3, #0
 80095d2:	4601      	mov	r1, r0
 80095d4:	461a      	mov	r2, r3
 80095d6:	4618      	mov	r0, r3
 80095d8:	f003 ba8e 	b.w	800caf8 <__register_exitproc>

080095dc <_close_r>:
 80095dc:	b538      	push	{r3, r4, r5, lr}
 80095de:	4d06      	ldr	r5, [pc, #24]	; (80095f8 <_close_r+0x1c>)
 80095e0:	2300      	movs	r3, #0
 80095e2:	4604      	mov	r4, r0
 80095e4:	4608      	mov	r0, r1
 80095e6:	602b      	str	r3, [r5, #0]
 80095e8:	f7fa fb2f 	bl	8003c4a <_close>
 80095ec:	1c43      	adds	r3, r0, #1
 80095ee:	d102      	bne.n	80095f6 <_close_r+0x1a>
 80095f0:	682b      	ldr	r3, [r5, #0]
 80095f2:	b103      	cbz	r3, 80095f6 <_close_r+0x1a>
 80095f4:	6023      	str	r3, [r4, #0]
 80095f6:	bd38      	pop	{r3, r4, r5, pc}
 80095f8:	20001770 	.word	0x20001770

080095fc <std>:
 80095fc:	2300      	movs	r3, #0
 80095fe:	b510      	push	{r4, lr}
 8009600:	4604      	mov	r4, r0
 8009602:	e9c0 3300 	strd	r3, r3, [r0]
 8009606:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800960a:	6083      	str	r3, [r0, #8]
 800960c:	8181      	strh	r1, [r0, #12]
 800960e:	6643      	str	r3, [r0, #100]	; 0x64
 8009610:	81c2      	strh	r2, [r0, #14]
 8009612:	6183      	str	r3, [r0, #24]
 8009614:	4619      	mov	r1, r3
 8009616:	2208      	movs	r2, #8
 8009618:	305c      	adds	r0, #92	; 0x5c
 800961a:	f7fe fd6b 	bl	80080f4 <memset>
 800961e:	4b07      	ldr	r3, [pc, #28]	; (800963c <std+0x40>)
 8009620:	6223      	str	r3, [r4, #32]
 8009622:	4b07      	ldr	r3, [pc, #28]	; (8009640 <std+0x44>)
 8009624:	6263      	str	r3, [r4, #36]	; 0x24
 8009626:	4b07      	ldr	r3, [pc, #28]	; (8009644 <std+0x48>)
 8009628:	62a3      	str	r3, [r4, #40]	; 0x28
 800962a:	4b07      	ldr	r3, [pc, #28]	; (8009648 <std+0x4c>)
 800962c:	61e4      	str	r4, [r4, #28]
 800962e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009630:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009634:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009638:	f000 b9e2 	b.w	8009a00 <__retarget_lock_init_recursive>
 800963c:	080081f9 	.word	0x080081f9
 8009640:	0800821f 	.word	0x0800821f
 8009644:	08008257 	.word	0x08008257
 8009648:	0800827b 	.word	0x0800827b

0800964c <_cleanup_r>:
 800964c:	4901      	ldr	r1, [pc, #4]	; (8009654 <_cleanup_r+0x8>)
 800964e:	f000 b9a1 	b.w	8009994 <_fwalk_reent>
 8009652:	bf00      	nop
 8009654:	0800d839 	.word	0x0800d839

08009658 <__sfp_lock_acquire>:
 8009658:	4801      	ldr	r0, [pc, #4]	; (8009660 <__sfp_lock_acquire+0x8>)
 800965a:	f000 b9d3 	b.w	8009a04 <__retarget_lock_acquire_recursive>
 800965e:	bf00      	nop
 8009660:	2000176c 	.word	0x2000176c

08009664 <__sfp_lock_release>:
 8009664:	4801      	ldr	r0, [pc, #4]	; (800966c <__sfp_lock_release+0x8>)
 8009666:	f000 b9ce 	b.w	8009a06 <__retarget_lock_release_recursive>
 800966a:	bf00      	nop
 800966c:	2000176c 	.word	0x2000176c

08009670 <__sinit_lock_acquire>:
 8009670:	4801      	ldr	r0, [pc, #4]	; (8009678 <__sinit_lock_acquire+0x8>)
 8009672:	f000 b9c7 	b.w	8009a04 <__retarget_lock_acquire_recursive>
 8009676:	bf00      	nop
 8009678:	20001767 	.word	0x20001767

0800967c <__sinit_lock_release>:
 800967c:	4801      	ldr	r0, [pc, #4]	; (8009684 <__sinit_lock_release+0x8>)
 800967e:	f000 b9c2 	b.w	8009a06 <__retarget_lock_release_recursive>
 8009682:	bf00      	nop
 8009684:	20001767 	.word	0x20001767

08009688 <__sinit>:
 8009688:	b510      	push	{r4, lr}
 800968a:	4604      	mov	r4, r0
 800968c:	f7ff fff0 	bl	8009670 <__sinit_lock_acquire>
 8009690:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8009692:	b11a      	cbz	r2, 800969c <__sinit+0x14>
 8009694:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009698:	f7ff bff0 	b.w	800967c <__sinit_lock_release>
 800969c:	4b0d      	ldr	r3, [pc, #52]	; (80096d4 <__sinit+0x4c>)
 800969e:	63e3      	str	r3, [r4, #60]	; 0x3c
 80096a0:	2303      	movs	r3, #3
 80096a2:	f8c4 32e4 	str.w	r3, [r4, #740]	; 0x2e4
 80096a6:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
 80096aa:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
 80096ae:	6860      	ldr	r0, [r4, #4]
 80096b0:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
 80096b4:	2104      	movs	r1, #4
 80096b6:	f7ff ffa1 	bl	80095fc <std>
 80096ba:	68a0      	ldr	r0, [r4, #8]
 80096bc:	2201      	movs	r2, #1
 80096be:	2109      	movs	r1, #9
 80096c0:	f7ff ff9c 	bl	80095fc <std>
 80096c4:	68e0      	ldr	r0, [r4, #12]
 80096c6:	2202      	movs	r2, #2
 80096c8:	2112      	movs	r1, #18
 80096ca:	f7ff ff97 	bl	80095fc <std>
 80096ce:	2301      	movs	r3, #1
 80096d0:	63a3      	str	r3, [r4, #56]	; 0x38
 80096d2:	e7df      	b.n	8009694 <__sinit+0xc>
 80096d4:	0800964d 	.word	0x0800964d

080096d8 <__libc_fini_array>:
 80096d8:	b538      	push	{r3, r4, r5, lr}
 80096da:	4d07      	ldr	r5, [pc, #28]	; (80096f8 <__libc_fini_array+0x20>)
 80096dc:	4c07      	ldr	r4, [pc, #28]	; (80096fc <__libc_fini_array+0x24>)
 80096de:	1b64      	subs	r4, r4, r5
 80096e0:	10a4      	asrs	r4, r4, #2
 80096e2:	b91c      	cbnz	r4, 80096ec <__libc_fini_array+0x14>
 80096e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80096e8:	f006 ba8a 	b.w	800fc00 <_fini>
 80096ec:	3c01      	subs	r4, #1
 80096ee:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 80096f2:	4798      	blx	r3
 80096f4:	e7f5      	b.n	80096e2 <__libc_fini_array+0xa>
 80096f6:	bf00      	nop
 80096f8:	08010b58 	.word	0x08010b58
 80096fc:	08010b5c 	.word	0x08010b5c

08009700 <__sfvwrite_r>:
 8009700:	6893      	ldr	r3, [r2, #8]
 8009702:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009706:	4606      	mov	r6, r0
 8009708:	460c      	mov	r4, r1
 800970a:	4690      	mov	r8, r2
 800970c:	b91b      	cbnz	r3, 8009716 <__sfvwrite_r+0x16>
 800970e:	2000      	movs	r0, #0
 8009710:	b003      	add	sp, #12
 8009712:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009716:	898b      	ldrh	r3, [r1, #12]
 8009718:	0718      	lsls	r0, r3, #28
 800971a:	d550      	bpl.n	80097be <__sfvwrite_r+0xbe>
 800971c:	690b      	ldr	r3, [r1, #16]
 800971e:	2b00      	cmp	r3, #0
 8009720:	d04d      	beq.n	80097be <__sfvwrite_r+0xbe>
 8009722:	89a3      	ldrh	r3, [r4, #12]
 8009724:	f8d8 7000 	ldr.w	r7, [r8]
 8009728:	f013 0902 	ands.w	r9, r3, #2
 800972c:	d16c      	bne.n	8009808 <__sfvwrite_r+0x108>
 800972e:	f013 0301 	ands.w	r3, r3, #1
 8009732:	f000 809c 	beq.w	800986e <__sfvwrite_r+0x16e>
 8009736:	4648      	mov	r0, r9
 8009738:	46ca      	mov	sl, r9
 800973a:	46cb      	mov	fp, r9
 800973c:	f1bb 0f00 	cmp.w	fp, #0
 8009740:	f000 8103 	beq.w	800994a <__sfvwrite_r+0x24a>
 8009744:	b950      	cbnz	r0, 800975c <__sfvwrite_r+0x5c>
 8009746:	465a      	mov	r2, fp
 8009748:	210a      	movs	r1, #10
 800974a:	4650      	mov	r0, sl
 800974c:	f7f6 fd48 	bl	80001e0 <memchr>
 8009750:	2800      	cmp	r0, #0
 8009752:	f000 80ff 	beq.w	8009954 <__sfvwrite_r+0x254>
 8009756:	3001      	adds	r0, #1
 8009758:	eba0 090a 	sub.w	r9, r0, sl
 800975c:	6820      	ldr	r0, [r4, #0]
 800975e:	6921      	ldr	r1, [r4, #16]
 8009760:	6963      	ldr	r3, [r4, #20]
 8009762:	45d9      	cmp	r9, fp
 8009764:	464a      	mov	r2, r9
 8009766:	bf28      	it	cs
 8009768:	465a      	movcs	r2, fp
 800976a:	4288      	cmp	r0, r1
 800976c:	f240 80f5 	bls.w	800995a <__sfvwrite_r+0x25a>
 8009770:	68a5      	ldr	r5, [r4, #8]
 8009772:	441d      	add	r5, r3
 8009774:	42aa      	cmp	r2, r5
 8009776:	f340 80f0 	ble.w	800995a <__sfvwrite_r+0x25a>
 800977a:	4651      	mov	r1, sl
 800977c:	462a      	mov	r2, r5
 800977e:	f000 fbe1 	bl	8009f44 <memmove>
 8009782:	6823      	ldr	r3, [r4, #0]
 8009784:	442b      	add	r3, r5
 8009786:	6023      	str	r3, [r4, #0]
 8009788:	4621      	mov	r1, r4
 800978a:	4630      	mov	r0, r6
 800978c:	f004 f93a 	bl	800da04 <_fflush_r>
 8009790:	2800      	cmp	r0, #0
 8009792:	d167      	bne.n	8009864 <__sfvwrite_r+0x164>
 8009794:	ebb9 0905 	subs.w	r9, r9, r5
 8009798:	f040 80f7 	bne.w	800998a <__sfvwrite_r+0x28a>
 800979c:	4621      	mov	r1, r4
 800979e:	4630      	mov	r0, r6
 80097a0:	f004 f930 	bl	800da04 <_fflush_r>
 80097a4:	2800      	cmp	r0, #0
 80097a6:	d15d      	bne.n	8009864 <__sfvwrite_r+0x164>
 80097a8:	f8d8 2008 	ldr.w	r2, [r8, #8]
 80097ac:	44aa      	add	sl, r5
 80097ae:	ebab 0b05 	sub.w	fp, fp, r5
 80097b2:	1b55      	subs	r5, r2, r5
 80097b4:	f8c8 5008 	str.w	r5, [r8, #8]
 80097b8:	2d00      	cmp	r5, #0
 80097ba:	d1bf      	bne.n	800973c <__sfvwrite_r+0x3c>
 80097bc:	e7a7      	b.n	800970e <__sfvwrite_r+0xe>
 80097be:	4621      	mov	r1, r4
 80097c0:	4630      	mov	r0, r6
 80097c2:	f003 f941 	bl	800ca48 <__swsetup_r>
 80097c6:	2800      	cmp	r0, #0
 80097c8:	d0ab      	beq.n	8009722 <__sfvwrite_r+0x22>
 80097ca:	f04f 30ff 	mov.w	r0, #4294967295
 80097ce:	e79f      	b.n	8009710 <__sfvwrite_r+0x10>
 80097d0:	e9d7 b900 	ldrd	fp, r9, [r7]
 80097d4:	3708      	adds	r7, #8
 80097d6:	f1b9 0f00 	cmp.w	r9, #0
 80097da:	d0f9      	beq.n	80097d0 <__sfvwrite_r+0xd0>
 80097dc:	45d1      	cmp	r9, sl
 80097de:	464b      	mov	r3, r9
 80097e0:	69e1      	ldr	r1, [r4, #28]
 80097e2:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80097e4:	bf28      	it	cs
 80097e6:	4653      	movcs	r3, sl
 80097e8:	465a      	mov	r2, fp
 80097ea:	4630      	mov	r0, r6
 80097ec:	47a8      	blx	r5
 80097ee:	2800      	cmp	r0, #0
 80097f0:	dd38      	ble.n	8009864 <__sfvwrite_r+0x164>
 80097f2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80097f6:	4483      	add	fp, r0
 80097f8:	eba9 0900 	sub.w	r9, r9, r0
 80097fc:	1a18      	subs	r0, r3, r0
 80097fe:	f8c8 0008 	str.w	r0, [r8, #8]
 8009802:	2800      	cmp	r0, #0
 8009804:	d1e7      	bne.n	80097d6 <__sfvwrite_r+0xd6>
 8009806:	e782      	b.n	800970e <__sfvwrite_r+0xe>
 8009808:	f04f 0b00 	mov.w	fp, #0
 800980c:	f8df a180 	ldr.w	sl, [pc, #384]	; 8009990 <__sfvwrite_r+0x290>
 8009810:	46d9      	mov	r9, fp
 8009812:	e7e0      	b.n	80097d6 <__sfvwrite_r+0xd6>
 8009814:	e9d7 9a00 	ldrd	r9, sl, [r7]
 8009818:	3708      	adds	r7, #8
 800981a:	f1ba 0f00 	cmp.w	sl, #0
 800981e:	d0f9      	beq.n	8009814 <__sfvwrite_r+0x114>
 8009820:	89a3      	ldrh	r3, [r4, #12]
 8009822:	68a2      	ldr	r2, [r4, #8]
 8009824:	6820      	ldr	r0, [r4, #0]
 8009826:	0599      	lsls	r1, r3, #22
 8009828:	d563      	bpl.n	80098f2 <__sfvwrite_r+0x1f2>
 800982a:	4552      	cmp	r2, sl
 800982c:	d836      	bhi.n	800989c <__sfvwrite_r+0x19c>
 800982e:	f413 6f90 	tst.w	r3, #1152	; 0x480
 8009832:	d033      	beq.n	800989c <__sfvwrite_r+0x19c>
 8009834:	6921      	ldr	r1, [r4, #16]
 8009836:	6965      	ldr	r5, [r4, #20]
 8009838:	eba0 0b01 	sub.w	fp, r0, r1
 800983c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009840:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009844:	f10b 0201 	add.w	r2, fp, #1
 8009848:	106d      	asrs	r5, r5, #1
 800984a:	4452      	add	r2, sl
 800984c:	4295      	cmp	r5, r2
 800984e:	bf38      	it	cc
 8009850:	4615      	movcc	r5, r2
 8009852:	055b      	lsls	r3, r3, #21
 8009854:	d53d      	bpl.n	80098d2 <__sfvwrite_r+0x1d2>
 8009856:	4629      	mov	r1, r5
 8009858:	4630      	mov	r0, r6
 800985a:	f000 f8f7 	bl	8009a4c <_malloc_r>
 800985e:	b948      	cbnz	r0, 8009874 <__sfvwrite_r+0x174>
 8009860:	230c      	movs	r3, #12
 8009862:	6033      	str	r3, [r6, #0]
 8009864:	89a3      	ldrh	r3, [r4, #12]
 8009866:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800986a:	81a3      	strh	r3, [r4, #12]
 800986c:	e7ad      	b.n	80097ca <__sfvwrite_r+0xca>
 800986e:	4699      	mov	r9, r3
 8009870:	469a      	mov	sl, r3
 8009872:	e7d2      	b.n	800981a <__sfvwrite_r+0x11a>
 8009874:	465a      	mov	r2, fp
 8009876:	6921      	ldr	r1, [r4, #16]
 8009878:	9001      	str	r0, [sp, #4]
 800987a:	f000 fb55 	bl	8009f28 <memcpy>
 800987e:	89a2      	ldrh	r2, [r4, #12]
 8009880:	9b01      	ldr	r3, [sp, #4]
 8009882:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8009886:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800988a:	81a2      	strh	r2, [r4, #12]
 800988c:	6123      	str	r3, [r4, #16]
 800988e:	6165      	str	r5, [r4, #20]
 8009890:	445b      	add	r3, fp
 8009892:	eba5 050b 	sub.w	r5, r5, fp
 8009896:	6023      	str	r3, [r4, #0]
 8009898:	4652      	mov	r2, sl
 800989a:	60a5      	str	r5, [r4, #8]
 800989c:	4552      	cmp	r2, sl
 800989e:	bf28      	it	cs
 80098a0:	4652      	movcs	r2, sl
 80098a2:	6820      	ldr	r0, [r4, #0]
 80098a4:	9201      	str	r2, [sp, #4]
 80098a6:	4649      	mov	r1, r9
 80098a8:	f000 fb4c 	bl	8009f44 <memmove>
 80098ac:	68a3      	ldr	r3, [r4, #8]
 80098ae:	9a01      	ldr	r2, [sp, #4]
 80098b0:	1a9b      	subs	r3, r3, r2
 80098b2:	60a3      	str	r3, [r4, #8]
 80098b4:	6823      	ldr	r3, [r4, #0]
 80098b6:	441a      	add	r2, r3
 80098b8:	4655      	mov	r5, sl
 80098ba:	6022      	str	r2, [r4, #0]
 80098bc:	f8d8 0008 	ldr.w	r0, [r8, #8]
 80098c0:	44a9      	add	r9, r5
 80098c2:	ebaa 0a05 	sub.w	sl, sl, r5
 80098c6:	1b45      	subs	r5, r0, r5
 80098c8:	f8c8 5008 	str.w	r5, [r8, #8]
 80098cc:	2d00      	cmp	r5, #0
 80098ce:	d1a4      	bne.n	800981a <__sfvwrite_r+0x11a>
 80098d0:	e71d      	b.n	800970e <__sfvwrite_r+0xe>
 80098d2:	462a      	mov	r2, r5
 80098d4:	4630      	mov	r0, r6
 80098d6:	f000 fb75 	bl	8009fc4 <_realloc_r>
 80098da:	4603      	mov	r3, r0
 80098dc:	2800      	cmp	r0, #0
 80098de:	d1d5      	bne.n	800988c <__sfvwrite_r+0x18c>
 80098e0:	6921      	ldr	r1, [r4, #16]
 80098e2:	4630      	mov	r0, r6
 80098e4:	f004 f908 	bl	800daf8 <_free_r>
 80098e8:	89a3      	ldrh	r3, [r4, #12]
 80098ea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80098ee:	81a3      	strh	r3, [r4, #12]
 80098f0:	e7b6      	b.n	8009860 <__sfvwrite_r+0x160>
 80098f2:	6923      	ldr	r3, [r4, #16]
 80098f4:	4283      	cmp	r3, r0
 80098f6:	d302      	bcc.n	80098fe <__sfvwrite_r+0x1fe>
 80098f8:	6961      	ldr	r1, [r4, #20]
 80098fa:	4551      	cmp	r1, sl
 80098fc:	d915      	bls.n	800992a <__sfvwrite_r+0x22a>
 80098fe:	4552      	cmp	r2, sl
 8009900:	bf28      	it	cs
 8009902:	4652      	movcs	r2, sl
 8009904:	4649      	mov	r1, r9
 8009906:	4615      	mov	r5, r2
 8009908:	f000 fb1c 	bl	8009f44 <memmove>
 800990c:	68a3      	ldr	r3, [r4, #8]
 800990e:	6822      	ldr	r2, [r4, #0]
 8009910:	1b5b      	subs	r3, r3, r5
 8009912:	442a      	add	r2, r5
 8009914:	60a3      	str	r3, [r4, #8]
 8009916:	6022      	str	r2, [r4, #0]
 8009918:	2b00      	cmp	r3, #0
 800991a:	d1cf      	bne.n	80098bc <__sfvwrite_r+0x1bc>
 800991c:	4621      	mov	r1, r4
 800991e:	4630      	mov	r0, r6
 8009920:	f004 f870 	bl	800da04 <_fflush_r>
 8009924:	2800      	cmp	r0, #0
 8009926:	d0c9      	beq.n	80098bc <__sfvwrite_r+0x1bc>
 8009928:	e79c      	b.n	8009864 <__sfvwrite_r+0x164>
 800992a:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800992e:	459a      	cmp	sl, r3
 8009930:	bf38      	it	cc
 8009932:	4653      	movcc	r3, sl
 8009934:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8009936:	fb93 f3f1 	sdiv	r3, r3, r1
 800993a:	464a      	mov	r2, r9
 800993c:	434b      	muls	r3, r1
 800993e:	4630      	mov	r0, r6
 8009940:	69e1      	ldr	r1, [r4, #28]
 8009942:	47a8      	blx	r5
 8009944:	1e05      	subs	r5, r0, #0
 8009946:	dcb9      	bgt.n	80098bc <__sfvwrite_r+0x1bc>
 8009948:	e78c      	b.n	8009864 <__sfvwrite_r+0x164>
 800994a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800994e:	2000      	movs	r0, #0
 8009950:	3708      	adds	r7, #8
 8009952:	e6f3      	b.n	800973c <__sfvwrite_r+0x3c>
 8009954:	f10b 0901 	add.w	r9, fp, #1
 8009958:	e700      	b.n	800975c <__sfvwrite_r+0x5c>
 800995a:	4293      	cmp	r3, r2
 800995c:	dc08      	bgt.n	8009970 <__sfvwrite_r+0x270>
 800995e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8009960:	69e1      	ldr	r1, [r4, #28]
 8009962:	4652      	mov	r2, sl
 8009964:	4630      	mov	r0, r6
 8009966:	47a8      	blx	r5
 8009968:	1e05      	subs	r5, r0, #0
 800996a:	f73f af13 	bgt.w	8009794 <__sfvwrite_r+0x94>
 800996e:	e779      	b.n	8009864 <__sfvwrite_r+0x164>
 8009970:	4651      	mov	r1, sl
 8009972:	9201      	str	r2, [sp, #4]
 8009974:	f000 fae6 	bl	8009f44 <memmove>
 8009978:	9a01      	ldr	r2, [sp, #4]
 800997a:	68a3      	ldr	r3, [r4, #8]
 800997c:	1a9b      	subs	r3, r3, r2
 800997e:	60a3      	str	r3, [r4, #8]
 8009980:	6823      	ldr	r3, [r4, #0]
 8009982:	4413      	add	r3, r2
 8009984:	6023      	str	r3, [r4, #0]
 8009986:	4615      	mov	r5, r2
 8009988:	e704      	b.n	8009794 <__sfvwrite_r+0x94>
 800998a:	2001      	movs	r0, #1
 800998c:	e70c      	b.n	80097a8 <__sfvwrite_r+0xa8>
 800998e:	bf00      	nop
 8009990:	7ffffc00 	.word	0x7ffffc00

08009994 <_fwalk_reent>:
 8009994:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009998:	4606      	mov	r6, r0
 800999a:	4688      	mov	r8, r1
 800999c:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
 80099a0:	2700      	movs	r7, #0
 80099a2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80099a6:	f1b9 0901 	subs.w	r9, r9, #1
 80099aa:	d505      	bpl.n	80099b8 <_fwalk_reent+0x24>
 80099ac:	6824      	ldr	r4, [r4, #0]
 80099ae:	2c00      	cmp	r4, #0
 80099b0:	d1f7      	bne.n	80099a2 <_fwalk_reent+0xe>
 80099b2:	4638      	mov	r0, r7
 80099b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80099b8:	89ab      	ldrh	r3, [r5, #12]
 80099ba:	2b01      	cmp	r3, #1
 80099bc:	d907      	bls.n	80099ce <_fwalk_reent+0x3a>
 80099be:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80099c2:	3301      	adds	r3, #1
 80099c4:	d003      	beq.n	80099ce <_fwalk_reent+0x3a>
 80099c6:	4629      	mov	r1, r5
 80099c8:	4630      	mov	r0, r6
 80099ca:	47c0      	blx	r8
 80099cc:	4307      	orrs	r7, r0
 80099ce:	3568      	adds	r5, #104	; 0x68
 80099d0:	e7e9      	b.n	80099a6 <_fwalk_reent+0x12>

080099d2 <iswspace>:
 80099d2:	2100      	movs	r1, #0
 80099d4:	f000 b800 	b.w	80099d8 <iswspace_l>

080099d8 <iswspace_l>:
 80099d8:	28ff      	cmp	r0, #255	; 0xff
 80099da:	bf9d      	ittte	ls
 80099dc:	4b02      	ldrls	r3, [pc, #8]	; (80099e8 <iswspace_l+0x10>)
 80099de:	5cc0      	ldrbls	r0, [r0, r3]
 80099e0:	f000 0008 	andls.w	r0, r0, #8
 80099e4:	2000      	movhi	r0, #0
 80099e6:	4770      	bx	lr
 80099e8:	080106ed 	.word	0x080106ed

080099ec <__locale_mb_cur_max>:
 80099ec:	4b01      	ldr	r3, [pc, #4]	; (80099f4 <__locale_mb_cur_max+0x8>)
 80099ee:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 80099f2:	4770      	bx	lr
 80099f4:	2000062c 	.word	0x2000062c

080099f8 <_localeconv_r>:
 80099f8:	4800      	ldr	r0, [pc, #0]	; (80099fc <_localeconv_r+0x4>)
 80099fa:	4770      	bx	lr
 80099fc:	2000071c 	.word	0x2000071c

08009a00 <__retarget_lock_init_recursive>:
 8009a00:	4770      	bx	lr

08009a02 <__retarget_lock_close_recursive>:
 8009a02:	4770      	bx	lr

08009a04 <__retarget_lock_acquire_recursive>:
 8009a04:	4770      	bx	lr

08009a06 <__retarget_lock_release_recursive>:
 8009a06:	4770      	bx	lr

08009a08 <_lseek_r>:
 8009a08:	b538      	push	{r3, r4, r5, lr}
 8009a0a:	4d07      	ldr	r5, [pc, #28]	; (8009a28 <_lseek_r+0x20>)
 8009a0c:	4604      	mov	r4, r0
 8009a0e:	4608      	mov	r0, r1
 8009a10:	4611      	mov	r1, r2
 8009a12:	2200      	movs	r2, #0
 8009a14:	602a      	str	r2, [r5, #0]
 8009a16:	461a      	mov	r2, r3
 8009a18:	f7fa f93e 	bl	8003c98 <_lseek>
 8009a1c:	1c43      	adds	r3, r0, #1
 8009a1e:	d102      	bne.n	8009a26 <_lseek_r+0x1e>
 8009a20:	682b      	ldr	r3, [r5, #0]
 8009a22:	b103      	cbz	r3, 8009a26 <_lseek_r+0x1e>
 8009a24:	6023      	str	r3, [r4, #0]
 8009a26:	bd38      	pop	{r3, r4, r5, pc}
 8009a28:	20001770 	.word	0x20001770

08009a2c <malloc>:
 8009a2c:	4b02      	ldr	r3, [pc, #8]	; (8009a38 <malloc+0xc>)
 8009a2e:	4601      	mov	r1, r0
 8009a30:	6818      	ldr	r0, [r3, #0]
 8009a32:	f000 b80b 	b.w	8009a4c <_malloc_r>
 8009a36:	bf00      	nop
 8009a38:	200001f8 	.word	0x200001f8

08009a3c <free>:
 8009a3c:	4b02      	ldr	r3, [pc, #8]	; (8009a48 <free+0xc>)
 8009a3e:	4601      	mov	r1, r0
 8009a40:	6818      	ldr	r0, [r3, #0]
 8009a42:	f004 b859 	b.w	800daf8 <_free_r>
 8009a46:	bf00      	nop
 8009a48:	200001f8 	.word	0x200001f8

08009a4c <_malloc_r>:
 8009a4c:	f101 030b 	add.w	r3, r1, #11
 8009a50:	2b16      	cmp	r3, #22
 8009a52:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a56:	4605      	mov	r5, r0
 8009a58:	d906      	bls.n	8009a68 <_malloc_r+0x1c>
 8009a5a:	f033 0707 	bics.w	r7, r3, #7
 8009a5e:	d504      	bpl.n	8009a6a <_malloc_r+0x1e>
 8009a60:	230c      	movs	r3, #12
 8009a62:	602b      	str	r3, [r5, #0]
 8009a64:	2400      	movs	r4, #0
 8009a66:	e1ae      	b.n	8009dc6 <_malloc_r+0x37a>
 8009a68:	2710      	movs	r7, #16
 8009a6a:	42b9      	cmp	r1, r7
 8009a6c:	d8f8      	bhi.n	8009a60 <_malloc_r+0x14>
 8009a6e:	4628      	mov	r0, r5
 8009a70:	f000 fa82 	bl	8009f78 <__malloc_lock>
 8009a74:	f5b7 7ffc 	cmp.w	r7, #504	; 0x1f8
 8009a78:	4ec3      	ldr	r6, [pc, #780]	; (8009d88 <_malloc_r+0x33c>)
 8009a7a:	d238      	bcs.n	8009aee <_malloc_r+0xa2>
 8009a7c:	f107 0208 	add.w	r2, r7, #8
 8009a80:	4432      	add	r2, r6
 8009a82:	f1a2 0108 	sub.w	r1, r2, #8
 8009a86:	6854      	ldr	r4, [r2, #4]
 8009a88:	428c      	cmp	r4, r1
 8009a8a:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 8009a8e:	d102      	bne.n	8009a96 <_malloc_r+0x4a>
 8009a90:	68d4      	ldr	r4, [r2, #12]
 8009a92:	42a2      	cmp	r2, r4
 8009a94:	d010      	beq.n	8009ab8 <_malloc_r+0x6c>
 8009a96:	6863      	ldr	r3, [r4, #4]
 8009a98:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8009a9c:	f023 0303 	bic.w	r3, r3, #3
 8009aa0:	60ca      	str	r2, [r1, #12]
 8009aa2:	4423      	add	r3, r4
 8009aa4:	6091      	str	r1, [r2, #8]
 8009aa6:	685a      	ldr	r2, [r3, #4]
 8009aa8:	f042 0201 	orr.w	r2, r2, #1
 8009aac:	605a      	str	r2, [r3, #4]
 8009aae:	4628      	mov	r0, r5
 8009ab0:	f000 fa68 	bl	8009f84 <__malloc_unlock>
 8009ab4:	3408      	adds	r4, #8
 8009ab6:	e186      	b.n	8009dc6 <_malloc_r+0x37a>
 8009ab8:	3302      	adds	r3, #2
 8009aba:	4ab4      	ldr	r2, [pc, #720]	; (8009d8c <_malloc_r+0x340>)
 8009abc:	6934      	ldr	r4, [r6, #16]
 8009abe:	4294      	cmp	r4, r2
 8009ac0:	4611      	mov	r1, r2
 8009ac2:	d077      	beq.n	8009bb4 <_malloc_r+0x168>
 8009ac4:	6860      	ldr	r0, [r4, #4]
 8009ac6:	f020 0c03 	bic.w	ip, r0, #3
 8009aca:	ebac 0007 	sub.w	r0, ip, r7
 8009ace:	280f      	cmp	r0, #15
 8009ad0:	dd48      	ble.n	8009b64 <_malloc_r+0x118>
 8009ad2:	19e1      	adds	r1, r4, r7
 8009ad4:	f040 0301 	orr.w	r3, r0, #1
 8009ad8:	f047 0701 	orr.w	r7, r7, #1
 8009adc:	6067      	str	r7, [r4, #4]
 8009ade:	e9c6 1104 	strd	r1, r1, [r6, #16]
 8009ae2:	e9c1 2202 	strd	r2, r2, [r1, #8]
 8009ae6:	604b      	str	r3, [r1, #4]
 8009ae8:	f844 000c 	str.w	r0, [r4, ip]
 8009aec:	e7df      	b.n	8009aae <_malloc_r+0x62>
 8009aee:	0a7b      	lsrs	r3, r7, #9
 8009af0:	d02a      	beq.n	8009b48 <_malloc_r+0xfc>
 8009af2:	2b04      	cmp	r3, #4
 8009af4:	d812      	bhi.n	8009b1c <_malloc_r+0xd0>
 8009af6:	09bb      	lsrs	r3, r7, #6
 8009af8:	3338      	adds	r3, #56	; 0x38
 8009afa:	1c5a      	adds	r2, r3, #1
 8009afc:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 8009b00:	f1a2 0c08 	sub.w	ip, r2, #8
 8009b04:	6854      	ldr	r4, [r2, #4]
 8009b06:	4564      	cmp	r4, ip
 8009b08:	d006      	beq.n	8009b18 <_malloc_r+0xcc>
 8009b0a:	6862      	ldr	r2, [r4, #4]
 8009b0c:	f022 0203 	bic.w	r2, r2, #3
 8009b10:	1bd0      	subs	r0, r2, r7
 8009b12:	280f      	cmp	r0, #15
 8009b14:	dd1c      	ble.n	8009b50 <_malloc_r+0x104>
 8009b16:	3b01      	subs	r3, #1
 8009b18:	3301      	adds	r3, #1
 8009b1a:	e7ce      	b.n	8009aba <_malloc_r+0x6e>
 8009b1c:	2b14      	cmp	r3, #20
 8009b1e:	d801      	bhi.n	8009b24 <_malloc_r+0xd8>
 8009b20:	335b      	adds	r3, #91	; 0x5b
 8009b22:	e7ea      	b.n	8009afa <_malloc_r+0xae>
 8009b24:	2b54      	cmp	r3, #84	; 0x54
 8009b26:	d802      	bhi.n	8009b2e <_malloc_r+0xe2>
 8009b28:	0b3b      	lsrs	r3, r7, #12
 8009b2a:	336e      	adds	r3, #110	; 0x6e
 8009b2c:	e7e5      	b.n	8009afa <_malloc_r+0xae>
 8009b2e:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8009b32:	d802      	bhi.n	8009b3a <_malloc_r+0xee>
 8009b34:	0bfb      	lsrs	r3, r7, #15
 8009b36:	3377      	adds	r3, #119	; 0x77
 8009b38:	e7df      	b.n	8009afa <_malloc_r+0xae>
 8009b3a:	f240 5254 	movw	r2, #1364	; 0x554
 8009b3e:	4293      	cmp	r3, r2
 8009b40:	d804      	bhi.n	8009b4c <_malloc_r+0x100>
 8009b42:	0cbb      	lsrs	r3, r7, #18
 8009b44:	337c      	adds	r3, #124	; 0x7c
 8009b46:	e7d8      	b.n	8009afa <_malloc_r+0xae>
 8009b48:	233f      	movs	r3, #63	; 0x3f
 8009b4a:	e7d6      	b.n	8009afa <_malloc_r+0xae>
 8009b4c:	237e      	movs	r3, #126	; 0x7e
 8009b4e:	e7d4      	b.n	8009afa <_malloc_r+0xae>
 8009b50:	2800      	cmp	r0, #0
 8009b52:	68e1      	ldr	r1, [r4, #12]
 8009b54:	db04      	blt.n	8009b60 <_malloc_r+0x114>
 8009b56:	68a3      	ldr	r3, [r4, #8]
 8009b58:	60d9      	str	r1, [r3, #12]
 8009b5a:	608b      	str	r3, [r1, #8]
 8009b5c:	18a3      	adds	r3, r4, r2
 8009b5e:	e7a2      	b.n	8009aa6 <_malloc_r+0x5a>
 8009b60:	460c      	mov	r4, r1
 8009b62:	e7d0      	b.n	8009b06 <_malloc_r+0xba>
 8009b64:	2800      	cmp	r0, #0
 8009b66:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8009b6a:	db07      	blt.n	8009b7c <_malloc_r+0x130>
 8009b6c:	44a4      	add	ip, r4
 8009b6e:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8009b72:	f043 0301 	orr.w	r3, r3, #1
 8009b76:	f8cc 3004 	str.w	r3, [ip, #4]
 8009b7a:	e798      	b.n	8009aae <_malloc_r+0x62>
 8009b7c:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 8009b80:	6870      	ldr	r0, [r6, #4]
 8009b82:	f080 809e 	bcs.w	8009cc2 <_malloc_r+0x276>
 8009b86:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 8009b8a:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 8009b8e:	f04f 0c01 	mov.w	ip, #1
 8009b92:	3201      	adds	r2, #1
 8009b94:	fa0c fc0e 	lsl.w	ip, ip, lr
 8009b98:	ea4c 0000 	orr.w	r0, ip, r0
 8009b9c:	6070      	str	r0, [r6, #4]
 8009b9e:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 8009ba2:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 8009ba6:	3808      	subs	r0, #8
 8009ba8:	e9c4 c002 	strd	ip, r0, [r4, #8]
 8009bac:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 8009bb0:	f8cc 400c 	str.w	r4, [ip, #12]
 8009bb4:	2001      	movs	r0, #1
 8009bb6:	109a      	asrs	r2, r3, #2
 8009bb8:	fa00 f202 	lsl.w	r2, r0, r2
 8009bbc:	6870      	ldr	r0, [r6, #4]
 8009bbe:	4290      	cmp	r0, r2
 8009bc0:	d326      	bcc.n	8009c10 <_malloc_r+0x1c4>
 8009bc2:	4210      	tst	r0, r2
 8009bc4:	d106      	bne.n	8009bd4 <_malloc_r+0x188>
 8009bc6:	f023 0303 	bic.w	r3, r3, #3
 8009bca:	0052      	lsls	r2, r2, #1
 8009bcc:	4210      	tst	r0, r2
 8009bce:	f103 0304 	add.w	r3, r3, #4
 8009bd2:	d0fa      	beq.n	8009bca <_malloc_r+0x17e>
 8009bd4:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 8009bd8:	46c1      	mov	r9, r8
 8009bda:	469e      	mov	lr, r3
 8009bdc:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8009be0:	454c      	cmp	r4, r9
 8009be2:	f040 80b3 	bne.w	8009d4c <_malloc_r+0x300>
 8009be6:	f10e 0e01 	add.w	lr, lr, #1
 8009bea:	f01e 0f03 	tst.w	lr, #3
 8009bee:	f109 0908 	add.w	r9, r9, #8
 8009bf2:	d1f3      	bne.n	8009bdc <_malloc_r+0x190>
 8009bf4:	0798      	lsls	r0, r3, #30
 8009bf6:	f040 80ec 	bne.w	8009dd2 <_malloc_r+0x386>
 8009bfa:	6873      	ldr	r3, [r6, #4]
 8009bfc:	ea23 0302 	bic.w	r3, r3, r2
 8009c00:	6073      	str	r3, [r6, #4]
 8009c02:	6870      	ldr	r0, [r6, #4]
 8009c04:	0052      	lsls	r2, r2, #1
 8009c06:	4290      	cmp	r0, r2
 8009c08:	d302      	bcc.n	8009c10 <_malloc_r+0x1c4>
 8009c0a:	2a00      	cmp	r2, #0
 8009c0c:	f040 80ee 	bne.w	8009dec <_malloc_r+0x3a0>
 8009c10:	f8d6 b008 	ldr.w	fp, [r6, #8]
 8009c14:	f8db 1004 	ldr.w	r1, [fp, #4]
 8009c18:	f021 0903 	bic.w	r9, r1, #3
 8009c1c:	45b9      	cmp	r9, r7
 8009c1e:	d304      	bcc.n	8009c2a <_malloc_r+0x1de>
 8009c20:	eba9 0207 	sub.w	r2, r9, r7
 8009c24:	2a0f      	cmp	r2, #15
 8009c26:	f300 8149 	bgt.w	8009ebc <_malloc_r+0x470>
 8009c2a:	4a59      	ldr	r2, [pc, #356]	; (8009d90 <_malloc_r+0x344>)
 8009c2c:	6811      	ldr	r1, [r2, #0]
 8009c2e:	3110      	adds	r1, #16
 8009c30:	eb0b 0309 	add.w	r3, fp, r9
 8009c34:	4439      	add	r1, r7
 8009c36:	2008      	movs	r0, #8
 8009c38:	9301      	str	r3, [sp, #4]
 8009c3a:	9100      	str	r1, [sp, #0]
 8009c3c:	f002 feb0 	bl	800c9a0 <sysconf>
 8009c40:	4a54      	ldr	r2, [pc, #336]	; (8009d94 <_malloc_r+0x348>)
 8009c42:	e9dd 1300 	ldrd	r1, r3, [sp]
 8009c46:	4680      	mov	r8, r0
 8009c48:	6810      	ldr	r0, [r2, #0]
 8009c4a:	3001      	adds	r0, #1
 8009c4c:	bf1f      	itttt	ne
 8009c4e:	f101 31ff 	addne.w	r1, r1, #4294967295
 8009c52:	4441      	addne	r1, r8
 8009c54:	f1c8 0000 	rsbne	r0, r8, #0
 8009c58:	4001      	andne	r1, r0
 8009c5a:	4628      	mov	r0, r5
 8009c5c:	e9cd 1300 	strd	r1, r3, [sp]
 8009c60:	f000 fb56 	bl	800a310 <_sbrk_r>
 8009c64:	1c42      	adds	r2, r0, #1
 8009c66:	4604      	mov	r4, r0
 8009c68:	f000 80fc 	beq.w	8009e64 <_malloc_r+0x418>
 8009c6c:	9b01      	ldr	r3, [sp, #4]
 8009c6e:	9900      	ldr	r1, [sp, #0]
 8009c70:	4a48      	ldr	r2, [pc, #288]	; (8009d94 <_malloc_r+0x348>)
 8009c72:	4283      	cmp	r3, r0
 8009c74:	d902      	bls.n	8009c7c <_malloc_r+0x230>
 8009c76:	45b3      	cmp	fp, r6
 8009c78:	f040 80f4 	bne.w	8009e64 <_malloc_r+0x418>
 8009c7c:	f8df a120 	ldr.w	sl, [pc, #288]	; 8009da0 <_malloc_r+0x354>
 8009c80:	f8da 0000 	ldr.w	r0, [sl]
 8009c84:	42a3      	cmp	r3, r4
 8009c86:	eb00 0e01 	add.w	lr, r0, r1
 8009c8a:	f8ca e000 	str.w	lr, [sl]
 8009c8e:	f108 3cff 	add.w	ip, r8, #4294967295
 8009c92:	f040 80ad 	bne.w	8009df0 <_malloc_r+0x3a4>
 8009c96:	ea13 0f0c 	tst.w	r3, ip
 8009c9a:	f040 80a9 	bne.w	8009df0 <_malloc_r+0x3a4>
 8009c9e:	68b3      	ldr	r3, [r6, #8]
 8009ca0:	4449      	add	r1, r9
 8009ca2:	f041 0101 	orr.w	r1, r1, #1
 8009ca6:	6059      	str	r1, [r3, #4]
 8009ca8:	4a3b      	ldr	r2, [pc, #236]	; (8009d98 <_malloc_r+0x34c>)
 8009caa:	f8da 3000 	ldr.w	r3, [sl]
 8009cae:	6811      	ldr	r1, [r2, #0]
 8009cb0:	428b      	cmp	r3, r1
 8009cb2:	bf88      	it	hi
 8009cb4:	6013      	strhi	r3, [r2, #0]
 8009cb6:	4a39      	ldr	r2, [pc, #228]	; (8009d9c <_malloc_r+0x350>)
 8009cb8:	6811      	ldr	r1, [r2, #0]
 8009cba:	428b      	cmp	r3, r1
 8009cbc:	bf88      	it	hi
 8009cbe:	6013      	strhi	r3, [r2, #0]
 8009cc0:	e0d0      	b.n	8009e64 <_malloc_r+0x418>
 8009cc2:	f5bc 6f20 	cmp.w	ip, #2560	; 0xa00
 8009cc6:	ea4f 225c 	mov.w	r2, ip, lsr #9
 8009cca:	d218      	bcs.n	8009cfe <_malloc_r+0x2b2>
 8009ccc:	ea4f 129c 	mov.w	r2, ip, lsr #6
 8009cd0:	3238      	adds	r2, #56	; 0x38
 8009cd2:	f102 0e01 	add.w	lr, r2, #1
 8009cd6:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 8009cda:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 8009cde:	45f0      	cmp	r8, lr
 8009ce0:	d12b      	bne.n	8009d3a <_malloc_r+0x2ee>
 8009ce2:	1092      	asrs	r2, r2, #2
 8009ce4:	f04f 0c01 	mov.w	ip, #1
 8009ce8:	fa0c f202 	lsl.w	r2, ip, r2
 8009cec:	4310      	orrs	r0, r2
 8009cee:	6070      	str	r0, [r6, #4]
 8009cf0:	e9c4 e802 	strd	lr, r8, [r4, #8]
 8009cf4:	f8c8 4008 	str.w	r4, [r8, #8]
 8009cf8:	f8ce 400c 	str.w	r4, [lr, #12]
 8009cfc:	e75a      	b.n	8009bb4 <_malloc_r+0x168>
 8009cfe:	2a14      	cmp	r2, #20
 8009d00:	d801      	bhi.n	8009d06 <_malloc_r+0x2ba>
 8009d02:	325b      	adds	r2, #91	; 0x5b
 8009d04:	e7e5      	b.n	8009cd2 <_malloc_r+0x286>
 8009d06:	2a54      	cmp	r2, #84	; 0x54
 8009d08:	d803      	bhi.n	8009d12 <_malloc_r+0x2c6>
 8009d0a:	ea4f 321c 	mov.w	r2, ip, lsr #12
 8009d0e:	326e      	adds	r2, #110	; 0x6e
 8009d10:	e7df      	b.n	8009cd2 <_malloc_r+0x286>
 8009d12:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8009d16:	d803      	bhi.n	8009d20 <_malloc_r+0x2d4>
 8009d18:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 8009d1c:	3277      	adds	r2, #119	; 0x77
 8009d1e:	e7d8      	b.n	8009cd2 <_malloc_r+0x286>
 8009d20:	f240 5e54 	movw	lr, #1364	; 0x554
 8009d24:	4572      	cmp	r2, lr
 8009d26:	bf9a      	itte	ls
 8009d28:	ea4f 429c 	movls.w	r2, ip, lsr #18
 8009d2c:	327c      	addls	r2, #124	; 0x7c
 8009d2e:	227e      	movhi	r2, #126	; 0x7e
 8009d30:	e7cf      	b.n	8009cd2 <_malloc_r+0x286>
 8009d32:	f8de e008 	ldr.w	lr, [lr, #8]
 8009d36:	45f0      	cmp	r8, lr
 8009d38:	d005      	beq.n	8009d46 <_malloc_r+0x2fa>
 8009d3a:	f8de 2004 	ldr.w	r2, [lr, #4]
 8009d3e:	f022 0203 	bic.w	r2, r2, #3
 8009d42:	4562      	cmp	r2, ip
 8009d44:	d8f5      	bhi.n	8009d32 <_malloc_r+0x2e6>
 8009d46:	f8de 800c 	ldr.w	r8, [lr, #12]
 8009d4a:	e7d1      	b.n	8009cf0 <_malloc_r+0x2a4>
 8009d4c:	6860      	ldr	r0, [r4, #4]
 8009d4e:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 8009d52:	f020 0003 	bic.w	r0, r0, #3
 8009d56:	eba0 0a07 	sub.w	sl, r0, r7
 8009d5a:	f1ba 0f0f 	cmp.w	sl, #15
 8009d5e:	dd21      	ble.n	8009da4 <_malloc_r+0x358>
 8009d60:	68a3      	ldr	r3, [r4, #8]
 8009d62:	19e2      	adds	r2, r4, r7
 8009d64:	f047 0701 	orr.w	r7, r7, #1
 8009d68:	6067      	str	r7, [r4, #4]
 8009d6a:	f8c3 c00c 	str.w	ip, [r3, #12]
 8009d6e:	f8cc 3008 	str.w	r3, [ip, #8]
 8009d72:	f04a 0301 	orr.w	r3, sl, #1
 8009d76:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8009d7a:	e9c2 1102 	strd	r1, r1, [r2, #8]
 8009d7e:	6053      	str	r3, [r2, #4]
 8009d80:	f844 a000 	str.w	sl, [r4, r0]
 8009d84:	e693      	b.n	8009aae <_malloc_r+0x62>
 8009d86:	bf00      	nop
 8009d88:	20000798 	.word	0x20000798
 8009d8c:	200007a0 	.word	0x200007a0
 8009d90:	20000c8c 	.word	0x20000c8c
 8009d94:	20000ba0 	.word	0x20000ba0
 8009d98:	20000c84 	.word	0x20000c84
 8009d9c:	20000c88 	.word	0x20000c88
 8009da0:	20000c5c 	.word	0x20000c5c
 8009da4:	f1ba 0f00 	cmp.w	sl, #0
 8009da8:	db11      	blt.n	8009dce <_malloc_r+0x382>
 8009daa:	4420      	add	r0, r4
 8009dac:	6843      	ldr	r3, [r0, #4]
 8009dae:	f043 0301 	orr.w	r3, r3, #1
 8009db2:	6043      	str	r3, [r0, #4]
 8009db4:	f854 3f08 	ldr.w	r3, [r4, #8]!
 8009db8:	4628      	mov	r0, r5
 8009dba:	f8c3 c00c 	str.w	ip, [r3, #12]
 8009dbe:	f8cc 3008 	str.w	r3, [ip, #8]
 8009dc2:	f000 f8df 	bl	8009f84 <__malloc_unlock>
 8009dc6:	4620      	mov	r0, r4
 8009dc8:	b003      	add	sp, #12
 8009dca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009dce:	4664      	mov	r4, ip
 8009dd0:	e706      	b.n	8009be0 <_malloc_r+0x194>
 8009dd2:	f858 0908 	ldr.w	r0, [r8], #-8
 8009dd6:	4540      	cmp	r0, r8
 8009dd8:	f103 33ff 	add.w	r3, r3, #4294967295
 8009ddc:	f43f af0a 	beq.w	8009bf4 <_malloc_r+0x1a8>
 8009de0:	e70f      	b.n	8009c02 <_malloc_r+0x1b6>
 8009de2:	3304      	adds	r3, #4
 8009de4:	0052      	lsls	r2, r2, #1
 8009de6:	4210      	tst	r0, r2
 8009de8:	d0fb      	beq.n	8009de2 <_malloc_r+0x396>
 8009dea:	e6f3      	b.n	8009bd4 <_malloc_r+0x188>
 8009dec:	4673      	mov	r3, lr
 8009dee:	e7fa      	b.n	8009de6 <_malloc_r+0x39a>
 8009df0:	6810      	ldr	r0, [r2, #0]
 8009df2:	3001      	adds	r0, #1
 8009df4:	bf1b      	ittet	ne
 8009df6:	1ae3      	subne	r3, r4, r3
 8009df8:	4473      	addne	r3, lr
 8009dfa:	6014      	streq	r4, [r2, #0]
 8009dfc:	f8ca 3000 	strne.w	r3, [sl]
 8009e00:	f014 0307 	ands.w	r3, r4, #7
 8009e04:	bf1a      	itte	ne
 8009e06:	f1c3 0008 	rsbne	r0, r3, #8
 8009e0a:	1824      	addne	r4, r4, r0
 8009e0c:	4618      	moveq	r0, r3
 8009e0e:	1862      	adds	r2, r4, r1
 8009e10:	ea02 010c 	and.w	r1, r2, ip
 8009e14:	4480      	add	r8, r0
 8009e16:	eba8 0801 	sub.w	r8, r8, r1
 8009e1a:	ea08 080c 	and.w	r8, r8, ip
 8009e1e:	4641      	mov	r1, r8
 8009e20:	4628      	mov	r0, r5
 8009e22:	9301      	str	r3, [sp, #4]
 8009e24:	9200      	str	r2, [sp, #0]
 8009e26:	f000 fa73 	bl	800a310 <_sbrk_r>
 8009e2a:	1c43      	adds	r3, r0, #1
 8009e2c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009e30:	d105      	bne.n	8009e3e <_malloc_r+0x3f2>
 8009e32:	b32b      	cbz	r3, 8009e80 <_malloc_r+0x434>
 8009e34:	f1a3 0008 	sub.w	r0, r3, #8
 8009e38:	4410      	add	r0, r2
 8009e3a:	f04f 0800 	mov.w	r8, #0
 8009e3e:	f8da 2000 	ldr.w	r2, [sl]
 8009e42:	60b4      	str	r4, [r6, #8]
 8009e44:	1b00      	subs	r0, r0, r4
 8009e46:	4440      	add	r0, r8
 8009e48:	4442      	add	r2, r8
 8009e4a:	f040 0001 	orr.w	r0, r0, #1
 8009e4e:	45b3      	cmp	fp, r6
 8009e50:	f8ca 2000 	str.w	r2, [sl]
 8009e54:	6060      	str	r0, [r4, #4]
 8009e56:	f43f af27 	beq.w	8009ca8 <_malloc_r+0x25c>
 8009e5a:	f1b9 0f0f 	cmp.w	r9, #15
 8009e5e:	d812      	bhi.n	8009e86 <_malloc_r+0x43a>
 8009e60:	2301      	movs	r3, #1
 8009e62:	6063      	str	r3, [r4, #4]
 8009e64:	68b3      	ldr	r3, [r6, #8]
 8009e66:	685b      	ldr	r3, [r3, #4]
 8009e68:	f023 0303 	bic.w	r3, r3, #3
 8009e6c:	42bb      	cmp	r3, r7
 8009e6e:	eba3 0207 	sub.w	r2, r3, r7
 8009e72:	d301      	bcc.n	8009e78 <_malloc_r+0x42c>
 8009e74:	2a0f      	cmp	r2, #15
 8009e76:	dc21      	bgt.n	8009ebc <_malloc_r+0x470>
 8009e78:	4628      	mov	r0, r5
 8009e7a:	f000 f883 	bl	8009f84 <__malloc_unlock>
 8009e7e:	e5f1      	b.n	8009a64 <_malloc_r+0x18>
 8009e80:	4610      	mov	r0, r2
 8009e82:	4698      	mov	r8, r3
 8009e84:	e7db      	b.n	8009e3e <_malloc_r+0x3f2>
 8009e86:	f8db 3004 	ldr.w	r3, [fp, #4]
 8009e8a:	f1a9 090c 	sub.w	r9, r9, #12
 8009e8e:	f029 0907 	bic.w	r9, r9, #7
 8009e92:	f003 0301 	and.w	r3, r3, #1
 8009e96:	ea43 0309 	orr.w	r3, r3, r9
 8009e9a:	f8cb 3004 	str.w	r3, [fp, #4]
 8009e9e:	2205      	movs	r2, #5
 8009ea0:	eb0b 0309 	add.w	r3, fp, r9
 8009ea4:	f1b9 0f0f 	cmp.w	r9, #15
 8009ea8:	e9c3 2201 	strd	r2, r2, [r3, #4]
 8009eac:	f67f aefc 	bls.w	8009ca8 <_malloc_r+0x25c>
 8009eb0:	f10b 0108 	add.w	r1, fp, #8
 8009eb4:	4628      	mov	r0, r5
 8009eb6:	f003 fe1f 	bl	800daf8 <_free_r>
 8009eba:	e6f5      	b.n	8009ca8 <_malloc_r+0x25c>
 8009ebc:	68b4      	ldr	r4, [r6, #8]
 8009ebe:	f047 0301 	orr.w	r3, r7, #1
 8009ec2:	4427      	add	r7, r4
 8009ec4:	f042 0201 	orr.w	r2, r2, #1
 8009ec8:	6063      	str	r3, [r4, #4]
 8009eca:	60b7      	str	r7, [r6, #8]
 8009ecc:	607a      	str	r2, [r7, #4]
 8009ece:	e5ee      	b.n	8009aae <_malloc_r+0x62>

08009ed0 <_mbrtowc_r>:
 8009ed0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009ed2:	4c0a      	ldr	r4, [pc, #40]	; (8009efc <_mbrtowc_r+0x2c>)
 8009ed4:	9e08      	ldr	r6, [sp, #32]
 8009ed6:	f8d4 70e4 	ldr.w	r7, [r4, #228]	; 0xe4
 8009eda:	9600      	str	r6, [sp, #0]
 8009edc:	4605      	mov	r5, r0
 8009ede:	4614      	mov	r4, r2
 8009ee0:	b912      	cbnz	r2, 8009ee8 <_mbrtowc_r+0x18>
 8009ee2:	4a07      	ldr	r2, [pc, #28]	; (8009f00 <_mbrtowc_r+0x30>)
 8009ee4:	2301      	movs	r3, #1
 8009ee6:	4621      	mov	r1, r4
 8009ee8:	47b8      	blx	r7
 8009eea:	1c43      	adds	r3, r0, #1
 8009eec:	bf01      	itttt	eq
 8009eee:	2300      	moveq	r3, #0
 8009ef0:	6033      	streq	r3, [r6, #0]
 8009ef2:	238a      	moveq	r3, #138	; 0x8a
 8009ef4:	602b      	streq	r3, [r5, #0]
 8009ef6:	b003      	add	sp, #12
 8009ef8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009efa:	bf00      	nop
 8009efc:	2000062c 	.word	0x2000062c
 8009f00:	08010b27 	.word	0x08010b27

08009f04 <__ascii_mbtowc>:
 8009f04:	b082      	sub	sp, #8
 8009f06:	b901      	cbnz	r1, 8009f0a <__ascii_mbtowc+0x6>
 8009f08:	a901      	add	r1, sp, #4
 8009f0a:	b142      	cbz	r2, 8009f1e <__ascii_mbtowc+0x1a>
 8009f0c:	b14b      	cbz	r3, 8009f22 <__ascii_mbtowc+0x1e>
 8009f0e:	7813      	ldrb	r3, [r2, #0]
 8009f10:	600b      	str	r3, [r1, #0]
 8009f12:	7812      	ldrb	r2, [r2, #0]
 8009f14:	1e10      	subs	r0, r2, #0
 8009f16:	bf18      	it	ne
 8009f18:	2001      	movne	r0, #1
 8009f1a:	b002      	add	sp, #8
 8009f1c:	4770      	bx	lr
 8009f1e:	4610      	mov	r0, r2
 8009f20:	e7fb      	b.n	8009f1a <__ascii_mbtowc+0x16>
 8009f22:	f06f 0001 	mvn.w	r0, #1
 8009f26:	e7f8      	b.n	8009f1a <__ascii_mbtowc+0x16>

08009f28 <memcpy>:
 8009f28:	440a      	add	r2, r1
 8009f2a:	4291      	cmp	r1, r2
 8009f2c:	f100 33ff 	add.w	r3, r0, #4294967295
 8009f30:	d100      	bne.n	8009f34 <memcpy+0xc>
 8009f32:	4770      	bx	lr
 8009f34:	b510      	push	{r4, lr}
 8009f36:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009f3a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009f3e:	4291      	cmp	r1, r2
 8009f40:	d1f9      	bne.n	8009f36 <memcpy+0xe>
 8009f42:	bd10      	pop	{r4, pc}

08009f44 <memmove>:
 8009f44:	4288      	cmp	r0, r1
 8009f46:	b510      	push	{r4, lr}
 8009f48:	eb01 0402 	add.w	r4, r1, r2
 8009f4c:	d902      	bls.n	8009f54 <memmove+0x10>
 8009f4e:	4284      	cmp	r4, r0
 8009f50:	4623      	mov	r3, r4
 8009f52:	d807      	bhi.n	8009f64 <memmove+0x20>
 8009f54:	1e43      	subs	r3, r0, #1
 8009f56:	42a1      	cmp	r1, r4
 8009f58:	d008      	beq.n	8009f6c <memmove+0x28>
 8009f5a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009f5e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009f62:	e7f8      	b.n	8009f56 <memmove+0x12>
 8009f64:	4402      	add	r2, r0
 8009f66:	4601      	mov	r1, r0
 8009f68:	428a      	cmp	r2, r1
 8009f6a:	d100      	bne.n	8009f6e <memmove+0x2a>
 8009f6c:	bd10      	pop	{r4, pc}
 8009f6e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009f72:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009f76:	e7f7      	b.n	8009f68 <memmove+0x24>

08009f78 <__malloc_lock>:
 8009f78:	4801      	ldr	r0, [pc, #4]	; (8009f80 <__malloc_lock+0x8>)
 8009f7a:	f7ff bd43 	b.w	8009a04 <__retarget_lock_acquire_recursive>
 8009f7e:	bf00      	nop
 8009f80:	20001768 	.word	0x20001768

08009f84 <__malloc_unlock>:
 8009f84:	4801      	ldr	r0, [pc, #4]	; (8009f8c <__malloc_unlock+0x8>)
 8009f86:	f7ff bd3e 	b.w	8009a06 <__retarget_lock_release_recursive>
 8009f8a:	bf00      	nop
 8009f8c:	20001768 	.word	0x20001768

08009f90 <_read_r>:
 8009f90:	b538      	push	{r3, r4, r5, lr}
 8009f92:	4d07      	ldr	r5, [pc, #28]	; (8009fb0 <_read_r+0x20>)
 8009f94:	4604      	mov	r4, r0
 8009f96:	4608      	mov	r0, r1
 8009f98:	4611      	mov	r1, r2
 8009f9a:	2200      	movs	r2, #0
 8009f9c:	602a      	str	r2, [r5, #0]
 8009f9e:	461a      	mov	r2, r3
 8009fa0:	f7f9 fe36 	bl	8003c10 <_read>
 8009fa4:	1c43      	adds	r3, r0, #1
 8009fa6:	d102      	bne.n	8009fae <_read_r+0x1e>
 8009fa8:	682b      	ldr	r3, [r5, #0]
 8009faa:	b103      	cbz	r3, 8009fae <_read_r+0x1e>
 8009fac:	6023      	str	r3, [r4, #0]
 8009fae:	bd38      	pop	{r3, r4, r5, pc}
 8009fb0:	20001770 	.word	0x20001770

08009fb4 <realloc>:
 8009fb4:	4b02      	ldr	r3, [pc, #8]	; (8009fc0 <realloc+0xc>)
 8009fb6:	460a      	mov	r2, r1
 8009fb8:	4601      	mov	r1, r0
 8009fba:	6818      	ldr	r0, [r3, #0]
 8009fbc:	f000 b802 	b.w	8009fc4 <_realloc_r>
 8009fc0:	200001f8 	.word	0x200001f8

08009fc4 <_realloc_r>:
 8009fc4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fc8:	4681      	mov	r9, r0
 8009fca:	460c      	mov	r4, r1
 8009fcc:	b929      	cbnz	r1, 8009fda <_realloc_r+0x16>
 8009fce:	4611      	mov	r1, r2
 8009fd0:	b003      	add	sp, #12
 8009fd2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fd6:	f7ff bd39 	b.w	8009a4c <_malloc_r>
 8009fda:	9201      	str	r2, [sp, #4]
 8009fdc:	f7ff ffcc 	bl	8009f78 <__malloc_lock>
 8009fe0:	9a01      	ldr	r2, [sp, #4]
 8009fe2:	f102 080b 	add.w	r8, r2, #11
 8009fe6:	f1b8 0f16 	cmp.w	r8, #22
 8009fea:	d90b      	bls.n	800a004 <_realloc_r+0x40>
 8009fec:	f038 0807 	bics.w	r8, r8, #7
 8009ff0:	d50a      	bpl.n	800a008 <_realloc_r+0x44>
 8009ff2:	230c      	movs	r3, #12
 8009ff4:	f8c9 3000 	str.w	r3, [r9]
 8009ff8:	f04f 0b00 	mov.w	fp, #0
 8009ffc:	4658      	mov	r0, fp
 8009ffe:	b003      	add	sp, #12
 800a000:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a004:	f04f 0810 	mov.w	r8, #16
 800a008:	4590      	cmp	r8, r2
 800a00a:	d3f2      	bcc.n	8009ff2 <_realloc_r+0x2e>
 800a00c:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800a010:	f025 0603 	bic.w	r6, r5, #3
 800a014:	45b0      	cmp	r8, r6
 800a016:	f1a4 0a08 	sub.w	sl, r4, #8
 800a01a:	f340 8170 	ble.w	800a2fe <_realloc_r+0x33a>
 800a01e:	48a9      	ldr	r0, [pc, #676]	; (800a2c4 <_realloc_r+0x300>)
 800a020:	9001      	str	r0, [sp, #4]
 800a022:	f8d0 c008 	ldr.w	ip, [r0, #8]
 800a026:	eb0a 0306 	add.w	r3, sl, r6
 800a02a:	459c      	cmp	ip, r3
 800a02c:	6859      	ldr	r1, [r3, #4]
 800a02e:	d005      	beq.n	800a03c <_realloc_r+0x78>
 800a030:	f021 0001 	bic.w	r0, r1, #1
 800a034:	4418      	add	r0, r3
 800a036:	6840      	ldr	r0, [r0, #4]
 800a038:	07c7      	lsls	r7, r0, #31
 800a03a:	d427      	bmi.n	800a08c <_realloc_r+0xc8>
 800a03c:	f021 0103 	bic.w	r1, r1, #3
 800a040:	459c      	cmp	ip, r3
 800a042:	eb06 0701 	add.w	r7, r6, r1
 800a046:	d119      	bne.n	800a07c <_realloc_r+0xb8>
 800a048:	f108 0010 	add.w	r0, r8, #16
 800a04c:	42b8      	cmp	r0, r7
 800a04e:	dc1f      	bgt.n	800a090 <_realloc_r+0xcc>
 800a050:	eb0a 0308 	add.w	r3, sl, r8
 800a054:	9a01      	ldr	r2, [sp, #4]
 800a056:	eba7 0708 	sub.w	r7, r7, r8
 800a05a:	f047 0701 	orr.w	r7, r7, #1
 800a05e:	6093      	str	r3, [r2, #8]
 800a060:	605f      	str	r7, [r3, #4]
 800a062:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800a066:	f003 0301 	and.w	r3, r3, #1
 800a06a:	ea43 0308 	orr.w	r3, r3, r8
 800a06e:	f844 3c04 	str.w	r3, [r4, #-4]
 800a072:	4648      	mov	r0, r9
 800a074:	f7ff ff86 	bl	8009f84 <__malloc_unlock>
 800a078:	46a3      	mov	fp, r4
 800a07a:	e7bf      	b.n	8009ffc <_realloc_r+0x38>
 800a07c:	45b8      	cmp	r8, r7
 800a07e:	dc07      	bgt.n	800a090 <_realloc_r+0xcc>
 800a080:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800a084:	60da      	str	r2, [r3, #12]
 800a086:	6093      	str	r3, [r2, #8]
 800a088:	4655      	mov	r5, sl
 800a08a:	e07f      	b.n	800a18c <_realloc_r+0x1c8>
 800a08c:	2100      	movs	r1, #0
 800a08e:	460b      	mov	r3, r1
 800a090:	07e8      	lsls	r0, r5, #31
 800a092:	f100 80e5 	bmi.w	800a260 <_realloc_r+0x29c>
 800a096:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800a09a:	ebaa 0505 	sub.w	r5, sl, r5
 800a09e:	6868      	ldr	r0, [r5, #4]
 800a0a0:	f020 0003 	bic.w	r0, r0, #3
 800a0a4:	eb00 0b06 	add.w	fp, r0, r6
 800a0a8:	2b00      	cmp	r3, #0
 800a0aa:	f000 80a5 	beq.w	800a1f8 <_realloc_r+0x234>
 800a0ae:	459c      	cmp	ip, r3
 800a0b0:	eb01 070b 	add.w	r7, r1, fp
 800a0b4:	d14a      	bne.n	800a14c <_realloc_r+0x188>
 800a0b6:	f108 0310 	add.w	r3, r8, #16
 800a0ba:	42bb      	cmp	r3, r7
 800a0bc:	f300 809c 	bgt.w	800a1f8 <_realloc_r+0x234>
 800a0c0:	46ab      	mov	fp, r5
 800a0c2:	68eb      	ldr	r3, [r5, #12]
 800a0c4:	f85b 2f08 	ldr.w	r2, [fp, #8]!
 800a0c8:	60d3      	str	r3, [r2, #12]
 800a0ca:	609a      	str	r2, [r3, #8]
 800a0cc:	1f32      	subs	r2, r6, #4
 800a0ce:	2a24      	cmp	r2, #36	; 0x24
 800a0d0:	d837      	bhi.n	800a142 <_realloc_r+0x17e>
 800a0d2:	2a13      	cmp	r2, #19
 800a0d4:	d933      	bls.n	800a13e <_realloc_r+0x17a>
 800a0d6:	6823      	ldr	r3, [r4, #0]
 800a0d8:	60ab      	str	r3, [r5, #8]
 800a0da:	6863      	ldr	r3, [r4, #4]
 800a0dc:	60eb      	str	r3, [r5, #12]
 800a0de:	2a1b      	cmp	r2, #27
 800a0e0:	d81b      	bhi.n	800a11a <_realloc_r+0x156>
 800a0e2:	3408      	adds	r4, #8
 800a0e4:	f105 0310 	add.w	r3, r5, #16
 800a0e8:	6822      	ldr	r2, [r4, #0]
 800a0ea:	601a      	str	r2, [r3, #0]
 800a0ec:	6862      	ldr	r2, [r4, #4]
 800a0ee:	605a      	str	r2, [r3, #4]
 800a0f0:	68a2      	ldr	r2, [r4, #8]
 800a0f2:	609a      	str	r2, [r3, #8]
 800a0f4:	eb05 0308 	add.w	r3, r5, r8
 800a0f8:	9a01      	ldr	r2, [sp, #4]
 800a0fa:	eba7 0708 	sub.w	r7, r7, r8
 800a0fe:	f047 0701 	orr.w	r7, r7, #1
 800a102:	6093      	str	r3, [r2, #8]
 800a104:	605f      	str	r7, [r3, #4]
 800a106:	686b      	ldr	r3, [r5, #4]
 800a108:	f003 0301 	and.w	r3, r3, #1
 800a10c:	ea43 0308 	orr.w	r3, r3, r8
 800a110:	606b      	str	r3, [r5, #4]
 800a112:	4648      	mov	r0, r9
 800a114:	f7ff ff36 	bl	8009f84 <__malloc_unlock>
 800a118:	e770      	b.n	8009ffc <_realloc_r+0x38>
 800a11a:	68a3      	ldr	r3, [r4, #8]
 800a11c:	612b      	str	r3, [r5, #16]
 800a11e:	68e3      	ldr	r3, [r4, #12]
 800a120:	616b      	str	r3, [r5, #20]
 800a122:	2a24      	cmp	r2, #36	; 0x24
 800a124:	bf01      	itttt	eq
 800a126:	6923      	ldreq	r3, [r4, #16]
 800a128:	61ab      	streq	r3, [r5, #24]
 800a12a:	6962      	ldreq	r2, [r4, #20]
 800a12c:	61ea      	streq	r2, [r5, #28]
 800a12e:	bf19      	ittee	ne
 800a130:	3410      	addne	r4, #16
 800a132:	f105 0318 	addne.w	r3, r5, #24
 800a136:	f105 0320 	addeq.w	r3, r5, #32
 800a13a:	3418      	addeq	r4, #24
 800a13c:	e7d4      	b.n	800a0e8 <_realloc_r+0x124>
 800a13e:	465b      	mov	r3, fp
 800a140:	e7d2      	b.n	800a0e8 <_realloc_r+0x124>
 800a142:	4621      	mov	r1, r4
 800a144:	4658      	mov	r0, fp
 800a146:	f7ff fefd 	bl	8009f44 <memmove>
 800a14a:	e7d3      	b.n	800a0f4 <_realloc_r+0x130>
 800a14c:	45b8      	cmp	r8, r7
 800a14e:	dc53      	bgt.n	800a1f8 <_realloc_r+0x234>
 800a150:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800a154:	4628      	mov	r0, r5
 800a156:	60da      	str	r2, [r3, #12]
 800a158:	6093      	str	r3, [r2, #8]
 800a15a:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800a15e:	68eb      	ldr	r3, [r5, #12]
 800a160:	60d3      	str	r3, [r2, #12]
 800a162:	609a      	str	r2, [r3, #8]
 800a164:	1f32      	subs	r2, r6, #4
 800a166:	2a24      	cmp	r2, #36	; 0x24
 800a168:	d842      	bhi.n	800a1f0 <_realloc_r+0x22c>
 800a16a:	2a13      	cmp	r2, #19
 800a16c:	d908      	bls.n	800a180 <_realloc_r+0x1bc>
 800a16e:	6823      	ldr	r3, [r4, #0]
 800a170:	60ab      	str	r3, [r5, #8]
 800a172:	6863      	ldr	r3, [r4, #4]
 800a174:	60eb      	str	r3, [r5, #12]
 800a176:	2a1b      	cmp	r2, #27
 800a178:	d828      	bhi.n	800a1cc <_realloc_r+0x208>
 800a17a:	3408      	adds	r4, #8
 800a17c:	f105 0010 	add.w	r0, r5, #16
 800a180:	6823      	ldr	r3, [r4, #0]
 800a182:	6003      	str	r3, [r0, #0]
 800a184:	6863      	ldr	r3, [r4, #4]
 800a186:	6043      	str	r3, [r0, #4]
 800a188:	68a3      	ldr	r3, [r4, #8]
 800a18a:	6083      	str	r3, [r0, #8]
 800a18c:	686a      	ldr	r2, [r5, #4]
 800a18e:	eba7 0008 	sub.w	r0, r7, r8
 800a192:	280f      	cmp	r0, #15
 800a194:	f002 0201 	and.w	r2, r2, #1
 800a198:	eb05 0307 	add.w	r3, r5, r7
 800a19c:	f240 80b1 	bls.w	800a302 <_realloc_r+0x33e>
 800a1a0:	eb05 0108 	add.w	r1, r5, r8
 800a1a4:	ea48 0202 	orr.w	r2, r8, r2
 800a1a8:	f040 0001 	orr.w	r0, r0, #1
 800a1ac:	606a      	str	r2, [r5, #4]
 800a1ae:	6048      	str	r0, [r1, #4]
 800a1b0:	685a      	ldr	r2, [r3, #4]
 800a1b2:	f042 0201 	orr.w	r2, r2, #1
 800a1b6:	605a      	str	r2, [r3, #4]
 800a1b8:	3108      	adds	r1, #8
 800a1ba:	4648      	mov	r0, r9
 800a1bc:	f003 fc9c 	bl	800daf8 <_free_r>
 800a1c0:	4648      	mov	r0, r9
 800a1c2:	f7ff fedf 	bl	8009f84 <__malloc_unlock>
 800a1c6:	f105 0b08 	add.w	fp, r5, #8
 800a1ca:	e717      	b.n	8009ffc <_realloc_r+0x38>
 800a1cc:	68a3      	ldr	r3, [r4, #8]
 800a1ce:	612b      	str	r3, [r5, #16]
 800a1d0:	68e3      	ldr	r3, [r4, #12]
 800a1d2:	616b      	str	r3, [r5, #20]
 800a1d4:	2a24      	cmp	r2, #36	; 0x24
 800a1d6:	bf01      	itttt	eq
 800a1d8:	6923      	ldreq	r3, [r4, #16]
 800a1da:	61ab      	streq	r3, [r5, #24]
 800a1dc:	6963      	ldreq	r3, [r4, #20]
 800a1de:	61eb      	streq	r3, [r5, #28]
 800a1e0:	bf19      	ittee	ne
 800a1e2:	3410      	addne	r4, #16
 800a1e4:	f105 0018 	addne.w	r0, r5, #24
 800a1e8:	f105 0020 	addeq.w	r0, r5, #32
 800a1ec:	3418      	addeq	r4, #24
 800a1ee:	e7c7      	b.n	800a180 <_realloc_r+0x1bc>
 800a1f0:	4621      	mov	r1, r4
 800a1f2:	f7ff fea7 	bl	8009f44 <memmove>
 800a1f6:	e7c9      	b.n	800a18c <_realloc_r+0x1c8>
 800a1f8:	45d8      	cmp	r8, fp
 800a1fa:	dc31      	bgt.n	800a260 <_realloc_r+0x29c>
 800a1fc:	4628      	mov	r0, r5
 800a1fe:	68eb      	ldr	r3, [r5, #12]
 800a200:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800a204:	60d3      	str	r3, [r2, #12]
 800a206:	609a      	str	r2, [r3, #8]
 800a208:	1f32      	subs	r2, r6, #4
 800a20a:	2a24      	cmp	r2, #36	; 0x24
 800a20c:	d824      	bhi.n	800a258 <_realloc_r+0x294>
 800a20e:	2a13      	cmp	r2, #19
 800a210:	d908      	bls.n	800a224 <_realloc_r+0x260>
 800a212:	6823      	ldr	r3, [r4, #0]
 800a214:	60ab      	str	r3, [r5, #8]
 800a216:	6863      	ldr	r3, [r4, #4]
 800a218:	60eb      	str	r3, [r5, #12]
 800a21a:	2a1b      	cmp	r2, #27
 800a21c:	d80a      	bhi.n	800a234 <_realloc_r+0x270>
 800a21e:	3408      	adds	r4, #8
 800a220:	f105 0010 	add.w	r0, r5, #16
 800a224:	6823      	ldr	r3, [r4, #0]
 800a226:	6003      	str	r3, [r0, #0]
 800a228:	6863      	ldr	r3, [r4, #4]
 800a22a:	6043      	str	r3, [r0, #4]
 800a22c:	68a3      	ldr	r3, [r4, #8]
 800a22e:	6083      	str	r3, [r0, #8]
 800a230:	465f      	mov	r7, fp
 800a232:	e7ab      	b.n	800a18c <_realloc_r+0x1c8>
 800a234:	68a3      	ldr	r3, [r4, #8]
 800a236:	612b      	str	r3, [r5, #16]
 800a238:	68e3      	ldr	r3, [r4, #12]
 800a23a:	616b      	str	r3, [r5, #20]
 800a23c:	2a24      	cmp	r2, #36	; 0x24
 800a23e:	bf01      	itttt	eq
 800a240:	6923      	ldreq	r3, [r4, #16]
 800a242:	61ab      	streq	r3, [r5, #24]
 800a244:	6963      	ldreq	r3, [r4, #20]
 800a246:	61eb      	streq	r3, [r5, #28]
 800a248:	bf19      	ittee	ne
 800a24a:	3410      	addne	r4, #16
 800a24c:	f105 0018 	addne.w	r0, r5, #24
 800a250:	f105 0020 	addeq.w	r0, r5, #32
 800a254:	3418      	addeq	r4, #24
 800a256:	e7e5      	b.n	800a224 <_realloc_r+0x260>
 800a258:	4621      	mov	r1, r4
 800a25a:	f7ff fe73 	bl	8009f44 <memmove>
 800a25e:	e7e7      	b.n	800a230 <_realloc_r+0x26c>
 800a260:	4611      	mov	r1, r2
 800a262:	4648      	mov	r0, r9
 800a264:	f7ff fbf2 	bl	8009a4c <_malloc_r>
 800a268:	4683      	mov	fp, r0
 800a26a:	2800      	cmp	r0, #0
 800a26c:	f43f af51 	beq.w	800a112 <_realloc_r+0x14e>
 800a270:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800a274:	f023 0301 	bic.w	r3, r3, #1
 800a278:	4453      	add	r3, sl
 800a27a:	f1a0 0208 	sub.w	r2, r0, #8
 800a27e:	4293      	cmp	r3, r2
 800a280:	d105      	bne.n	800a28e <_realloc_r+0x2ca>
 800a282:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800a286:	f027 0703 	bic.w	r7, r7, #3
 800a28a:	4437      	add	r7, r6
 800a28c:	e6fc      	b.n	800a088 <_realloc_r+0xc4>
 800a28e:	1f32      	subs	r2, r6, #4
 800a290:	2a24      	cmp	r2, #36	; 0x24
 800a292:	d830      	bhi.n	800a2f6 <_realloc_r+0x332>
 800a294:	2a13      	cmp	r2, #19
 800a296:	d92b      	bls.n	800a2f0 <_realloc_r+0x32c>
 800a298:	6823      	ldr	r3, [r4, #0]
 800a29a:	6003      	str	r3, [r0, #0]
 800a29c:	6863      	ldr	r3, [r4, #4]
 800a29e:	6043      	str	r3, [r0, #4]
 800a2a0:	2a1b      	cmp	r2, #27
 800a2a2:	d811      	bhi.n	800a2c8 <_realloc_r+0x304>
 800a2a4:	f104 0208 	add.w	r2, r4, #8
 800a2a8:	f100 0308 	add.w	r3, r0, #8
 800a2ac:	6811      	ldr	r1, [r2, #0]
 800a2ae:	6019      	str	r1, [r3, #0]
 800a2b0:	6851      	ldr	r1, [r2, #4]
 800a2b2:	6059      	str	r1, [r3, #4]
 800a2b4:	6892      	ldr	r2, [r2, #8]
 800a2b6:	609a      	str	r2, [r3, #8]
 800a2b8:	4621      	mov	r1, r4
 800a2ba:	4648      	mov	r0, r9
 800a2bc:	f003 fc1c 	bl	800daf8 <_free_r>
 800a2c0:	e727      	b.n	800a112 <_realloc_r+0x14e>
 800a2c2:	bf00      	nop
 800a2c4:	20000798 	.word	0x20000798
 800a2c8:	68a3      	ldr	r3, [r4, #8]
 800a2ca:	6083      	str	r3, [r0, #8]
 800a2cc:	68e3      	ldr	r3, [r4, #12]
 800a2ce:	60c3      	str	r3, [r0, #12]
 800a2d0:	2a24      	cmp	r2, #36	; 0x24
 800a2d2:	bf01      	itttt	eq
 800a2d4:	6923      	ldreq	r3, [r4, #16]
 800a2d6:	6103      	streq	r3, [r0, #16]
 800a2d8:	6961      	ldreq	r1, [r4, #20]
 800a2da:	6141      	streq	r1, [r0, #20]
 800a2dc:	bf19      	ittee	ne
 800a2de:	f104 0210 	addne.w	r2, r4, #16
 800a2e2:	f100 0310 	addne.w	r3, r0, #16
 800a2e6:	f104 0218 	addeq.w	r2, r4, #24
 800a2ea:	f100 0318 	addeq.w	r3, r0, #24
 800a2ee:	e7dd      	b.n	800a2ac <_realloc_r+0x2e8>
 800a2f0:	4603      	mov	r3, r0
 800a2f2:	4622      	mov	r2, r4
 800a2f4:	e7da      	b.n	800a2ac <_realloc_r+0x2e8>
 800a2f6:	4621      	mov	r1, r4
 800a2f8:	f7ff fe24 	bl	8009f44 <memmove>
 800a2fc:	e7dc      	b.n	800a2b8 <_realloc_r+0x2f4>
 800a2fe:	4637      	mov	r7, r6
 800a300:	e6c2      	b.n	800a088 <_realloc_r+0xc4>
 800a302:	4317      	orrs	r7, r2
 800a304:	606f      	str	r7, [r5, #4]
 800a306:	685a      	ldr	r2, [r3, #4]
 800a308:	f042 0201 	orr.w	r2, r2, #1
 800a30c:	605a      	str	r2, [r3, #4]
 800a30e:	e757      	b.n	800a1c0 <_realloc_r+0x1fc>

0800a310 <_sbrk_r>:
 800a310:	b538      	push	{r3, r4, r5, lr}
 800a312:	4d06      	ldr	r5, [pc, #24]	; (800a32c <_sbrk_r+0x1c>)
 800a314:	2300      	movs	r3, #0
 800a316:	4604      	mov	r4, r0
 800a318:	4608      	mov	r0, r1
 800a31a:	602b      	str	r3, [r5, #0]
 800a31c:	f7f9 fcca 	bl	8003cb4 <_sbrk>
 800a320:	1c43      	adds	r3, r0, #1
 800a322:	d102      	bne.n	800a32a <_sbrk_r+0x1a>
 800a324:	682b      	ldr	r3, [r5, #0]
 800a326:	b103      	cbz	r3, 800a32a <_sbrk_r+0x1a>
 800a328:	6023      	str	r3, [r4, #0]
 800a32a:	bd38      	pop	{r3, r4, r5, pc}
 800a32c:	20001770 	.word	0x20001770

0800a330 <__sccl>:
 800a330:	b570      	push	{r4, r5, r6, lr}
 800a332:	780b      	ldrb	r3, [r1, #0]
 800a334:	4604      	mov	r4, r0
 800a336:	2b5e      	cmp	r3, #94	; 0x5e
 800a338:	bf0b      	itete	eq
 800a33a:	784b      	ldrbeq	r3, [r1, #1]
 800a33c:	1c48      	addne	r0, r1, #1
 800a33e:	1c88      	addeq	r0, r1, #2
 800a340:	2200      	movne	r2, #0
 800a342:	bf08      	it	eq
 800a344:	2201      	moveq	r2, #1
 800a346:	1e61      	subs	r1, r4, #1
 800a348:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800a34c:	f801 2f01 	strb.w	r2, [r1, #1]!
 800a350:	42a9      	cmp	r1, r5
 800a352:	d1fb      	bne.n	800a34c <__sccl+0x1c>
 800a354:	b90b      	cbnz	r3, 800a35a <__sccl+0x2a>
 800a356:	3801      	subs	r0, #1
 800a358:	bd70      	pop	{r4, r5, r6, pc}
 800a35a:	f082 0101 	eor.w	r1, r2, #1
 800a35e:	54e1      	strb	r1, [r4, r3]
 800a360:	1c42      	adds	r2, r0, #1
 800a362:	f812 5c01 	ldrb.w	r5, [r2, #-1]
 800a366:	2d2d      	cmp	r5, #45	; 0x2d
 800a368:	f102 36ff 	add.w	r6, r2, #4294967295
 800a36c:	4610      	mov	r0, r2
 800a36e:	d006      	beq.n	800a37e <__sccl+0x4e>
 800a370:	2d5d      	cmp	r5, #93	; 0x5d
 800a372:	d0f1      	beq.n	800a358 <__sccl+0x28>
 800a374:	b90d      	cbnz	r5, 800a37a <__sccl+0x4a>
 800a376:	4630      	mov	r0, r6
 800a378:	e7ee      	b.n	800a358 <__sccl+0x28>
 800a37a:	462b      	mov	r3, r5
 800a37c:	e7ef      	b.n	800a35e <__sccl+0x2e>
 800a37e:	7816      	ldrb	r6, [r2, #0]
 800a380:	2e5d      	cmp	r6, #93	; 0x5d
 800a382:	d0fa      	beq.n	800a37a <__sccl+0x4a>
 800a384:	42b3      	cmp	r3, r6
 800a386:	dcf8      	bgt.n	800a37a <__sccl+0x4a>
 800a388:	4618      	mov	r0, r3
 800a38a:	3001      	adds	r0, #1
 800a38c:	4286      	cmp	r6, r0
 800a38e:	5421      	strb	r1, [r4, r0]
 800a390:	dcfb      	bgt.n	800a38a <__sccl+0x5a>
 800a392:	43d8      	mvns	r0, r3
 800a394:	4430      	add	r0, r6
 800a396:	1c5d      	adds	r5, r3, #1
 800a398:	42b3      	cmp	r3, r6
 800a39a:	bfa8      	it	ge
 800a39c:	2000      	movge	r0, #0
 800a39e:	182b      	adds	r3, r5, r0
 800a3a0:	3202      	adds	r2, #2
 800a3a2:	e7de      	b.n	800a362 <__sccl+0x32>

0800a3a4 <nanf>:
 800a3a4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800a3ac <nanf+0x8>
 800a3a8:	4770      	bx	lr
 800a3aa:	bf00      	nop
 800a3ac:	7fc00000 	.word	0x7fc00000

0800a3b0 <sprintf>:
 800a3b0:	b40e      	push	{r1, r2, r3}
 800a3b2:	b500      	push	{lr}
 800a3b4:	b09c      	sub	sp, #112	; 0x70
 800a3b6:	ab1d      	add	r3, sp, #116	; 0x74
 800a3b8:	9002      	str	r0, [sp, #8]
 800a3ba:	9006      	str	r0, [sp, #24]
 800a3bc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a3c0:	4809      	ldr	r0, [pc, #36]	; (800a3e8 <sprintf+0x38>)
 800a3c2:	9107      	str	r1, [sp, #28]
 800a3c4:	9104      	str	r1, [sp, #16]
 800a3c6:	4909      	ldr	r1, [pc, #36]	; (800a3ec <sprintf+0x3c>)
 800a3c8:	f853 2b04 	ldr.w	r2, [r3], #4
 800a3cc:	9105      	str	r1, [sp, #20]
 800a3ce:	6800      	ldr	r0, [r0, #0]
 800a3d0:	9301      	str	r3, [sp, #4]
 800a3d2:	a902      	add	r1, sp, #8
 800a3d4:	f001 f904 	bl	800b5e0 <_svfprintf_r>
 800a3d8:	9b02      	ldr	r3, [sp, #8]
 800a3da:	2200      	movs	r2, #0
 800a3dc:	701a      	strb	r2, [r3, #0]
 800a3de:	b01c      	add	sp, #112	; 0x70
 800a3e0:	f85d eb04 	ldr.w	lr, [sp], #4
 800a3e4:	b003      	add	sp, #12
 800a3e6:	4770      	bx	lr
 800a3e8:	200001f8 	.word	0x200001f8
 800a3ec:	ffff0208 	.word	0xffff0208

0800a3f0 <sulp>:
 800a3f0:	b570      	push	{r4, r5, r6, lr}
 800a3f2:	4604      	mov	r4, r0
 800a3f4:	460d      	mov	r5, r1
 800a3f6:	ec45 4b10 	vmov	d0, r4, r5
 800a3fa:	4616      	mov	r6, r2
 800a3fc:	f004 fb36 	bl	800ea6c <__ulp>
 800a400:	ec51 0b10 	vmov	r0, r1, d0
 800a404:	b17e      	cbz	r6, 800a426 <sulp+0x36>
 800a406:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800a40a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800a40e:	2b00      	cmp	r3, #0
 800a410:	dd09      	ble.n	800a426 <sulp+0x36>
 800a412:	051b      	lsls	r3, r3, #20
 800a414:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800a418:	2400      	movs	r4, #0
 800a41a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800a41e:	4622      	mov	r2, r4
 800a420:	462b      	mov	r3, r5
 800a422:	f7f6 f8e9 	bl	80005f8 <__aeabi_dmul>
 800a426:	bd70      	pop	{r4, r5, r6, pc}

0800a428 <_strtod_l>:
 800a428:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a42c:	b0a3      	sub	sp, #140	; 0x8c
 800a42e:	461f      	mov	r7, r3
 800a430:	2300      	movs	r3, #0
 800a432:	931e      	str	r3, [sp, #120]	; 0x78
 800a434:	4ba4      	ldr	r3, [pc, #656]	; (800a6c8 <_strtod_l+0x2a0>)
 800a436:	9219      	str	r2, [sp, #100]	; 0x64
 800a438:	681b      	ldr	r3, [r3, #0]
 800a43a:	9307      	str	r3, [sp, #28]
 800a43c:	4604      	mov	r4, r0
 800a43e:	4618      	mov	r0, r3
 800a440:	4688      	mov	r8, r1
 800a442:	f7f5 fec5 	bl	80001d0 <strlen>
 800a446:	f04f 0a00 	mov.w	sl, #0
 800a44a:	4605      	mov	r5, r0
 800a44c:	f04f 0b00 	mov.w	fp, #0
 800a450:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800a454:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a456:	781a      	ldrb	r2, [r3, #0]
 800a458:	2a2b      	cmp	r2, #43	; 0x2b
 800a45a:	d04c      	beq.n	800a4f6 <_strtod_l+0xce>
 800a45c:	d839      	bhi.n	800a4d2 <_strtod_l+0xaa>
 800a45e:	2a0d      	cmp	r2, #13
 800a460:	d832      	bhi.n	800a4c8 <_strtod_l+0xa0>
 800a462:	2a08      	cmp	r2, #8
 800a464:	d832      	bhi.n	800a4cc <_strtod_l+0xa4>
 800a466:	2a00      	cmp	r2, #0
 800a468:	d03c      	beq.n	800a4e4 <_strtod_l+0xbc>
 800a46a:	2300      	movs	r3, #0
 800a46c:	930e      	str	r3, [sp, #56]	; 0x38
 800a46e:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800a470:	7833      	ldrb	r3, [r6, #0]
 800a472:	2b30      	cmp	r3, #48	; 0x30
 800a474:	f040 80b4 	bne.w	800a5e0 <_strtod_l+0x1b8>
 800a478:	7873      	ldrb	r3, [r6, #1]
 800a47a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a47e:	2b58      	cmp	r3, #88	; 0x58
 800a480:	d16c      	bne.n	800a55c <_strtod_l+0x134>
 800a482:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a484:	9301      	str	r3, [sp, #4]
 800a486:	ab1e      	add	r3, sp, #120	; 0x78
 800a488:	9702      	str	r7, [sp, #8]
 800a48a:	9300      	str	r3, [sp, #0]
 800a48c:	4a8f      	ldr	r2, [pc, #572]	; (800a6cc <_strtod_l+0x2a4>)
 800a48e:	ab1f      	add	r3, sp, #124	; 0x7c
 800a490:	a91d      	add	r1, sp, #116	; 0x74
 800a492:	4620      	mov	r0, r4
 800a494:	f003 fc58 	bl	800dd48 <__gethex>
 800a498:	f010 0707 	ands.w	r7, r0, #7
 800a49c:	4605      	mov	r5, r0
 800a49e:	d005      	beq.n	800a4ac <_strtod_l+0x84>
 800a4a0:	2f06      	cmp	r7, #6
 800a4a2:	d12a      	bne.n	800a4fa <_strtod_l+0xd2>
 800a4a4:	3601      	adds	r6, #1
 800a4a6:	2300      	movs	r3, #0
 800a4a8:	961d      	str	r6, [sp, #116]	; 0x74
 800a4aa:	930e      	str	r3, [sp, #56]	; 0x38
 800a4ac:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a4ae:	2b00      	cmp	r3, #0
 800a4b0:	f040 8596 	bne.w	800afe0 <_strtod_l+0xbb8>
 800a4b4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a4b6:	b1db      	cbz	r3, 800a4f0 <_strtod_l+0xc8>
 800a4b8:	4652      	mov	r2, sl
 800a4ba:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800a4be:	ec43 2b10 	vmov	d0, r2, r3
 800a4c2:	b023      	add	sp, #140	; 0x8c
 800a4c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4c8:	2a20      	cmp	r2, #32
 800a4ca:	d1ce      	bne.n	800a46a <_strtod_l+0x42>
 800a4cc:	3301      	adds	r3, #1
 800a4ce:	931d      	str	r3, [sp, #116]	; 0x74
 800a4d0:	e7c0      	b.n	800a454 <_strtod_l+0x2c>
 800a4d2:	2a2d      	cmp	r2, #45	; 0x2d
 800a4d4:	d1c9      	bne.n	800a46a <_strtod_l+0x42>
 800a4d6:	2201      	movs	r2, #1
 800a4d8:	920e      	str	r2, [sp, #56]	; 0x38
 800a4da:	1c5a      	adds	r2, r3, #1
 800a4dc:	921d      	str	r2, [sp, #116]	; 0x74
 800a4de:	785b      	ldrb	r3, [r3, #1]
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	d1c4      	bne.n	800a46e <_strtod_l+0x46>
 800a4e4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a4e6:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	f040 8576 	bne.w	800afdc <_strtod_l+0xbb4>
 800a4f0:	4652      	mov	r2, sl
 800a4f2:	465b      	mov	r3, fp
 800a4f4:	e7e3      	b.n	800a4be <_strtod_l+0x96>
 800a4f6:	2200      	movs	r2, #0
 800a4f8:	e7ee      	b.n	800a4d8 <_strtod_l+0xb0>
 800a4fa:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800a4fc:	b13a      	cbz	r2, 800a50e <_strtod_l+0xe6>
 800a4fe:	2135      	movs	r1, #53	; 0x35
 800a500:	a820      	add	r0, sp, #128	; 0x80
 800a502:	f004 fbbe 	bl	800ec82 <__copybits>
 800a506:	991e      	ldr	r1, [sp, #120]	; 0x78
 800a508:	4620      	mov	r0, r4
 800a50a:	f003 ffb6 	bl	800e47a <_Bfree>
 800a50e:	3f01      	subs	r7, #1
 800a510:	2f05      	cmp	r7, #5
 800a512:	d807      	bhi.n	800a524 <_strtod_l+0xfc>
 800a514:	e8df f007 	tbb	[pc, r7]
 800a518:	1d180b0e 	.word	0x1d180b0e
 800a51c:	030e      	.short	0x030e
 800a51e:	f04f 0b00 	mov.w	fp, #0
 800a522:	46da      	mov	sl, fp
 800a524:	0728      	lsls	r0, r5, #28
 800a526:	d5c1      	bpl.n	800a4ac <_strtod_l+0x84>
 800a528:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800a52c:	e7be      	b.n	800a4ac <_strtod_l+0x84>
 800a52e:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 800a532:	e7f7      	b.n	800a524 <_strtod_l+0xfc>
 800a534:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 800a538:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800a53a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800a53e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800a542:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800a546:	e7ed      	b.n	800a524 <_strtod_l+0xfc>
 800a548:	f8df b184 	ldr.w	fp, [pc, #388]	; 800a6d0 <_strtod_l+0x2a8>
 800a54c:	f04f 0a00 	mov.w	sl, #0
 800a550:	e7e8      	b.n	800a524 <_strtod_l+0xfc>
 800a552:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800a556:	f04f 3aff 	mov.w	sl, #4294967295
 800a55a:	e7e3      	b.n	800a524 <_strtod_l+0xfc>
 800a55c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a55e:	1c5a      	adds	r2, r3, #1
 800a560:	921d      	str	r2, [sp, #116]	; 0x74
 800a562:	785b      	ldrb	r3, [r3, #1]
 800a564:	2b30      	cmp	r3, #48	; 0x30
 800a566:	d0f9      	beq.n	800a55c <_strtod_l+0x134>
 800a568:	2b00      	cmp	r3, #0
 800a56a:	d09f      	beq.n	800a4ac <_strtod_l+0x84>
 800a56c:	2301      	movs	r3, #1
 800a56e:	f04f 0900 	mov.w	r9, #0
 800a572:	9304      	str	r3, [sp, #16]
 800a574:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a576:	930a      	str	r3, [sp, #40]	; 0x28
 800a578:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800a57c:	464f      	mov	r7, r9
 800a57e:	220a      	movs	r2, #10
 800a580:	981d      	ldr	r0, [sp, #116]	; 0x74
 800a582:	7806      	ldrb	r6, [r0, #0]
 800a584:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800a588:	b2d9      	uxtb	r1, r3
 800a58a:	2909      	cmp	r1, #9
 800a58c:	d92a      	bls.n	800a5e4 <_strtod_l+0x1bc>
 800a58e:	9907      	ldr	r1, [sp, #28]
 800a590:	462a      	mov	r2, r5
 800a592:	f004 fbfd 	bl	800ed90 <strncmp>
 800a596:	b398      	cbz	r0, 800a600 <_strtod_l+0x1d8>
 800a598:	2000      	movs	r0, #0
 800a59a:	4633      	mov	r3, r6
 800a59c:	463d      	mov	r5, r7
 800a59e:	9007      	str	r0, [sp, #28]
 800a5a0:	4602      	mov	r2, r0
 800a5a2:	2b65      	cmp	r3, #101	; 0x65
 800a5a4:	d001      	beq.n	800a5aa <_strtod_l+0x182>
 800a5a6:	2b45      	cmp	r3, #69	; 0x45
 800a5a8:	d118      	bne.n	800a5dc <_strtod_l+0x1b4>
 800a5aa:	b91d      	cbnz	r5, 800a5b4 <_strtod_l+0x18c>
 800a5ac:	9b04      	ldr	r3, [sp, #16]
 800a5ae:	4303      	orrs	r3, r0
 800a5b0:	d098      	beq.n	800a4e4 <_strtod_l+0xbc>
 800a5b2:	2500      	movs	r5, #0
 800a5b4:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 800a5b8:	f108 0301 	add.w	r3, r8, #1
 800a5bc:	931d      	str	r3, [sp, #116]	; 0x74
 800a5be:	f898 3001 	ldrb.w	r3, [r8, #1]
 800a5c2:	2b2b      	cmp	r3, #43	; 0x2b
 800a5c4:	d075      	beq.n	800a6b2 <_strtod_l+0x28a>
 800a5c6:	2b2d      	cmp	r3, #45	; 0x2d
 800a5c8:	d07b      	beq.n	800a6c2 <_strtod_l+0x29a>
 800a5ca:	f04f 0c00 	mov.w	ip, #0
 800a5ce:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800a5d2:	2909      	cmp	r1, #9
 800a5d4:	f240 8082 	bls.w	800a6dc <_strtod_l+0x2b4>
 800a5d8:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800a5dc:	2600      	movs	r6, #0
 800a5de:	e09d      	b.n	800a71c <_strtod_l+0x2f4>
 800a5e0:	2300      	movs	r3, #0
 800a5e2:	e7c4      	b.n	800a56e <_strtod_l+0x146>
 800a5e4:	2f08      	cmp	r7, #8
 800a5e6:	bfd8      	it	le
 800a5e8:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800a5ea:	f100 0001 	add.w	r0, r0, #1
 800a5ee:	bfda      	itte	le
 800a5f0:	fb02 3301 	mlale	r3, r2, r1, r3
 800a5f4:	9309      	strle	r3, [sp, #36]	; 0x24
 800a5f6:	fb02 3909 	mlagt	r9, r2, r9, r3
 800a5fa:	3701      	adds	r7, #1
 800a5fc:	901d      	str	r0, [sp, #116]	; 0x74
 800a5fe:	e7bf      	b.n	800a580 <_strtod_l+0x158>
 800a600:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a602:	195a      	adds	r2, r3, r5
 800a604:	921d      	str	r2, [sp, #116]	; 0x74
 800a606:	5d5b      	ldrb	r3, [r3, r5]
 800a608:	2f00      	cmp	r7, #0
 800a60a:	d037      	beq.n	800a67c <_strtod_l+0x254>
 800a60c:	9007      	str	r0, [sp, #28]
 800a60e:	463d      	mov	r5, r7
 800a610:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800a614:	2a09      	cmp	r2, #9
 800a616:	d912      	bls.n	800a63e <_strtod_l+0x216>
 800a618:	2201      	movs	r2, #1
 800a61a:	e7c2      	b.n	800a5a2 <_strtod_l+0x17a>
 800a61c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a61e:	1c5a      	adds	r2, r3, #1
 800a620:	921d      	str	r2, [sp, #116]	; 0x74
 800a622:	785b      	ldrb	r3, [r3, #1]
 800a624:	3001      	adds	r0, #1
 800a626:	2b30      	cmp	r3, #48	; 0x30
 800a628:	d0f8      	beq.n	800a61c <_strtod_l+0x1f4>
 800a62a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800a62e:	2a08      	cmp	r2, #8
 800a630:	f200 84db 	bhi.w	800afea <_strtod_l+0xbc2>
 800a634:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800a636:	9007      	str	r0, [sp, #28]
 800a638:	2000      	movs	r0, #0
 800a63a:	920a      	str	r2, [sp, #40]	; 0x28
 800a63c:	4605      	mov	r5, r0
 800a63e:	3b30      	subs	r3, #48	; 0x30
 800a640:	f100 0201 	add.w	r2, r0, #1
 800a644:	d014      	beq.n	800a670 <_strtod_l+0x248>
 800a646:	9907      	ldr	r1, [sp, #28]
 800a648:	4411      	add	r1, r2
 800a64a:	9107      	str	r1, [sp, #28]
 800a64c:	462a      	mov	r2, r5
 800a64e:	eb00 0e05 	add.w	lr, r0, r5
 800a652:	210a      	movs	r1, #10
 800a654:	4572      	cmp	r2, lr
 800a656:	d113      	bne.n	800a680 <_strtod_l+0x258>
 800a658:	182a      	adds	r2, r5, r0
 800a65a:	2a08      	cmp	r2, #8
 800a65c:	f105 0501 	add.w	r5, r5, #1
 800a660:	4405      	add	r5, r0
 800a662:	dc1c      	bgt.n	800a69e <_strtod_l+0x276>
 800a664:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a666:	220a      	movs	r2, #10
 800a668:	fb02 3301 	mla	r3, r2, r1, r3
 800a66c:	9309      	str	r3, [sp, #36]	; 0x24
 800a66e:	2200      	movs	r2, #0
 800a670:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a672:	1c59      	adds	r1, r3, #1
 800a674:	911d      	str	r1, [sp, #116]	; 0x74
 800a676:	785b      	ldrb	r3, [r3, #1]
 800a678:	4610      	mov	r0, r2
 800a67a:	e7c9      	b.n	800a610 <_strtod_l+0x1e8>
 800a67c:	4638      	mov	r0, r7
 800a67e:	e7d2      	b.n	800a626 <_strtod_l+0x1fe>
 800a680:	2a08      	cmp	r2, #8
 800a682:	dc04      	bgt.n	800a68e <_strtod_l+0x266>
 800a684:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800a686:	434e      	muls	r6, r1
 800a688:	9609      	str	r6, [sp, #36]	; 0x24
 800a68a:	3201      	adds	r2, #1
 800a68c:	e7e2      	b.n	800a654 <_strtod_l+0x22c>
 800a68e:	f102 0c01 	add.w	ip, r2, #1
 800a692:	f1bc 0f10 	cmp.w	ip, #16
 800a696:	bfd8      	it	le
 800a698:	fb01 f909 	mulle.w	r9, r1, r9
 800a69c:	e7f5      	b.n	800a68a <_strtod_l+0x262>
 800a69e:	2d10      	cmp	r5, #16
 800a6a0:	bfdc      	itt	le
 800a6a2:	220a      	movle	r2, #10
 800a6a4:	fb02 3909 	mlale	r9, r2, r9, r3
 800a6a8:	e7e1      	b.n	800a66e <_strtod_l+0x246>
 800a6aa:	2300      	movs	r3, #0
 800a6ac:	9307      	str	r3, [sp, #28]
 800a6ae:	2201      	movs	r2, #1
 800a6b0:	e77c      	b.n	800a5ac <_strtod_l+0x184>
 800a6b2:	f04f 0c00 	mov.w	ip, #0
 800a6b6:	f108 0302 	add.w	r3, r8, #2
 800a6ba:	931d      	str	r3, [sp, #116]	; 0x74
 800a6bc:	f898 3002 	ldrb.w	r3, [r8, #2]
 800a6c0:	e785      	b.n	800a5ce <_strtod_l+0x1a6>
 800a6c2:	f04f 0c01 	mov.w	ip, #1
 800a6c6:	e7f6      	b.n	800a6b6 <_strtod_l+0x28e>
 800a6c8:	08010980 	.word	0x08010980
 800a6cc:	080107f8 	.word	0x080107f8
 800a6d0:	7ff00000 	.word	0x7ff00000
 800a6d4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a6d6:	1c59      	adds	r1, r3, #1
 800a6d8:	911d      	str	r1, [sp, #116]	; 0x74
 800a6da:	785b      	ldrb	r3, [r3, #1]
 800a6dc:	2b30      	cmp	r3, #48	; 0x30
 800a6de:	d0f9      	beq.n	800a6d4 <_strtod_l+0x2ac>
 800a6e0:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 800a6e4:	2908      	cmp	r1, #8
 800a6e6:	f63f af79 	bhi.w	800a5dc <_strtod_l+0x1b4>
 800a6ea:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800a6ee:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a6f0:	9308      	str	r3, [sp, #32]
 800a6f2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a6f4:	1c59      	adds	r1, r3, #1
 800a6f6:	911d      	str	r1, [sp, #116]	; 0x74
 800a6f8:	785b      	ldrb	r3, [r3, #1]
 800a6fa:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 800a6fe:	2e09      	cmp	r6, #9
 800a700:	d937      	bls.n	800a772 <_strtod_l+0x34a>
 800a702:	9e08      	ldr	r6, [sp, #32]
 800a704:	1b89      	subs	r1, r1, r6
 800a706:	2908      	cmp	r1, #8
 800a708:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800a70c:	dc02      	bgt.n	800a714 <_strtod_l+0x2ec>
 800a70e:	4576      	cmp	r6, lr
 800a710:	bfa8      	it	ge
 800a712:	4676      	movge	r6, lr
 800a714:	f1bc 0f00 	cmp.w	ip, #0
 800a718:	d000      	beq.n	800a71c <_strtod_l+0x2f4>
 800a71a:	4276      	negs	r6, r6
 800a71c:	2d00      	cmp	r5, #0
 800a71e:	d14f      	bne.n	800a7c0 <_strtod_l+0x398>
 800a720:	9904      	ldr	r1, [sp, #16]
 800a722:	4301      	orrs	r1, r0
 800a724:	f47f aec2 	bne.w	800a4ac <_strtod_l+0x84>
 800a728:	2a00      	cmp	r2, #0
 800a72a:	f47f aedb 	bne.w	800a4e4 <_strtod_l+0xbc>
 800a72e:	2b69      	cmp	r3, #105	; 0x69
 800a730:	d027      	beq.n	800a782 <_strtod_l+0x35a>
 800a732:	dc24      	bgt.n	800a77e <_strtod_l+0x356>
 800a734:	2b49      	cmp	r3, #73	; 0x49
 800a736:	d024      	beq.n	800a782 <_strtod_l+0x35a>
 800a738:	2b4e      	cmp	r3, #78	; 0x4e
 800a73a:	f47f aed3 	bne.w	800a4e4 <_strtod_l+0xbc>
 800a73e:	499e      	ldr	r1, [pc, #632]	; (800a9b8 <_strtod_l+0x590>)
 800a740:	a81d      	add	r0, sp, #116	; 0x74
 800a742:	f003 fd59 	bl	800e1f8 <__match>
 800a746:	2800      	cmp	r0, #0
 800a748:	f43f aecc 	beq.w	800a4e4 <_strtod_l+0xbc>
 800a74c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a74e:	781b      	ldrb	r3, [r3, #0]
 800a750:	2b28      	cmp	r3, #40	; 0x28
 800a752:	d12d      	bne.n	800a7b0 <_strtod_l+0x388>
 800a754:	4999      	ldr	r1, [pc, #612]	; (800a9bc <_strtod_l+0x594>)
 800a756:	aa20      	add	r2, sp, #128	; 0x80
 800a758:	a81d      	add	r0, sp, #116	; 0x74
 800a75a:	f003 fd61 	bl	800e220 <__hexnan>
 800a75e:	2805      	cmp	r0, #5
 800a760:	d126      	bne.n	800a7b0 <_strtod_l+0x388>
 800a762:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a764:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 800a768:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800a76c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800a770:	e69c      	b.n	800a4ac <_strtod_l+0x84>
 800a772:	210a      	movs	r1, #10
 800a774:	fb01 3e0e 	mla	lr, r1, lr, r3
 800a778:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800a77c:	e7b9      	b.n	800a6f2 <_strtod_l+0x2ca>
 800a77e:	2b6e      	cmp	r3, #110	; 0x6e
 800a780:	e7db      	b.n	800a73a <_strtod_l+0x312>
 800a782:	498f      	ldr	r1, [pc, #572]	; (800a9c0 <_strtod_l+0x598>)
 800a784:	a81d      	add	r0, sp, #116	; 0x74
 800a786:	f003 fd37 	bl	800e1f8 <__match>
 800a78a:	2800      	cmp	r0, #0
 800a78c:	f43f aeaa 	beq.w	800a4e4 <_strtod_l+0xbc>
 800a790:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a792:	498c      	ldr	r1, [pc, #560]	; (800a9c4 <_strtod_l+0x59c>)
 800a794:	3b01      	subs	r3, #1
 800a796:	a81d      	add	r0, sp, #116	; 0x74
 800a798:	931d      	str	r3, [sp, #116]	; 0x74
 800a79a:	f003 fd2d 	bl	800e1f8 <__match>
 800a79e:	b910      	cbnz	r0, 800a7a6 <_strtod_l+0x37e>
 800a7a0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a7a2:	3301      	adds	r3, #1
 800a7a4:	931d      	str	r3, [sp, #116]	; 0x74
 800a7a6:	f8df b22c 	ldr.w	fp, [pc, #556]	; 800a9d4 <_strtod_l+0x5ac>
 800a7aa:	f04f 0a00 	mov.w	sl, #0
 800a7ae:	e67d      	b.n	800a4ac <_strtod_l+0x84>
 800a7b0:	4885      	ldr	r0, [pc, #532]	; (800a9c8 <_strtod_l+0x5a0>)
 800a7b2:	f004 fae5 	bl	800ed80 <nan>
 800a7b6:	ed8d 0b04 	vstr	d0, [sp, #16]
 800a7ba:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800a7be:	e675      	b.n	800a4ac <_strtod_l+0x84>
 800a7c0:	9b07      	ldr	r3, [sp, #28]
 800a7c2:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a7c4:	1af3      	subs	r3, r6, r3
 800a7c6:	2f00      	cmp	r7, #0
 800a7c8:	bf08      	it	eq
 800a7ca:	462f      	moveq	r7, r5
 800a7cc:	2d10      	cmp	r5, #16
 800a7ce:	9308      	str	r3, [sp, #32]
 800a7d0:	46a8      	mov	r8, r5
 800a7d2:	bfa8      	it	ge
 800a7d4:	f04f 0810 	movge.w	r8, #16
 800a7d8:	f7f5 fe94 	bl	8000504 <__aeabi_ui2d>
 800a7dc:	2d09      	cmp	r5, #9
 800a7de:	4682      	mov	sl, r0
 800a7e0:	468b      	mov	fp, r1
 800a7e2:	dd13      	ble.n	800a80c <_strtod_l+0x3e4>
 800a7e4:	4b79      	ldr	r3, [pc, #484]	; (800a9cc <_strtod_l+0x5a4>)
 800a7e6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800a7ea:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800a7ee:	f7f5 ff03 	bl	80005f8 <__aeabi_dmul>
 800a7f2:	4682      	mov	sl, r0
 800a7f4:	4648      	mov	r0, r9
 800a7f6:	468b      	mov	fp, r1
 800a7f8:	f7f5 fe84 	bl	8000504 <__aeabi_ui2d>
 800a7fc:	4602      	mov	r2, r0
 800a7fe:	460b      	mov	r3, r1
 800a800:	4650      	mov	r0, sl
 800a802:	4659      	mov	r1, fp
 800a804:	f7f5 fd42 	bl	800028c <__adddf3>
 800a808:	4682      	mov	sl, r0
 800a80a:	468b      	mov	fp, r1
 800a80c:	2d0f      	cmp	r5, #15
 800a80e:	dc38      	bgt.n	800a882 <_strtod_l+0x45a>
 800a810:	9b08      	ldr	r3, [sp, #32]
 800a812:	2b00      	cmp	r3, #0
 800a814:	f43f ae4a 	beq.w	800a4ac <_strtod_l+0x84>
 800a818:	dd24      	ble.n	800a864 <_strtod_l+0x43c>
 800a81a:	2b16      	cmp	r3, #22
 800a81c:	dc0b      	bgt.n	800a836 <_strtod_l+0x40e>
 800a81e:	4d6b      	ldr	r5, [pc, #428]	; (800a9cc <_strtod_l+0x5a4>)
 800a820:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 800a824:	e9d5 0100 	ldrd	r0, r1, [r5]
 800a828:	4652      	mov	r2, sl
 800a82a:	465b      	mov	r3, fp
 800a82c:	f7f5 fee4 	bl	80005f8 <__aeabi_dmul>
 800a830:	4682      	mov	sl, r0
 800a832:	468b      	mov	fp, r1
 800a834:	e63a      	b.n	800a4ac <_strtod_l+0x84>
 800a836:	9a08      	ldr	r2, [sp, #32]
 800a838:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800a83c:	4293      	cmp	r3, r2
 800a83e:	db20      	blt.n	800a882 <_strtod_l+0x45a>
 800a840:	4c62      	ldr	r4, [pc, #392]	; (800a9cc <_strtod_l+0x5a4>)
 800a842:	f1c5 050f 	rsb	r5, r5, #15
 800a846:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800a84a:	4652      	mov	r2, sl
 800a84c:	465b      	mov	r3, fp
 800a84e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a852:	f7f5 fed1 	bl	80005f8 <__aeabi_dmul>
 800a856:	9b08      	ldr	r3, [sp, #32]
 800a858:	1b5d      	subs	r5, r3, r5
 800a85a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800a85e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800a862:	e7e3      	b.n	800a82c <_strtod_l+0x404>
 800a864:	9b08      	ldr	r3, [sp, #32]
 800a866:	3316      	adds	r3, #22
 800a868:	db0b      	blt.n	800a882 <_strtod_l+0x45a>
 800a86a:	9b07      	ldr	r3, [sp, #28]
 800a86c:	4a57      	ldr	r2, [pc, #348]	; (800a9cc <_strtod_l+0x5a4>)
 800a86e:	1b9e      	subs	r6, r3, r6
 800a870:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800a874:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a878:	4650      	mov	r0, sl
 800a87a:	4659      	mov	r1, fp
 800a87c:	f7f5 ffe6 	bl	800084c <__aeabi_ddiv>
 800a880:	e7d6      	b.n	800a830 <_strtod_l+0x408>
 800a882:	9b08      	ldr	r3, [sp, #32]
 800a884:	eba5 0808 	sub.w	r8, r5, r8
 800a888:	4498      	add	r8, r3
 800a88a:	f1b8 0f00 	cmp.w	r8, #0
 800a88e:	dd71      	ble.n	800a974 <_strtod_l+0x54c>
 800a890:	f018 030f 	ands.w	r3, r8, #15
 800a894:	d00a      	beq.n	800a8ac <_strtod_l+0x484>
 800a896:	494d      	ldr	r1, [pc, #308]	; (800a9cc <_strtod_l+0x5a4>)
 800a898:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a89c:	4652      	mov	r2, sl
 800a89e:	465b      	mov	r3, fp
 800a8a0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a8a4:	f7f5 fea8 	bl	80005f8 <__aeabi_dmul>
 800a8a8:	4682      	mov	sl, r0
 800a8aa:	468b      	mov	fp, r1
 800a8ac:	f038 080f 	bics.w	r8, r8, #15
 800a8b0:	d04d      	beq.n	800a94e <_strtod_l+0x526>
 800a8b2:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800a8b6:	dd22      	ble.n	800a8fe <_strtod_l+0x4d6>
 800a8b8:	2500      	movs	r5, #0
 800a8ba:	462e      	mov	r6, r5
 800a8bc:	9509      	str	r5, [sp, #36]	; 0x24
 800a8be:	9507      	str	r5, [sp, #28]
 800a8c0:	2322      	movs	r3, #34	; 0x22
 800a8c2:	f8df b110 	ldr.w	fp, [pc, #272]	; 800a9d4 <_strtod_l+0x5ac>
 800a8c6:	6023      	str	r3, [r4, #0]
 800a8c8:	f04f 0a00 	mov.w	sl, #0
 800a8cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a8ce:	2b00      	cmp	r3, #0
 800a8d0:	f43f adec 	beq.w	800a4ac <_strtod_l+0x84>
 800a8d4:	991e      	ldr	r1, [sp, #120]	; 0x78
 800a8d6:	4620      	mov	r0, r4
 800a8d8:	f003 fdcf 	bl	800e47a <_Bfree>
 800a8dc:	9907      	ldr	r1, [sp, #28]
 800a8de:	4620      	mov	r0, r4
 800a8e0:	f003 fdcb 	bl	800e47a <_Bfree>
 800a8e4:	4631      	mov	r1, r6
 800a8e6:	4620      	mov	r0, r4
 800a8e8:	f003 fdc7 	bl	800e47a <_Bfree>
 800a8ec:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a8ee:	4620      	mov	r0, r4
 800a8f0:	f003 fdc3 	bl	800e47a <_Bfree>
 800a8f4:	4629      	mov	r1, r5
 800a8f6:	4620      	mov	r0, r4
 800a8f8:	f003 fdbf 	bl	800e47a <_Bfree>
 800a8fc:	e5d6      	b.n	800a4ac <_strtod_l+0x84>
 800a8fe:	2300      	movs	r3, #0
 800a900:	ea4f 1828 	mov.w	r8, r8, asr #4
 800a904:	4650      	mov	r0, sl
 800a906:	4659      	mov	r1, fp
 800a908:	4699      	mov	r9, r3
 800a90a:	f1b8 0f01 	cmp.w	r8, #1
 800a90e:	dc21      	bgt.n	800a954 <_strtod_l+0x52c>
 800a910:	b10b      	cbz	r3, 800a916 <_strtod_l+0x4ee>
 800a912:	4682      	mov	sl, r0
 800a914:	468b      	mov	fp, r1
 800a916:	4b2e      	ldr	r3, [pc, #184]	; (800a9d0 <_strtod_l+0x5a8>)
 800a918:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800a91c:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800a920:	4652      	mov	r2, sl
 800a922:	465b      	mov	r3, fp
 800a924:	e9d9 0100 	ldrd	r0, r1, [r9]
 800a928:	f7f5 fe66 	bl	80005f8 <__aeabi_dmul>
 800a92c:	4b29      	ldr	r3, [pc, #164]	; (800a9d4 <_strtod_l+0x5ac>)
 800a92e:	460a      	mov	r2, r1
 800a930:	400b      	ands	r3, r1
 800a932:	4929      	ldr	r1, [pc, #164]	; (800a9d8 <_strtod_l+0x5b0>)
 800a934:	428b      	cmp	r3, r1
 800a936:	4682      	mov	sl, r0
 800a938:	d8be      	bhi.n	800a8b8 <_strtod_l+0x490>
 800a93a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800a93e:	428b      	cmp	r3, r1
 800a940:	bf86      	itte	hi
 800a942:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800a9dc <_strtod_l+0x5b4>
 800a946:	f04f 3aff 	movhi.w	sl, #4294967295
 800a94a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800a94e:	2300      	movs	r3, #0
 800a950:	9304      	str	r3, [sp, #16]
 800a952:	e081      	b.n	800aa58 <_strtod_l+0x630>
 800a954:	f018 0f01 	tst.w	r8, #1
 800a958:	d007      	beq.n	800a96a <_strtod_l+0x542>
 800a95a:	4b1d      	ldr	r3, [pc, #116]	; (800a9d0 <_strtod_l+0x5a8>)
 800a95c:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800a960:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a964:	f7f5 fe48 	bl	80005f8 <__aeabi_dmul>
 800a968:	2301      	movs	r3, #1
 800a96a:	f109 0901 	add.w	r9, r9, #1
 800a96e:	ea4f 0868 	mov.w	r8, r8, asr #1
 800a972:	e7ca      	b.n	800a90a <_strtod_l+0x4e2>
 800a974:	d0eb      	beq.n	800a94e <_strtod_l+0x526>
 800a976:	f1c8 0800 	rsb	r8, r8, #0
 800a97a:	f018 020f 	ands.w	r2, r8, #15
 800a97e:	d00a      	beq.n	800a996 <_strtod_l+0x56e>
 800a980:	4b12      	ldr	r3, [pc, #72]	; (800a9cc <_strtod_l+0x5a4>)
 800a982:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a986:	4650      	mov	r0, sl
 800a988:	4659      	mov	r1, fp
 800a98a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a98e:	f7f5 ff5d 	bl	800084c <__aeabi_ddiv>
 800a992:	4682      	mov	sl, r0
 800a994:	468b      	mov	fp, r1
 800a996:	ea5f 1828 	movs.w	r8, r8, asr #4
 800a99a:	d0d8      	beq.n	800a94e <_strtod_l+0x526>
 800a99c:	f1b8 0f1f 	cmp.w	r8, #31
 800a9a0:	dd1e      	ble.n	800a9e0 <_strtod_l+0x5b8>
 800a9a2:	2500      	movs	r5, #0
 800a9a4:	462e      	mov	r6, r5
 800a9a6:	9509      	str	r5, [sp, #36]	; 0x24
 800a9a8:	9507      	str	r5, [sp, #28]
 800a9aa:	2322      	movs	r3, #34	; 0x22
 800a9ac:	f04f 0a00 	mov.w	sl, #0
 800a9b0:	f04f 0b00 	mov.w	fp, #0
 800a9b4:	6023      	str	r3, [r4, #0]
 800a9b6:	e789      	b.n	800a8cc <_strtod_l+0x4a4>
 800a9b8:	08010855 	.word	0x08010855
 800a9bc:	0801080c 	.word	0x0801080c
 800a9c0:	0801084d 	.word	0x0801084d
 800a9c4:	080108a3 	.word	0x080108a3
 800a9c8:	08010b27 	.word	0x08010b27
 800a9cc:	08010a18 	.word	0x08010a18
 800a9d0:	080109f0 	.word	0x080109f0
 800a9d4:	7ff00000 	.word	0x7ff00000
 800a9d8:	7ca00000 	.word	0x7ca00000
 800a9dc:	7fefffff 	.word	0x7fefffff
 800a9e0:	f018 0310 	ands.w	r3, r8, #16
 800a9e4:	bf18      	it	ne
 800a9e6:	236a      	movne	r3, #106	; 0x6a
 800a9e8:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 800ada0 <_strtod_l+0x978>
 800a9ec:	9304      	str	r3, [sp, #16]
 800a9ee:	4650      	mov	r0, sl
 800a9f0:	4659      	mov	r1, fp
 800a9f2:	2300      	movs	r3, #0
 800a9f4:	f018 0f01 	tst.w	r8, #1
 800a9f8:	d004      	beq.n	800aa04 <_strtod_l+0x5dc>
 800a9fa:	e9d9 2300 	ldrd	r2, r3, [r9]
 800a9fe:	f7f5 fdfb 	bl	80005f8 <__aeabi_dmul>
 800aa02:	2301      	movs	r3, #1
 800aa04:	ea5f 0868 	movs.w	r8, r8, asr #1
 800aa08:	f109 0908 	add.w	r9, r9, #8
 800aa0c:	d1f2      	bne.n	800a9f4 <_strtod_l+0x5cc>
 800aa0e:	b10b      	cbz	r3, 800aa14 <_strtod_l+0x5ec>
 800aa10:	4682      	mov	sl, r0
 800aa12:	468b      	mov	fp, r1
 800aa14:	9b04      	ldr	r3, [sp, #16]
 800aa16:	b1bb      	cbz	r3, 800aa48 <_strtod_l+0x620>
 800aa18:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800aa1c:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800aa20:	2b00      	cmp	r3, #0
 800aa22:	4659      	mov	r1, fp
 800aa24:	dd10      	ble.n	800aa48 <_strtod_l+0x620>
 800aa26:	2b1f      	cmp	r3, #31
 800aa28:	f340 8128 	ble.w	800ac7c <_strtod_l+0x854>
 800aa2c:	2b34      	cmp	r3, #52	; 0x34
 800aa2e:	bfde      	ittt	le
 800aa30:	3b20      	suble	r3, #32
 800aa32:	f04f 32ff 	movle.w	r2, #4294967295
 800aa36:	fa02 f303 	lslle.w	r3, r2, r3
 800aa3a:	f04f 0a00 	mov.w	sl, #0
 800aa3e:	bfcc      	ite	gt
 800aa40:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800aa44:	ea03 0b01 	andle.w	fp, r3, r1
 800aa48:	2200      	movs	r2, #0
 800aa4a:	2300      	movs	r3, #0
 800aa4c:	4650      	mov	r0, sl
 800aa4e:	4659      	mov	r1, fp
 800aa50:	f7f6 f83a 	bl	8000ac8 <__aeabi_dcmpeq>
 800aa54:	2800      	cmp	r0, #0
 800aa56:	d1a4      	bne.n	800a9a2 <_strtod_l+0x57a>
 800aa58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aa5a:	9300      	str	r3, [sp, #0]
 800aa5c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800aa5e:	462b      	mov	r3, r5
 800aa60:	463a      	mov	r2, r7
 800aa62:	4620      	mov	r0, r4
 800aa64:	f003 fd5c 	bl	800e520 <__s2b>
 800aa68:	9009      	str	r0, [sp, #36]	; 0x24
 800aa6a:	2800      	cmp	r0, #0
 800aa6c:	f43f af24 	beq.w	800a8b8 <_strtod_l+0x490>
 800aa70:	9b07      	ldr	r3, [sp, #28]
 800aa72:	1b9e      	subs	r6, r3, r6
 800aa74:	9b08      	ldr	r3, [sp, #32]
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	bfb4      	ite	lt
 800aa7a:	4633      	movlt	r3, r6
 800aa7c:	2300      	movge	r3, #0
 800aa7e:	9310      	str	r3, [sp, #64]	; 0x40
 800aa80:	9b08      	ldr	r3, [sp, #32]
 800aa82:	2500      	movs	r5, #0
 800aa84:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800aa88:	9318      	str	r3, [sp, #96]	; 0x60
 800aa8a:	462e      	mov	r6, r5
 800aa8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aa8e:	4620      	mov	r0, r4
 800aa90:	6859      	ldr	r1, [r3, #4]
 800aa92:	f003 fccd 	bl	800e430 <_Balloc>
 800aa96:	9007      	str	r0, [sp, #28]
 800aa98:	2800      	cmp	r0, #0
 800aa9a:	f43f af11 	beq.w	800a8c0 <_strtod_l+0x498>
 800aa9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aaa0:	691a      	ldr	r2, [r3, #16]
 800aaa2:	3202      	adds	r2, #2
 800aaa4:	f103 010c 	add.w	r1, r3, #12
 800aaa8:	0092      	lsls	r2, r2, #2
 800aaaa:	300c      	adds	r0, #12
 800aaac:	f7ff fa3c 	bl	8009f28 <memcpy>
 800aab0:	ec4b ab10 	vmov	d0, sl, fp
 800aab4:	aa20      	add	r2, sp, #128	; 0x80
 800aab6:	a91f      	add	r1, sp, #124	; 0x7c
 800aab8:	4620      	mov	r0, r4
 800aaba:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800aabe:	f004 f851 	bl	800eb64 <__d2b>
 800aac2:	901e      	str	r0, [sp, #120]	; 0x78
 800aac4:	2800      	cmp	r0, #0
 800aac6:	f43f aefb 	beq.w	800a8c0 <_strtod_l+0x498>
 800aaca:	2101      	movs	r1, #1
 800aacc:	4620      	mov	r0, r4
 800aace:	f003 fdc1 	bl	800e654 <__i2b>
 800aad2:	4606      	mov	r6, r0
 800aad4:	2800      	cmp	r0, #0
 800aad6:	f43f aef3 	beq.w	800a8c0 <_strtod_l+0x498>
 800aada:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800aadc:	9904      	ldr	r1, [sp, #16]
 800aade:	2b00      	cmp	r3, #0
 800aae0:	bfab      	itete	ge
 800aae2:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 800aae4:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 800aae6:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 800aae8:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 800aaec:	bfac      	ite	ge
 800aaee:	eb03 0902 	addge.w	r9, r3, r2
 800aaf2:	1ad7      	sublt	r7, r2, r3
 800aaf4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800aaf6:	eba3 0801 	sub.w	r8, r3, r1
 800aafa:	4490      	add	r8, r2
 800aafc:	4ba3      	ldr	r3, [pc, #652]	; (800ad8c <_strtod_l+0x964>)
 800aafe:	f108 38ff 	add.w	r8, r8, #4294967295
 800ab02:	4598      	cmp	r8, r3
 800ab04:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800ab08:	f280 80cc 	bge.w	800aca4 <_strtod_l+0x87c>
 800ab0c:	eba3 0308 	sub.w	r3, r3, r8
 800ab10:	2b1f      	cmp	r3, #31
 800ab12:	eba2 0203 	sub.w	r2, r2, r3
 800ab16:	f04f 0101 	mov.w	r1, #1
 800ab1a:	f300 80b6 	bgt.w	800ac8a <_strtod_l+0x862>
 800ab1e:	fa01 f303 	lsl.w	r3, r1, r3
 800ab22:	9311      	str	r3, [sp, #68]	; 0x44
 800ab24:	2300      	movs	r3, #0
 800ab26:	930c      	str	r3, [sp, #48]	; 0x30
 800ab28:	eb09 0802 	add.w	r8, r9, r2
 800ab2c:	9b04      	ldr	r3, [sp, #16]
 800ab2e:	45c1      	cmp	r9, r8
 800ab30:	4417      	add	r7, r2
 800ab32:	441f      	add	r7, r3
 800ab34:	464b      	mov	r3, r9
 800ab36:	bfa8      	it	ge
 800ab38:	4643      	movge	r3, r8
 800ab3a:	42bb      	cmp	r3, r7
 800ab3c:	bfa8      	it	ge
 800ab3e:	463b      	movge	r3, r7
 800ab40:	2b00      	cmp	r3, #0
 800ab42:	bfc2      	ittt	gt
 800ab44:	eba8 0803 	subgt.w	r8, r8, r3
 800ab48:	1aff      	subgt	r7, r7, r3
 800ab4a:	eba9 0903 	subgt.w	r9, r9, r3
 800ab4e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ab50:	2b00      	cmp	r3, #0
 800ab52:	dd17      	ble.n	800ab84 <_strtod_l+0x75c>
 800ab54:	4631      	mov	r1, r6
 800ab56:	461a      	mov	r2, r3
 800ab58:	4620      	mov	r0, r4
 800ab5a:	f003 fe37 	bl	800e7cc <__pow5mult>
 800ab5e:	4606      	mov	r6, r0
 800ab60:	2800      	cmp	r0, #0
 800ab62:	f43f aead 	beq.w	800a8c0 <_strtod_l+0x498>
 800ab66:	4601      	mov	r1, r0
 800ab68:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800ab6a:	4620      	mov	r0, r4
 800ab6c:	f003 fd88 	bl	800e680 <__multiply>
 800ab70:	900f      	str	r0, [sp, #60]	; 0x3c
 800ab72:	2800      	cmp	r0, #0
 800ab74:	f43f aea4 	beq.w	800a8c0 <_strtod_l+0x498>
 800ab78:	991e      	ldr	r1, [sp, #120]	; 0x78
 800ab7a:	4620      	mov	r0, r4
 800ab7c:	f003 fc7d 	bl	800e47a <_Bfree>
 800ab80:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ab82:	931e      	str	r3, [sp, #120]	; 0x78
 800ab84:	f1b8 0f00 	cmp.w	r8, #0
 800ab88:	f300 8091 	bgt.w	800acae <_strtod_l+0x886>
 800ab8c:	9b08      	ldr	r3, [sp, #32]
 800ab8e:	2b00      	cmp	r3, #0
 800ab90:	dd08      	ble.n	800aba4 <_strtod_l+0x77c>
 800ab92:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800ab94:	9907      	ldr	r1, [sp, #28]
 800ab96:	4620      	mov	r0, r4
 800ab98:	f003 fe18 	bl	800e7cc <__pow5mult>
 800ab9c:	9007      	str	r0, [sp, #28]
 800ab9e:	2800      	cmp	r0, #0
 800aba0:	f43f ae8e 	beq.w	800a8c0 <_strtod_l+0x498>
 800aba4:	2f00      	cmp	r7, #0
 800aba6:	dd08      	ble.n	800abba <_strtod_l+0x792>
 800aba8:	9907      	ldr	r1, [sp, #28]
 800abaa:	463a      	mov	r2, r7
 800abac:	4620      	mov	r0, r4
 800abae:	f003 fe4d 	bl	800e84c <__lshift>
 800abb2:	9007      	str	r0, [sp, #28]
 800abb4:	2800      	cmp	r0, #0
 800abb6:	f43f ae83 	beq.w	800a8c0 <_strtod_l+0x498>
 800abba:	f1b9 0f00 	cmp.w	r9, #0
 800abbe:	dd08      	ble.n	800abd2 <_strtod_l+0x7aa>
 800abc0:	4631      	mov	r1, r6
 800abc2:	464a      	mov	r2, r9
 800abc4:	4620      	mov	r0, r4
 800abc6:	f003 fe41 	bl	800e84c <__lshift>
 800abca:	4606      	mov	r6, r0
 800abcc:	2800      	cmp	r0, #0
 800abce:	f43f ae77 	beq.w	800a8c0 <_strtod_l+0x498>
 800abd2:	9a07      	ldr	r2, [sp, #28]
 800abd4:	991e      	ldr	r1, [sp, #120]	; 0x78
 800abd6:	4620      	mov	r0, r4
 800abd8:	f003 fec0 	bl	800e95c <__mdiff>
 800abdc:	4605      	mov	r5, r0
 800abde:	2800      	cmp	r0, #0
 800abe0:	f43f ae6e 	beq.w	800a8c0 <_strtod_l+0x498>
 800abe4:	68c3      	ldr	r3, [r0, #12]
 800abe6:	930f      	str	r3, [sp, #60]	; 0x3c
 800abe8:	2300      	movs	r3, #0
 800abea:	60c3      	str	r3, [r0, #12]
 800abec:	4631      	mov	r1, r6
 800abee:	f003 fe99 	bl	800e924 <__mcmp>
 800abf2:	2800      	cmp	r0, #0
 800abf4:	da65      	bge.n	800acc2 <_strtod_l+0x89a>
 800abf6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800abf8:	ea53 030a 	orrs.w	r3, r3, sl
 800abfc:	f040 8087 	bne.w	800ad0e <_strtod_l+0x8e6>
 800ac00:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ac04:	2b00      	cmp	r3, #0
 800ac06:	f040 8082 	bne.w	800ad0e <_strtod_l+0x8e6>
 800ac0a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800ac0e:	0d1b      	lsrs	r3, r3, #20
 800ac10:	051b      	lsls	r3, r3, #20
 800ac12:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800ac16:	d97a      	bls.n	800ad0e <_strtod_l+0x8e6>
 800ac18:	696b      	ldr	r3, [r5, #20]
 800ac1a:	b913      	cbnz	r3, 800ac22 <_strtod_l+0x7fa>
 800ac1c:	692b      	ldr	r3, [r5, #16]
 800ac1e:	2b01      	cmp	r3, #1
 800ac20:	dd75      	ble.n	800ad0e <_strtod_l+0x8e6>
 800ac22:	4629      	mov	r1, r5
 800ac24:	2201      	movs	r2, #1
 800ac26:	4620      	mov	r0, r4
 800ac28:	f003 fe10 	bl	800e84c <__lshift>
 800ac2c:	4631      	mov	r1, r6
 800ac2e:	4605      	mov	r5, r0
 800ac30:	f003 fe78 	bl	800e924 <__mcmp>
 800ac34:	2800      	cmp	r0, #0
 800ac36:	dd6a      	ble.n	800ad0e <_strtod_l+0x8e6>
 800ac38:	9904      	ldr	r1, [sp, #16]
 800ac3a:	4a55      	ldr	r2, [pc, #340]	; (800ad90 <_strtod_l+0x968>)
 800ac3c:	465b      	mov	r3, fp
 800ac3e:	2900      	cmp	r1, #0
 800ac40:	f000 8085 	beq.w	800ad4e <_strtod_l+0x926>
 800ac44:	ea02 010b 	and.w	r1, r2, fp
 800ac48:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800ac4c:	dc7f      	bgt.n	800ad4e <_strtod_l+0x926>
 800ac4e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800ac52:	f77f aeaa 	ble.w	800a9aa <_strtod_l+0x582>
 800ac56:	4a4f      	ldr	r2, [pc, #316]	; (800ad94 <_strtod_l+0x96c>)
 800ac58:	2300      	movs	r3, #0
 800ac5a:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 800ac5e:	4650      	mov	r0, sl
 800ac60:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 800ac64:	4659      	mov	r1, fp
 800ac66:	f7f5 fcc7 	bl	80005f8 <__aeabi_dmul>
 800ac6a:	460b      	mov	r3, r1
 800ac6c:	4303      	orrs	r3, r0
 800ac6e:	bf08      	it	eq
 800ac70:	2322      	moveq	r3, #34	; 0x22
 800ac72:	4682      	mov	sl, r0
 800ac74:	468b      	mov	fp, r1
 800ac76:	bf08      	it	eq
 800ac78:	6023      	streq	r3, [r4, #0]
 800ac7a:	e62b      	b.n	800a8d4 <_strtod_l+0x4ac>
 800ac7c:	f04f 32ff 	mov.w	r2, #4294967295
 800ac80:	fa02 f303 	lsl.w	r3, r2, r3
 800ac84:	ea03 0a0a 	and.w	sl, r3, sl
 800ac88:	e6de      	b.n	800aa48 <_strtod_l+0x620>
 800ac8a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800ac8e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800ac92:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800ac96:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800ac9a:	fa01 f308 	lsl.w	r3, r1, r8
 800ac9e:	930c      	str	r3, [sp, #48]	; 0x30
 800aca0:	9111      	str	r1, [sp, #68]	; 0x44
 800aca2:	e741      	b.n	800ab28 <_strtod_l+0x700>
 800aca4:	2300      	movs	r3, #0
 800aca6:	930c      	str	r3, [sp, #48]	; 0x30
 800aca8:	2301      	movs	r3, #1
 800acaa:	9311      	str	r3, [sp, #68]	; 0x44
 800acac:	e73c      	b.n	800ab28 <_strtod_l+0x700>
 800acae:	991e      	ldr	r1, [sp, #120]	; 0x78
 800acb0:	4642      	mov	r2, r8
 800acb2:	4620      	mov	r0, r4
 800acb4:	f003 fdca 	bl	800e84c <__lshift>
 800acb8:	901e      	str	r0, [sp, #120]	; 0x78
 800acba:	2800      	cmp	r0, #0
 800acbc:	f47f af66 	bne.w	800ab8c <_strtod_l+0x764>
 800acc0:	e5fe      	b.n	800a8c0 <_strtod_l+0x498>
 800acc2:	465f      	mov	r7, fp
 800acc4:	d16e      	bne.n	800ada4 <_strtod_l+0x97c>
 800acc6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800acc8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800accc:	b342      	cbz	r2, 800ad20 <_strtod_l+0x8f8>
 800acce:	4a32      	ldr	r2, [pc, #200]	; (800ad98 <_strtod_l+0x970>)
 800acd0:	4293      	cmp	r3, r2
 800acd2:	d128      	bne.n	800ad26 <_strtod_l+0x8fe>
 800acd4:	9b04      	ldr	r3, [sp, #16]
 800acd6:	4650      	mov	r0, sl
 800acd8:	b1eb      	cbz	r3, 800ad16 <_strtod_l+0x8ee>
 800acda:	4a2d      	ldr	r2, [pc, #180]	; (800ad90 <_strtod_l+0x968>)
 800acdc:	403a      	ands	r2, r7
 800acde:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800ace2:	f04f 31ff 	mov.w	r1, #4294967295
 800ace6:	d819      	bhi.n	800ad1c <_strtod_l+0x8f4>
 800ace8:	0d12      	lsrs	r2, r2, #20
 800acea:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800acee:	fa01 f303 	lsl.w	r3, r1, r3
 800acf2:	4298      	cmp	r0, r3
 800acf4:	d117      	bne.n	800ad26 <_strtod_l+0x8fe>
 800acf6:	4b29      	ldr	r3, [pc, #164]	; (800ad9c <_strtod_l+0x974>)
 800acf8:	429f      	cmp	r7, r3
 800acfa:	d102      	bne.n	800ad02 <_strtod_l+0x8da>
 800acfc:	3001      	adds	r0, #1
 800acfe:	f43f addf 	beq.w	800a8c0 <_strtod_l+0x498>
 800ad02:	4b23      	ldr	r3, [pc, #140]	; (800ad90 <_strtod_l+0x968>)
 800ad04:	403b      	ands	r3, r7
 800ad06:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800ad0a:	f04f 0a00 	mov.w	sl, #0
 800ad0e:	9b04      	ldr	r3, [sp, #16]
 800ad10:	2b00      	cmp	r3, #0
 800ad12:	d1a0      	bne.n	800ac56 <_strtod_l+0x82e>
 800ad14:	e5de      	b.n	800a8d4 <_strtod_l+0x4ac>
 800ad16:	f04f 33ff 	mov.w	r3, #4294967295
 800ad1a:	e7ea      	b.n	800acf2 <_strtod_l+0x8ca>
 800ad1c:	460b      	mov	r3, r1
 800ad1e:	e7e8      	b.n	800acf2 <_strtod_l+0x8ca>
 800ad20:	ea53 030a 	orrs.w	r3, r3, sl
 800ad24:	d088      	beq.n	800ac38 <_strtod_l+0x810>
 800ad26:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ad28:	b1db      	cbz	r3, 800ad62 <_strtod_l+0x93a>
 800ad2a:	423b      	tst	r3, r7
 800ad2c:	d0ef      	beq.n	800ad0e <_strtod_l+0x8e6>
 800ad2e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ad30:	9a04      	ldr	r2, [sp, #16]
 800ad32:	4650      	mov	r0, sl
 800ad34:	4659      	mov	r1, fp
 800ad36:	b1c3      	cbz	r3, 800ad6a <_strtod_l+0x942>
 800ad38:	f7ff fb5a 	bl	800a3f0 <sulp>
 800ad3c:	4602      	mov	r2, r0
 800ad3e:	460b      	mov	r3, r1
 800ad40:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800ad44:	f7f5 faa2 	bl	800028c <__adddf3>
 800ad48:	4682      	mov	sl, r0
 800ad4a:	468b      	mov	fp, r1
 800ad4c:	e7df      	b.n	800ad0e <_strtod_l+0x8e6>
 800ad4e:	4013      	ands	r3, r2
 800ad50:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800ad54:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800ad58:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800ad5c:	f04f 3aff 	mov.w	sl, #4294967295
 800ad60:	e7d5      	b.n	800ad0e <_strtod_l+0x8e6>
 800ad62:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ad64:	ea13 0f0a 	tst.w	r3, sl
 800ad68:	e7e0      	b.n	800ad2c <_strtod_l+0x904>
 800ad6a:	f7ff fb41 	bl	800a3f0 <sulp>
 800ad6e:	4602      	mov	r2, r0
 800ad70:	460b      	mov	r3, r1
 800ad72:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800ad76:	f7f5 fa87 	bl	8000288 <__aeabi_dsub>
 800ad7a:	2200      	movs	r2, #0
 800ad7c:	2300      	movs	r3, #0
 800ad7e:	4682      	mov	sl, r0
 800ad80:	468b      	mov	fp, r1
 800ad82:	f7f5 fea1 	bl	8000ac8 <__aeabi_dcmpeq>
 800ad86:	2800      	cmp	r0, #0
 800ad88:	d0c1      	beq.n	800ad0e <_strtod_l+0x8e6>
 800ad8a:	e60e      	b.n	800a9aa <_strtod_l+0x582>
 800ad8c:	fffffc02 	.word	0xfffffc02
 800ad90:	7ff00000 	.word	0x7ff00000
 800ad94:	39500000 	.word	0x39500000
 800ad98:	000fffff 	.word	0x000fffff
 800ad9c:	7fefffff 	.word	0x7fefffff
 800ada0:	08010820 	.word	0x08010820
 800ada4:	4631      	mov	r1, r6
 800ada6:	4628      	mov	r0, r5
 800ada8:	f003 ff38 	bl	800ec1c <__ratio>
 800adac:	ec59 8b10 	vmov	r8, r9, d0
 800adb0:	ee10 0a10 	vmov	r0, s0
 800adb4:	2200      	movs	r2, #0
 800adb6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800adba:	4649      	mov	r1, r9
 800adbc:	f7f5 fe98 	bl	8000af0 <__aeabi_dcmple>
 800adc0:	2800      	cmp	r0, #0
 800adc2:	d07c      	beq.n	800aebe <_strtod_l+0xa96>
 800adc4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800adc6:	2b00      	cmp	r3, #0
 800adc8:	d04c      	beq.n	800ae64 <_strtod_l+0xa3c>
 800adca:	4b95      	ldr	r3, [pc, #596]	; (800b020 <_strtod_l+0xbf8>)
 800adcc:	2200      	movs	r2, #0
 800adce:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800add2:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800b020 <_strtod_l+0xbf8>
 800add6:	f04f 0800 	mov.w	r8, #0
 800adda:	4b92      	ldr	r3, [pc, #584]	; (800b024 <_strtod_l+0xbfc>)
 800addc:	403b      	ands	r3, r7
 800adde:	9311      	str	r3, [sp, #68]	; 0x44
 800ade0:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800ade2:	4b91      	ldr	r3, [pc, #580]	; (800b028 <_strtod_l+0xc00>)
 800ade4:	429a      	cmp	r2, r3
 800ade6:	f040 80b2 	bne.w	800af4e <_strtod_l+0xb26>
 800adea:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800adee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800adf2:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800adf6:	ec4b ab10 	vmov	d0, sl, fp
 800adfa:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 800adfe:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800ae02:	f003 fe33 	bl	800ea6c <__ulp>
 800ae06:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800ae0a:	ec53 2b10 	vmov	r2, r3, d0
 800ae0e:	f7f5 fbf3 	bl	80005f8 <__aeabi_dmul>
 800ae12:	4652      	mov	r2, sl
 800ae14:	465b      	mov	r3, fp
 800ae16:	f7f5 fa39 	bl	800028c <__adddf3>
 800ae1a:	460b      	mov	r3, r1
 800ae1c:	4981      	ldr	r1, [pc, #516]	; (800b024 <_strtod_l+0xbfc>)
 800ae1e:	4a83      	ldr	r2, [pc, #524]	; (800b02c <_strtod_l+0xc04>)
 800ae20:	4019      	ands	r1, r3
 800ae22:	4291      	cmp	r1, r2
 800ae24:	4682      	mov	sl, r0
 800ae26:	d95e      	bls.n	800aee6 <_strtod_l+0xabe>
 800ae28:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ae2a:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800ae2e:	4293      	cmp	r3, r2
 800ae30:	d103      	bne.n	800ae3a <_strtod_l+0xa12>
 800ae32:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ae34:	3301      	adds	r3, #1
 800ae36:	f43f ad43 	beq.w	800a8c0 <_strtod_l+0x498>
 800ae3a:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 800b038 <_strtod_l+0xc10>
 800ae3e:	f04f 3aff 	mov.w	sl, #4294967295
 800ae42:	991e      	ldr	r1, [sp, #120]	; 0x78
 800ae44:	4620      	mov	r0, r4
 800ae46:	f003 fb18 	bl	800e47a <_Bfree>
 800ae4a:	9907      	ldr	r1, [sp, #28]
 800ae4c:	4620      	mov	r0, r4
 800ae4e:	f003 fb14 	bl	800e47a <_Bfree>
 800ae52:	4631      	mov	r1, r6
 800ae54:	4620      	mov	r0, r4
 800ae56:	f003 fb10 	bl	800e47a <_Bfree>
 800ae5a:	4629      	mov	r1, r5
 800ae5c:	4620      	mov	r0, r4
 800ae5e:	f003 fb0c 	bl	800e47a <_Bfree>
 800ae62:	e613      	b.n	800aa8c <_strtod_l+0x664>
 800ae64:	f1ba 0f00 	cmp.w	sl, #0
 800ae68:	d11b      	bne.n	800aea2 <_strtod_l+0xa7a>
 800ae6a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ae6e:	b9f3      	cbnz	r3, 800aeae <_strtod_l+0xa86>
 800ae70:	4b6b      	ldr	r3, [pc, #428]	; (800b020 <_strtod_l+0xbf8>)
 800ae72:	2200      	movs	r2, #0
 800ae74:	4640      	mov	r0, r8
 800ae76:	4649      	mov	r1, r9
 800ae78:	f7f5 fe30 	bl	8000adc <__aeabi_dcmplt>
 800ae7c:	b9d0      	cbnz	r0, 800aeb4 <_strtod_l+0xa8c>
 800ae7e:	4640      	mov	r0, r8
 800ae80:	4649      	mov	r1, r9
 800ae82:	4b6b      	ldr	r3, [pc, #428]	; (800b030 <_strtod_l+0xc08>)
 800ae84:	2200      	movs	r2, #0
 800ae86:	f7f5 fbb7 	bl	80005f8 <__aeabi_dmul>
 800ae8a:	4680      	mov	r8, r0
 800ae8c:	4689      	mov	r9, r1
 800ae8e:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800ae92:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 800ae96:	931b      	str	r3, [sp, #108]	; 0x6c
 800ae98:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 800ae9c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800aea0:	e79b      	b.n	800adda <_strtod_l+0x9b2>
 800aea2:	f1ba 0f01 	cmp.w	sl, #1
 800aea6:	d102      	bne.n	800aeae <_strtod_l+0xa86>
 800aea8:	2f00      	cmp	r7, #0
 800aeaa:	f43f ad7e 	beq.w	800a9aa <_strtod_l+0x582>
 800aeae:	4b61      	ldr	r3, [pc, #388]	; (800b034 <_strtod_l+0xc0c>)
 800aeb0:	2200      	movs	r2, #0
 800aeb2:	e78c      	b.n	800adce <_strtod_l+0x9a6>
 800aeb4:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800b030 <_strtod_l+0xc08>
 800aeb8:	f04f 0800 	mov.w	r8, #0
 800aebc:	e7e7      	b.n	800ae8e <_strtod_l+0xa66>
 800aebe:	4b5c      	ldr	r3, [pc, #368]	; (800b030 <_strtod_l+0xc08>)
 800aec0:	4640      	mov	r0, r8
 800aec2:	4649      	mov	r1, r9
 800aec4:	2200      	movs	r2, #0
 800aec6:	f7f5 fb97 	bl	80005f8 <__aeabi_dmul>
 800aeca:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800aecc:	4680      	mov	r8, r0
 800aece:	4689      	mov	r9, r1
 800aed0:	b933      	cbnz	r3, 800aee0 <_strtod_l+0xab8>
 800aed2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800aed6:	9012      	str	r0, [sp, #72]	; 0x48
 800aed8:	9313      	str	r3, [sp, #76]	; 0x4c
 800aeda:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800aede:	e7dd      	b.n	800ae9c <_strtod_l+0xa74>
 800aee0:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 800aee4:	e7f9      	b.n	800aeda <_strtod_l+0xab2>
 800aee6:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800aeea:	9b04      	ldr	r3, [sp, #16]
 800aeec:	2b00      	cmp	r3, #0
 800aeee:	d1a8      	bne.n	800ae42 <_strtod_l+0xa1a>
 800aef0:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800aef4:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800aef6:	0d1b      	lsrs	r3, r3, #20
 800aef8:	051b      	lsls	r3, r3, #20
 800aefa:	429a      	cmp	r2, r3
 800aefc:	d1a1      	bne.n	800ae42 <_strtod_l+0xa1a>
 800aefe:	4640      	mov	r0, r8
 800af00:	4649      	mov	r1, r9
 800af02:	f7f5 fed9 	bl	8000cb8 <__aeabi_d2lz>
 800af06:	f7f5 fb49 	bl	800059c <__aeabi_l2d>
 800af0a:	4602      	mov	r2, r0
 800af0c:	460b      	mov	r3, r1
 800af0e:	4640      	mov	r0, r8
 800af10:	4649      	mov	r1, r9
 800af12:	f7f5 f9b9 	bl	8000288 <__aeabi_dsub>
 800af16:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800af18:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800af1c:	ea43 030a 	orr.w	r3, r3, sl
 800af20:	4313      	orrs	r3, r2
 800af22:	4680      	mov	r8, r0
 800af24:	4689      	mov	r9, r1
 800af26:	d053      	beq.n	800afd0 <_strtod_l+0xba8>
 800af28:	a335      	add	r3, pc, #212	; (adr r3, 800b000 <_strtod_l+0xbd8>)
 800af2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af2e:	f7f5 fdd5 	bl	8000adc <__aeabi_dcmplt>
 800af32:	2800      	cmp	r0, #0
 800af34:	f47f acce 	bne.w	800a8d4 <_strtod_l+0x4ac>
 800af38:	a333      	add	r3, pc, #204	; (adr r3, 800b008 <_strtod_l+0xbe0>)
 800af3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af3e:	4640      	mov	r0, r8
 800af40:	4649      	mov	r1, r9
 800af42:	f7f5 fde9 	bl	8000b18 <__aeabi_dcmpgt>
 800af46:	2800      	cmp	r0, #0
 800af48:	f43f af7b 	beq.w	800ae42 <_strtod_l+0xa1a>
 800af4c:	e4c2      	b.n	800a8d4 <_strtod_l+0x4ac>
 800af4e:	9b04      	ldr	r3, [sp, #16]
 800af50:	b333      	cbz	r3, 800afa0 <_strtod_l+0xb78>
 800af52:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800af54:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800af58:	d822      	bhi.n	800afa0 <_strtod_l+0xb78>
 800af5a:	a32d      	add	r3, pc, #180	; (adr r3, 800b010 <_strtod_l+0xbe8>)
 800af5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af60:	4640      	mov	r0, r8
 800af62:	4649      	mov	r1, r9
 800af64:	f7f5 fdc4 	bl	8000af0 <__aeabi_dcmple>
 800af68:	b1a0      	cbz	r0, 800af94 <_strtod_l+0xb6c>
 800af6a:	4649      	mov	r1, r9
 800af6c:	4640      	mov	r0, r8
 800af6e:	f7f5 fe1b 	bl	8000ba8 <__aeabi_d2uiz>
 800af72:	2801      	cmp	r0, #1
 800af74:	bf38      	it	cc
 800af76:	2001      	movcc	r0, #1
 800af78:	f7f5 fac4 	bl	8000504 <__aeabi_ui2d>
 800af7c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800af7e:	4680      	mov	r8, r0
 800af80:	4689      	mov	r9, r1
 800af82:	bb13      	cbnz	r3, 800afca <_strtod_l+0xba2>
 800af84:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800af88:	9014      	str	r0, [sp, #80]	; 0x50
 800af8a:	9315      	str	r3, [sp, #84]	; 0x54
 800af8c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800af90:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800af94:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800af96:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800af98:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800af9c:	1a9b      	subs	r3, r3, r2
 800af9e:	930d      	str	r3, [sp, #52]	; 0x34
 800afa0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800afa4:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800afa8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800afac:	f003 fd5e 	bl	800ea6c <__ulp>
 800afb0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800afb4:	ec53 2b10 	vmov	r2, r3, d0
 800afb8:	f7f5 fb1e 	bl	80005f8 <__aeabi_dmul>
 800afbc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800afc0:	f7f5 f964 	bl	800028c <__adddf3>
 800afc4:	4682      	mov	sl, r0
 800afc6:	468b      	mov	fp, r1
 800afc8:	e78f      	b.n	800aeea <_strtod_l+0xac2>
 800afca:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 800afce:	e7dd      	b.n	800af8c <_strtod_l+0xb64>
 800afd0:	a311      	add	r3, pc, #68	; (adr r3, 800b018 <_strtod_l+0xbf0>)
 800afd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afd6:	f7f5 fd81 	bl	8000adc <__aeabi_dcmplt>
 800afda:	e7b4      	b.n	800af46 <_strtod_l+0xb1e>
 800afdc:	2300      	movs	r3, #0
 800afde:	930e      	str	r3, [sp, #56]	; 0x38
 800afe0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800afe2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800afe4:	6013      	str	r3, [r2, #0]
 800afe6:	f7ff ba65 	b.w	800a4b4 <_strtod_l+0x8c>
 800afea:	2b65      	cmp	r3, #101	; 0x65
 800afec:	f43f ab5d 	beq.w	800a6aa <_strtod_l+0x282>
 800aff0:	2b45      	cmp	r3, #69	; 0x45
 800aff2:	f43f ab5a 	beq.w	800a6aa <_strtod_l+0x282>
 800aff6:	2201      	movs	r2, #1
 800aff8:	f7ff bb92 	b.w	800a720 <_strtod_l+0x2f8>
 800affc:	f3af 8000 	nop.w
 800b000:	94a03595 	.word	0x94a03595
 800b004:	3fdfffff 	.word	0x3fdfffff
 800b008:	35afe535 	.word	0x35afe535
 800b00c:	3fe00000 	.word	0x3fe00000
 800b010:	ffc00000 	.word	0xffc00000
 800b014:	41dfffff 	.word	0x41dfffff
 800b018:	94a03595 	.word	0x94a03595
 800b01c:	3fcfffff 	.word	0x3fcfffff
 800b020:	3ff00000 	.word	0x3ff00000
 800b024:	7ff00000 	.word	0x7ff00000
 800b028:	7fe00000 	.word	0x7fe00000
 800b02c:	7c9fffff 	.word	0x7c9fffff
 800b030:	3fe00000 	.word	0x3fe00000
 800b034:	bff00000 	.word	0xbff00000
 800b038:	7fefffff 	.word	0x7fefffff

0800b03c <_strtod_r>:
 800b03c:	4b01      	ldr	r3, [pc, #4]	; (800b044 <_strtod_r+0x8>)
 800b03e:	f7ff b9f3 	b.w	800a428 <_strtod_l>
 800b042:	bf00      	nop
 800b044:	2000062c 	.word	0x2000062c

0800b048 <_strtol_l.isra.0>:
 800b048:	2b01      	cmp	r3, #1
 800b04a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b04e:	d001      	beq.n	800b054 <_strtol_l.isra.0+0xc>
 800b050:	2b24      	cmp	r3, #36	; 0x24
 800b052:	d906      	bls.n	800b062 <_strtol_l.isra.0+0x1a>
 800b054:	f7fd f824 	bl	80080a0 <__errno>
 800b058:	2316      	movs	r3, #22
 800b05a:	6003      	str	r3, [r0, #0]
 800b05c:	2000      	movs	r0, #0
 800b05e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b062:	4f3a      	ldr	r7, [pc, #232]	; (800b14c <_strtol_l.isra.0+0x104>)
 800b064:	468e      	mov	lr, r1
 800b066:	4676      	mov	r6, lr
 800b068:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800b06c:	5de5      	ldrb	r5, [r4, r7]
 800b06e:	f015 0508 	ands.w	r5, r5, #8
 800b072:	d1f8      	bne.n	800b066 <_strtol_l.isra.0+0x1e>
 800b074:	2c2d      	cmp	r4, #45	; 0x2d
 800b076:	d134      	bne.n	800b0e2 <_strtol_l.isra.0+0x9a>
 800b078:	f89e 4000 	ldrb.w	r4, [lr]
 800b07c:	f04f 0801 	mov.w	r8, #1
 800b080:	f106 0e02 	add.w	lr, r6, #2
 800b084:	2b00      	cmp	r3, #0
 800b086:	d05c      	beq.n	800b142 <_strtol_l.isra.0+0xfa>
 800b088:	2b10      	cmp	r3, #16
 800b08a:	d10c      	bne.n	800b0a6 <_strtol_l.isra.0+0x5e>
 800b08c:	2c30      	cmp	r4, #48	; 0x30
 800b08e:	d10a      	bne.n	800b0a6 <_strtol_l.isra.0+0x5e>
 800b090:	f89e 4000 	ldrb.w	r4, [lr]
 800b094:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800b098:	2c58      	cmp	r4, #88	; 0x58
 800b09a:	d14d      	bne.n	800b138 <_strtol_l.isra.0+0xf0>
 800b09c:	f89e 4001 	ldrb.w	r4, [lr, #1]
 800b0a0:	2310      	movs	r3, #16
 800b0a2:	f10e 0e02 	add.w	lr, lr, #2
 800b0a6:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 800b0aa:	f10c 3cff 	add.w	ip, ip, #4294967295
 800b0ae:	2600      	movs	r6, #0
 800b0b0:	fbbc f9f3 	udiv	r9, ip, r3
 800b0b4:	4635      	mov	r5, r6
 800b0b6:	fb03 ca19 	mls	sl, r3, r9, ip
 800b0ba:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800b0be:	2f09      	cmp	r7, #9
 800b0c0:	d818      	bhi.n	800b0f4 <_strtol_l.isra.0+0xac>
 800b0c2:	463c      	mov	r4, r7
 800b0c4:	42a3      	cmp	r3, r4
 800b0c6:	dd24      	ble.n	800b112 <_strtol_l.isra.0+0xca>
 800b0c8:	2e00      	cmp	r6, #0
 800b0ca:	db1f      	blt.n	800b10c <_strtol_l.isra.0+0xc4>
 800b0cc:	45a9      	cmp	r9, r5
 800b0ce:	d31d      	bcc.n	800b10c <_strtol_l.isra.0+0xc4>
 800b0d0:	d101      	bne.n	800b0d6 <_strtol_l.isra.0+0x8e>
 800b0d2:	45a2      	cmp	sl, r4
 800b0d4:	db1a      	blt.n	800b10c <_strtol_l.isra.0+0xc4>
 800b0d6:	fb05 4503 	mla	r5, r5, r3, r4
 800b0da:	2601      	movs	r6, #1
 800b0dc:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800b0e0:	e7eb      	b.n	800b0ba <_strtol_l.isra.0+0x72>
 800b0e2:	2c2b      	cmp	r4, #43	; 0x2b
 800b0e4:	bf08      	it	eq
 800b0e6:	f89e 4000 	ldrbeq.w	r4, [lr]
 800b0ea:	46a8      	mov	r8, r5
 800b0ec:	bf08      	it	eq
 800b0ee:	f106 0e02 	addeq.w	lr, r6, #2
 800b0f2:	e7c7      	b.n	800b084 <_strtol_l.isra.0+0x3c>
 800b0f4:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 800b0f8:	2f19      	cmp	r7, #25
 800b0fa:	d801      	bhi.n	800b100 <_strtol_l.isra.0+0xb8>
 800b0fc:	3c37      	subs	r4, #55	; 0x37
 800b0fe:	e7e1      	b.n	800b0c4 <_strtol_l.isra.0+0x7c>
 800b100:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800b104:	2f19      	cmp	r7, #25
 800b106:	d804      	bhi.n	800b112 <_strtol_l.isra.0+0xca>
 800b108:	3c57      	subs	r4, #87	; 0x57
 800b10a:	e7db      	b.n	800b0c4 <_strtol_l.isra.0+0x7c>
 800b10c:	f04f 36ff 	mov.w	r6, #4294967295
 800b110:	e7e4      	b.n	800b0dc <_strtol_l.isra.0+0x94>
 800b112:	2e00      	cmp	r6, #0
 800b114:	da05      	bge.n	800b122 <_strtol_l.isra.0+0xda>
 800b116:	2322      	movs	r3, #34	; 0x22
 800b118:	6003      	str	r3, [r0, #0]
 800b11a:	4665      	mov	r5, ip
 800b11c:	b942      	cbnz	r2, 800b130 <_strtol_l.isra.0+0xe8>
 800b11e:	4628      	mov	r0, r5
 800b120:	e79d      	b.n	800b05e <_strtol_l.isra.0+0x16>
 800b122:	f1b8 0f00 	cmp.w	r8, #0
 800b126:	d000      	beq.n	800b12a <_strtol_l.isra.0+0xe2>
 800b128:	426d      	negs	r5, r5
 800b12a:	2a00      	cmp	r2, #0
 800b12c:	d0f7      	beq.n	800b11e <_strtol_l.isra.0+0xd6>
 800b12e:	b10e      	cbz	r6, 800b134 <_strtol_l.isra.0+0xec>
 800b130:	f10e 31ff 	add.w	r1, lr, #4294967295
 800b134:	6011      	str	r1, [r2, #0]
 800b136:	e7f2      	b.n	800b11e <_strtol_l.isra.0+0xd6>
 800b138:	2430      	movs	r4, #48	; 0x30
 800b13a:	2b00      	cmp	r3, #0
 800b13c:	d1b3      	bne.n	800b0a6 <_strtol_l.isra.0+0x5e>
 800b13e:	2308      	movs	r3, #8
 800b140:	e7b1      	b.n	800b0a6 <_strtol_l.isra.0+0x5e>
 800b142:	2c30      	cmp	r4, #48	; 0x30
 800b144:	d0a4      	beq.n	800b090 <_strtol_l.isra.0+0x48>
 800b146:	230a      	movs	r3, #10
 800b148:	e7ad      	b.n	800b0a6 <_strtol_l.isra.0+0x5e>
 800b14a:	bf00      	nop
 800b14c:	080106ed 	.word	0x080106ed

0800b150 <_strtol_r>:
 800b150:	f7ff bf7a 	b.w	800b048 <_strtol_l.isra.0>

0800b154 <_strtoll_l.isra.0>:
 800b154:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b158:	b087      	sub	sp, #28
 800b15a:	4691      	mov	r9, r2
 800b15c:	4a47      	ldr	r2, [pc, #284]	; (800b27c <_strtoll_l.isra.0+0x128>)
 800b15e:	9005      	str	r0, [sp, #20]
 800b160:	4688      	mov	r8, r1
 800b162:	461f      	mov	r7, r3
 800b164:	460d      	mov	r5, r1
 800b166:	462b      	mov	r3, r5
 800b168:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b16c:	5ca6      	ldrb	r6, [r4, r2]
 800b16e:	f016 0608 	ands.w	r6, r6, #8
 800b172:	d1f8      	bne.n	800b166 <_strtoll_l.isra.0+0x12>
 800b174:	2c2d      	cmp	r4, #45	; 0x2d
 800b176:	d147      	bne.n	800b208 <_strtoll_l.isra.0+0xb4>
 800b178:	782c      	ldrb	r4, [r5, #0]
 800b17a:	2601      	movs	r6, #1
 800b17c:	1c9d      	adds	r5, r3, #2
 800b17e:	2f00      	cmp	r7, #0
 800b180:	d077      	beq.n	800b272 <_strtoll_l.isra.0+0x11e>
 800b182:	2f10      	cmp	r7, #16
 800b184:	d109      	bne.n	800b19a <_strtoll_l.isra.0+0x46>
 800b186:	2c30      	cmp	r4, #48	; 0x30
 800b188:	d107      	bne.n	800b19a <_strtoll_l.isra.0+0x46>
 800b18a:	782b      	ldrb	r3, [r5, #0]
 800b18c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800b190:	2b58      	cmp	r3, #88	; 0x58
 800b192:	d169      	bne.n	800b268 <_strtoll_l.isra.0+0x114>
 800b194:	786c      	ldrb	r4, [r5, #1]
 800b196:	2710      	movs	r7, #16
 800b198:	3502      	adds	r5, #2
 800b19a:	f04f 32ff 	mov.w	r2, #4294967295
 800b19e:	1990      	adds	r0, r2, r6
 800b1a0:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800b1a4:	ea4f 7be7 	mov.w	fp, r7, asr #31
 800b1a8:	eb43 71e6 	adc.w	r1, r3, r6, asr #31
 800b1ac:	463a      	mov	r2, r7
 800b1ae:	465b      	mov	r3, fp
 800b1b0:	e9cd 0100 	strd	r0, r1, [sp]
 800b1b4:	f7f5 fd68 	bl	8000c88 <__aeabi_uldivmod>
 800b1b8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b1bc:	46ba      	mov	sl, r7
 800b1be:	4696      	mov	lr, r2
 800b1c0:	2300      	movs	r3, #0
 800b1c2:	2000      	movs	r0, #0
 800b1c4:	2100      	movs	r1, #0
 800b1c6:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800b1ca:	f1bc 0f09 	cmp.w	ip, #9
 800b1ce:	d820      	bhi.n	800b212 <_strtoll_l.isra.0+0xbe>
 800b1d0:	4664      	mov	r4, ip
 800b1d2:	42a7      	cmp	r7, r4
 800b1d4:	dd2e      	ble.n	800b234 <_strtoll_l.isra.0+0xe0>
 800b1d6:	1c5a      	adds	r2, r3, #1
 800b1d8:	d013      	beq.n	800b202 <_strtoll_l.isra.0+0xae>
 800b1da:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b1de:	428b      	cmp	r3, r1
 800b1e0:	bf08      	it	eq
 800b1e2:	4282      	cmpeq	r2, r0
 800b1e4:	d323      	bcc.n	800b22e <_strtoll_l.isra.0+0xda>
 800b1e6:	d101      	bne.n	800b1ec <_strtoll_l.isra.0+0x98>
 800b1e8:	45a6      	cmp	lr, r4
 800b1ea:	db20      	blt.n	800b22e <_strtoll_l.isra.0+0xda>
 800b1ec:	fb0a f301 	mul.w	r3, sl, r1
 800b1f0:	fb00 330b 	mla	r3, r0, fp, r3
 800b1f4:	fbaa 0100 	umull	r0, r1, sl, r0
 800b1f8:	4419      	add	r1, r3
 800b1fa:	1900      	adds	r0, r0, r4
 800b1fc:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 800b200:	2301      	movs	r3, #1
 800b202:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b206:	e7de      	b.n	800b1c6 <_strtoll_l.isra.0+0x72>
 800b208:	2c2b      	cmp	r4, #43	; 0x2b
 800b20a:	bf04      	itt	eq
 800b20c:	782c      	ldrbeq	r4, [r5, #0]
 800b20e:	1c9d      	addeq	r5, r3, #2
 800b210:	e7b5      	b.n	800b17e <_strtoll_l.isra.0+0x2a>
 800b212:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800b216:	f1bc 0f19 	cmp.w	ip, #25
 800b21a:	d801      	bhi.n	800b220 <_strtoll_l.isra.0+0xcc>
 800b21c:	3c37      	subs	r4, #55	; 0x37
 800b21e:	e7d8      	b.n	800b1d2 <_strtoll_l.isra.0+0x7e>
 800b220:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800b224:	f1bc 0f19 	cmp.w	ip, #25
 800b228:	d804      	bhi.n	800b234 <_strtoll_l.isra.0+0xe0>
 800b22a:	3c57      	subs	r4, #87	; 0x57
 800b22c:	e7d1      	b.n	800b1d2 <_strtoll_l.isra.0+0x7e>
 800b22e:	f04f 33ff 	mov.w	r3, #4294967295
 800b232:	e7e6      	b.n	800b202 <_strtoll_l.isra.0+0xae>
 800b234:	1c5a      	adds	r2, r3, #1
 800b236:	d10a      	bne.n	800b24e <_strtoll_l.isra.0+0xfa>
 800b238:	9a05      	ldr	r2, [sp, #20]
 800b23a:	2322      	movs	r3, #34	; 0x22
 800b23c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b240:	6013      	str	r3, [r2, #0]
 800b242:	f1b9 0f00 	cmp.w	r9, #0
 800b246:	d10a      	bne.n	800b25e <_strtoll_l.isra.0+0x10a>
 800b248:	b007      	add	sp, #28
 800b24a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b24e:	b116      	cbz	r6, 800b256 <_strtoll_l.isra.0+0x102>
 800b250:	4240      	negs	r0, r0
 800b252:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800b256:	f1b9 0f00 	cmp.w	r9, #0
 800b25a:	d0f5      	beq.n	800b248 <_strtoll_l.isra.0+0xf4>
 800b25c:	b10b      	cbz	r3, 800b262 <_strtoll_l.isra.0+0x10e>
 800b25e:	f105 38ff 	add.w	r8, r5, #4294967295
 800b262:	f8c9 8000 	str.w	r8, [r9]
 800b266:	e7ef      	b.n	800b248 <_strtoll_l.isra.0+0xf4>
 800b268:	2430      	movs	r4, #48	; 0x30
 800b26a:	2f00      	cmp	r7, #0
 800b26c:	d195      	bne.n	800b19a <_strtoll_l.isra.0+0x46>
 800b26e:	2708      	movs	r7, #8
 800b270:	e793      	b.n	800b19a <_strtoll_l.isra.0+0x46>
 800b272:	2c30      	cmp	r4, #48	; 0x30
 800b274:	d089      	beq.n	800b18a <_strtoll_l.isra.0+0x36>
 800b276:	270a      	movs	r7, #10
 800b278:	e78f      	b.n	800b19a <_strtoll_l.isra.0+0x46>
 800b27a:	bf00      	nop
 800b27c:	080106ed 	.word	0x080106ed

0800b280 <_strtoll_r>:
 800b280:	f7ff bf68 	b.w	800b154 <_strtoll_l.isra.0>

0800b284 <_strtoul_l.isra.0>:
 800b284:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b288:	4e3b      	ldr	r6, [pc, #236]	; (800b378 <_strtoul_l.isra.0+0xf4>)
 800b28a:	4686      	mov	lr, r0
 800b28c:	468c      	mov	ip, r1
 800b28e:	4660      	mov	r0, ip
 800b290:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800b294:	5da5      	ldrb	r5, [r4, r6]
 800b296:	f015 0508 	ands.w	r5, r5, #8
 800b29a:	d1f8      	bne.n	800b28e <_strtoul_l.isra.0+0xa>
 800b29c:	2c2d      	cmp	r4, #45	; 0x2d
 800b29e:	d134      	bne.n	800b30a <_strtoul_l.isra.0+0x86>
 800b2a0:	f89c 4000 	ldrb.w	r4, [ip]
 800b2a4:	f04f 0801 	mov.w	r8, #1
 800b2a8:	f100 0c02 	add.w	ip, r0, #2
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	d05e      	beq.n	800b36e <_strtoul_l.isra.0+0xea>
 800b2b0:	2b10      	cmp	r3, #16
 800b2b2:	d10c      	bne.n	800b2ce <_strtoul_l.isra.0+0x4a>
 800b2b4:	2c30      	cmp	r4, #48	; 0x30
 800b2b6:	d10a      	bne.n	800b2ce <_strtoul_l.isra.0+0x4a>
 800b2b8:	f89c 0000 	ldrb.w	r0, [ip]
 800b2bc:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800b2c0:	2858      	cmp	r0, #88	; 0x58
 800b2c2:	d14f      	bne.n	800b364 <_strtoul_l.isra.0+0xe0>
 800b2c4:	f89c 4001 	ldrb.w	r4, [ip, #1]
 800b2c8:	2310      	movs	r3, #16
 800b2ca:	f10c 0c02 	add.w	ip, ip, #2
 800b2ce:	f04f 37ff 	mov.w	r7, #4294967295
 800b2d2:	2500      	movs	r5, #0
 800b2d4:	fbb7 f7f3 	udiv	r7, r7, r3
 800b2d8:	fb03 f907 	mul.w	r9, r3, r7
 800b2dc:	ea6f 0909 	mvn.w	r9, r9
 800b2e0:	4628      	mov	r0, r5
 800b2e2:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 800b2e6:	2e09      	cmp	r6, #9
 800b2e8:	d818      	bhi.n	800b31c <_strtoul_l.isra.0+0x98>
 800b2ea:	4634      	mov	r4, r6
 800b2ec:	42a3      	cmp	r3, r4
 800b2ee:	dd24      	ble.n	800b33a <_strtoul_l.isra.0+0xb6>
 800b2f0:	2d00      	cmp	r5, #0
 800b2f2:	db1f      	blt.n	800b334 <_strtoul_l.isra.0+0xb0>
 800b2f4:	4287      	cmp	r7, r0
 800b2f6:	d31d      	bcc.n	800b334 <_strtoul_l.isra.0+0xb0>
 800b2f8:	d101      	bne.n	800b2fe <_strtoul_l.isra.0+0x7a>
 800b2fa:	45a1      	cmp	r9, r4
 800b2fc:	db1a      	blt.n	800b334 <_strtoul_l.isra.0+0xb0>
 800b2fe:	fb00 4003 	mla	r0, r0, r3, r4
 800b302:	2501      	movs	r5, #1
 800b304:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800b308:	e7eb      	b.n	800b2e2 <_strtoul_l.isra.0+0x5e>
 800b30a:	2c2b      	cmp	r4, #43	; 0x2b
 800b30c:	bf08      	it	eq
 800b30e:	f89c 4000 	ldrbeq.w	r4, [ip]
 800b312:	46a8      	mov	r8, r5
 800b314:	bf08      	it	eq
 800b316:	f100 0c02 	addeq.w	ip, r0, #2
 800b31a:	e7c7      	b.n	800b2ac <_strtoul_l.isra.0+0x28>
 800b31c:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 800b320:	2e19      	cmp	r6, #25
 800b322:	d801      	bhi.n	800b328 <_strtoul_l.isra.0+0xa4>
 800b324:	3c37      	subs	r4, #55	; 0x37
 800b326:	e7e1      	b.n	800b2ec <_strtoul_l.isra.0+0x68>
 800b328:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 800b32c:	2e19      	cmp	r6, #25
 800b32e:	d804      	bhi.n	800b33a <_strtoul_l.isra.0+0xb6>
 800b330:	3c57      	subs	r4, #87	; 0x57
 800b332:	e7db      	b.n	800b2ec <_strtoul_l.isra.0+0x68>
 800b334:	f04f 35ff 	mov.w	r5, #4294967295
 800b338:	e7e4      	b.n	800b304 <_strtoul_l.isra.0+0x80>
 800b33a:	2d00      	cmp	r5, #0
 800b33c:	da07      	bge.n	800b34e <_strtoul_l.isra.0+0xca>
 800b33e:	2322      	movs	r3, #34	; 0x22
 800b340:	f8ce 3000 	str.w	r3, [lr]
 800b344:	f04f 30ff 	mov.w	r0, #4294967295
 800b348:	b942      	cbnz	r2, 800b35c <_strtoul_l.isra.0+0xd8>
 800b34a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b34e:	f1b8 0f00 	cmp.w	r8, #0
 800b352:	d000      	beq.n	800b356 <_strtoul_l.isra.0+0xd2>
 800b354:	4240      	negs	r0, r0
 800b356:	2a00      	cmp	r2, #0
 800b358:	d0f7      	beq.n	800b34a <_strtoul_l.isra.0+0xc6>
 800b35a:	b10d      	cbz	r5, 800b360 <_strtoul_l.isra.0+0xdc>
 800b35c:	f10c 31ff 	add.w	r1, ip, #4294967295
 800b360:	6011      	str	r1, [r2, #0]
 800b362:	e7f2      	b.n	800b34a <_strtoul_l.isra.0+0xc6>
 800b364:	2430      	movs	r4, #48	; 0x30
 800b366:	2b00      	cmp	r3, #0
 800b368:	d1b1      	bne.n	800b2ce <_strtoul_l.isra.0+0x4a>
 800b36a:	2308      	movs	r3, #8
 800b36c:	e7af      	b.n	800b2ce <_strtoul_l.isra.0+0x4a>
 800b36e:	2c30      	cmp	r4, #48	; 0x30
 800b370:	d0a2      	beq.n	800b2b8 <_strtoul_l.isra.0+0x34>
 800b372:	230a      	movs	r3, #10
 800b374:	e7ab      	b.n	800b2ce <_strtoul_l.isra.0+0x4a>
 800b376:	bf00      	nop
 800b378:	080106ed 	.word	0x080106ed

0800b37c <_strtoul_r>:
 800b37c:	f7ff bf82 	b.w	800b284 <_strtoul_l.isra.0>

0800b380 <_strtoull_l.isra.0>:
 800b380:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b384:	b085      	sub	sp, #20
 800b386:	4691      	mov	r9, r2
 800b388:	4a49      	ldr	r2, [pc, #292]	; (800b4b0 <_strtoull_l.isra.0+0x130>)
 800b38a:	9003      	str	r0, [sp, #12]
 800b38c:	4688      	mov	r8, r1
 800b38e:	461e      	mov	r6, r3
 800b390:	460d      	mov	r5, r1
 800b392:	462b      	mov	r3, r5
 800b394:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b398:	5ca7      	ldrb	r7, [r4, r2]
 800b39a:	f017 0708 	ands.w	r7, r7, #8
 800b39e:	d1f8      	bne.n	800b392 <_strtoull_l.isra.0+0x12>
 800b3a0:	2c2d      	cmp	r4, #45	; 0x2d
 800b3a2:	d14a      	bne.n	800b43a <_strtoull_l.isra.0+0xba>
 800b3a4:	782c      	ldrb	r4, [r5, #0]
 800b3a6:	2701      	movs	r7, #1
 800b3a8:	1c9d      	adds	r5, r3, #2
 800b3aa:	2e00      	cmp	r6, #0
 800b3ac:	d07c      	beq.n	800b4a8 <_strtoull_l.isra.0+0x128>
 800b3ae:	2e10      	cmp	r6, #16
 800b3b0:	d109      	bne.n	800b3c6 <_strtoull_l.isra.0+0x46>
 800b3b2:	2c30      	cmp	r4, #48	; 0x30
 800b3b4:	d107      	bne.n	800b3c6 <_strtoull_l.isra.0+0x46>
 800b3b6:	782b      	ldrb	r3, [r5, #0]
 800b3b8:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800b3bc:	2b58      	cmp	r3, #88	; 0x58
 800b3be:	d16e      	bne.n	800b49e <_strtoull_l.isra.0+0x11e>
 800b3c0:	786c      	ldrb	r4, [r5, #1]
 800b3c2:	2610      	movs	r6, #16
 800b3c4:	3502      	adds	r5, #2
 800b3c6:	ea4f 7be6 	mov.w	fp, r6, asr #31
 800b3ca:	4632      	mov	r2, r6
 800b3cc:	465b      	mov	r3, fp
 800b3ce:	f04f 30ff 	mov.w	r0, #4294967295
 800b3d2:	f04f 31ff 	mov.w	r1, #4294967295
 800b3d6:	f7f5 fc57 	bl	8000c88 <__aeabi_uldivmod>
 800b3da:	e9cd 0100 	strd	r0, r1, [sp]
 800b3de:	4632      	mov	r2, r6
 800b3e0:	465b      	mov	r3, fp
 800b3e2:	f04f 30ff 	mov.w	r0, #4294967295
 800b3e6:	f04f 31ff 	mov.w	r1, #4294967295
 800b3ea:	f7f5 fc4d 	bl	8000c88 <__aeabi_uldivmod>
 800b3ee:	46b2      	mov	sl, r6
 800b3f0:	4696      	mov	lr, r2
 800b3f2:	2300      	movs	r3, #0
 800b3f4:	2000      	movs	r0, #0
 800b3f6:	2100      	movs	r1, #0
 800b3f8:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800b3fc:	f1bc 0f09 	cmp.w	ip, #9
 800b400:	d820      	bhi.n	800b444 <_strtoull_l.isra.0+0xc4>
 800b402:	4664      	mov	r4, ip
 800b404:	42a6      	cmp	r6, r4
 800b406:	dd2e      	ble.n	800b466 <_strtoull_l.isra.0+0xe6>
 800b408:	2b00      	cmp	r3, #0
 800b40a:	db29      	blt.n	800b460 <_strtoull_l.isra.0+0xe0>
 800b40c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b410:	428b      	cmp	r3, r1
 800b412:	bf08      	it	eq
 800b414:	4282      	cmpeq	r2, r0
 800b416:	d323      	bcc.n	800b460 <_strtoull_l.isra.0+0xe0>
 800b418:	d101      	bne.n	800b41e <_strtoull_l.isra.0+0x9e>
 800b41a:	45a6      	cmp	lr, r4
 800b41c:	db20      	blt.n	800b460 <_strtoull_l.isra.0+0xe0>
 800b41e:	fb0a f301 	mul.w	r3, sl, r1
 800b422:	fb00 330b 	mla	r3, r0, fp, r3
 800b426:	fbaa 0100 	umull	r0, r1, sl, r0
 800b42a:	4419      	add	r1, r3
 800b42c:	1900      	adds	r0, r0, r4
 800b42e:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 800b432:	2301      	movs	r3, #1
 800b434:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b438:	e7de      	b.n	800b3f8 <_strtoull_l.isra.0+0x78>
 800b43a:	2c2b      	cmp	r4, #43	; 0x2b
 800b43c:	bf04      	itt	eq
 800b43e:	782c      	ldrbeq	r4, [r5, #0]
 800b440:	1c9d      	addeq	r5, r3, #2
 800b442:	e7b2      	b.n	800b3aa <_strtoull_l.isra.0+0x2a>
 800b444:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800b448:	f1bc 0f19 	cmp.w	ip, #25
 800b44c:	d801      	bhi.n	800b452 <_strtoull_l.isra.0+0xd2>
 800b44e:	3c37      	subs	r4, #55	; 0x37
 800b450:	e7d8      	b.n	800b404 <_strtoull_l.isra.0+0x84>
 800b452:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800b456:	f1bc 0f19 	cmp.w	ip, #25
 800b45a:	d804      	bhi.n	800b466 <_strtoull_l.isra.0+0xe6>
 800b45c:	3c57      	subs	r4, #87	; 0x57
 800b45e:	e7d1      	b.n	800b404 <_strtoull_l.isra.0+0x84>
 800b460:	f04f 33ff 	mov.w	r3, #4294967295
 800b464:	e7e6      	b.n	800b434 <_strtoull_l.isra.0+0xb4>
 800b466:	2b00      	cmp	r3, #0
 800b468:	da0c      	bge.n	800b484 <_strtoull_l.isra.0+0x104>
 800b46a:	9a03      	ldr	r2, [sp, #12]
 800b46c:	2322      	movs	r3, #34	; 0x22
 800b46e:	6013      	str	r3, [r2, #0]
 800b470:	f04f 30ff 	mov.w	r0, #4294967295
 800b474:	f04f 31ff 	mov.w	r1, #4294967295
 800b478:	f1b9 0f00 	cmp.w	r9, #0
 800b47c:	d10a      	bne.n	800b494 <_strtoull_l.isra.0+0x114>
 800b47e:	b005      	add	sp, #20
 800b480:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b484:	b117      	cbz	r7, 800b48c <_strtoull_l.isra.0+0x10c>
 800b486:	4240      	negs	r0, r0
 800b488:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800b48c:	f1b9 0f00 	cmp.w	r9, #0
 800b490:	d0f5      	beq.n	800b47e <_strtoull_l.isra.0+0xfe>
 800b492:	b10b      	cbz	r3, 800b498 <_strtoull_l.isra.0+0x118>
 800b494:	f105 38ff 	add.w	r8, r5, #4294967295
 800b498:	f8c9 8000 	str.w	r8, [r9]
 800b49c:	e7ef      	b.n	800b47e <_strtoull_l.isra.0+0xfe>
 800b49e:	2430      	movs	r4, #48	; 0x30
 800b4a0:	2e00      	cmp	r6, #0
 800b4a2:	d190      	bne.n	800b3c6 <_strtoull_l.isra.0+0x46>
 800b4a4:	2608      	movs	r6, #8
 800b4a6:	e78e      	b.n	800b3c6 <_strtoull_l.isra.0+0x46>
 800b4a8:	2c30      	cmp	r4, #48	; 0x30
 800b4aa:	d084      	beq.n	800b3b6 <_strtoull_l.isra.0+0x36>
 800b4ac:	260a      	movs	r6, #10
 800b4ae:	e78a      	b.n	800b3c6 <_strtoull_l.isra.0+0x46>
 800b4b0:	080106ed 	.word	0x080106ed

0800b4b4 <_strtoull_r>:
 800b4b4:	f7ff bf64 	b.w	800b380 <_strtoull_l.isra.0>

0800b4b8 <_sungetc_r>:
 800b4b8:	b538      	push	{r3, r4, r5, lr}
 800b4ba:	1c4b      	adds	r3, r1, #1
 800b4bc:	4614      	mov	r4, r2
 800b4be:	d103      	bne.n	800b4c8 <_sungetc_r+0x10>
 800b4c0:	f04f 35ff 	mov.w	r5, #4294967295
 800b4c4:	4628      	mov	r0, r5
 800b4c6:	bd38      	pop	{r3, r4, r5, pc}
 800b4c8:	8993      	ldrh	r3, [r2, #12]
 800b4ca:	f023 0320 	bic.w	r3, r3, #32
 800b4ce:	8193      	strh	r3, [r2, #12]
 800b4d0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800b4d2:	6852      	ldr	r2, [r2, #4]
 800b4d4:	b2cd      	uxtb	r5, r1
 800b4d6:	b18b      	cbz	r3, 800b4fc <_sungetc_r+0x44>
 800b4d8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b4da:	4293      	cmp	r3, r2
 800b4dc:	dd08      	ble.n	800b4f0 <_sungetc_r+0x38>
 800b4de:	6823      	ldr	r3, [r4, #0]
 800b4e0:	1e5a      	subs	r2, r3, #1
 800b4e2:	6022      	str	r2, [r4, #0]
 800b4e4:	f803 5c01 	strb.w	r5, [r3, #-1]
 800b4e8:	6863      	ldr	r3, [r4, #4]
 800b4ea:	3301      	adds	r3, #1
 800b4ec:	6063      	str	r3, [r4, #4]
 800b4ee:	e7e9      	b.n	800b4c4 <_sungetc_r+0xc>
 800b4f0:	4621      	mov	r1, r4
 800b4f2:	f001 fa62 	bl	800c9ba <__submore>
 800b4f6:	2800      	cmp	r0, #0
 800b4f8:	d0f1      	beq.n	800b4de <_sungetc_r+0x26>
 800b4fa:	e7e1      	b.n	800b4c0 <_sungetc_r+0x8>
 800b4fc:	6921      	ldr	r1, [r4, #16]
 800b4fe:	6823      	ldr	r3, [r4, #0]
 800b500:	b151      	cbz	r1, 800b518 <_sungetc_r+0x60>
 800b502:	4299      	cmp	r1, r3
 800b504:	d208      	bcs.n	800b518 <_sungetc_r+0x60>
 800b506:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800b50a:	42a9      	cmp	r1, r5
 800b50c:	d104      	bne.n	800b518 <_sungetc_r+0x60>
 800b50e:	3b01      	subs	r3, #1
 800b510:	3201      	adds	r2, #1
 800b512:	6023      	str	r3, [r4, #0]
 800b514:	6062      	str	r2, [r4, #4]
 800b516:	e7d5      	b.n	800b4c4 <_sungetc_r+0xc>
 800b518:	e9c4 320e 	strd	r3, r2, [r4, #56]	; 0x38
 800b51c:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800b520:	6323      	str	r3, [r4, #48]	; 0x30
 800b522:	2303      	movs	r3, #3
 800b524:	6363      	str	r3, [r4, #52]	; 0x34
 800b526:	4623      	mov	r3, r4
 800b528:	f803 5f42 	strb.w	r5, [r3, #66]!
 800b52c:	6023      	str	r3, [r4, #0]
 800b52e:	2301      	movs	r3, #1
 800b530:	e7dc      	b.n	800b4ec <_sungetc_r+0x34>

0800b532 <__ssrefill_r>:
 800b532:	b510      	push	{r4, lr}
 800b534:	460c      	mov	r4, r1
 800b536:	6b09      	ldr	r1, [r1, #48]	; 0x30
 800b538:	b169      	cbz	r1, 800b556 <__ssrefill_r+0x24>
 800b53a:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800b53e:	4299      	cmp	r1, r3
 800b540:	d001      	beq.n	800b546 <__ssrefill_r+0x14>
 800b542:	f002 fad9 	bl	800daf8 <_free_r>
 800b546:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800b548:	6063      	str	r3, [r4, #4]
 800b54a:	2000      	movs	r0, #0
 800b54c:	6320      	str	r0, [r4, #48]	; 0x30
 800b54e:	b113      	cbz	r3, 800b556 <__ssrefill_r+0x24>
 800b550:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800b552:	6023      	str	r3, [r4, #0]
 800b554:	bd10      	pop	{r4, pc}
 800b556:	6923      	ldr	r3, [r4, #16]
 800b558:	6023      	str	r3, [r4, #0]
 800b55a:	2300      	movs	r3, #0
 800b55c:	6063      	str	r3, [r4, #4]
 800b55e:	89a3      	ldrh	r3, [r4, #12]
 800b560:	f043 0320 	orr.w	r3, r3, #32
 800b564:	81a3      	strh	r3, [r4, #12]
 800b566:	f04f 30ff 	mov.w	r0, #4294967295
 800b56a:	e7f3      	b.n	800b554 <__ssrefill_r+0x22>

0800b56c <_sfread_r>:
 800b56c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b570:	461f      	mov	r7, r3
 800b572:	4613      	mov	r3, r2
 800b574:	437b      	muls	r3, r7
 800b576:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800b578:	4682      	mov	sl, r0
 800b57a:	4688      	mov	r8, r1
 800b57c:	4691      	mov	r9, r2
 800b57e:	d027      	beq.n	800b5d0 <_sfread_r+0x64>
 800b580:	461e      	mov	r6, r3
 800b582:	e9d4 1500 	ldrd	r1, r5, [r4]
 800b586:	42b5      	cmp	r5, r6
 800b588:	d30b      	bcc.n	800b5a2 <_sfread_r+0x36>
 800b58a:	4632      	mov	r2, r6
 800b58c:	4640      	mov	r0, r8
 800b58e:	f7fe fccb 	bl	8009f28 <memcpy>
 800b592:	6862      	ldr	r2, [r4, #4]
 800b594:	1b92      	subs	r2, r2, r6
 800b596:	6062      	str	r2, [r4, #4]
 800b598:	6822      	ldr	r2, [r4, #0]
 800b59a:	4432      	add	r2, r6
 800b59c:	6022      	str	r2, [r4, #0]
 800b59e:	463b      	mov	r3, r7
 800b5a0:	e016      	b.n	800b5d0 <_sfread_r+0x64>
 800b5a2:	462a      	mov	r2, r5
 800b5a4:	4640      	mov	r0, r8
 800b5a6:	9301      	str	r3, [sp, #4]
 800b5a8:	f7fe fcbe 	bl	8009f28 <memcpy>
 800b5ac:	6822      	ldr	r2, [r4, #0]
 800b5ae:	2300      	movs	r3, #0
 800b5b0:	442a      	add	r2, r5
 800b5b2:	6063      	str	r3, [r4, #4]
 800b5b4:	6022      	str	r2, [r4, #0]
 800b5b6:	4621      	mov	r1, r4
 800b5b8:	4650      	mov	r0, sl
 800b5ba:	f7ff ffba 	bl	800b532 <__ssrefill_r>
 800b5be:	44a8      	add	r8, r5
 800b5c0:	9b01      	ldr	r3, [sp, #4]
 800b5c2:	eba6 0b05 	sub.w	fp, r6, r5
 800b5c6:	b138      	cbz	r0, 800b5d8 <_sfread_r+0x6c>
 800b5c8:	441d      	add	r5, r3
 800b5ca:	1bad      	subs	r5, r5, r6
 800b5cc:	fbb5 f3f9 	udiv	r3, r5, r9
 800b5d0:	4618      	mov	r0, r3
 800b5d2:	b003      	add	sp, #12
 800b5d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b5d8:	465e      	mov	r6, fp
 800b5da:	e7d2      	b.n	800b582 <_sfread_r+0x16>
 800b5dc:	0000      	movs	r0, r0
	...

0800b5e0 <_svfprintf_r>:
 800b5e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5e4:	ed2d 8b04 	vpush	{d8-d9}
 800b5e8:	b0cf      	sub	sp, #316	; 0x13c
 800b5ea:	4689      	mov	r9, r1
 800b5ec:	4693      	mov	fp, r2
 800b5ee:	461e      	mov	r6, r3
 800b5f0:	4682      	mov	sl, r0
 800b5f2:	f7fe fa01 	bl	80099f8 <_localeconv_r>
 800b5f6:	6803      	ldr	r3, [r0, #0]
 800b5f8:	9313      	str	r3, [sp, #76]	; 0x4c
 800b5fa:	4618      	mov	r0, r3
 800b5fc:	f7f4 fde8 	bl	80001d0 <strlen>
 800b600:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 800b604:	900e      	str	r0, [sp, #56]	; 0x38
 800b606:	0618      	lsls	r0, r3, #24
 800b608:	d51a      	bpl.n	800b640 <_svfprintf_r+0x60>
 800b60a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b60e:	b9bb      	cbnz	r3, 800b640 <_svfprintf_r+0x60>
 800b610:	2140      	movs	r1, #64	; 0x40
 800b612:	4650      	mov	r0, sl
 800b614:	f7fe fa1a 	bl	8009a4c <_malloc_r>
 800b618:	f8c9 0000 	str.w	r0, [r9]
 800b61c:	f8c9 0010 	str.w	r0, [r9, #16]
 800b620:	b958      	cbnz	r0, 800b63a <_svfprintf_r+0x5a>
 800b622:	230c      	movs	r3, #12
 800b624:	f8ca 3000 	str.w	r3, [sl]
 800b628:	f04f 33ff 	mov.w	r3, #4294967295
 800b62c:	930f      	str	r3, [sp, #60]	; 0x3c
 800b62e:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800b630:	b04f      	add	sp, #316	; 0x13c
 800b632:	ecbd 8b04 	vpop	{d8-d9}
 800b636:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b63a:	2340      	movs	r3, #64	; 0x40
 800b63c:	f8c9 3014 	str.w	r3, [r9, #20]
 800b640:	ed9f 7b93 	vldr	d7, [pc, #588]	; 800b890 <_svfprintf_r+0x2b0>
 800b644:	2500      	movs	r5, #0
 800b646:	e9cd 5523 	strd	r5, r5, [sp, #140]	; 0x8c
 800b64a:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800b64e:	e9cd 5515 	strd	r5, r5, [sp, #84]	; 0x54
 800b652:	ac25      	add	r4, sp, #148	; 0x94
 800b654:	9422      	str	r4, [sp, #136]	; 0x88
 800b656:	9505      	str	r5, [sp, #20]
 800b658:	950a      	str	r5, [sp, #40]	; 0x28
 800b65a:	9512      	str	r5, [sp, #72]	; 0x48
 800b65c:	9514      	str	r5, [sp, #80]	; 0x50
 800b65e:	950f      	str	r5, [sp, #60]	; 0x3c
 800b660:	465b      	mov	r3, fp
 800b662:	461d      	mov	r5, r3
 800b664:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b668:	b10a      	cbz	r2, 800b66e <_svfprintf_r+0x8e>
 800b66a:	2a25      	cmp	r2, #37	; 0x25
 800b66c:	d1f9      	bne.n	800b662 <_svfprintf_r+0x82>
 800b66e:	ebb5 070b 	subs.w	r7, r5, fp
 800b672:	d00d      	beq.n	800b690 <_svfprintf_r+0xb0>
 800b674:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800b676:	443b      	add	r3, r7
 800b678:	9324      	str	r3, [sp, #144]	; 0x90
 800b67a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800b67c:	3301      	adds	r3, #1
 800b67e:	2b07      	cmp	r3, #7
 800b680:	e9c4 b700 	strd	fp, r7, [r4]
 800b684:	9323      	str	r3, [sp, #140]	; 0x8c
 800b686:	dc79      	bgt.n	800b77c <_svfprintf_r+0x19c>
 800b688:	3408      	adds	r4, #8
 800b68a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b68c:	443b      	add	r3, r7
 800b68e:	930f      	str	r3, [sp, #60]	; 0x3c
 800b690:	782b      	ldrb	r3, [r5, #0]
 800b692:	2b00      	cmp	r3, #0
 800b694:	f001 8140 	beq.w	800c918 <_svfprintf_r+0x1338>
 800b698:	2300      	movs	r3, #0
 800b69a:	f04f 32ff 	mov.w	r2, #4294967295
 800b69e:	3501      	adds	r5, #1
 800b6a0:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 800b6a4:	9204      	str	r2, [sp, #16]
 800b6a6:	9310      	str	r3, [sp, #64]	; 0x40
 800b6a8:	4698      	mov	r8, r3
 800b6aa:	270a      	movs	r7, #10
 800b6ac:	212b      	movs	r1, #43	; 0x2b
 800b6ae:	462a      	mov	r2, r5
 800b6b0:	f812 3b01 	ldrb.w	r3, [r2], #1
 800b6b4:	9307      	str	r3, [sp, #28]
 800b6b6:	920b      	str	r2, [sp, #44]	; 0x2c
 800b6b8:	9b07      	ldr	r3, [sp, #28]
 800b6ba:	3b20      	subs	r3, #32
 800b6bc:	2b5a      	cmp	r3, #90	; 0x5a
 800b6be:	f200 85b4 	bhi.w	800c22a <_svfprintf_r+0xc4a>
 800b6c2:	e8df f013 	tbh	[pc, r3, lsl #1]
 800b6c6:	007e      	.short	0x007e
 800b6c8:	05b205b2 	.word	0x05b205b2
 800b6cc:	05b20086 	.word	0x05b20086
 800b6d0:	05b205b2 	.word	0x05b205b2
 800b6d4:	05b20065 	.word	0x05b20065
 800b6d8:	008905b2 	.word	0x008905b2
 800b6dc:	05b20093 	.word	0x05b20093
 800b6e0:	00960090 	.word	0x00960090
 800b6e4:	00b305b2 	.word	0x00b305b2
 800b6e8:	00b600b6 	.word	0x00b600b6
 800b6ec:	00b600b6 	.word	0x00b600b6
 800b6f0:	00b600b6 	.word	0x00b600b6
 800b6f4:	00b600b6 	.word	0x00b600b6
 800b6f8:	05b200b6 	.word	0x05b200b6
 800b6fc:	05b205b2 	.word	0x05b205b2
 800b700:	05b205b2 	.word	0x05b205b2
 800b704:	05b205b2 	.word	0x05b205b2
 800b708:	05b20127 	.word	0x05b20127
 800b70c:	00fc00e9 	.word	0x00fc00e9
 800b710:	01270127 	.word	0x01270127
 800b714:	05b20127 	.word	0x05b20127
 800b718:	05b205b2 	.word	0x05b205b2
 800b71c:	00c605b2 	.word	0x00c605b2
 800b720:	05b205b2 	.word	0x05b205b2
 800b724:	05b20492 	.word	0x05b20492
 800b728:	05b205b2 	.word	0x05b205b2
 800b72c:	05b204d9 	.word	0x05b204d9
 800b730:	05b204fa 	.word	0x05b204fa
 800b734:	051905b2 	.word	0x051905b2
 800b738:	05b205b2 	.word	0x05b205b2
 800b73c:	05b205b2 	.word	0x05b205b2
 800b740:	05b205b2 	.word	0x05b205b2
 800b744:	05b205b2 	.word	0x05b205b2
 800b748:	05b20127 	.word	0x05b20127
 800b74c:	00fe00e9 	.word	0x00fe00e9
 800b750:	01270127 	.word	0x01270127
 800b754:	00c90127 	.word	0x00c90127
 800b758:	00dd00fe 	.word	0x00dd00fe
 800b75c:	00d605b2 	.word	0x00d605b2
 800b760:	046f05b2 	.word	0x046f05b2
 800b764:	04c80494 	.word	0x04c80494
 800b768:	05b200dd 	.word	0x05b200dd
 800b76c:	007c04d9 	.word	0x007c04d9
 800b770:	05b204fc 	.word	0x05b204fc
 800b774:	053605b2 	.word	0x053605b2
 800b778:	007c05b2 	.word	0x007c05b2
 800b77c:	aa22      	add	r2, sp, #136	; 0x88
 800b77e:	4649      	mov	r1, r9
 800b780:	4650      	mov	r0, sl
 800b782:	f003 fb2a 	bl	800edda <__ssprint_r>
 800b786:	2800      	cmp	r0, #0
 800b788:	f040 8132 	bne.w	800b9f0 <_svfprintf_r+0x410>
 800b78c:	ac25      	add	r4, sp, #148	; 0x94
 800b78e:	e77c      	b.n	800b68a <_svfprintf_r+0xaa>
 800b790:	4650      	mov	r0, sl
 800b792:	f7fe f931 	bl	80099f8 <_localeconv_r>
 800b796:	6843      	ldr	r3, [r0, #4]
 800b798:	9314      	str	r3, [sp, #80]	; 0x50
 800b79a:	4618      	mov	r0, r3
 800b79c:	f7f4 fd18 	bl	80001d0 <strlen>
 800b7a0:	9012      	str	r0, [sp, #72]	; 0x48
 800b7a2:	4650      	mov	r0, sl
 800b7a4:	f7fe f928 	bl	80099f8 <_localeconv_r>
 800b7a8:	6883      	ldr	r3, [r0, #8]
 800b7aa:	930a      	str	r3, [sp, #40]	; 0x28
 800b7ac:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b7ae:	212b      	movs	r1, #43	; 0x2b
 800b7b0:	b12b      	cbz	r3, 800b7be <_svfprintf_r+0x1de>
 800b7b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b7b4:	b11b      	cbz	r3, 800b7be <_svfprintf_r+0x1de>
 800b7b6:	781b      	ldrb	r3, [r3, #0]
 800b7b8:	b10b      	cbz	r3, 800b7be <_svfprintf_r+0x1de>
 800b7ba:	f448 6880 	orr.w	r8, r8, #1024	; 0x400
 800b7be:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800b7c0:	e775      	b.n	800b6ae <_svfprintf_r+0xce>
 800b7c2:	f89d 306b 	ldrb.w	r3, [sp, #107]	; 0x6b
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	d1f9      	bne.n	800b7be <_svfprintf_r+0x1de>
 800b7ca:	2320      	movs	r3, #32
 800b7cc:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 800b7d0:	e7f5      	b.n	800b7be <_svfprintf_r+0x1de>
 800b7d2:	f048 0801 	orr.w	r8, r8, #1
 800b7d6:	e7f2      	b.n	800b7be <_svfprintf_r+0x1de>
 800b7d8:	f856 3b04 	ldr.w	r3, [r6], #4
 800b7dc:	9310      	str	r3, [sp, #64]	; 0x40
 800b7de:	2b00      	cmp	r3, #0
 800b7e0:	daed      	bge.n	800b7be <_svfprintf_r+0x1de>
 800b7e2:	425b      	negs	r3, r3
 800b7e4:	9310      	str	r3, [sp, #64]	; 0x40
 800b7e6:	f048 0804 	orr.w	r8, r8, #4
 800b7ea:	e7e8      	b.n	800b7be <_svfprintf_r+0x1de>
 800b7ec:	f88d 106b 	strb.w	r1, [sp, #107]	; 0x6b
 800b7f0:	e7e5      	b.n	800b7be <_svfprintf_r+0x1de>
 800b7f2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b7f4:	f812 3b01 	ldrb.w	r3, [r2], #1
 800b7f8:	9307      	str	r3, [sp, #28]
 800b7fa:	2b2a      	cmp	r3, #42	; 0x2a
 800b7fc:	d113      	bne.n	800b826 <_svfprintf_r+0x246>
 800b7fe:	f856 0b04 	ldr.w	r0, [r6], #4
 800b802:	920b      	str	r2, [sp, #44]	; 0x2c
 800b804:	ea40 73e0 	orr.w	r3, r0, r0, asr #31
 800b808:	9304      	str	r3, [sp, #16]
 800b80a:	e7d8      	b.n	800b7be <_svfprintf_r+0x1de>
 800b80c:	9804      	ldr	r0, [sp, #16]
 800b80e:	fb07 3300 	mla	r3, r7, r0, r3
 800b812:	9304      	str	r3, [sp, #16]
 800b814:	f812 3b01 	ldrb.w	r3, [r2], #1
 800b818:	9307      	str	r3, [sp, #28]
 800b81a:	9b07      	ldr	r3, [sp, #28]
 800b81c:	3b30      	subs	r3, #48	; 0x30
 800b81e:	2b09      	cmp	r3, #9
 800b820:	d9f4      	bls.n	800b80c <_svfprintf_r+0x22c>
 800b822:	920b      	str	r2, [sp, #44]	; 0x2c
 800b824:	e748      	b.n	800b6b8 <_svfprintf_r+0xd8>
 800b826:	2300      	movs	r3, #0
 800b828:	9304      	str	r3, [sp, #16]
 800b82a:	e7f6      	b.n	800b81a <_svfprintf_r+0x23a>
 800b82c:	f048 0880 	orr.w	r8, r8, #128	; 0x80
 800b830:	e7c5      	b.n	800b7be <_svfprintf_r+0x1de>
 800b832:	2300      	movs	r3, #0
 800b834:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b836:	9310      	str	r3, [sp, #64]	; 0x40
 800b838:	9b07      	ldr	r3, [sp, #28]
 800b83a:	9810      	ldr	r0, [sp, #64]	; 0x40
 800b83c:	3b30      	subs	r3, #48	; 0x30
 800b83e:	fb07 3300 	mla	r3, r7, r0, r3
 800b842:	9310      	str	r3, [sp, #64]	; 0x40
 800b844:	f812 3b01 	ldrb.w	r3, [r2], #1
 800b848:	9307      	str	r3, [sp, #28]
 800b84a:	3b30      	subs	r3, #48	; 0x30
 800b84c:	2b09      	cmp	r3, #9
 800b84e:	d9f3      	bls.n	800b838 <_svfprintf_r+0x258>
 800b850:	e7e7      	b.n	800b822 <_svfprintf_r+0x242>
 800b852:	f048 0808 	orr.w	r8, r8, #8
 800b856:	e7b2      	b.n	800b7be <_svfprintf_r+0x1de>
 800b858:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b85a:	781b      	ldrb	r3, [r3, #0]
 800b85c:	2b68      	cmp	r3, #104	; 0x68
 800b85e:	bf01      	itttt	eq
 800b860:	9b0b      	ldreq	r3, [sp, #44]	; 0x2c
 800b862:	3301      	addeq	r3, #1
 800b864:	930b      	streq	r3, [sp, #44]	; 0x2c
 800b866:	f448 7800 	orreq.w	r8, r8, #512	; 0x200
 800b86a:	bf18      	it	ne
 800b86c:	f048 0840 	orrne.w	r8, r8, #64	; 0x40
 800b870:	e7a5      	b.n	800b7be <_svfprintf_r+0x1de>
 800b872:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b874:	781b      	ldrb	r3, [r3, #0]
 800b876:	2b6c      	cmp	r3, #108	; 0x6c
 800b878:	d105      	bne.n	800b886 <_svfprintf_r+0x2a6>
 800b87a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b87c:	3301      	adds	r3, #1
 800b87e:	930b      	str	r3, [sp, #44]	; 0x2c
 800b880:	f048 0820 	orr.w	r8, r8, #32
 800b884:	e79b      	b.n	800b7be <_svfprintf_r+0x1de>
 800b886:	f048 0810 	orr.w	r8, r8, #16
 800b88a:	e798      	b.n	800b7be <_svfprintf_r+0x1de>
 800b88c:	f3af 8000 	nop.w
	...
 800b898:	4632      	mov	r2, r6
 800b89a:	2000      	movs	r0, #0
 800b89c:	f852 3b04 	ldr.w	r3, [r2], #4
 800b8a0:	9206      	str	r2, [sp, #24]
 800b8a2:	f88d 30d4 	strb.w	r3, [sp, #212]	; 0xd4
 800b8a6:	f88d 006b 	strb.w	r0, [sp, #107]	; 0x6b
 800b8aa:	2301      	movs	r3, #1
 800b8ac:	e9cd 0008 	strd	r0, r0, [sp, #32]
 800b8b0:	9003      	str	r0, [sp, #12]
 800b8b2:	9304      	str	r3, [sp, #16]
 800b8b4:	4606      	mov	r6, r0
 800b8b6:	4605      	mov	r5, r0
 800b8b8:	f10d 0bd4 	add.w	fp, sp, #212	; 0xd4
 800b8bc:	e1b8      	b.n	800bc30 <_svfprintf_r+0x650>
 800b8be:	f048 0810 	orr.w	r8, r8, #16
 800b8c2:	f018 0f20 	tst.w	r8, #32
 800b8c6:	d012      	beq.n	800b8ee <_svfprintf_r+0x30e>
 800b8c8:	3607      	adds	r6, #7
 800b8ca:	f026 0307 	bic.w	r3, r6, #7
 800b8ce:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800b8d2:	9306      	str	r3, [sp, #24]
 800b8d4:	2e00      	cmp	r6, #0
 800b8d6:	f177 0300 	sbcs.w	r3, r7, #0
 800b8da:	da06      	bge.n	800b8ea <_svfprintf_r+0x30a>
 800b8dc:	4276      	negs	r6, r6
 800b8de:	f04f 032d 	mov.w	r3, #45	; 0x2d
 800b8e2:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 800b8e6:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 800b8ea:	2301      	movs	r3, #1
 800b8ec:	e38e      	b.n	800c00c <_svfprintf_r+0xa2c>
 800b8ee:	1d33      	adds	r3, r6, #4
 800b8f0:	f018 0f10 	tst.w	r8, #16
 800b8f4:	9306      	str	r3, [sp, #24]
 800b8f6:	d002      	beq.n	800b8fe <_svfprintf_r+0x31e>
 800b8f8:	6836      	ldr	r6, [r6, #0]
 800b8fa:	17f7      	asrs	r7, r6, #31
 800b8fc:	e7ea      	b.n	800b8d4 <_svfprintf_r+0x2f4>
 800b8fe:	f018 0f40 	tst.w	r8, #64	; 0x40
 800b902:	6836      	ldr	r6, [r6, #0]
 800b904:	d001      	beq.n	800b90a <_svfprintf_r+0x32a>
 800b906:	b236      	sxth	r6, r6
 800b908:	e7f7      	b.n	800b8fa <_svfprintf_r+0x31a>
 800b90a:	f418 7f00 	tst.w	r8, #512	; 0x200
 800b90e:	bf18      	it	ne
 800b910:	b276      	sxtbne	r6, r6
 800b912:	e7f2      	b.n	800b8fa <_svfprintf_r+0x31a>
 800b914:	3607      	adds	r6, #7
 800b916:	f026 0307 	bic.w	r3, r6, #7
 800b91a:	ecb3 7b02 	vldmia	r3!, {d7}
 800b91e:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800b922:	9306      	str	r3, [sp, #24]
 800b924:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b926:	ee09 3a10 	vmov	s18, r3
 800b92a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b92c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b930:	ee09 3a90 	vmov	s19, r3
 800b934:	f04f 32ff 	mov.w	r2, #4294967295
 800b938:	4b3a      	ldr	r3, [pc, #232]	; (800ba24 <_svfprintf_r+0x444>)
 800b93a:	ec51 0b19 	vmov	r0, r1, d9
 800b93e:	f7f5 f8f5 	bl	8000b2c <__aeabi_dcmpun>
 800b942:	bb10      	cbnz	r0, 800b98a <_svfprintf_r+0x3aa>
 800b944:	4b37      	ldr	r3, [pc, #220]	; (800ba24 <_svfprintf_r+0x444>)
 800b946:	ec51 0b19 	vmov	r0, r1, d9
 800b94a:	f04f 32ff 	mov.w	r2, #4294967295
 800b94e:	f7f5 f8cf 	bl	8000af0 <__aeabi_dcmple>
 800b952:	b9d0      	cbnz	r0, 800b98a <_svfprintf_r+0x3aa>
 800b954:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b958:	2200      	movs	r2, #0
 800b95a:	2300      	movs	r3, #0
 800b95c:	f7f5 f8be 	bl	8000adc <__aeabi_dcmplt>
 800b960:	b110      	cbz	r0, 800b968 <_svfprintf_r+0x388>
 800b962:	232d      	movs	r3, #45	; 0x2d
 800b964:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 800b968:	4a2f      	ldr	r2, [pc, #188]	; (800ba28 <_svfprintf_r+0x448>)
 800b96a:	4830      	ldr	r0, [pc, #192]	; (800ba2c <_svfprintf_r+0x44c>)
 800b96c:	9b07      	ldr	r3, [sp, #28]
 800b96e:	2100      	movs	r1, #0
 800b970:	2b47      	cmp	r3, #71	; 0x47
 800b972:	bfd4      	ite	le
 800b974:	4693      	movle	fp, r2
 800b976:	4683      	movgt	fp, r0
 800b978:	2303      	movs	r3, #3
 800b97a:	e9cd 1303 	strd	r1, r3, [sp, #12]
 800b97e:	f028 0880 	bic.w	r8, r8, #128	; 0x80
 800b982:	2600      	movs	r6, #0
 800b984:	4633      	mov	r3, r6
 800b986:	f001 b802 	b.w	800c98e <_svfprintf_r+0x13ae>
 800b98a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800b98e:	4610      	mov	r0, r2
 800b990:	4619      	mov	r1, r3
 800b992:	f7f5 f8cb 	bl	8000b2c <__aeabi_dcmpun>
 800b996:	b140      	cbz	r0, 800b9aa <_svfprintf_r+0x3ca>
 800b998:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b99a:	4a25      	ldr	r2, [pc, #148]	; (800ba30 <_svfprintf_r+0x450>)
 800b99c:	4825      	ldr	r0, [pc, #148]	; (800ba34 <_svfprintf_r+0x454>)
 800b99e:	2b00      	cmp	r3, #0
 800b9a0:	bfbc      	itt	lt
 800b9a2:	232d      	movlt	r3, #45	; 0x2d
 800b9a4:	f88d 306b 	strblt.w	r3, [sp, #107]	; 0x6b
 800b9a8:	e7e0      	b.n	800b96c <_svfprintf_r+0x38c>
 800b9aa:	9b07      	ldr	r3, [sp, #28]
 800b9ac:	f023 0320 	bic.w	r3, r3, #32
 800b9b0:	2b41      	cmp	r3, #65	; 0x41
 800b9b2:	9308      	str	r3, [sp, #32]
 800b9b4:	d125      	bne.n	800ba02 <_svfprintf_r+0x422>
 800b9b6:	2330      	movs	r3, #48	; 0x30
 800b9b8:	f88d 306c 	strb.w	r3, [sp, #108]	; 0x6c
 800b9bc:	9b07      	ldr	r3, [sp, #28]
 800b9be:	2b61      	cmp	r3, #97	; 0x61
 800b9c0:	bf0c      	ite	eq
 800b9c2:	2378      	moveq	r3, #120	; 0x78
 800b9c4:	2358      	movne	r3, #88	; 0x58
 800b9c6:	f88d 306d 	strb.w	r3, [sp, #109]	; 0x6d
 800b9ca:	9b04      	ldr	r3, [sp, #16]
 800b9cc:	2b63      	cmp	r3, #99	; 0x63
 800b9ce:	f048 0802 	orr.w	r8, r8, #2
 800b9d2:	dd31      	ble.n	800ba38 <_svfprintf_r+0x458>
 800b9d4:	1c59      	adds	r1, r3, #1
 800b9d6:	4650      	mov	r0, sl
 800b9d8:	f7fe f838 	bl	8009a4c <_malloc_r>
 800b9dc:	4683      	mov	fp, r0
 800b9de:	2800      	cmp	r0, #0
 800b9e0:	f040 81fe 	bne.w	800bde0 <_svfprintf_r+0x800>
 800b9e4:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 800b9e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b9ec:	f8a9 300c 	strh.w	r3, [r9, #12]
 800b9f0:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 800b9f4:	f013 0f40 	tst.w	r3, #64	; 0x40
 800b9f8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b9fa:	bf18      	it	ne
 800b9fc:	f04f 33ff 	movne.w	r3, #4294967295
 800ba00:	e614      	b.n	800b62c <_svfprintf_r+0x4c>
 800ba02:	9b04      	ldr	r3, [sp, #16]
 800ba04:	3301      	adds	r3, #1
 800ba06:	f000 81ed 	beq.w	800bde4 <_svfprintf_r+0x804>
 800ba0a:	9b08      	ldr	r3, [sp, #32]
 800ba0c:	2b47      	cmp	r3, #71	; 0x47
 800ba0e:	f040 81ec 	bne.w	800bdea <_svfprintf_r+0x80a>
 800ba12:	9b04      	ldr	r3, [sp, #16]
 800ba14:	2b00      	cmp	r3, #0
 800ba16:	f040 81e8 	bne.w	800bdea <_svfprintf_r+0x80a>
 800ba1a:	9303      	str	r3, [sp, #12]
 800ba1c:	2301      	movs	r3, #1
 800ba1e:	9304      	str	r3, [sp, #16]
 800ba20:	e00d      	b.n	800ba3e <_svfprintf_r+0x45e>
 800ba22:	bf00      	nop
 800ba24:	7fefffff 	.word	0x7fefffff
 800ba28:	08010848 	.word	0x08010848
 800ba2c:	0801084c 	.word	0x0801084c
 800ba30:	08010850 	.word	0x08010850
 800ba34:	08010854 	.word	0x08010854
 800ba38:	9003      	str	r0, [sp, #12]
 800ba3a:	f10d 0bd4 	add.w	fp, sp, #212	; 0xd4
 800ba3e:	f448 7380 	orr.w	r3, r8, #256	; 0x100
 800ba42:	9311      	str	r3, [sp, #68]	; 0x44
 800ba44:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ba46:	2b00      	cmp	r3, #0
 800ba48:	f280 81d1 	bge.w	800bdee <_svfprintf_r+0x80e>
 800ba4c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ba4e:	ee08 3a10 	vmov	s16, r3
 800ba52:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ba54:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800ba58:	ee08 3a90 	vmov	s17, r3
 800ba5c:	232d      	movs	r3, #45	; 0x2d
 800ba5e:	9318      	str	r3, [sp, #96]	; 0x60
 800ba60:	9b08      	ldr	r3, [sp, #32]
 800ba62:	2b41      	cmp	r3, #65	; 0x41
 800ba64:	f040 81e1 	bne.w	800be2a <_svfprintf_r+0x84a>
 800ba68:	eeb0 0a48 	vmov.f32	s0, s16
 800ba6c:	eef0 0a68 	vmov.f32	s1, s17
 800ba70:	a81c      	add	r0, sp, #112	; 0x70
 800ba72:	f003 f94b 	bl	800ed0c <frexp>
 800ba76:	2200      	movs	r2, #0
 800ba78:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800ba7c:	ec51 0b10 	vmov	r0, r1, d0
 800ba80:	f7f4 fdba 	bl	80005f8 <__aeabi_dmul>
 800ba84:	2200      	movs	r2, #0
 800ba86:	2300      	movs	r3, #0
 800ba88:	4606      	mov	r6, r0
 800ba8a:	460f      	mov	r7, r1
 800ba8c:	f7f5 f81c 	bl	8000ac8 <__aeabi_dcmpeq>
 800ba90:	b108      	cbz	r0, 800ba96 <_svfprintf_r+0x4b6>
 800ba92:	2301      	movs	r3, #1
 800ba94:	931c      	str	r3, [sp, #112]	; 0x70
 800ba96:	4bb4      	ldr	r3, [pc, #720]	; (800bd68 <_svfprintf_r+0x788>)
 800ba98:	4ab4      	ldr	r2, [pc, #720]	; (800bd6c <_svfprintf_r+0x78c>)
 800ba9a:	9907      	ldr	r1, [sp, #28]
 800ba9c:	2961      	cmp	r1, #97	; 0x61
 800ba9e:	bf18      	it	ne
 800baa0:	461a      	movne	r2, r3
 800baa2:	9b04      	ldr	r3, [sp, #16]
 800baa4:	9217      	str	r2, [sp, #92]	; 0x5c
 800baa6:	3b01      	subs	r3, #1
 800baa8:	9305      	str	r3, [sp, #20]
 800baaa:	465d      	mov	r5, fp
 800baac:	4bb0      	ldr	r3, [pc, #704]	; (800bd70 <_svfprintf_r+0x790>)
 800baae:	2200      	movs	r2, #0
 800bab0:	4630      	mov	r0, r6
 800bab2:	4639      	mov	r1, r7
 800bab4:	f7f4 fda0 	bl	80005f8 <__aeabi_dmul>
 800bab8:	460f      	mov	r7, r1
 800baba:	4606      	mov	r6, r0
 800babc:	f7f5 f84c 	bl	8000b58 <__aeabi_d2iz>
 800bac0:	9019      	str	r0, [sp, #100]	; 0x64
 800bac2:	f7f4 fd2f 	bl	8000524 <__aeabi_i2d>
 800bac6:	4602      	mov	r2, r0
 800bac8:	460b      	mov	r3, r1
 800baca:	4630      	mov	r0, r6
 800bacc:	4639      	mov	r1, r7
 800bace:	f7f4 fbdb 	bl	8000288 <__aeabi_dsub>
 800bad2:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800bad4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800bad6:	5c9b      	ldrb	r3, [r3, r2]
 800bad8:	f805 3b01 	strb.w	r3, [r5], #1
 800badc:	9b05      	ldr	r3, [sp, #20]
 800bade:	9309      	str	r3, [sp, #36]	; 0x24
 800bae0:	1c5a      	adds	r2, r3, #1
 800bae2:	4606      	mov	r6, r0
 800bae4:	460f      	mov	r7, r1
 800bae6:	d007      	beq.n	800baf8 <_svfprintf_r+0x518>
 800bae8:	3b01      	subs	r3, #1
 800baea:	9305      	str	r3, [sp, #20]
 800baec:	2200      	movs	r2, #0
 800baee:	2300      	movs	r3, #0
 800baf0:	f7f4 ffea 	bl	8000ac8 <__aeabi_dcmpeq>
 800baf4:	2800      	cmp	r0, #0
 800baf6:	d0d9      	beq.n	800baac <_svfprintf_r+0x4cc>
 800baf8:	4b9e      	ldr	r3, [pc, #632]	; (800bd74 <_svfprintf_r+0x794>)
 800bafa:	2200      	movs	r2, #0
 800bafc:	4630      	mov	r0, r6
 800bafe:	4639      	mov	r1, r7
 800bb00:	f7f5 f80a 	bl	8000b18 <__aeabi_dcmpgt>
 800bb04:	b960      	cbnz	r0, 800bb20 <_svfprintf_r+0x540>
 800bb06:	4b9b      	ldr	r3, [pc, #620]	; (800bd74 <_svfprintf_r+0x794>)
 800bb08:	2200      	movs	r2, #0
 800bb0a:	4630      	mov	r0, r6
 800bb0c:	4639      	mov	r1, r7
 800bb0e:	f7f4 ffdb 	bl	8000ac8 <__aeabi_dcmpeq>
 800bb12:	2800      	cmp	r0, #0
 800bb14:	f000 8184 	beq.w	800be20 <_svfprintf_r+0x840>
 800bb18:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800bb1a:	07df      	lsls	r7, r3, #31
 800bb1c:	f140 8180 	bpl.w	800be20 <_svfprintf_r+0x840>
 800bb20:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800bb22:	9520      	str	r5, [sp, #128]	; 0x80
 800bb24:	7bd9      	ldrb	r1, [r3, #15]
 800bb26:	2030      	movs	r0, #48	; 0x30
 800bb28:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800bb2a:	1e53      	subs	r3, r2, #1
 800bb2c:	9320      	str	r3, [sp, #128]	; 0x80
 800bb2e:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 800bb32:	428b      	cmp	r3, r1
 800bb34:	f000 8163 	beq.w	800bdfe <_svfprintf_r+0x81e>
 800bb38:	2b39      	cmp	r3, #57	; 0x39
 800bb3a:	bf0b      	itete	eq
 800bb3c:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 800bb3e:	3301      	addne	r3, #1
 800bb40:	7a9b      	ldrbeq	r3, [r3, #10]
 800bb42:	b2db      	uxtbne	r3, r3
 800bb44:	f802 3c01 	strb.w	r3, [r2, #-1]
 800bb48:	eba5 030b 	sub.w	r3, r5, fp
 800bb4c:	9305      	str	r3, [sp, #20]
 800bb4e:	9b08      	ldr	r3, [sp, #32]
 800bb50:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 800bb52:	2b47      	cmp	r3, #71	; 0x47
 800bb54:	f040 81b1 	bne.w	800beba <_svfprintf_r+0x8da>
 800bb58:	1cee      	adds	r6, r5, #3
 800bb5a:	db03      	blt.n	800bb64 <_svfprintf_r+0x584>
 800bb5c:	9b04      	ldr	r3, [sp, #16]
 800bb5e:	42ab      	cmp	r3, r5
 800bb60:	f280 81d6 	bge.w	800bf10 <_svfprintf_r+0x930>
 800bb64:	9b07      	ldr	r3, [sp, #28]
 800bb66:	3b02      	subs	r3, #2
 800bb68:	9307      	str	r3, [sp, #28]
 800bb6a:	9907      	ldr	r1, [sp, #28]
 800bb6c:	f89d 201c 	ldrb.w	r2, [sp, #28]
 800bb70:	f021 0120 	bic.w	r1, r1, #32
 800bb74:	2941      	cmp	r1, #65	; 0x41
 800bb76:	bf08      	it	eq
 800bb78:	320f      	addeq	r2, #15
 800bb7a:	f105 33ff 	add.w	r3, r5, #4294967295
 800bb7e:	bf06      	itte	eq
 800bb80:	b2d2      	uxtbeq	r2, r2
 800bb82:	2101      	moveq	r1, #1
 800bb84:	2100      	movne	r1, #0
 800bb86:	2b00      	cmp	r3, #0
 800bb88:	931c      	str	r3, [sp, #112]	; 0x70
 800bb8a:	bfb8      	it	lt
 800bb8c:	f1c5 0301 	rsblt	r3, r5, #1
 800bb90:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
 800bb94:	bfb4      	ite	lt
 800bb96:	222d      	movlt	r2, #45	; 0x2d
 800bb98:	222b      	movge	r2, #43	; 0x2b
 800bb9a:	2b09      	cmp	r3, #9
 800bb9c:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
 800bba0:	f340 81a4 	ble.w	800beec <_svfprintf_r+0x90c>
 800bba4:	f10d 0287 	add.w	r2, sp, #135	; 0x87
 800bba8:	260a      	movs	r6, #10
 800bbaa:	4611      	mov	r1, r2
 800bbac:	fb93 f5f6 	sdiv	r5, r3, r6
 800bbb0:	fb06 3015 	mls	r0, r6, r5, r3
 800bbb4:	3030      	adds	r0, #48	; 0x30
 800bbb6:	f801 0c01 	strb.w	r0, [r1, #-1]
 800bbba:	4618      	mov	r0, r3
 800bbbc:	2863      	cmp	r0, #99	; 0x63
 800bbbe:	f102 32ff 	add.w	r2, r2, #4294967295
 800bbc2:	462b      	mov	r3, r5
 800bbc4:	dcf1      	bgt.n	800bbaa <_svfprintf_r+0x5ca>
 800bbc6:	3330      	adds	r3, #48	; 0x30
 800bbc8:	1e88      	subs	r0, r1, #2
 800bbca:	f802 3c01 	strb.w	r3, [r2, #-1]
 800bbce:	f10d 0587 	add.w	r5, sp, #135	; 0x87
 800bbd2:	f10d 027a 	add.w	r2, sp, #122	; 0x7a
 800bbd6:	4603      	mov	r3, r0
 800bbd8:	42ab      	cmp	r3, r5
 800bbda:	f0c0 8182 	bcc.w	800bee2 <_svfprintf_r+0x902>
 800bbde:	f10d 0289 	add.w	r2, sp, #137	; 0x89
 800bbe2:	1a52      	subs	r2, r2, r1
 800bbe4:	42a8      	cmp	r0, r5
 800bbe6:	bf88      	it	hi
 800bbe8:	2200      	movhi	r2, #0
 800bbea:	f10d 037a 	add.w	r3, sp, #122	; 0x7a
 800bbee:	441a      	add	r2, r3
 800bbf0:	ab1e      	add	r3, sp, #120	; 0x78
 800bbf2:	1ad3      	subs	r3, r2, r3
 800bbf4:	9a05      	ldr	r2, [sp, #20]
 800bbf6:	9315      	str	r3, [sp, #84]	; 0x54
 800bbf8:	2a01      	cmp	r2, #1
 800bbfa:	4413      	add	r3, r2
 800bbfc:	9304      	str	r3, [sp, #16]
 800bbfe:	dc02      	bgt.n	800bc06 <_svfprintf_r+0x626>
 800bc00:	f018 0f01 	tst.w	r8, #1
 800bc04:	d003      	beq.n	800bc0e <_svfprintf_r+0x62e>
 800bc06:	9b04      	ldr	r3, [sp, #16]
 800bc08:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800bc0a:	4413      	add	r3, r2
 800bc0c:	9304      	str	r3, [sp, #16]
 800bc0e:	f428 6380 	bic.w	r3, r8, #1024	; 0x400
 800bc12:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800bc16:	9311      	str	r3, [sp, #68]	; 0x44
 800bc18:	2300      	movs	r3, #0
 800bc1a:	e9cd 3308 	strd	r3, r3, [sp, #32]
 800bc1e:	461d      	mov	r5, r3
 800bc20:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800bc22:	b113      	cbz	r3, 800bc2a <_svfprintf_r+0x64a>
 800bc24:	232d      	movs	r3, #45	; 0x2d
 800bc26:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 800bc2a:	f8dd 8044 	ldr.w	r8, [sp, #68]	; 0x44
 800bc2e:	2600      	movs	r6, #0
 800bc30:	9b04      	ldr	r3, [sp, #16]
 800bc32:	42b3      	cmp	r3, r6
 800bc34:	bfb8      	it	lt
 800bc36:	4633      	movlt	r3, r6
 800bc38:	9311      	str	r3, [sp, #68]	; 0x44
 800bc3a:	f89d 306b 	ldrb.w	r3, [sp, #107]	; 0x6b
 800bc3e:	b113      	cbz	r3, 800bc46 <_svfprintf_r+0x666>
 800bc40:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800bc42:	3301      	adds	r3, #1
 800bc44:	9311      	str	r3, [sp, #68]	; 0x44
 800bc46:	f018 0302 	ands.w	r3, r8, #2
 800bc4a:	9317      	str	r3, [sp, #92]	; 0x5c
 800bc4c:	bf1e      	ittt	ne
 800bc4e:	9b11      	ldrne	r3, [sp, #68]	; 0x44
 800bc50:	3302      	addne	r3, #2
 800bc52:	9311      	strne	r3, [sp, #68]	; 0x44
 800bc54:	f018 0384 	ands.w	r3, r8, #132	; 0x84
 800bc58:	9318      	str	r3, [sp, #96]	; 0x60
 800bc5a:	d11f      	bne.n	800bc9c <_svfprintf_r+0x6bc>
 800bc5c:	e9dd 3210 	ldrd	r3, r2, [sp, #64]	; 0x40
 800bc60:	1a9f      	subs	r7, r3, r2
 800bc62:	2f00      	cmp	r7, #0
 800bc64:	dd1a      	ble.n	800bc9c <_svfprintf_r+0x6bc>
 800bc66:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 800bc6a:	4843      	ldr	r0, [pc, #268]	; (800bd78 <_svfprintf_r+0x798>)
 800bc6c:	6020      	str	r0, [r4, #0]
 800bc6e:	2f10      	cmp	r7, #16
 800bc70:	f103 0301 	add.w	r3, r3, #1
 800bc74:	f104 0108 	add.w	r1, r4, #8
 800bc78:	f300 82e6 	bgt.w	800c248 <_svfprintf_r+0xc68>
 800bc7c:	6067      	str	r7, [r4, #4]
 800bc7e:	2b07      	cmp	r3, #7
 800bc80:	4417      	add	r7, r2
 800bc82:	e9cd 3723 	strd	r3, r7, [sp, #140]	; 0x8c
 800bc86:	f340 82f2 	ble.w	800c26e <_svfprintf_r+0xc8e>
 800bc8a:	aa22      	add	r2, sp, #136	; 0x88
 800bc8c:	4649      	mov	r1, r9
 800bc8e:	4650      	mov	r0, sl
 800bc90:	f003 f8a3 	bl	800edda <__ssprint_r>
 800bc94:	2800      	cmp	r0, #0
 800bc96:	f040 861d 	bne.w	800c8d4 <_svfprintf_r+0x12f4>
 800bc9a:	ac25      	add	r4, sp, #148	; 0x94
 800bc9c:	f89d 306b 	ldrb.w	r3, [sp, #107]	; 0x6b
 800bca0:	b173      	cbz	r3, 800bcc0 <_svfprintf_r+0x6e0>
 800bca2:	f10d 036b 	add.w	r3, sp, #107	; 0x6b
 800bca6:	6023      	str	r3, [r4, #0]
 800bca8:	2301      	movs	r3, #1
 800bcaa:	6063      	str	r3, [r4, #4]
 800bcac:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800bcae:	3301      	adds	r3, #1
 800bcb0:	9324      	str	r3, [sp, #144]	; 0x90
 800bcb2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800bcb4:	3301      	adds	r3, #1
 800bcb6:	2b07      	cmp	r3, #7
 800bcb8:	9323      	str	r3, [sp, #140]	; 0x8c
 800bcba:	f300 82da 	bgt.w	800c272 <_svfprintf_r+0xc92>
 800bcbe:	3408      	adds	r4, #8
 800bcc0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800bcc2:	b16b      	cbz	r3, 800bce0 <_svfprintf_r+0x700>
 800bcc4:	ab1b      	add	r3, sp, #108	; 0x6c
 800bcc6:	6023      	str	r3, [r4, #0]
 800bcc8:	2302      	movs	r3, #2
 800bcca:	6063      	str	r3, [r4, #4]
 800bccc:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800bcce:	3302      	adds	r3, #2
 800bcd0:	9324      	str	r3, [sp, #144]	; 0x90
 800bcd2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800bcd4:	3301      	adds	r3, #1
 800bcd6:	2b07      	cmp	r3, #7
 800bcd8:	9323      	str	r3, [sp, #140]	; 0x8c
 800bcda:	f300 82d4 	bgt.w	800c286 <_svfprintf_r+0xca6>
 800bcde:	3408      	adds	r4, #8
 800bce0:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800bce2:	2b80      	cmp	r3, #128	; 0x80
 800bce4:	d11f      	bne.n	800bd26 <_svfprintf_r+0x746>
 800bce6:	e9dd 3210 	ldrd	r3, r2, [sp, #64]	; 0x40
 800bcea:	1a9f      	subs	r7, r3, r2
 800bcec:	2f00      	cmp	r7, #0
 800bcee:	dd1a      	ble.n	800bd26 <_svfprintf_r+0x746>
 800bcf0:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 800bcf4:	4821      	ldr	r0, [pc, #132]	; (800bd7c <_svfprintf_r+0x79c>)
 800bcf6:	6020      	str	r0, [r4, #0]
 800bcf8:	2f10      	cmp	r7, #16
 800bcfa:	f103 0301 	add.w	r3, r3, #1
 800bcfe:	f104 0108 	add.w	r1, r4, #8
 800bd02:	f300 82ca 	bgt.w	800c29a <_svfprintf_r+0xcba>
 800bd06:	6067      	str	r7, [r4, #4]
 800bd08:	2b07      	cmp	r3, #7
 800bd0a:	4417      	add	r7, r2
 800bd0c:	e9cd 3723 	strd	r3, r7, [sp, #140]	; 0x8c
 800bd10:	f340 82d6 	ble.w	800c2c0 <_svfprintf_r+0xce0>
 800bd14:	aa22      	add	r2, sp, #136	; 0x88
 800bd16:	4649      	mov	r1, r9
 800bd18:	4650      	mov	r0, sl
 800bd1a:	f003 f85e 	bl	800edda <__ssprint_r>
 800bd1e:	2800      	cmp	r0, #0
 800bd20:	f040 85d8 	bne.w	800c8d4 <_svfprintf_r+0x12f4>
 800bd24:	ac25      	add	r4, sp, #148	; 0x94
 800bd26:	9b04      	ldr	r3, [sp, #16]
 800bd28:	1af6      	subs	r6, r6, r3
 800bd2a:	2e00      	cmp	r6, #0
 800bd2c:	dd28      	ble.n	800bd80 <_svfprintf_r+0x7a0>
 800bd2e:	4f13      	ldr	r7, [pc, #76]	; (800bd7c <_svfprintf_r+0x79c>)
 800bd30:	6027      	str	r7, [r4, #0]
 800bd32:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 800bd36:	2e10      	cmp	r6, #16
 800bd38:	f103 0301 	add.w	r3, r3, #1
 800bd3c:	f104 0108 	add.w	r1, r4, #8
 800bd40:	f300 82c0 	bgt.w	800c2c4 <_svfprintf_r+0xce4>
 800bd44:	6066      	str	r6, [r4, #4]
 800bd46:	2b07      	cmp	r3, #7
 800bd48:	4416      	add	r6, r2
 800bd4a:	e9cd 3623 	strd	r3, r6, [sp, #140]	; 0x8c
 800bd4e:	f340 82cc 	ble.w	800c2ea <_svfprintf_r+0xd0a>
 800bd52:	aa22      	add	r2, sp, #136	; 0x88
 800bd54:	4649      	mov	r1, r9
 800bd56:	4650      	mov	r0, sl
 800bd58:	f003 f83f 	bl	800edda <__ssprint_r>
 800bd5c:	2800      	cmp	r0, #0
 800bd5e:	f040 85b9 	bne.w	800c8d4 <_svfprintf_r+0x12f4>
 800bd62:	ac25      	add	r4, sp, #148	; 0x94
 800bd64:	e00c      	b.n	800bd80 <_svfprintf_r+0x7a0>
 800bd66:	bf00      	nop
 800bd68:	08010869 	.word	0x08010869
 800bd6c:	08010858 	.word	0x08010858
 800bd70:	40300000 	.word	0x40300000
 800bd74:	3fe00000 	.word	0x3fe00000
 800bd78:	0801087c 	.word	0x0801087c
 800bd7c:	0801088c 	.word	0x0801088c
 800bd80:	f418 7f80 	tst.w	r8, #256	; 0x100
 800bd84:	9e24      	ldr	r6, [sp, #144]	; 0x90
 800bd86:	f040 82b7 	bne.w	800c2f8 <_svfprintf_r+0xd18>
 800bd8a:	9b04      	ldr	r3, [sp, #16]
 800bd8c:	f8c4 b000 	str.w	fp, [r4]
 800bd90:	441e      	add	r6, r3
 800bd92:	6063      	str	r3, [r4, #4]
 800bd94:	9624      	str	r6, [sp, #144]	; 0x90
 800bd96:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800bd98:	3301      	adds	r3, #1
 800bd9a:	2b07      	cmp	r3, #7
 800bd9c:	9323      	str	r3, [sp, #140]	; 0x8c
 800bd9e:	f300 82f0 	bgt.w	800c382 <_svfprintf_r+0xda2>
 800bda2:	3408      	adds	r4, #8
 800bda4:	f018 0f04 	tst.w	r8, #4
 800bda8:	f040 8576 	bne.w	800c898 <_svfprintf_r+0x12b8>
 800bdac:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800bdb0:	9911      	ldr	r1, [sp, #68]	; 0x44
 800bdb2:	428a      	cmp	r2, r1
 800bdb4:	bfac      	ite	ge
 800bdb6:	189b      	addge	r3, r3, r2
 800bdb8:	185b      	addlt	r3, r3, r1
 800bdba:	930f      	str	r3, [sp, #60]	; 0x3c
 800bdbc:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800bdbe:	b13b      	cbz	r3, 800bdd0 <_svfprintf_r+0x7f0>
 800bdc0:	aa22      	add	r2, sp, #136	; 0x88
 800bdc2:	4649      	mov	r1, r9
 800bdc4:	4650      	mov	r0, sl
 800bdc6:	f003 f808 	bl	800edda <__ssprint_r>
 800bdca:	2800      	cmp	r0, #0
 800bdcc:	f040 8582 	bne.w	800c8d4 <_svfprintf_r+0x12f4>
 800bdd0:	2300      	movs	r3, #0
 800bdd2:	9323      	str	r3, [sp, #140]	; 0x8c
 800bdd4:	9b03      	ldr	r3, [sp, #12]
 800bdd6:	2b00      	cmp	r3, #0
 800bdd8:	f040 8598 	bne.w	800c90c <_svfprintf_r+0x132c>
 800bddc:	ac25      	add	r4, sp, #148	; 0x94
 800bdde:	e0ed      	b.n	800bfbc <_svfprintf_r+0x9dc>
 800bde0:	9003      	str	r0, [sp, #12]
 800bde2:	e62c      	b.n	800ba3e <_svfprintf_r+0x45e>
 800bde4:	9003      	str	r0, [sp, #12]
 800bde6:	2306      	movs	r3, #6
 800bde8:	e619      	b.n	800ba1e <_svfprintf_r+0x43e>
 800bdea:	9003      	str	r0, [sp, #12]
 800bdec:	e627      	b.n	800ba3e <_svfprintf_r+0x45e>
 800bdee:	ed9d 7b0c 	vldr	d7, [sp, #48]	; 0x30
 800bdf2:	2300      	movs	r3, #0
 800bdf4:	eeb0 8a47 	vmov.f32	s16, s14
 800bdf8:	eef0 8a67 	vmov.f32	s17, s15
 800bdfc:	e62f      	b.n	800ba5e <_svfprintf_r+0x47e>
 800bdfe:	f802 0c01 	strb.w	r0, [r2, #-1]
 800be02:	e691      	b.n	800bb28 <_svfprintf_r+0x548>
 800be04:	f803 0b01 	strb.w	r0, [r3], #1
 800be08:	1aca      	subs	r2, r1, r3
 800be0a:	2a00      	cmp	r2, #0
 800be0c:	dafa      	bge.n	800be04 <_svfprintf_r+0x824>
 800be0e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800be10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800be12:	3201      	adds	r2, #1
 800be14:	f103 0301 	add.w	r3, r3, #1
 800be18:	bfb8      	it	lt
 800be1a:	2300      	movlt	r3, #0
 800be1c:	441d      	add	r5, r3
 800be1e:	e693      	b.n	800bb48 <_svfprintf_r+0x568>
 800be20:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800be22:	462b      	mov	r3, r5
 800be24:	18a9      	adds	r1, r5, r2
 800be26:	2030      	movs	r0, #48	; 0x30
 800be28:	e7ee      	b.n	800be08 <_svfprintf_r+0x828>
 800be2a:	9b08      	ldr	r3, [sp, #32]
 800be2c:	2b46      	cmp	r3, #70	; 0x46
 800be2e:	d005      	beq.n	800be3c <_svfprintf_r+0x85c>
 800be30:	2b45      	cmp	r3, #69	; 0x45
 800be32:	d11b      	bne.n	800be6c <_svfprintf_r+0x88c>
 800be34:	9b04      	ldr	r3, [sp, #16]
 800be36:	1c5d      	adds	r5, r3, #1
 800be38:	2102      	movs	r1, #2
 800be3a:	e001      	b.n	800be40 <_svfprintf_r+0x860>
 800be3c:	9d04      	ldr	r5, [sp, #16]
 800be3e:	2103      	movs	r1, #3
 800be40:	ab20      	add	r3, sp, #128	; 0x80
 800be42:	9301      	str	r3, [sp, #4]
 800be44:	ab1d      	add	r3, sp, #116	; 0x74
 800be46:	9300      	str	r3, [sp, #0]
 800be48:	462a      	mov	r2, r5
 800be4a:	ab1c      	add	r3, sp, #112	; 0x70
 800be4c:	4650      	mov	r0, sl
 800be4e:	eeb0 0a48 	vmov.f32	s0, s16
 800be52:	eef0 0a68 	vmov.f32	s1, s17
 800be56:	f000 ff1b 	bl	800cc90 <_dtoa_r>
 800be5a:	9b08      	ldr	r3, [sp, #32]
 800be5c:	2b47      	cmp	r3, #71	; 0x47
 800be5e:	4683      	mov	fp, r0
 800be60:	d106      	bne.n	800be70 <_svfprintf_r+0x890>
 800be62:	f018 0f01 	tst.w	r8, #1
 800be66:	d103      	bne.n	800be70 <_svfprintf_r+0x890>
 800be68:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800be6a:	e66d      	b.n	800bb48 <_svfprintf_r+0x568>
 800be6c:	9d04      	ldr	r5, [sp, #16]
 800be6e:	e7e3      	b.n	800be38 <_svfprintf_r+0x858>
 800be70:	9b08      	ldr	r3, [sp, #32]
 800be72:	2b46      	cmp	r3, #70	; 0x46
 800be74:	eb0b 0605 	add.w	r6, fp, r5
 800be78:	d10f      	bne.n	800be9a <_svfprintf_r+0x8ba>
 800be7a:	f89b 3000 	ldrb.w	r3, [fp]
 800be7e:	2b30      	cmp	r3, #48	; 0x30
 800be80:	d109      	bne.n	800be96 <_svfprintf_r+0x8b6>
 800be82:	ec51 0b18 	vmov	r0, r1, d8
 800be86:	2200      	movs	r2, #0
 800be88:	2300      	movs	r3, #0
 800be8a:	f7f4 fe1d 	bl	8000ac8 <__aeabi_dcmpeq>
 800be8e:	b910      	cbnz	r0, 800be96 <_svfprintf_r+0x8b6>
 800be90:	f1c5 0501 	rsb	r5, r5, #1
 800be94:	951c      	str	r5, [sp, #112]	; 0x70
 800be96:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800be98:	441e      	add	r6, r3
 800be9a:	ec51 0b18 	vmov	r0, r1, d8
 800be9e:	2200      	movs	r2, #0
 800bea0:	2300      	movs	r3, #0
 800bea2:	f7f4 fe11 	bl	8000ac8 <__aeabi_dcmpeq>
 800bea6:	b100      	cbz	r0, 800beaa <_svfprintf_r+0x8ca>
 800bea8:	9620      	str	r6, [sp, #128]	; 0x80
 800beaa:	2230      	movs	r2, #48	; 0x30
 800beac:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800beae:	429e      	cmp	r6, r3
 800beb0:	d9da      	bls.n	800be68 <_svfprintf_r+0x888>
 800beb2:	1c59      	adds	r1, r3, #1
 800beb4:	9120      	str	r1, [sp, #128]	; 0x80
 800beb6:	701a      	strb	r2, [r3, #0]
 800beb8:	e7f8      	b.n	800beac <_svfprintf_r+0x8cc>
 800beba:	9b08      	ldr	r3, [sp, #32]
 800bebc:	2b46      	cmp	r3, #70	; 0x46
 800bebe:	f47f ae54 	bne.w	800bb6a <_svfprintf_r+0x58a>
 800bec2:	9a04      	ldr	r2, [sp, #16]
 800bec4:	f008 0301 	and.w	r3, r8, #1
 800bec8:	2d00      	cmp	r5, #0
 800beca:	ea43 0302 	orr.w	r3, r3, r2
 800bece:	dd1a      	ble.n	800bf06 <_svfprintf_r+0x926>
 800bed0:	2b00      	cmp	r3, #0
 800bed2:	d034      	beq.n	800bf3e <_svfprintf_r+0x95e>
 800bed4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bed6:	18eb      	adds	r3, r5, r3
 800bed8:	441a      	add	r2, r3
 800beda:	9204      	str	r2, [sp, #16]
 800bedc:	2366      	movs	r3, #102	; 0x66
 800bede:	9307      	str	r3, [sp, #28]
 800bee0:	e033      	b.n	800bf4a <_svfprintf_r+0x96a>
 800bee2:	f813 6b01 	ldrb.w	r6, [r3], #1
 800bee6:	f802 6b01 	strb.w	r6, [r2], #1
 800beea:	e675      	b.n	800bbd8 <_svfprintf_r+0x5f8>
 800beec:	b941      	cbnz	r1, 800bf00 <_svfprintf_r+0x920>
 800beee:	2230      	movs	r2, #48	; 0x30
 800bef0:	f88d 207a 	strb.w	r2, [sp, #122]	; 0x7a
 800bef4:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 800bef8:	3330      	adds	r3, #48	; 0x30
 800befa:	f802 3b01 	strb.w	r3, [r2], #1
 800befe:	e677      	b.n	800bbf0 <_svfprintf_r+0x610>
 800bf00:	f10d 027a 	add.w	r2, sp, #122	; 0x7a
 800bf04:	e7f8      	b.n	800bef8 <_svfprintf_r+0x918>
 800bf06:	b1e3      	cbz	r3, 800bf42 <_svfprintf_r+0x962>
 800bf08:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bf0a:	9a04      	ldr	r2, [sp, #16]
 800bf0c:	3301      	adds	r3, #1
 800bf0e:	e7e3      	b.n	800bed8 <_svfprintf_r+0x8f8>
 800bf10:	9b05      	ldr	r3, [sp, #20]
 800bf12:	429d      	cmp	r5, r3
 800bf14:	db07      	blt.n	800bf26 <_svfprintf_r+0x946>
 800bf16:	f018 0f01 	tst.w	r8, #1
 800bf1a:	d02d      	beq.n	800bf78 <_svfprintf_r+0x998>
 800bf1c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bf1e:	18eb      	adds	r3, r5, r3
 800bf20:	9304      	str	r3, [sp, #16]
 800bf22:	2367      	movs	r3, #103	; 0x67
 800bf24:	e7db      	b.n	800bede <_svfprintf_r+0x8fe>
 800bf26:	9b05      	ldr	r3, [sp, #20]
 800bf28:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800bf2a:	2d00      	cmp	r5, #0
 800bf2c:	4413      	add	r3, r2
 800bf2e:	9304      	str	r3, [sp, #16]
 800bf30:	dcf7      	bgt.n	800bf22 <_svfprintf_r+0x942>
 800bf32:	9a04      	ldr	r2, [sp, #16]
 800bf34:	f1c5 0301 	rsb	r3, r5, #1
 800bf38:	441a      	add	r2, r3
 800bf3a:	4613      	mov	r3, r2
 800bf3c:	e7f0      	b.n	800bf20 <_svfprintf_r+0x940>
 800bf3e:	9504      	str	r5, [sp, #16]
 800bf40:	e7cc      	b.n	800bedc <_svfprintf_r+0x8fc>
 800bf42:	2366      	movs	r3, #102	; 0x66
 800bf44:	9307      	str	r3, [sp, #28]
 800bf46:	2301      	movs	r3, #1
 800bf48:	9304      	str	r3, [sp, #16]
 800bf4a:	f418 6380 	ands.w	r3, r8, #1024	; 0x400
 800bf4e:	9309      	str	r3, [sp, #36]	; 0x24
 800bf50:	d025      	beq.n	800bf9e <_svfprintf_r+0x9be>
 800bf52:	2300      	movs	r3, #0
 800bf54:	2d00      	cmp	r5, #0
 800bf56:	e9cd 3308 	strd	r3, r3, [sp, #32]
 800bf5a:	f77f ae61 	ble.w	800bc20 <_svfprintf_r+0x640>
 800bf5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bf60:	781b      	ldrb	r3, [r3, #0]
 800bf62:	2bff      	cmp	r3, #255	; 0xff
 800bf64:	d10a      	bne.n	800bf7c <_svfprintf_r+0x99c>
 800bf66:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800bf6a:	9904      	ldr	r1, [sp, #16]
 800bf6c:	4413      	add	r3, r2
 800bf6e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800bf70:	fb02 1303 	mla	r3, r2, r3, r1
 800bf74:	9304      	str	r3, [sp, #16]
 800bf76:	e653      	b.n	800bc20 <_svfprintf_r+0x640>
 800bf78:	9504      	str	r5, [sp, #16]
 800bf7a:	e7d2      	b.n	800bf22 <_svfprintf_r+0x942>
 800bf7c:	42ab      	cmp	r3, r5
 800bf7e:	daf2      	bge.n	800bf66 <_svfprintf_r+0x986>
 800bf80:	1aed      	subs	r5, r5, r3
 800bf82:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bf84:	785b      	ldrb	r3, [r3, #1]
 800bf86:	b133      	cbz	r3, 800bf96 <_svfprintf_r+0x9b6>
 800bf88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bf8a:	3301      	adds	r3, #1
 800bf8c:	9309      	str	r3, [sp, #36]	; 0x24
 800bf8e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bf90:	3301      	adds	r3, #1
 800bf92:	930a      	str	r3, [sp, #40]	; 0x28
 800bf94:	e7e3      	b.n	800bf5e <_svfprintf_r+0x97e>
 800bf96:	9b08      	ldr	r3, [sp, #32]
 800bf98:	3301      	adds	r3, #1
 800bf9a:	9308      	str	r3, [sp, #32]
 800bf9c:	e7df      	b.n	800bf5e <_svfprintf_r+0x97e>
 800bf9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bfa0:	9308      	str	r3, [sp, #32]
 800bfa2:	e63d      	b.n	800bc20 <_svfprintf_r+0x640>
 800bfa4:	4632      	mov	r2, r6
 800bfa6:	f018 0f20 	tst.w	r8, #32
 800bfaa:	f852 3b04 	ldr.w	r3, [r2], #4
 800bfae:	9206      	str	r2, [sp, #24]
 800bfb0:	d009      	beq.n	800bfc6 <_svfprintf_r+0x9e6>
 800bfb2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800bfb4:	4610      	mov	r0, r2
 800bfb6:	17d1      	asrs	r1, r2, #31
 800bfb8:	e9c3 0100 	strd	r0, r1, [r3]
 800bfbc:	9e06      	ldr	r6, [sp, #24]
 800bfbe:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
 800bfc2:	f7ff bb4d 	b.w	800b660 <_svfprintf_r+0x80>
 800bfc6:	f018 0f10 	tst.w	r8, #16
 800bfca:	d002      	beq.n	800bfd2 <_svfprintf_r+0x9f2>
 800bfcc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800bfce:	601a      	str	r2, [r3, #0]
 800bfd0:	e7f4      	b.n	800bfbc <_svfprintf_r+0x9dc>
 800bfd2:	f018 0f40 	tst.w	r8, #64	; 0x40
 800bfd6:	d002      	beq.n	800bfde <_svfprintf_r+0x9fe>
 800bfd8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800bfda:	801a      	strh	r2, [r3, #0]
 800bfdc:	e7ee      	b.n	800bfbc <_svfprintf_r+0x9dc>
 800bfde:	f418 7f00 	tst.w	r8, #512	; 0x200
 800bfe2:	d0f3      	beq.n	800bfcc <_svfprintf_r+0x9ec>
 800bfe4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800bfe6:	701a      	strb	r2, [r3, #0]
 800bfe8:	e7e8      	b.n	800bfbc <_svfprintf_r+0x9dc>
 800bfea:	f048 0810 	orr.w	r8, r8, #16
 800bfee:	f018 0f20 	tst.w	r8, #32
 800bff2:	d01e      	beq.n	800c032 <_svfprintf_r+0xa52>
 800bff4:	3607      	adds	r6, #7
 800bff6:	f026 0307 	bic.w	r3, r6, #7
 800bffa:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800bffe:	9306      	str	r3, [sp, #24]
 800c000:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 800c004:	2300      	movs	r3, #0
 800c006:	2200      	movs	r2, #0
 800c008:	f88d 206b 	strb.w	r2, [sp, #107]	; 0x6b
 800c00c:	9a04      	ldr	r2, [sp, #16]
 800c00e:	3201      	adds	r2, #1
 800c010:	f000 848d 	beq.w	800c92e <_svfprintf_r+0x134e>
 800c014:	f028 0280 	bic.w	r2, r8, #128	; 0x80
 800c018:	9203      	str	r2, [sp, #12]
 800c01a:	ea56 0207 	orrs.w	r2, r6, r7
 800c01e:	f040 848c 	bne.w	800c93a <_svfprintf_r+0x135a>
 800c022:	9a04      	ldr	r2, [sp, #16]
 800c024:	2a00      	cmp	r2, #0
 800c026:	f000 80f5 	beq.w	800c214 <_svfprintf_r+0xc34>
 800c02a:	2b01      	cmp	r3, #1
 800c02c:	f040 8488 	bne.w	800c940 <_svfprintf_r+0x1360>
 800c030:	e097      	b.n	800c162 <_svfprintf_r+0xb82>
 800c032:	1d33      	adds	r3, r6, #4
 800c034:	f018 0f10 	tst.w	r8, #16
 800c038:	9306      	str	r3, [sp, #24]
 800c03a:	d001      	beq.n	800c040 <_svfprintf_r+0xa60>
 800c03c:	6836      	ldr	r6, [r6, #0]
 800c03e:	e003      	b.n	800c048 <_svfprintf_r+0xa68>
 800c040:	f018 0f40 	tst.w	r8, #64	; 0x40
 800c044:	d002      	beq.n	800c04c <_svfprintf_r+0xa6c>
 800c046:	8836      	ldrh	r6, [r6, #0]
 800c048:	2700      	movs	r7, #0
 800c04a:	e7d9      	b.n	800c000 <_svfprintf_r+0xa20>
 800c04c:	f418 7f00 	tst.w	r8, #512	; 0x200
 800c050:	d0f4      	beq.n	800c03c <_svfprintf_r+0xa5c>
 800c052:	7836      	ldrb	r6, [r6, #0]
 800c054:	e7f8      	b.n	800c048 <_svfprintf_r+0xa68>
 800c056:	4633      	mov	r3, r6
 800c058:	2278      	movs	r2, #120	; 0x78
 800c05a:	f853 6b04 	ldr.w	r6, [r3], #4
 800c05e:	9306      	str	r3, [sp, #24]
 800c060:	f647 0330 	movw	r3, #30768	; 0x7830
 800c064:	f8ad 306c 	strh.w	r3, [sp, #108]	; 0x6c
 800c068:	4ba1      	ldr	r3, [pc, #644]	; (800c2f0 <_svfprintf_r+0xd10>)
 800c06a:	9316      	str	r3, [sp, #88]	; 0x58
 800c06c:	2700      	movs	r7, #0
 800c06e:	f048 0802 	orr.w	r8, r8, #2
 800c072:	2302      	movs	r3, #2
 800c074:	9207      	str	r2, [sp, #28]
 800c076:	e7c6      	b.n	800c006 <_svfprintf_r+0xa26>
 800c078:	4633      	mov	r3, r6
 800c07a:	2500      	movs	r5, #0
 800c07c:	f853 bb04 	ldr.w	fp, [r3], #4
 800c080:	9306      	str	r3, [sp, #24]
 800c082:	9b04      	ldr	r3, [sp, #16]
 800c084:	f88d 506b 	strb.w	r5, [sp, #107]	; 0x6b
 800c088:	1c59      	adds	r1, r3, #1
 800c08a:	d010      	beq.n	800c0ae <_svfprintf_r+0xace>
 800c08c:	461a      	mov	r2, r3
 800c08e:	4629      	mov	r1, r5
 800c090:	4658      	mov	r0, fp
 800c092:	f7f4 f8a5 	bl	80001e0 <memchr>
 800c096:	9003      	str	r0, [sp, #12]
 800c098:	2800      	cmp	r0, #0
 800c09a:	f000 80d2 	beq.w	800c242 <_svfprintf_r+0xc62>
 800c09e:	eba0 030b 	sub.w	r3, r0, fp
 800c0a2:	e9cd 5303 	strd	r5, r3, [sp, #12]
 800c0a6:	e9cd 5508 	strd	r5, r5, [sp, #32]
 800c0aa:	462e      	mov	r6, r5
 800c0ac:	e5c0      	b.n	800bc30 <_svfprintf_r+0x650>
 800c0ae:	4658      	mov	r0, fp
 800c0b0:	f7f4 f88e 	bl	80001d0 <strlen>
 800c0b4:	e9cd 5003 	strd	r5, r0, [sp, #12]
 800c0b8:	e463      	b.n	800b982 <_svfprintf_r+0x3a2>
 800c0ba:	f048 0810 	orr.w	r8, r8, #16
 800c0be:	f018 0f20 	tst.w	r8, #32
 800c0c2:	d007      	beq.n	800c0d4 <_svfprintf_r+0xaf4>
 800c0c4:	3607      	adds	r6, #7
 800c0c6:	f026 0307 	bic.w	r3, r6, #7
 800c0ca:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800c0ce:	9306      	str	r3, [sp, #24]
 800c0d0:	2301      	movs	r3, #1
 800c0d2:	e798      	b.n	800c006 <_svfprintf_r+0xa26>
 800c0d4:	1d33      	adds	r3, r6, #4
 800c0d6:	f018 0f10 	tst.w	r8, #16
 800c0da:	9306      	str	r3, [sp, #24]
 800c0dc:	d001      	beq.n	800c0e2 <_svfprintf_r+0xb02>
 800c0de:	6836      	ldr	r6, [r6, #0]
 800c0e0:	e003      	b.n	800c0ea <_svfprintf_r+0xb0a>
 800c0e2:	f018 0f40 	tst.w	r8, #64	; 0x40
 800c0e6:	d002      	beq.n	800c0ee <_svfprintf_r+0xb0e>
 800c0e8:	8836      	ldrh	r6, [r6, #0]
 800c0ea:	2700      	movs	r7, #0
 800c0ec:	e7f0      	b.n	800c0d0 <_svfprintf_r+0xaf0>
 800c0ee:	f418 7f00 	tst.w	r8, #512	; 0x200
 800c0f2:	d0f4      	beq.n	800c0de <_svfprintf_r+0xafe>
 800c0f4:	7836      	ldrb	r6, [r6, #0]
 800c0f6:	e7f8      	b.n	800c0ea <_svfprintf_r+0xb0a>
 800c0f8:	4b7e      	ldr	r3, [pc, #504]	; (800c2f4 <_svfprintf_r+0xd14>)
 800c0fa:	9316      	str	r3, [sp, #88]	; 0x58
 800c0fc:	f018 0f20 	tst.w	r8, #32
 800c100:	d019      	beq.n	800c136 <_svfprintf_r+0xb56>
 800c102:	3607      	adds	r6, #7
 800c104:	f026 0307 	bic.w	r3, r6, #7
 800c108:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800c10c:	9306      	str	r3, [sp, #24]
 800c10e:	f018 0f01 	tst.w	r8, #1
 800c112:	d00a      	beq.n	800c12a <_svfprintf_r+0xb4a>
 800c114:	ea56 0307 	orrs.w	r3, r6, r7
 800c118:	d007      	beq.n	800c12a <_svfprintf_r+0xb4a>
 800c11a:	2330      	movs	r3, #48	; 0x30
 800c11c:	f88d 306c 	strb.w	r3, [sp, #108]	; 0x6c
 800c120:	9b07      	ldr	r3, [sp, #28]
 800c122:	f88d 306d 	strb.w	r3, [sp, #109]	; 0x6d
 800c126:	f048 0802 	orr.w	r8, r8, #2
 800c12a:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 800c12e:	2302      	movs	r3, #2
 800c130:	e769      	b.n	800c006 <_svfprintf_r+0xa26>
 800c132:	4b6f      	ldr	r3, [pc, #444]	; (800c2f0 <_svfprintf_r+0xd10>)
 800c134:	e7e1      	b.n	800c0fa <_svfprintf_r+0xb1a>
 800c136:	1d33      	adds	r3, r6, #4
 800c138:	f018 0f10 	tst.w	r8, #16
 800c13c:	9306      	str	r3, [sp, #24]
 800c13e:	d001      	beq.n	800c144 <_svfprintf_r+0xb64>
 800c140:	6836      	ldr	r6, [r6, #0]
 800c142:	e003      	b.n	800c14c <_svfprintf_r+0xb6c>
 800c144:	f018 0f40 	tst.w	r8, #64	; 0x40
 800c148:	d002      	beq.n	800c150 <_svfprintf_r+0xb70>
 800c14a:	8836      	ldrh	r6, [r6, #0]
 800c14c:	2700      	movs	r7, #0
 800c14e:	e7de      	b.n	800c10e <_svfprintf_r+0xb2e>
 800c150:	f418 7f00 	tst.w	r8, #512	; 0x200
 800c154:	d0f4      	beq.n	800c140 <_svfprintf_r+0xb60>
 800c156:	7836      	ldrb	r6, [r6, #0]
 800c158:	e7f8      	b.n	800c14c <_svfprintf_r+0xb6c>
 800c15a:	2f00      	cmp	r7, #0
 800c15c:	bf08      	it	eq
 800c15e:	2e0a      	cmpeq	r6, #10
 800c160:	d206      	bcs.n	800c170 <_svfprintf_r+0xb90>
 800c162:	3630      	adds	r6, #48	; 0x30
 800c164:	f88d 6137 	strb.w	r6, [sp, #311]	; 0x137
 800c168:	f20d 1b37 	addw	fp, sp, #311	; 0x137
 800c16c:	f000 bc06 	b.w	800c97c <_svfprintf_r+0x139c>
 800c170:	2300      	movs	r3, #0
 800c172:	9305      	str	r3, [sp, #20]
 800c174:	9b03      	ldr	r3, [sp, #12]
 800c176:	ad4e      	add	r5, sp, #312	; 0x138
 800c178:	f403 6880 	and.w	r8, r3, #1024	; 0x400
 800c17c:	220a      	movs	r2, #10
 800c17e:	2300      	movs	r3, #0
 800c180:	4630      	mov	r0, r6
 800c182:	4639      	mov	r1, r7
 800c184:	f7f4 fd80 	bl	8000c88 <__aeabi_uldivmod>
 800c188:	9b05      	ldr	r3, [sp, #20]
 800c18a:	3230      	adds	r2, #48	; 0x30
 800c18c:	3301      	adds	r3, #1
 800c18e:	f105 3bff 	add.w	fp, r5, #4294967295
 800c192:	f805 2c01 	strb.w	r2, [r5, #-1]
 800c196:	9305      	str	r3, [sp, #20]
 800c198:	f1b8 0f00 	cmp.w	r8, #0
 800c19c:	d019      	beq.n	800c1d2 <_svfprintf_r+0xbf2>
 800c19e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c1a0:	9a05      	ldr	r2, [sp, #20]
 800c1a2:	781b      	ldrb	r3, [r3, #0]
 800c1a4:	429a      	cmp	r2, r3
 800c1a6:	d114      	bne.n	800c1d2 <_svfprintf_r+0xbf2>
 800c1a8:	2aff      	cmp	r2, #255	; 0xff
 800c1aa:	d012      	beq.n	800c1d2 <_svfprintf_r+0xbf2>
 800c1ac:	2f00      	cmp	r7, #0
 800c1ae:	bf08      	it	eq
 800c1b0:	2e0a      	cmpeq	r6, #10
 800c1b2:	d30e      	bcc.n	800c1d2 <_svfprintf_r+0xbf2>
 800c1b4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c1b6:	9914      	ldr	r1, [sp, #80]	; 0x50
 800c1b8:	ebab 0b03 	sub.w	fp, fp, r3
 800c1bc:	461a      	mov	r2, r3
 800c1be:	4658      	mov	r0, fp
 800c1c0:	f002 fdf8 	bl	800edb4 <strncpy>
 800c1c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c1c6:	785d      	ldrb	r5, [r3, #1]
 800c1c8:	b195      	cbz	r5, 800c1f0 <_svfprintf_r+0xc10>
 800c1ca:	3301      	adds	r3, #1
 800c1cc:	930a      	str	r3, [sp, #40]	; 0x28
 800c1ce:	2300      	movs	r3, #0
 800c1d0:	9305      	str	r3, [sp, #20]
 800c1d2:	220a      	movs	r2, #10
 800c1d4:	2300      	movs	r3, #0
 800c1d6:	4630      	mov	r0, r6
 800c1d8:	4639      	mov	r1, r7
 800c1da:	f7f4 fd55 	bl	8000c88 <__aeabi_uldivmod>
 800c1de:	2f00      	cmp	r7, #0
 800c1e0:	bf08      	it	eq
 800c1e2:	2e0a      	cmpeq	r6, #10
 800c1e4:	f0c0 83ca 	bcc.w	800c97c <_svfprintf_r+0x139c>
 800c1e8:	4606      	mov	r6, r0
 800c1ea:	460f      	mov	r7, r1
 800c1ec:	465d      	mov	r5, fp
 800c1ee:	e7c5      	b.n	800c17c <_svfprintf_r+0xb9c>
 800c1f0:	9505      	str	r5, [sp, #20]
 800c1f2:	e7ee      	b.n	800c1d2 <_svfprintf_r+0xbf2>
 800c1f4:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800c1f6:	f006 030f 	and.w	r3, r6, #15
 800c1fa:	5cd3      	ldrb	r3, [r2, r3]
 800c1fc:	f80b 3d01 	strb.w	r3, [fp, #-1]!
 800c200:	0933      	lsrs	r3, r6, #4
 800c202:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 800c206:	093a      	lsrs	r2, r7, #4
 800c208:	461e      	mov	r6, r3
 800c20a:	4617      	mov	r7, r2
 800c20c:	ea56 0307 	orrs.w	r3, r6, r7
 800c210:	d1f0      	bne.n	800c1f4 <_svfprintf_r+0xc14>
 800c212:	e3b3      	b.n	800c97c <_svfprintf_r+0x139c>
 800c214:	b933      	cbnz	r3, 800c224 <_svfprintf_r+0xc44>
 800c216:	f018 0f01 	tst.w	r8, #1
 800c21a:	d003      	beq.n	800c224 <_svfprintf_r+0xc44>
 800c21c:	2330      	movs	r3, #48	; 0x30
 800c21e:	f88d 3137 	strb.w	r3, [sp, #311]	; 0x137
 800c222:	e7a1      	b.n	800c168 <_svfprintf_r+0xb88>
 800c224:	f50d 7b9c 	add.w	fp, sp, #312	; 0x138
 800c228:	e3a8      	b.n	800c97c <_svfprintf_r+0x139c>
 800c22a:	9b07      	ldr	r3, [sp, #28]
 800c22c:	2b00      	cmp	r3, #0
 800c22e:	f000 8373 	beq.w	800c918 <_svfprintf_r+0x1338>
 800c232:	2000      	movs	r0, #0
 800c234:	f88d 30d4 	strb.w	r3, [sp, #212]	; 0xd4
 800c238:	f88d 006b 	strb.w	r0, [sp, #107]	; 0x6b
 800c23c:	9606      	str	r6, [sp, #24]
 800c23e:	f7ff bb34 	b.w	800b8aa <_svfprintf_r+0x2ca>
 800c242:	9e03      	ldr	r6, [sp, #12]
 800c244:	f7ff bb9e 	b.w	800b984 <_svfprintf_r+0x3a4>
 800c248:	2010      	movs	r0, #16
 800c24a:	4402      	add	r2, r0
 800c24c:	2b07      	cmp	r3, #7
 800c24e:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 800c252:	6060      	str	r0, [r4, #4]
 800c254:	dd08      	ble.n	800c268 <_svfprintf_r+0xc88>
 800c256:	aa22      	add	r2, sp, #136	; 0x88
 800c258:	4649      	mov	r1, r9
 800c25a:	4650      	mov	r0, sl
 800c25c:	f002 fdbd 	bl	800edda <__ssprint_r>
 800c260:	2800      	cmp	r0, #0
 800c262:	f040 8337 	bne.w	800c8d4 <_svfprintf_r+0x12f4>
 800c266:	a925      	add	r1, sp, #148	; 0x94
 800c268:	3f10      	subs	r7, #16
 800c26a:	460c      	mov	r4, r1
 800c26c:	e4fb      	b.n	800bc66 <_svfprintf_r+0x686>
 800c26e:	460c      	mov	r4, r1
 800c270:	e514      	b.n	800bc9c <_svfprintf_r+0x6bc>
 800c272:	aa22      	add	r2, sp, #136	; 0x88
 800c274:	4649      	mov	r1, r9
 800c276:	4650      	mov	r0, sl
 800c278:	f002 fdaf 	bl	800edda <__ssprint_r>
 800c27c:	2800      	cmp	r0, #0
 800c27e:	f040 8329 	bne.w	800c8d4 <_svfprintf_r+0x12f4>
 800c282:	ac25      	add	r4, sp, #148	; 0x94
 800c284:	e51c      	b.n	800bcc0 <_svfprintf_r+0x6e0>
 800c286:	aa22      	add	r2, sp, #136	; 0x88
 800c288:	4649      	mov	r1, r9
 800c28a:	4650      	mov	r0, sl
 800c28c:	f002 fda5 	bl	800edda <__ssprint_r>
 800c290:	2800      	cmp	r0, #0
 800c292:	f040 831f 	bne.w	800c8d4 <_svfprintf_r+0x12f4>
 800c296:	ac25      	add	r4, sp, #148	; 0x94
 800c298:	e522      	b.n	800bce0 <_svfprintf_r+0x700>
 800c29a:	2010      	movs	r0, #16
 800c29c:	4402      	add	r2, r0
 800c29e:	2b07      	cmp	r3, #7
 800c2a0:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 800c2a4:	6060      	str	r0, [r4, #4]
 800c2a6:	dd08      	ble.n	800c2ba <_svfprintf_r+0xcda>
 800c2a8:	aa22      	add	r2, sp, #136	; 0x88
 800c2aa:	4649      	mov	r1, r9
 800c2ac:	4650      	mov	r0, sl
 800c2ae:	f002 fd94 	bl	800edda <__ssprint_r>
 800c2b2:	2800      	cmp	r0, #0
 800c2b4:	f040 830e 	bne.w	800c8d4 <_svfprintf_r+0x12f4>
 800c2b8:	a925      	add	r1, sp, #148	; 0x94
 800c2ba:	3f10      	subs	r7, #16
 800c2bc:	460c      	mov	r4, r1
 800c2be:	e517      	b.n	800bcf0 <_svfprintf_r+0x710>
 800c2c0:	460c      	mov	r4, r1
 800c2c2:	e530      	b.n	800bd26 <_svfprintf_r+0x746>
 800c2c4:	2010      	movs	r0, #16
 800c2c6:	4402      	add	r2, r0
 800c2c8:	2b07      	cmp	r3, #7
 800c2ca:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 800c2ce:	6060      	str	r0, [r4, #4]
 800c2d0:	dd08      	ble.n	800c2e4 <_svfprintf_r+0xd04>
 800c2d2:	aa22      	add	r2, sp, #136	; 0x88
 800c2d4:	4649      	mov	r1, r9
 800c2d6:	4650      	mov	r0, sl
 800c2d8:	f002 fd7f 	bl	800edda <__ssprint_r>
 800c2dc:	2800      	cmp	r0, #0
 800c2de:	f040 82f9 	bne.w	800c8d4 <_svfprintf_r+0x12f4>
 800c2e2:	a925      	add	r1, sp, #148	; 0x94
 800c2e4:	3e10      	subs	r6, #16
 800c2e6:	460c      	mov	r4, r1
 800c2e8:	e522      	b.n	800bd30 <_svfprintf_r+0x750>
 800c2ea:	460c      	mov	r4, r1
 800c2ec:	e548      	b.n	800bd80 <_svfprintf_r+0x7a0>
 800c2ee:	bf00      	nop
 800c2f0:	08010858 	.word	0x08010858
 800c2f4:	08010869 	.word	0x08010869
 800c2f8:	9b07      	ldr	r3, [sp, #28]
 800c2fa:	2b65      	cmp	r3, #101	; 0x65
 800c2fc:	f340 8232 	ble.w	800c764 <_svfprintf_r+0x1184>
 800c300:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800c304:	2200      	movs	r2, #0
 800c306:	2300      	movs	r3, #0
 800c308:	f7f4 fbde 	bl	8000ac8 <__aeabi_dcmpeq>
 800c30c:	2800      	cmp	r0, #0
 800c30e:	d068      	beq.n	800c3e2 <_svfprintf_r+0xe02>
 800c310:	4b6d      	ldr	r3, [pc, #436]	; (800c4c8 <_svfprintf_r+0xee8>)
 800c312:	6023      	str	r3, [r4, #0]
 800c314:	2301      	movs	r3, #1
 800c316:	441e      	add	r6, r3
 800c318:	6063      	str	r3, [r4, #4]
 800c31a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800c31c:	9624      	str	r6, [sp, #144]	; 0x90
 800c31e:	3301      	adds	r3, #1
 800c320:	2b07      	cmp	r3, #7
 800c322:	9323      	str	r3, [sp, #140]	; 0x8c
 800c324:	dc37      	bgt.n	800c396 <_svfprintf_r+0xdb6>
 800c326:	3408      	adds	r4, #8
 800c328:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800c32a:	9a05      	ldr	r2, [sp, #20]
 800c32c:	4293      	cmp	r3, r2
 800c32e:	db03      	blt.n	800c338 <_svfprintf_r+0xd58>
 800c330:	f018 0f01 	tst.w	r8, #1
 800c334:	f43f ad36 	beq.w	800bda4 <_svfprintf_r+0x7c4>
 800c338:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c33a:	6023      	str	r3, [r4, #0]
 800c33c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c33e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c340:	6063      	str	r3, [r4, #4]
 800c342:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800c344:	4413      	add	r3, r2
 800c346:	9324      	str	r3, [sp, #144]	; 0x90
 800c348:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800c34a:	3301      	adds	r3, #1
 800c34c:	2b07      	cmp	r3, #7
 800c34e:	9323      	str	r3, [sp, #140]	; 0x8c
 800c350:	dc2b      	bgt.n	800c3aa <_svfprintf_r+0xdca>
 800c352:	3408      	adds	r4, #8
 800c354:	9b05      	ldr	r3, [sp, #20]
 800c356:	1e5d      	subs	r5, r3, #1
 800c358:	2d00      	cmp	r5, #0
 800c35a:	f77f ad23 	ble.w	800bda4 <_svfprintf_r+0x7c4>
 800c35e:	4e5b      	ldr	r6, [pc, #364]	; (800c4cc <_svfprintf_r+0xeec>)
 800c360:	2710      	movs	r7, #16
 800c362:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 800c366:	2d10      	cmp	r5, #16
 800c368:	f103 0301 	add.w	r3, r3, #1
 800c36c:	f104 0108 	add.w	r1, r4, #8
 800c370:	6026      	str	r6, [r4, #0]
 800c372:	dc24      	bgt.n	800c3be <_svfprintf_r+0xdde>
 800c374:	6065      	str	r5, [r4, #4]
 800c376:	2b07      	cmp	r3, #7
 800c378:	4415      	add	r5, r2
 800c37a:	e9cd 3523 	strd	r3, r5, [sp, #140]	; 0x8c
 800c37e:	f340 8288 	ble.w	800c892 <_svfprintf_r+0x12b2>
 800c382:	aa22      	add	r2, sp, #136	; 0x88
 800c384:	4649      	mov	r1, r9
 800c386:	4650      	mov	r0, sl
 800c388:	f002 fd27 	bl	800edda <__ssprint_r>
 800c38c:	2800      	cmp	r0, #0
 800c38e:	f040 82a1 	bne.w	800c8d4 <_svfprintf_r+0x12f4>
 800c392:	ac25      	add	r4, sp, #148	; 0x94
 800c394:	e506      	b.n	800bda4 <_svfprintf_r+0x7c4>
 800c396:	aa22      	add	r2, sp, #136	; 0x88
 800c398:	4649      	mov	r1, r9
 800c39a:	4650      	mov	r0, sl
 800c39c:	f002 fd1d 	bl	800edda <__ssprint_r>
 800c3a0:	2800      	cmp	r0, #0
 800c3a2:	f040 8297 	bne.w	800c8d4 <_svfprintf_r+0x12f4>
 800c3a6:	ac25      	add	r4, sp, #148	; 0x94
 800c3a8:	e7be      	b.n	800c328 <_svfprintf_r+0xd48>
 800c3aa:	aa22      	add	r2, sp, #136	; 0x88
 800c3ac:	4649      	mov	r1, r9
 800c3ae:	4650      	mov	r0, sl
 800c3b0:	f002 fd13 	bl	800edda <__ssprint_r>
 800c3b4:	2800      	cmp	r0, #0
 800c3b6:	f040 828d 	bne.w	800c8d4 <_svfprintf_r+0x12f4>
 800c3ba:	ac25      	add	r4, sp, #148	; 0x94
 800c3bc:	e7ca      	b.n	800c354 <_svfprintf_r+0xd74>
 800c3be:	3210      	adds	r2, #16
 800c3c0:	2b07      	cmp	r3, #7
 800c3c2:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 800c3c6:	6067      	str	r7, [r4, #4]
 800c3c8:	dd08      	ble.n	800c3dc <_svfprintf_r+0xdfc>
 800c3ca:	aa22      	add	r2, sp, #136	; 0x88
 800c3cc:	4649      	mov	r1, r9
 800c3ce:	4650      	mov	r0, sl
 800c3d0:	f002 fd03 	bl	800edda <__ssprint_r>
 800c3d4:	2800      	cmp	r0, #0
 800c3d6:	f040 827d 	bne.w	800c8d4 <_svfprintf_r+0x12f4>
 800c3da:	a925      	add	r1, sp, #148	; 0x94
 800c3dc:	3d10      	subs	r5, #16
 800c3de:	460c      	mov	r4, r1
 800c3e0:	e7bf      	b.n	800c362 <_svfprintf_r+0xd82>
 800c3e2:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800c3e4:	2b00      	cmp	r3, #0
 800c3e6:	dc73      	bgt.n	800c4d0 <_svfprintf_r+0xef0>
 800c3e8:	4b37      	ldr	r3, [pc, #220]	; (800c4c8 <_svfprintf_r+0xee8>)
 800c3ea:	6023      	str	r3, [r4, #0]
 800c3ec:	2301      	movs	r3, #1
 800c3ee:	441e      	add	r6, r3
 800c3f0:	6063      	str	r3, [r4, #4]
 800c3f2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800c3f4:	9624      	str	r6, [sp, #144]	; 0x90
 800c3f6:	3301      	adds	r3, #1
 800c3f8:	2b07      	cmp	r3, #7
 800c3fa:	9323      	str	r3, [sp, #140]	; 0x8c
 800c3fc:	dc3d      	bgt.n	800c47a <_svfprintf_r+0xe9a>
 800c3fe:	3408      	adds	r4, #8
 800c400:	9905      	ldr	r1, [sp, #20]
 800c402:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800c404:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800c406:	430a      	orrs	r2, r1
 800c408:	f008 0101 	and.w	r1, r8, #1
 800c40c:	430a      	orrs	r2, r1
 800c40e:	f43f acc9 	beq.w	800bda4 <_svfprintf_r+0x7c4>
 800c412:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800c414:	6022      	str	r2, [r4, #0]
 800c416:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c418:	6062      	str	r2, [r4, #4]
 800c41a:	4413      	add	r3, r2
 800c41c:	9324      	str	r3, [sp, #144]	; 0x90
 800c41e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800c420:	3301      	adds	r3, #1
 800c422:	2b07      	cmp	r3, #7
 800c424:	9323      	str	r3, [sp, #140]	; 0x8c
 800c426:	dc32      	bgt.n	800c48e <_svfprintf_r+0xeae>
 800c428:	3408      	adds	r4, #8
 800c42a:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 800c42c:	2d00      	cmp	r5, #0
 800c42e:	da1b      	bge.n	800c468 <_svfprintf_r+0xe88>
 800c430:	4e26      	ldr	r6, [pc, #152]	; (800c4cc <_svfprintf_r+0xeec>)
 800c432:	426d      	negs	r5, r5
 800c434:	4623      	mov	r3, r4
 800c436:	2710      	movs	r7, #16
 800c438:	e9dd 2123 	ldrd	r2, r1, [sp, #140]	; 0x8c
 800c43c:	2d10      	cmp	r5, #16
 800c43e:	f102 0201 	add.w	r2, r2, #1
 800c442:	f104 0408 	add.w	r4, r4, #8
 800c446:	601e      	str	r6, [r3, #0]
 800c448:	dc2b      	bgt.n	800c4a2 <_svfprintf_r+0xec2>
 800c44a:	605d      	str	r5, [r3, #4]
 800c44c:	2a07      	cmp	r2, #7
 800c44e:	440d      	add	r5, r1
 800c450:	e9cd 2523 	strd	r2, r5, [sp, #140]	; 0x8c
 800c454:	dd08      	ble.n	800c468 <_svfprintf_r+0xe88>
 800c456:	aa22      	add	r2, sp, #136	; 0x88
 800c458:	4649      	mov	r1, r9
 800c45a:	4650      	mov	r0, sl
 800c45c:	f002 fcbd 	bl	800edda <__ssprint_r>
 800c460:	2800      	cmp	r0, #0
 800c462:	f040 8237 	bne.w	800c8d4 <_svfprintf_r+0x12f4>
 800c466:	ac25      	add	r4, sp, #148	; 0x94
 800c468:	9b05      	ldr	r3, [sp, #20]
 800c46a:	9a05      	ldr	r2, [sp, #20]
 800c46c:	6063      	str	r3, [r4, #4]
 800c46e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800c470:	f8c4 b000 	str.w	fp, [r4]
 800c474:	4413      	add	r3, r2
 800c476:	9324      	str	r3, [sp, #144]	; 0x90
 800c478:	e48d      	b.n	800bd96 <_svfprintf_r+0x7b6>
 800c47a:	aa22      	add	r2, sp, #136	; 0x88
 800c47c:	4649      	mov	r1, r9
 800c47e:	4650      	mov	r0, sl
 800c480:	f002 fcab 	bl	800edda <__ssprint_r>
 800c484:	2800      	cmp	r0, #0
 800c486:	f040 8225 	bne.w	800c8d4 <_svfprintf_r+0x12f4>
 800c48a:	ac25      	add	r4, sp, #148	; 0x94
 800c48c:	e7b8      	b.n	800c400 <_svfprintf_r+0xe20>
 800c48e:	aa22      	add	r2, sp, #136	; 0x88
 800c490:	4649      	mov	r1, r9
 800c492:	4650      	mov	r0, sl
 800c494:	f002 fca1 	bl	800edda <__ssprint_r>
 800c498:	2800      	cmp	r0, #0
 800c49a:	f040 821b 	bne.w	800c8d4 <_svfprintf_r+0x12f4>
 800c49e:	ac25      	add	r4, sp, #148	; 0x94
 800c4a0:	e7c3      	b.n	800c42a <_svfprintf_r+0xe4a>
 800c4a2:	3110      	adds	r1, #16
 800c4a4:	2a07      	cmp	r2, #7
 800c4a6:	e9cd 2123 	strd	r2, r1, [sp, #140]	; 0x8c
 800c4aa:	605f      	str	r7, [r3, #4]
 800c4ac:	dd08      	ble.n	800c4c0 <_svfprintf_r+0xee0>
 800c4ae:	aa22      	add	r2, sp, #136	; 0x88
 800c4b0:	4649      	mov	r1, r9
 800c4b2:	4650      	mov	r0, sl
 800c4b4:	f002 fc91 	bl	800edda <__ssprint_r>
 800c4b8:	2800      	cmp	r0, #0
 800c4ba:	f040 820b 	bne.w	800c8d4 <_svfprintf_r+0x12f4>
 800c4be:	ac25      	add	r4, sp, #148	; 0x94
 800c4c0:	3d10      	subs	r5, #16
 800c4c2:	4623      	mov	r3, r4
 800c4c4:	e7b8      	b.n	800c438 <_svfprintf_r+0xe58>
 800c4c6:	bf00      	nop
 800c4c8:	0801087a 	.word	0x0801087a
 800c4cc:	0801088c 	.word	0x0801088c
 800c4d0:	9b05      	ldr	r3, [sp, #20]
 800c4d2:	42ab      	cmp	r3, r5
 800c4d4:	bfa8      	it	ge
 800c4d6:	462b      	movge	r3, r5
 800c4d8:	2b00      	cmp	r3, #0
 800c4da:	461f      	mov	r7, r3
 800c4dc:	dd0a      	ble.n	800c4f4 <_svfprintf_r+0xf14>
 800c4de:	441e      	add	r6, r3
 800c4e0:	e9c4 b300 	strd	fp, r3, [r4]
 800c4e4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800c4e6:	9624      	str	r6, [sp, #144]	; 0x90
 800c4e8:	3301      	adds	r3, #1
 800c4ea:	2b07      	cmp	r3, #7
 800c4ec:	9323      	str	r3, [sp, #140]	; 0x8c
 800c4ee:	f300 8086 	bgt.w	800c5fe <_svfprintf_r+0x101e>
 800c4f2:	3408      	adds	r4, #8
 800c4f4:	2f00      	cmp	r7, #0
 800c4f6:	bfac      	ite	ge
 800c4f8:	1bee      	subge	r6, r5, r7
 800c4fa:	462e      	movlt	r6, r5
 800c4fc:	2e00      	cmp	r6, #0
 800c4fe:	dd19      	ble.n	800c534 <_svfprintf_r+0xf54>
 800c500:	4f97      	ldr	r7, [pc, #604]	; (800c760 <_svfprintf_r+0x1180>)
 800c502:	6027      	str	r7, [r4, #0]
 800c504:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 800c508:	2e10      	cmp	r6, #16
 800c50a:	f103 0301 	add.w	r3, r3, #1
 800c50e:	f104 0108 	add.w	r1, r4, #8
 800c512:	dc7e      	bgt.n	800c612 <_svfprintf_r+0x1032>
 800c514:	6066      	str	r6, [r4, #4]
 800c516:	2b07      	cmp	r3, #7
 800c518:	4416      	add	r6, r2
 800c51a:	e9cd 3623 	strd	r3, r6, [sp, #140]	; 0x8c
 800c51e:	f340 808b 	ble.w	800c638 <_svfprintf_r+0x1058>
 800c522:	aa22      	add	r2, sp, #136	; 0x88
 800c524:	4649      	mov	r1, r9
 800c526:	4650      	mov	r0, sl
 800c528:	f002 fc57 	bl	800edda <__ssprint_r>
 800c52c:	2800      	cmp	r0, #0
 800c52e:	f040 81d1 	bne.w	800c8d4 <_svfprintf_r+0x12f4>
 800c532:	ac25      	add	r4, sp, #148	; 0x94
 800c534:	f418 6f80 	tst.w	r8, #1024	; 0x400
 800c538:	445d      	add	r5, fp
 800c53a:	d00b      	beq.n	800c554 <_svfprintf_r+0xf74>
 800c53c:	4e88      	ldr	r6, [pc, #544]	; (800c760 <_svfprintf_r+0x1180>)
 800c53e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c540:	2b00      	cmp	r3, #0
 800c542:	d17b      	bne.n	800c63c <_svfprintf_r+0x105c>
 800c544:	9b08      	ldr	r3, [sp, #32]
 800c546:	2b00      	cmp	r3, #0
 800c548:	d17b      	bne.n	800c642 <_svfprintf_r+0x1062>
 800c54a:	9b05      	ldr	r3, [sp, #20]
 800c54c:	445b      	add	r3, fp
 800c54e:	429d      	cmp	r5, r3
 800c550:	bf28      	it	cs
 800c552:	461d      	movcs	r5, r3
 800c554:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800c556:	9a05      	ldr	r2, [sp, #20]
 800c558:	4293      	cmp	r3, r2
 800c55a:	db02      	blt.n	800c562 <_svfprintf_r+0xf82>
 800c55c:	f018 0f01 	tst.w	r8, #1
 800c560:	d00e      	beq.n	800c580 <_svfprintf_r+0xfa0>
 800c562:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c564:	6023      	str	r3, [r4, #0]
 800c566:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c568:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c56a:	6063      	str	r3, [r4, #4]
 800c56c:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800c56e:	4413      	add	r3, r2
 800c570:	9324      	str	r3, [sp, #144]	; 0x90
 800c572:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800c574:	3301      	adds	r3, #1
 800c576:	2b07      	cmp	r3, #7
 800c578:	9323      	str	r3, [sp, #140]	; 0x8c
 800c57a:	f300 80dd 	bgt.w	800c738 <_svfprintf_r+0x1158>
 800c57e:	3408      	adds	r4, #8
 800c580:	9b05      	ldr	r3, [sp, #20]
 800c582:	9e1c      	ldr	r6, [sp, #112]	; 0x70
 800c584:	eb0b 0203 	add.w	r2, fp, r3
 800c588:	1b9e      	subs	r6, r3, r6
 800c58a:	1b52      	subs	r2, r2, r5
 800c58c:	4296      	cmp	r6, r2
 800c58e:	bfa8      	it	ge
 800c590:	4616      	movge	r6, r2
 800c592:	2e00      	cmp	r6, #0
 800c594:	dd0b      	ble.n	800c5ae <_svfprintf_r+0xfce>
 800c596:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800c598:	4433      	add	r3, r6
 800c59a:	9324      	str	r3, [sp, #144]	; 0x90
 800c59c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800c59e:	3301      	adds	r3, #1
 800c5a0:	2b07      	cmp	r3, #7
 800c5a2:	e9c4 5600 	strd	r5, r6, [r4]
 800c5a6:	9323      	str	r3, [sp, #140]	; 0x8c
 800c5a8:	f300 80d0 	bgt.w	800c74c <_svfprintf_r+0x116c>
 800c5ac:	3408      	adds	r4, #8
 800c5ae:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 800c5b0:	9b05      	ldr	r3, [sp, #20]
 800c5b2:	2e00      	cmp	r6, #0
 800c5b4:	eba3 0505 	sub.w	r5, r3, r5
 800c5b8:	bfa8      	it	ge
 800c5ba:	1bad      	subge	r5, r5, r6
 800c5bc:	2d00      	cmp	r5, #0
 800c5be:	f77f abf1 	ble.w	800bda4 <_svfprintf_r+0x7c4>
 800c5c2:	4e67      	ldr	r6, [pc, #412]	; (800c760 <_svfprintf_r+0x1180>)
 800c5c4:	2710      	movs	r7, #16
 800c5c6:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 800c5ca:	2d10      	cmp	r5, #16
 800c5cc:	f103 0301 	add.w	r3, r3, #1
 800c5d0:	f104 0108 	add.w	r1, r4, #8
 800c5d4:	6026      	str	r6, [r4, #0]
 800c5d6:	f77f aecd 	ble.w	800c374 <_svfprintf_r+0xd94>
 800c5da:	3210      	adds	r2, #16
 800c5dc:	2b07      	cmp	r3, #7
 800c5de:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 800c5e2:	6067      	str	r7, [r4, #4]
 800c5e4:	dd08      	ble.n	800c5f8 <_svfprintf_r+0x1018>
 800c5e6:	aa22      	add	r2, sp, #136	; 0x88
 800c5e8:	4649      	mov	r1, r9
 800c5ea:	4650      	mov	r0, sl
 800c5ec:	f002 fbf5 	bl	800edda <__ssprint_r>
 800c5f0:	2800      	cmp	r0, #0
 800c5f2:	f040 816f 	bne.w	800c8d4 <_svfprintf_r+0x12f4>
 800c5f6:	a925      	add	r1, sp, #148	; 0x94
 800c5f8:	3d10      	subs	r5, #16
 800c5fa:	460c      	mov	r4, r1
 800c5fc:	e7e3      	b.n	800c5c6 <_svfprintf_r+0xfe6>
 800c5fe:	aa22      	add	r2, sp, #136	; 0x88
 800c600:	4649      	mov	r1, r9
 800c602:	4650      	mov	r0, sl
 800c604:	f002 fbe9 	bl	800edda <__ssprint_r>
 800c608:	2800      	cmp	r0, #0
 800c60a:	f040 8163 	bne.w	800c8d4 <_svfprintf_r+0x12f4>
 800c60e:	ac25      	add	r4, sp, #148	; 0x94
 800c610:	e770      	b.n	800c4f4 <_svfprintf_r+0xf14>
 800c612:	2010      	movs	r0, #16
 800c614:	4402      	add	r2, r0
 800c616:	2b07      	cmp	r3, #7
 800c618:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 800c61c:	6060      	str	r0, [r4, #4]
 800c61e:	dd08      	ble.n	800c632 <_svfprintf_r+0x1052>
 800c620:	aa22      	add	r2, sp, #136	; 0x88
 800c622:	4649      	mov	r1, r9
 800c624:	4650      	mov	r0, sl
 800c626:	f002 fbd8 	bl	800edda <__ssprint_r>
 800c62a:	2800      	cmp	r0, #0
 800c62c:	f040 8152 	bne.w	800c8d4 <_svfprintf_r+0x12f4>
 800c630:	a925      	add	r1, sp, #148	; 0x94
 800c632:	3e10      	subs	r6, #16
 800c634:	460c      	mov	r4, r1
 800c636:	e764      	b.n	800c502 <_svfprintf_r+0xf22>
 800c638:	460c      	mov	r4, r1
 800c63a:	e77b      	b.n	800c534 <_svfprintf_r+0xf54>
 800c63c:	9b08      	ldr	r3, [sp, #32]
 800c63e:	2b00      	cmp	r3, #0
 800c640:	d04a      	beq.n	800c6d8 <_svfprintf_r+0x10f8>
 800c642:	9b08      	ldr	r3, [sp, #32]
 800c644:	3b01      	subs	r3, #1
 800c646:	9308      	str	r3, [sp, #32]
 800c648:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c64a:	6023      	str	r3, [r4, #0]
 800c64c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c64e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c650:	6063      	str	r3, [r4, #4]
 800c652:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800c654:	4413      	add	r3, r2
 800c656:	9324      	str	r3, [sp, #144]	; 0x90
 800c658:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800c65a:	3301      	adds	r3, #1
 800c65c:	2b07      	cmp	r3, #7
 800c65e:	9323      	str	r3, [sp, #140]	; 0x8c
 800c660:	dc41      	bgt.n	800c6e6 <_svfprintf_r+0x1106>
 800c662:	3408      	adds	r4, #8
 800c664:	9b05      	ldr	r3, [sp, #20]
 800c666:	445b      	add	r3, fp
 800c668:	1b5a      	subs	r2, r3, r5
 800c66a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c66c:	781b      	ldrb	r3, [r3, #0]
 800c66e:	4293      	cmp	r3, r2
 800c670:	bfa8      	it	ge
 800c672:	4613      	movge	r3, r2
 800c674:	2b00      	cmp	r3, #0
 800c676:	461f      	mov	r7, r3
 800c678:	dd0a      	ble.n	800c690 <_svfprintf_r+0x10b0>
 800c67a:	e9c4 5300 	strd	r5, r3, [r4]
 800c67e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800c680:	443b      	add	r3, r7
 800c682:	9324      	str	r3, [sp, #144]	; 0x90
 800c684:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800c686:	3301      	adds	r3, #1
 800c688:	2b07      	cmp	r3, #7
 800c68a:	9323      	str	r3, [sp, #140]	; 0x8c
 800c68c:	dc35      	bgt.n	800c6fa <_svfprintf_r+0x111a>
 800c68e:	3408      	adds	r4, #8
 800c690:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c692:	781b      	ldrb	r3, [r3, #0]
 800c694:	2f00      	cmp	r7, #0
 800c696:	bfac      	ite	ge
 800c698:	1bdf      	subge	r7, r3, r7
 800c69a:	461f      	movlt	r7, r3
 800c69c:	2f00      	cmp	r7, #0
 800c69e:	dd17      	ble.n	800c6d0 <_svfprintf_r+0x10f0>
 800c6a0:	e9dd 2323 	ldrd	r2, r3, [sp, #140]	; 0x8c
 800c6a4:	2f10      	cmp	r7, #16
 800c6a6:	f102 0201 	add.w	r2, r2, #1
 800c6aa:	f104 0108 	add.w	r1, r4, #8
 800c6ae:	6026      	str	r6, [r4, #0]
 800c6b0:	dc2d      	bgt.n	800c70e <_svfprintf_r+0x112e>
 800c6b2:	443b      	add	r3, r7
 800c6b4:	2a07      	cmp	r2, #7
 800c6b6:	e9cd 2323 	strd	r2, r3, [sp, #140]	; 0x8c
 800c6ba:	6067      	str	r7, [r4, #4]
 800c6bc:	dd3a      	ble.n	800c734 <_svfprintf_r+0x1154>
 800c6be:	aa22      	add	r2, sp, #136	; 0x88
 800c6c0:	4649      	mov	r1, r9
 800c6c2:	4650      	mov	r0, sl
 800c6c4:	f002 fb89 	bl	800edda <__ssprint_r>
 800c6c8:	2800      	cmp	r0, #0
 800c6ca:	f040 8103 	bne.w	800c8d4 <_svfprintf_r+0x12f4>
 800c6ce:	ac25      	add	r4, sp, #148	; 0x94
 800c6d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c6d2:	781b      	ldrb	r3, [r3, #0]
 800c6d4:	441d      	add	r5, r3
 800c6d6:	e732      	b.n	800c53e <_svfprintf_r+0xf5e>
 800c6d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c6da:	3b01      	subs	r3, #1
 800c6dc:	930a      	str	r3, [sp, #40]	; 0x28
 800c6de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c6e0:	3b01      	subs	r3, #1
 800c6e2:	9309      	str	r3, [sp, #36]	; 0x24
 800c6e4:	e7b0      	b.n	800c648 <_svfprintf_r+0x1068>
 800c6e6:	aa22      	add	r2, sp, #136	; 0x88
 800c6e8:	4649      	mov	r1, r9
 800c6ea:	4650      	mov	r0, sl
 800c6ec:	f002 fb75 	bl	800edda <__ssprint_r>
 800c6f0:	2800      	cmp	r0, #0
 800c6f2:	f040 80ef 	bne.w	800c8d4 <_svfprintf_r+0x12f4>
 800c6f6:	ac25      	add	r4, sp, #148	; 0x94
 800c6f8:	e7b4      	b.n	800c664 <_svfprintf_r+0x1084>
 800c6fa:	aa22      	add	r2, sp, #136	; 0x88
 800c6fc:	4649      	mov	r1, r9
 800c6fe:	4650      	mov	r0, sl
 800c700:	f002 fb6b 	bl	800edda <__ssprint_r>
 800c704:	2800      	cmp	r0, #0
 800c706:	f040 80e5 	bne.w	800c8d4 <_svfprintf_r+0x12f4>
 800c70a:	ac25      	add	r4, sp, #148	; 0x94
 800c70c:	e7c0      	b.n	800c690 <_svfprintf_r+0x10b0>
 800c70e:	2010      	movs	r0, #16
 800c710:	4403      	add	r3, r0
 800c712:	2a07      	cmp	r2, #7
 800c714:	e9cd 2323 	strd	r2, r3, [sp, #140]	; 0x8c
 800c718:	6060      	str	r0, [r4, #4]
 800c71a:	dd08      	ble.n	800c72e <_svfprintf_r+0x114e>
 800c71c:	aa22      	add	r2, sp, #136	; 0x88
 800c71e:	4649      	mov	r1, r9
 800c720:	4650      	mov	r0, sl
 800c722:	f002 fb5a 	bl	800edda <__ssprint_r>
 800c726:	2800      	cmp	r0, #0
 800c728:	f040 80d4 	bne.w	800c8d4 <_svfprintf_r+0x12f4>
 800c72c:	a925      	add	r1, sp, #148	; 0x94
 800c72e:	3f10      	subs	r7, #16
 800c730:	460c      	mov	r4, r1
 800c732:	e7b5      	b.n	800c6a0 <_svfprintf_r+0x10c0>
 800c734:	460c      	mov	r4, r1
 800c736:	e7cb      	b.n	800c6d0 <_svfprintf_r+0x10f0>
 800c738:	aa22      	add	r2, sp, #136	; 0x88
 800c73a:	4649      	mov	r1, r9
 800c73c:	4650      	mov	r0, sl
 800c73e:	f002 fb4c 	bl	800edda <__ssprint_r>
 800c742:	2800      	cmp	r0, #0
 800c744:	f040 80c6 	bne.w	800c8d4 <_svfprintf_r+0x12f4>
 800c748:	ac25      	add	r4, sp, #148	; 0x94
 800c74a:	e719      	b.n	800c580 <_svfprintf_r+0xfa0>
 800c74c:	aa22      	add	r2, sp, #136	; 0x88
 800c74e:	4649      	mov	r1, r9
 800c750:	4650      	mov	r0, sl
 800c752:	f002 fb42 	bl	800edda <__ssprint_r>
 800c756:	2800      	cmp	r0, #0
 800c758:	f040 80bc 	bne.w	800c8d4 <_svfprintf_r+0x12f4>
 800c75c:	ac25      	add	r4, sp, #148	; 0x94
 800c75e:	e726      	b.n	800c5ae <_svfprintf_r+0xfce>
 800c760:	0801088c 	.word	0x0801088c
 800c764:	9a05      	ldr	r2, [sp, #20]
 800c766:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800c768:	2a01      	cmp	r2, #1
 800c76a:	f106 0601 	add.w	r6, r6, #1
 800c76e:	f103 0301 	add.w	r3, r3, #1
 800c772:	f104 0508 	add.w	r5, r4, #8
 800c776:	dc02      	bgt.n	800c77e <_svfprintf_r+0x119e>
 800c778:	f018 0f01 	tst.w	r8, #1
 800c77c:	d07e      	beq.n	800c87c <_svfprintf_r+0x129c>
 800c77e:	2201      	movs	r2, #1
 800c780:	2b07      	cmp	r3, #7
 800c782:	e9cd 3623 	strd	r3, r6, [sp, #140]	; 0x8c
 800c786:	f8c4 b000 	str.w	fp, [r4]
 800c78a:	6062      	str	r2, [r4, #4]
 800c78c:	dd08      	ble.n	800c7a0 <_svfprintf_r+0x11c0>
 800c78e:	aa22      	add	r2, sp, #136	; 0x88
 800c790:	4649      	mov	r1, r9
 800c792:	4650      	mov	r0, sl
 800c794:	f002 fb21 	bl	800edda <__ssprint_r>
 800c798:	2800      	cmp	r0, #0
 800c79a:	f040 809b 	bne.w	800c8d4 <_svfprintf_r+0x12f4>
 800c79e:	ad25      	add	r5, sp, #148	; 0x94
 800c7a0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c7a2:	602b      	str	r3, [r5, #0]
 800c7a4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c7a6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c7a8:	606b      	str	r3, [r5, #4]
 800c7aa:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800c7ac:	4413      	add	r3, r2
 800c7ae:	9324      	str	r3, [sp, #144]	; 0x90
 800c7b0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800c7b2:	3301      	adds	r3, #1
 800c7b4:	2b07      	cmp	r3, #7
 800c7b6:	9323      	str	r3, [sp, #140]	; 0x8c
 800c7b8:	dc32      	bgt.n	800c820 <_svfprintf_r+0x1240>
 800c7ba:	3508      	adds	r5, #8
 800c7bc:	9b05      	ldr	r3, [sp, #20]
 800c7be:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800c7c2:	1e5c      	subs	r4, r3, #1
 800c7c4:	2200      	movs	r2, #0
 800c7c6:	2300      	movs	r3, #0
 800c7c8:	f7f4 f97e 	bl	8000ac8 <__aeabi_dcmpeq>
 800c7cc:	2800      	cmp	r0, #0
 800c7ce:	d130      	bne.n	800c832 <_svfprintf_r+0x1252>
 800c7d0:	9923      	ldr	r1, [sp, #140]	; 0x8c
 800c7d2:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800c7d4:	9a05      	ldr	r2, [sp, #20]
 800c7d6:	3101      	adds	r1, #1
 800c7d8:	3b01      	subs	r3, #1
 800c7da:	f10b 0001 	add.w	r0, fp, #1
 800c7de:	4413      	add	r3, r2
 800c7e0:	2907      	cmp	r1, #7
 800c7e2:	e9c5 0400 	strd	r0, r4, [r5]
 800c7e6:	e9cd 1323 	strd	r1, r3, [sp, #140]	; 0x8c
 800c7ea:	dd50      	ble.n	800c88e <_svfprintf_r+0x12ae>
 800c7ec:	aa22      	add	r2, sp, #136	; 0x88
 800c7ee:	4649      	mov	r1, r9
 800c7f0:	4650      	mov	r0, sl
 800c7f2:	f002 faf2 	bl	800edda <__ssprint_r>
 800c7f6:	2800      	cmp	r0, #0
 800c7f8:	d16c      	bne.n	800c8d4 <_svfprintf_r+0x12f4>
 800c7fa:	ad25      	add	r5, sp, #148	; 0x94
 800c7fc:	ab1e      	add	r3, sp, #120	; 0x78
 800c7fe:	602b      	str	r3, [r5, #0]
 800c800:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c802:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800c804:	606b      	str	r3, [r5, #4]
 800c806:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800c808:	4413      	add	r3, r2
 800c80a:	9324      	str	r3, [sp, #144]	; 0x90
 800c80c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800c80e:	3301      	adds	r3, #1
 800c810:	2b07      	cmp	r3, #7
 800c812:	9323      	str	r3, [sp, #140]	; 0x8c
 800c814:	f73f adb5 	bgt.w	800c382 <_svfprintf_r+0xda2>
 800c818:	f105 0408 	add.w	r4, r5, #8
 800c81c:	f7ff bac2 	b.w	800bda4 <_svfprintf_r+0x7c4>
 800c820:	aa22      	add	r2, sp, #136	; 0x88
 800c822:	4649      	mov	r1, r9
 800c824:	4650      	mov	r0, sl
 800c826:	f002 fad8 	bl	800edda <__ssprint_r>
 800c82a:	2800      	cmp	r0, #0
 800c82c:	d152      	bne.n	800c8d4 <_svfprintf_r+0x12f4>
 800c82e:	ad25      	add	r5, sp, #148	; 0x94
 800c830:	e7c4      	b.n	800c7bc <_svfprintf_r+0x11dc>
 800c832:	2c00      	cmp	r4, #0
 800c834:	dde2      	ble.n	800c7fc <_svfprintf_r+0x121c>
 800c836:	4e58      	ldr	r6, [pc, #352]	; (800c998 <_svfprintf_r+0x13b8>)
 800c838:	2710      	movs	r7, #16
 800c83a:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 800c83e:	2c10      	cmp	r4, #16
 800c840:	f103 0301 	add.w	r3, r3, #1
 800c844:	f105 0108 	add.w	r1, r5, #8
 800c848:	602e      	str	r6, [r5, #0]
 800c84a:	dc07      	bgt.n	800c85c <_svfprintf_r+0x127c>
 800c84c:	606c      	str	r4, [r5, #4]
 800c84e:	2b07      	cmp	r3, #7
 800c850:	4414      	add	r4, r2
 800c852:	e9cd 3423 	strd	r3, r4, [sp, #140]	; 0x8c
 800c856:	dcc9      	bgt.n	800c7ec <_svfprintf_r+0x120c>
 800c858:	460d      	mov	r5, r1
 800c85a:	e7cf      	b.n	800c7fc <_svfprintf_r+0x121c>
 800c85c:	3210      	adds	r2, #16
 800c85e:	2b07      	cmp	r3, #7
 800c860:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 800c864:	606f      	str	r7, [r5, #4]
 800c866:	dd06      	ble.n	800c876 <_svfprintf_r+0x1296>
 800c868:	aa22      	add	r2, sp, #136	; 0x88
 800c86a:	4649      	mov	r1, r9
 800c86c:	4650      	mov	r0, sl
 800c86e:	f002 fab4 	bl	800edda <__ssprint_r>
 800c872:	bb78      	cbnz	r0, 800c8d4 <_svfprintf_r+0x12f4>
 800c874:	a925      	add	r1, sp, #148	; 0x94
 800c876:	3c10      	subs	r4, #16
 800c878:	460d      	mov	r5, r1
 800c87a:	e7de      	b.n	800c83a <_svfprintf_r+0x125a>
 800c87c:	2201      	movs	r2, #1
 800c87e:	2b07      	cmp	r3, #7
 800c880:	e9cd 3623 	strd	r3, r6, [sp, #140]	; 0x8c
 800c884:	f8c4 b000 	str.w	fp, [r4]
 800c888:	6062      	str	r2, [r4, #4]
 800c88a:	ddb7      	ble.n	800c7fc <_svfprintf_r+0x121c>
 800c88c:	e7ae      	b.n	800c7ec <_svfprintf_r+0x120c>
 800c88e:	3508      	adds	r5, #8
 800c890:	e7b4      	b.n	800c7fc <_svfprintf_r+0x121c>
 800c892:	460c      	mov	r4, r1
 800c894:	f7ff ba86 	b.w	800bda4 <_svfprintf_r+0x7c4>
 800c898:	e9dd 3210 	ldrd	r3, r2, [sp, #64]	; 0x40
 800c89c:	1a9d      	subs	r5, r3, r2
 800c89e:	2d00      	cmp	r5, #0
 800c8a0:	f77f aa84 	ble.w	800bdac <_svfprintf_r+0x7cc>
 800c8a4:	4e3d      	ldr	r6, [pc, #244]	; (800c99c <_svfprintf_r+0x13bc>)
 800c8a6:	2710      	movs	r7, #16
 800c8a8:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 800c8ac:	2d10      	cmp	r5, #16
 800c8ae:	f103 0301 	add.w	r3, r3, #1
 800c8b2:	6026      	str	r6, [r4, #0]
 800c8b4:	dc18      	bgt.n	800c8e8 <_svfprintf_r+0x1308>
 800c8b6:	6065      	str	r5, [r4, #4]
 800c8b8:	2b07      	cmp	r3, #7
 800c8ba:	4415      	add	r5, r2
 800c8bc:	e9cd 3523 	strd	r3, r5, [sp, #140]	; 0x8c
 800c8c0:	f77f aa74 	ble.w	800bdac <_svfprintf_r+0x7cc>
 800c8c4:	aa22      	add	r2, sp, #136	; 0x88
 800c8c6:	4649      	mov	r1, r9
 800c8c8:	4650      	mov	r0, sl
 800c8ca:	f002 fa86 	bl	800edda <__ssprint_r>
 800c8ce:	2800      	cmp	r0, #0
 800c8d0:	f43f aa6c 	beq.w	800bdac <_svfprintf_r+0x7cc>
 800c8d4:	9b03      	ldr	r3, [sp, #12]
 800c8d6:	2b00      	cmp	r3, #0
 800c8d8:	f43f a88a 	beq.w	800b9f0 <_svfprintf_r+0x410>
 800c8dc:	4619      	mov	r1, r3
 800c8de:	4650      	mov	r0, sl
 800c8e0:	f001 f90a 	bl	800daf8 <_free_r>
 800c8e4:	f7ff b884 	b.w	800b9f0 <_svfprintf_r+0x410>
 800c8e8:	3210      	adds	r2, #16
 800c8ea:	2b07      	cmp	r3, #7
 800c8ec:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 800c8f0:	6067      	str	r7, [r4, #4]
 800c8f2:	dc02      	bgt.n	800c8fa <_svfprintf_r+0x131a>
 800c8f4:	3408      	adds	r4, #8
 800c8f6:	3d10      	subs	r5, #16
 800c8f8:	e7d6      	b.n	800c8a8 <_svfprintf_r+0x12c8>
 800c8fa:	aa22      	add	r2, sp, #136	; 0x88
 800c8fc:	4649      	mov	r1, r9
 800c8fe:	4650      	mov	r0, sl
 800c900:	f002 fa6b 	bl	800edda <__ssprint_r>
 800c904:	2800      	cmp	r0, #0
 800c906:	d1e5      	bne.n	800c8d4 <_svfprintf_r+0x12f4>
 800c908:	ac25      	add	r4, sp, #148	; 0x94
 800c90a:	e7f4      	b.n	800c8f6 <_svfprintf_r+0x1316>
 800c90c:	9903      	ldr	r1, [sp, #12]
 800c90e:	4650      	mov	r0, sl
 800c910:	f001 f8f2 	bl	800daf8 <_free_r>
 800c914:	f7ff ba62 	b.w	800bddc <_svfprintf_r+0x7fc>
 800c918:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800c91a:	2b00      	cmp	r3, #0
 800c91c:	f43f a868 	beq.w	800b9f0 <_svfprintf_r+0x410>
 800c920:	aa22      	add	r2, sp, #136	; 0x88
 800c922:	4649      	mov	r1, r9
 800c924:	4650      	mov	r0, sl
 800c926:	f002 fa58 	bl	800edda <__ssprint_r>
 800c92a:	f7ff b861 	b.w	800b9f0 <_svfprintf_r+0x410>
 800c92e:	ea56 0207 	orrs.w	r2, r6, r7
 800c932:	f8cd 800c 	str.w	r8, [sp, #12]
 800c936:	f43f ab78 	beq.w	800c02a <_svfprintf_r+0xa4a>
 800c93a:	2b01      	cmp	r3, #1
 800c93c:	f43f ac0d 	beq.w	800c15a <_svfprintf_r+0xb7a>
 800c940:	2b02      	cmp	r3, #2
 800c942:	f50d 7b9c 	add.w	fp, sp, #312	; 0x138
 800c946:	f43f ac55 	beq.w	800c1f4 <_svfprintf_r+0xc14>
 800c94a:	08f2      	lsrs	r2, r6, #3
 800c94c:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 800c950:	08f8      	lsrs	r0, r7, #3
 800c952:	f006 0307 	and.w	r3, r6, #7
 800c956:	4607      	mov	r7, r0
 800c958:	4616      	mov	r6, r2
 800c95a:	3330      	adds	r3, #48	; 0x30
 800c95c:	ea56 0207 	orrs.w	r2, r6, r7
 800c960:	4659      	mov	r1, fp
 800c962:	f80b 3d01 	strb.w	r3, [fp, #-1]!
 800c966:	d1f0      	bne.n	800c94a <_svfprintf_r+0x136a>
 800c968:	9a03      	ldr	r2, [sp, #12]
 800c96a:	07d2      	lsls	r2, r2, #31
 800c96c:	d506      	bpl.n	800c97c <_svfprintf_r+0x139c>
 800c96e:	2b30      	cmp	r3, #48	; 0x30
 800c970:	d004      	beq.n	800c97c <_svfprintf_r+0x139c>
 800c972:	2330      	movs	r3, #48	; 0x30
 800c974:	f80b 3c01 	strb.w	r3, [fp, #-1]
 800c978:	f1a1 0b02 	sub.w	fp, r1, #2
 800c97c:	ab4e      	add	r3, sp, #312	; 0x138
 800c97e:	eba3 030b 	sub.w	r3, r3, fp
 800c982:	9e04      	ldr	r6, [sp, #16]
 800c984:	9304      	str	r3, [sp, #16]
 800c986:	2300      	movs	r3, #0
 800c988:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800c98c:	9303      	str	r3, [sp, #12]
 800c98e:	e9cd 3308 	strd	r3, r3, [sp, #32]
 800c992:	461d      	mov	r5, r3
 800c994:	f7ff b94c 	b.w	800bc30 <_svfprintf_r+0x650>
 800c998:	0801088c 	.word	0x0801088c
 800c99c:	0801087c 	.word	0x0801087c

0800c9a0 <sysconf>:
 800c9a0:	2808      	cmp	r0, #8
 800c9a2:	b508      	push	{r3, lr}
 800c9a4:	d006      	beq.n	800c9b4 <sysconf+0x14>
 800c9a6:	f7fb fb7b 	bl	80080a0 <__errno>
 800c9aa:	2316      	movs	r3, #22
 800c9ac:	6003      	str	r3, [r0, #0]
 800c9ae:	f04f 30ff 	mov.w	r0, #4294967295
 800c9b2:	bd08      	pop	{r3, pc}
 800c9b4:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800c9b8:	e7fb      	b.n	800c9b2 <sysconf+0x12>

0800c9ba <__submore>:
 800c9ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c9be:	460c      	mov	r4, r1
 800c9c0:	6b09      	ldr	r1, [r1, #48]	; 0x30
 800c9c2:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800c9c6:	4299      	cmp	r1, r3
 800c9c8:	d11d      	bne.n	800ca06 <__submore+0x4c>
 800c9ca:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800c9ce:	f7fd f83d 	bl	8009a4c <_malloc_r>
 800c9d2:	b918      	cbnz	r0, 800c9dc <__submore+0x22>
 800c9d4:	f04f 30ff 	mov.w	r0, #4294967295
 800c9d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c9dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c9e0:	6363      	str	r3, [r4, #52]	; 0x34
 800c9e2:	f894 3042 	ldrb.w	r3, [r4, #66]	; 0x42
 800c9e6:	6320      	str	r0, [r4, #48]	; 0x30
 800c9e8:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800c9ec:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 800c9f0:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800c9f4:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 800c9f8:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800c9fc:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800ca00:	6020      	str	r0, [r4, #0]
 800ca02:	2000      	movs	r0, #0
 800ca04:	e7e8      	b.n	800c9d8 <__submore+0x1e>
 800ca06:	6b66      	ldr	r6, [r4, #52]	; 0x34
 800ca08:	0077      	lsls	r7, r6, #1
 800ca0a:	463a      	mov	r2, r7
 800ca0c:	f7fd fada 	bl	8009fc4 <_realloc_r>
 800ca10:	4605      	mov	r5, r0
 800ca12:	2800      	cmp	r0, #0
 800ca14:	d0de      	beq.n	800c9d4 <__submore+0x1a>
 800ca16:	eb00 0806 	add.w	r8, r0, r6
 800ca1a:	4601      	mov	r1, r0
 800ca1c:	4632      	mov	r2, r6
 800ca1e:	4640      	mov	r0, r8
 800ca20:	f7fd fa82 	bl	8009f28 <memcpy>
 800ca24:	e9c4 570c 	strd	r5, r7, [r4, #48]	; 0x30
 800ca28:	f8c4 8000 	str.w	r8, [r4]
 800ca2c:	e7e9      	b.n	800ca02 <__submore+0x48>

0800ca2e <__ascii_wctomb>:
 800ca2e:	b149      	cbz	r1, 800ca44 <__ascii_wctomb+0x16>
 800ca30:	2aff      	cmp	r2, #255	; 0xff
 800ca32:	bf85      	ittet	hi
 800ca34:	238a      	movhi	r3, #138	; 0x8a
 800ca36:	6003      	strhi	r3, [r0, #0]
 800ca38:	700a      	strbls	r2, [r1, #0]
 800ca3a:	f04f 30ff 	movhi.w	r0, #4294967295
 800ca3e:	bf98      	it	ls
 800ca40:	2001      	movls	r0, #1
 800ca42:	4770      	bx	lr
 800ca44:	4608      	mov	r0, r1
 800ca46:	4770      	bx	lr

0800ca48 <__swsetup_r>:
 800ca48:	b538      	push	{r3, r4, r5, lr}
 800ca4a:	4b2a      	ldr	r3, [pc, #168]	; (800caf4 <__swsetup_r+0xac>)
 800ca4c:	4605      	mov	r5, r0
 800ca4e:	6818      	ldr	r0, [r3, #0]
 800ca50:	460c      	mov	r4, r1
 800ca52:	b118      	cbz	r0, 800ca5c <__swsetup_r+0x14>
 800ca54:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800ca56:	b90b      	cbnz	r3, 800ca5c <__swsetup_r+0x14>
 800ca58:	f7fc fe16 	bl	8009688 <__sinit>
 800ca5c:	89a3      	ldrh	r3, [r4, #12]
 800ca5e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ca62:	0718      	lsls	r0, r3, #28
 800ca64:	d422      	bmi.n	800caac <__swsetup_r+0x64>
 800ca66:	06d9      	lsls	r1, r3, #27
 800ca68:	d407      	bmi.n	800ca7a <__swsetup_r+0x32>
 800ca6a:	2309      	movs	r3, #9
 800ca6c:	602b      	str	r3, [r5, #0]
 800ca6e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800ca72:	81a3      	strh	r3, [r4, #12]
 800ca74:	f04f 30ff 	mov.w	r0, #4294967295
 800ca78:	e034      	b.n	800cae4 <__swsetup_r+0x9c>
 800ca7a:	0758      	lsls	r0, r3, #29
 800ca7c:	d512      	bpl.n	800caa4 <__swsetup_r+0x5c>
 800ca7e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800ca80:	b141      	cbz	r1, 800ca94 <__swsetup_r+0x4c>
 800ca82:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800ca86:	4299      	cmp	r1, r3
 800ca88:	d002      	beq.n	800ca90 <__swsetup_r+0x48>
 800ca8a:	4628      	mov	r0, r5
 800ca8c:	f001 f834 	bl	800daf8 <_free_r>
 800ca90:	2300      	movs	r3, #0
 800ca92:	6323      	str	r3, [r4, #48]	; 0x30
 800ca94:	89a3      	ldrh	r3, [r4, #12]
 800ca96:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ca9a:	81a3      	strh	r3, [r4, #12]
 800ca9c:	2300      	movs	r3, #0
 800ca9e:	6063      	str	r3, [r4, #4]
 800caa0:	6923      	ldr	r3, [r4, #16]
 800caa2:	6023      	str	r3, [r4, #0]
 800caa4:	89a3      	ldrh	r3, [r4, #12]
 800caa6:	f043 0308 	orr.w	r3, r3, #8
 800caaa:	81a3      	strh	r3, [r4, #12]
 800caac:	6923      	ldr	r3, [r4, #16]
 800caae:	b94b      	cbnz	r3, 800cac4 <__swsetup_r+0x7c>
 800cab0:	89a3      	ldrh	r3, [r4, #12]
 800cab2:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800cab6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800caba:	d003      	beq.n	800cac4 <__swsetup_r+0x7c>
 800cabc:	4621      	mov	r1, r4
 800cabe:	4628      	mov	r0, r5
 800cac0:	f001 fc76 	bl	800e3b0 <__smakebuf_r>
 800cac4:	89a0      	ldrh	r0, [r4, #12]
 800cac6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800caca:	f010 0301 	ands.w	r3, r0, #1
 800cace:	d00a      	beq.n	800cae6 <__swsetup_r+0x9e>
 800cad0:	2300      	movs	r3, #0
 800cad2:	60a3      	str	r3, [r4, #8]
 800cad4:	6963      	ldr	r3, [r4, #20]
 800cad6:	425b      	negs	r3, r3
 800cad8:	61a3      	str	r3, [r4, #24]
 800cada:	6923      	ldr	r3, [r4, #16]
 800cadc:	b943      	cbnz	r3, 800caf0 <__swsetup_r+0xa8>
 800cade:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800cae2:	d1c4      	bne.n	800ca6e <__swsetup_r+0x26>
 800cae4:	bd38      	pop	{r3, r4, r5, pc}
 800cae6:	0781      	lsls	r1, r0, #30
 800cae8:	bf58      	it	pl
 800caea:	6963      	ldrpl	r3, [r4, #20]
 800caec:	60a3      	str	r3, [r4, #8]
 800caee:	e7f4      	b.n	800cada <__swsetup_r+0x92>
 800caf0:	2000      	movs	r0, #0
 800caf2:	e7f7      	b.n	800cae4 <__swsetup_r+0x9c>
 800caf4:	200001f8 	.word	0x200001f8

0800caf8 <__register_exitproc>:
 800caf8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cafc:	4d1c      	ldr	r5, [pc, #112]	; (800cb70 <__register_exitproc+0x78>)
 800cafe:	4606      	mov	r6, r0
 800cb00:	6828      	ldr	r0, [r5, #0]
 800cb02:	4698      	mov	r8, r3
 800cb04:	460f      	mov	r7, r1
 800cb06:	4691      	mov	r9, r2
 800cb08:	f7fc ff7c 	bl	8009a04 <__retarget_lock_acquire_recursive>
 800cb0c:	4b19      	ldr	r3, [pc, #100]	; (800cb74 <__register_exitproc+0x7c>)
 800cb0e:	681b      	ldr	r3, [r3, #0]
 800cb10:	f8d3 4148 	ldr.w	r4, [r3, #328]	; 0x148
 800cb14:	4628      	mov	r0, r5
 800cb16:	b91c      	cbnz	r4, 800cb20 <__register_exitproc+0x28>
 800cb18:	f503 74a6 	add.w	r4, r3, #332	; 0x14c
 800cb1c:	f8c3 4148 	str.w	r4, [r3, #328]	; 0x148
 800cb20:	6865      	ldr	r5, [r4, #4]
 800cb22:	6800      	ldr	r0, [r0, #0]
 800cb24:	2d1f      	cmp	r5, #31
 800cb26:	dd05      	ble.n	800cb34 <__register_exitproc+0x3c>
 800cb28:	f7fc ff6d 	bl	8009a06 <__retarget_lock_release_recursive>
 800cb2c:	f04f 30ff 	mov.w	r0, #4294967295
 800cb30:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cb34:	b19e      	cbz	r6, 800cb5e <__register_exitproc+0x66>
 800cb36:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 800cb3a:	2201      	movs	r2, #1
 800cb3c:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
 800cb40:	f8d4 3188 	ldr.w	r3, [r4, #392]	; 0x188
 800cb44:	40aa      	lsls	r2, r5
 800cb46:	4313      	orrs	r3, r2
 800cb48:	2e02      	cmp	r6, #2
 800cb4a:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
 800cb4e:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
 800cb52:	bf02      	ittt	eq
 800cb54:	f8d4 318c 	ldreq.w	r3, [r4, #396]	; 0x18c
 800cb58:	431a      	orreq	r2, r3
 800cb5a:	f8c4 218c 	streq.w	r2, [r4, #396]	; 0x18c
 800cb5e:	1c6b      	adds	r3, r5, #1
 800cb60:	3502      	adds	r5, #2
 800cb62:	6063      	str	r3, [r4, #4]
 800cb64:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 800cb68:	f7fc ff4d 	bl	8009a06 <__retarget_lock_release_recursive>
 800cb6c:	2000      	movs	r0, #0
 800cb6e:	e7df      	b.n	800cb30 <__register_exitproc+0x38>
 800cb70:	20000628 	.word	0x20000628
 800cb74:	080106c0 	.word	0x080106c0

0800cb78 <quorem>:
 800cb78:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb7c:	6903      	ldr	r3, [r0, #16]
 800cb7e:	690c      	ldr	r4, [r1, #16]
 800cb80:	42a3      	cmp	r3, r4
 800cb82:	4607      	mov	r7, r0
 800cb84:	f2c0 8081 	blt.w	800cc8a <quorem+0x112>
 800cb88:	3c01      	subs	r4, #1
 800cb8a:	f101 0814 	add.w	r8, r1, #20
 800cb8e:	f100 0514 	add.w	r5, r0, #20
 800cb92:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800cb96:	9301      	str	r3, [sp, #4]
 800cb98:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800cb9c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800cba0:	3301      	adds	r3, #1
 800cba2:	429a      	cmp	r2, r3
 800cba4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800cba8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800cbac:	fbb2 f6f3 	udiv	r6, r2, r3
 800cbb0:	d331      	bcc.n	800cc16 <quorem+0x9e>
 800cbb2:	f04f 0e00 	mov.w	lr, #0
 800cbb6:	4640      	mov	r0, r8
 800cbb8:	46ac      	mov	ip, r5
 800cbba:	46f2      	mov	sl, lr
 800cbbc:	f850 2b04 	ldr.w	r2, [r0], #4
 800cbc0:	b293      	uxth	r3, r2
 800cbc2:	fb06 e303 	mla	r3, r6, r3, lr
 800cbc6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800cbca:	b29b      	uxth	r3, r3
 800cbcc:	ebaa 0303 	sub.w	r3, sl, r3
 800cbd0:	0c12      	lsrs	r2, r2, #16
 800cbd2:	f8dc a000 	ldr.w	sl, [ip]
 800cbd6:	fb06 e202 	mla	r2, r6, r2, lr
 800cbda:	fa13 f38a 	uxtah	r3, r3, sl
 800cbde:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800cbe2:	fa1f fa82 	uxth.w	sl, r2
 800cbe6:	f8dc 2000 	ldr.w	r2, [ip]
 800cbea:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800cbee:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800cbf2:	b29b      	uxth	r3, r3
 800cbf4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cbf8:	4581      	cmp	r9, r0
 800cbfa:	f84c 3b04 	str.w	r3, [ip], #4
 800cbfe:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800cc02:	d2db      	bcs.n	800cbbc <quorem+0x44>
 800cc04:	f855 300b 	ldr.w	r3, [r5, fp]
 800cc08:	b92b      	cbnz	r3, 800cc16 <quorem+0x9e>
 800cc0a:	9b01      	ldr	r3, [sp, #4]
 800cc0c:	3b04      	subs	r3, #4
 800cc0e:	429d      	cmp	r5, r3
 800cc10:	461a      	mov	r2, r3
 800cc12:	d32e      	bcc.n	800cc72 <quorem+0xfa>
 800cc14:	613c      	str	r4, [r7, #16]
 800cc16:	4638      	mov	r0, r7
 800cc18:	f001 fe84 	bl	800e924 <__mcmp>
 800cc1c:	2800      	cmp	r0, #0
 800cc1e:	db24      	blt.n	800cc6a <quorem+0xf2>
 800cc20:	3601      	adds	r6, #1
 800cc22:	4628      	mov	r0, r5
 800cc24:	f04f 0c00 	mov.w	ip, #0
 800cc28:	f858 2b04 	ldr.w	r2, [r8], #4
 800cc2c:	f8d0 e000 	ldr.w	lr, [r0]
 800cc30:	b293      	uxth	r3, r2
 800cc32:	ebac 0303 	sub.w	r3, ip, r3
 800cc36:	0c12      	lsrs	r2, r2, #16
 800cc38:	fa13 f38e 	uxtah	r3, r3, lr
 800cc3c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800cc40:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800cc44:	b29b      	uxth	r3, r3
 800cc46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cc4a:	45c1      	cmp	r9, r8
 800cc4c:	f840 3b04 	str.w	r3, [r0], #4
 800cc50:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800cc54:	d2e8      	bcs.n	800cc28 <quorem+0xb0>
 800cc56:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800cc5a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800cc5e:	b922      	cbnz	r2, 800cc6a <quorem+0xf2>
 800cc60:	3b04      	subs	r3, #4
 800cc62:	429d      	cmp	r5, r3
 800cc64:	461a      	mov	r2, r3
 800cc66:	d30a      	bcc.n	800cc7e <quorem+0x106>
 800cc68:	613c      	str	r4, [r7, #16]
 800cc6a:	4630      	mov	r0, r6
 800cc6c:	b003      	add	sp, #12
 800cc6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc72:	6812      	ldr	r2, [r2, #0]
 800cc74:	3b04      	subs	r3, #4
 800cc76:	2a00      	cmp	r2, #0
 800cc78:	d1cc      	bne.n	800cc14 <quorem+0x9c>
 800cc7a:	3c01      	subs	r4, #1
 800cc7c:	e7c7      	b.n	800cc0e <quorem+0x96>
 800cc7e:	6812      	ldr	r2, [r2, #0]
 800cc80:	3b04      	subs	r3, #4
 800cc82:	2a00      	cmp	r2, #0
 800cc84:	d1f0      	bne.n	800cc68 <quorem+0xf0>
 800cc86:	3c01      	subs	r4, #1
 800cc88:	e7eb      	b.n	800cc62 <quorem+0xea>
 800cc8a:	2000      	movs	r0, #0
 800cc8c:	e7ee      	b.n	800cc6c <quorem+0xf4>
	...

0800cc90 <_dtoa_r>:
 800cc90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc94:	ed2d 8b02 	vpush	{d8}
 800cc98:	b095      	sub	sp, #84	; 0x54
 800cc9a:	ec57 6b10 	vmov	r6, r7, d0
 800cc9e:	9105      	str	r1, [sp, #20]
 800cca0:	6c01      	ldr	r1, [r0, #64]	; 0x40
 800cca2:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800cca4:	9209      	str	r2, [sp, #36]	; 0x24
 800cca6:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800ccaa:	4604      	mov	r4, r0
 800ccac:	930f      	str	r3, [sp, #60]	; 0x3c
 800ccae:	b141      	cbz	r1, 800ccc2 <_dtoa_r+0x32>
 800ccb0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800ccb2:	604a      	str	r2, [r1, #4]
 800ccb4:	2301      	movs	r3, #1
 800ccb6:	4093      	lsls	r3, r2
 800ccb8:	608b      	str	r3, [r1, #8]
 800ccba:	f001 fbde 	bl	800e47a <_Bfree>
 800ccbe:	2300      	movs	r3, #0
 800ccc0:	6423      	str	r3, [r4, #64]	; 0x40
 800ccc2:	1e3b      	subs	r3, r7, #0
 800ccc4:	bfb9      	ittee	lt
 800ccc6:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800ccca:	9303      	strlt	r3, [sp, #12]
 800cccc:	2300      	movge	r3, #0
 800ccce:	602b      	strge	r3, [r5, #0]
 800ccd0:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800ccd4:	4ba2      	ldr	r3, [pc, #648]	; (800cf60 <_dtoa_r+0x2d0>)
 800ccd6:	bfbc      	itt	lt
 800ccd8:	2201      	movlt	r2, #1
 800ccda:	602a      	strlt	r2, [r5, #0]
 800ccdc:	ea33 0309 	bics.w	r3, r3, r9
 800cce0:	d11b      	bne.n	800cd1a <_dtoa_r+0x8a>
 800cce2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800cce4:	f242 730f 	movw	r3, #9999	; 0x270f
 800cce8:	6013      	str	r3, [r2, #0]
 800ccea:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ccee:	4333      	orrs	r3, r6
 800ccf0:	f000 8578 	beq.w	800d7e4 <_dtoa_r+0xb54>
 800ccf4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ccf6:	b90b      	cbnz	r3, 800ccfc <_dtoa_r+0x6c>
 800ccf8:	4b9a      	ldr	r3, [pc, #616]	; (800cf64 <_dtoa_r+0x2d4>)
 800ccfa:	e024      	b.n	800cd46 <_dtoa_r+0xb6>
 800ccfc:	4b99      	ldr	r3, [pc, #612]	; (800cf64 <_dtoa_r+0x2d4>)
 800ccfe:	9300      	str	r3, [sp, #0]
 800cd00:	3303      	adds	r3, #3
 800cd02:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800cd04:	6013      	str	r3, [r2, #0]
 800cd06:	9800      	ldr	r0, [sp, #0]
 800cd08:	b015      	add	sp, #84	; 0x54
 800cd0a:	ecbd 8b02 	vpop	{d8}
 800cd0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd12:	4b95      	ldr	r3, [pc, #596]	; (800cf68 <_dtoa_r+0x2d8>)
 800cd14:	9300      	str	r3, [sp, #0]
 800cd16:	3308      	adds	r3, #8
 800cd18:	e7f3      	b.n	800cd02 <_dtoa_r+0x72>
 800cd1a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800cd1e:	2200      	movs	r2, #0
 800cd20:	ec51 0b17 	vmov	r0, r1, d7
 800cd24:	2300      	movs	r3, #0
 800cd26:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800cd2a:	f7f3 fecd 	bl	8000ac8 <__aeabi_dcmpeq>
 800cd2e:	4680      	mov	r8, r0
 800cd30:	b158      	cbz	r0, 800cd4a <_dtoa_r+0xba>
 800cd32:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800cd34:	2301      	movs	r3, #1
 800cd36:	6013      	str	r3, [r2, #0]
 800cd38:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cd3a:	2b00      	cmp	r3, #0
 800cd3c:	f000 854f 	beq.w	800d7de <_dtoa_r+0xb4e>
 800cd40:	488a      	ldr	r0, [pc, #552]	; (800cf6c <_dtoa_r+0x2dc>)
 800cd42:	6018      	str	r0, [r3, #0]
 800cd44:	1e43      	subs	r3, r0, #1
 800cd46:	9300      	str	r3, [sp, #0]
 800cd48:	e7dd      	b.n	800cd06 <_dtoa_r+0x76>
 800cd4a:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800cd4e:	aa12      	add	r2, sp, #72	; 0x48
 800cd50:	a913      	add	r1, sp, #76	; 0x4c
 800cd52:	4620      	mov	r0, r4
 800cd54:	f001 ff06 	bl	800eb64 <__d2b>
 800cd58:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800cd5c:	4683      	mov	fp, r0
 800cd5e:	2d00      	cmp	r5, #0
 800cd60:	d07c      	beq.n	800ce5c <_dtoa_r+0x1cc>
 800cd62:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cd64:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800cd68:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cd6c:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800cd70:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800cd74:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800cd78:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800cd7c:	4b7c      	ldr	r3, [pc, #496]	; (800cf70 <_dtoa_r+0x2e0>)
 800cd7e:	2200      	movs	r2, #0
 800cd80:	4630      	mov	r0, r6
 800cd82:	4639      	mov	r1, r7
 800cd84:	f7f3 fa80 	bl	8000288 <__aeabi_dsub>
 800cd88:	a36f      	add	r3, pc, #444	; (adr r3, 800cf48 <_dtoa_r+0x2b8>)
 800cd8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd8e:	f7f3 fc33 	bl	80005f8 <__aeabi_dmul>
 800cd92:	a36f      	add	r3, pc, #444	; (adr r3, 800cf50 <_dtoa_r+0x2c0>)
 800cd94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd98:	f7f3 fa78 	bl	800028c <__adddf3>
 800cd9c:	4606      	mov	r6, r0
 800cd9e:	4628      	mov	r0, r5
 800cda0:	460f      	mov	r7, r1
 800cda2:	f7f3 fbbf 	bl	8000524 <__aeabi_i2d>
 800cda6:	a36c      	add	r3, pc, #432	; (adr r3, 800cf58 <_dtoa_r+0x2c8>)
 800cda8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdac:	f7f3 fc24 	bl	80005f8 <__aeabi_dmul>
 800cdb0:	4602      	mov	r2, r0
 800cdb2:	460b      	mov	r3, r1
 800cdb4:	4630      	mov	r0, r6
 800cdb6:	4639      	mov	r1, r7
 800cdb8:	f7f3 fa68 	bl	800028c <__adddf3>
 800cdbc:	4606      	mov	r6, r0
 800cdbe:	460f      	mov	r7, r1
 800cdc0:	f7f3 feca 	bl	8000b58 <__aeabi_d2iz>
 800cdc4:	2200      	movs	r2, #0
 800cdc6:	4682      	mov	sl, r0
 800cdc8:	2300      	movs	r3, #0
 800cdca:	4630      	mov	r0, r6
 800cdcc:	4639      	mov	r1, r7
 800cdce:	f7f3 fe85 	bl	8000adc <__aeabi_dcmplt>
 800cdd2:	b148      	cbz	r0, 800cde8 <_dtoa_r+0x158>
 800cdd4:	4650      	mov	r0, sl
 800cdd6:	f7f3 fba5 	bl	8000524 <__aeabi_i2d>
 800cdda:	4632      	mov	r2, r6
 800cddc:	463b      	mov	r3, r7
 800cdde:	f7f3 fe73 	bl	8000ac8 <__aeabi_dcmpeq>
 800cde2:	b908      	cbnz	r0, 800cde8 <_dtoa_r+0x158>
 800cde4:	f10a 3aff 	add.w	sl, sl, #4294967295
 800cde8:	f1ba 0f16 	cmp.w	sl, #22
 800cdec:	d854      	bhi.n	800ce98 <_dtoa_r+0x208>
 800cdee:	4b61      	ldr	r3, [pc, #388]	; (800cf74 <_dtoa_r+0x2e4>)
 800cdf0:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800cdf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdf8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800cdfc:	f7f3 fe6e 	bl	8000adc <__aeabi_dcmplt>
 800ce00:	2800      	cmp	r0, #0
 800ce02:	d04b      	beq.n	800ce9c <_dtoa_r+0x20c>
 800ce04:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ce08:	2300      	movs	r3, #0
 800ce0a:	930e      	str	r3, [sp, #56]	; 0x38
 800ce0c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ce0e:	1b5d      	subs	r5, r3, r5
 800ce10:	1e6b      	subs	r3, r5, #1
 800ce12:	9304      	str	r3, [sp, #16]
 800ce14:	bf43      	ittte	mi
 800ce16:	2300      	movmi	r3, #0
 800ce18:	f1c5 0801 	rsbmi	r8, r5, #1
 800ce1c:	9304      	strmi	r3, [sp, #16]
 800ce1e:	f04f 0800 	movpl.w	r8, #0
 800ce22:	f1ba 0f00 	cmp.w	sl, #0
 800ce26:	db3b      	blt.n	800cea0 <_dtoa_r+0x210>
 800ce28:	9b04      	ldr	r3, [sp, #16]
 800ce2a:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800ce2e:	4453      	add	r3, sl
 800ce30:	9304      	str	r3, [sp, #16]
 800ce32:	2300      	movs	r3, #0
 800ce34:	9306      	str	r3, [sp, #24]
 800ce36:	9b05      	ldr	r3, [sp, #20]
 800ce38:	2b09      	cmp	r3, #9
 800ce3a:	d86a      	bhi.n	800cf12 <_dtoa_r+0x282>
 800ce3c:	2b05      	cmp	r3, #5
 800ce3e:	bfc4      	itt	gt
 800ce40:	3b04      	subgt	r3, #4
 800ce42:	9305      	strgt	r3, [sp, #20]
 800ce44:	9b05      	ldr	r3, [sp, #20]
 800ce46:	f1a3 0302 	sub.w	r3, r3, #2
 800ce4a:	bfcc      	ite	gt
 800ce4c:	2500      	movgt	r5, #0
 800ce4e:	2501      	movle	r5, #1
 800ce50:	2b03      	cmp	r3, #3
 800ce52:	d86a      	bhi.n	800cf2a <_dtoa_r+0x29a>
 800ce54:	e8df f003 	tbb	[pc, r3]
 800ce58:	5b4d4f2c 	.word	0x5b4d4f2c
 800ce5c:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800ce60:	441d      	add	r5, r3
 800ce62:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800ce66:	2b20      	cmp	r3, #32
 800ce68:	bfc1      	itttt	gt
 800ce6a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800ce6e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800ce72:	fa09 f303 	lslgt.w	r3, r9, r3
 800ce76:	fa26 f000 	lsrgt.w	r0, r6, r0
 800ce7a:	bfda      	itte	le
 800ce7c:	f1c3 0320 	rsble	r3, r3, #32
 800ce80:	fa06 f003 	lslle.w	r0, r6, r3
 800ce84:	4318      	orrgt	r0, r3
 800ce86:	f7f3 fb3d 	bl	8000504 <__aeabi_ui2d>
 800ce8a:	2301      	movs	r3, #1
 800ce8c:	4606      	mov	r6, r0
 800ce8e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800ce92:	3d01      	subs	r5, #1
 800ce94:	9310      	str	r3, [sp, #64]	; 0x40
 800ce96:	e771      	b.n	800cd7c <_dtoa_r+0xec>
 800ce98:	2301      	movs	r3, #1
 800ce9a:	e7b6      	b.n	800ce0a <_dtoa_r+0x17a>
 800ce9c:	900e      	str	r0, [sp, #56]	; 0x38
 800ce9e:	e7b5      	b.n	800ce0c <_dtoa_r+0x17c>
 800cea0:	f1ca 0300 	rsb	r3, sl, #0
 800cea4:	9306      	str	r3, [sp, #24]
 800cea6:	2300      	movs	r3, #0
 800cea8:	eba8 080a 	sub.w	r8, r8, sl
 800ceac:	930d      	str	r3, [sp, #52]	; 0x34
 800ceae:	e7c2      	b.n	800ce36 <_dtoa_r+0x1a6>
 800ceb0:	2300      	movs	r3, #0
 800ceb2:	9308      	str	r3, [sp, #32]
 800ceb4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ceb6:	2b00      	cmp	r3, #0
 800ceb8:	dc3a      	bgt.n	800cf30 <_dtoa_r+0x2a0>
 800ceba:	f04f 0901 	mov.w	r9, #1
 800cebe:	f8cd 9004 	str.w	r9, [sp, #4]
 800cec2:	464b      	mov	r3, r9
 800cec4:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800cec8:	2200      	movs	r2, #0
 800ceca:	6462      	str	r2, [r4, #68]	; 0x44
 800cecc:	2204      	movs	r2, #4
 800cece:	f102 0014 	add.w	r0, r2, #20
 800ced2:	4298      	cmp	r0, r3
 800ced4:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800ced6:	d931      	bls.n	800cf3c <_dtoa_r+0x2ac>
 800ced8:	4620      	mov	r0, r4
 800ceda:	f001 faa9 	bl	800e430 <_Balloc>
 800cede:	9000      	str	r0, [sp, #0]
 800cee0:	2800      	cmp	r0, #0
 800cee2:	d14d      	bne.n	800cf80 <_dtoa_r+0x2f0>
 800cee4:	4b24      	ldr	r3, [pc, #144]	; (800cf78 <_dtoa_r+0x2e8>)
 800cee6:	4602      	mov	r2, r0
 800cee8:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800ceec:	4823      	ldr	r0, [pc, #140]	; (800cf7c <_dtoa_r+0x2ec>)
 800ceee:	f001 ffef 	bl	800eed0 <__assert_func>
 800cef2:	2301      	movs	r3, #1
 800cef4:	e7dd      	b.n	800ceb2 <_dtoa_r+0x222>
 800cef6:	2300      	movs	r3, #0
 800cef8:	9308      	str	r3, [sp, #32]
 800cefa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cefc:	eb0a 0903 	add.w	r9, sl, r3
 800cf00:	f109 0301 	add.w	r3, r9, #1
 800cf04:	2b01      	cmp	r3, #1
 800cf06:	9301      	str	r3, [sp, #4]
 800cf08:	bfb8      	it	lt
 800cf0a:	2301      	movlt	r3, #1
 800cf0c:	e7dc      	b.n	800cec8 <_dtoa_r+0x238>
 800cf0e:	2301      	movs	r3, #1
 800cf10:	e7f2      	b.n	800cef8 <_dtoa_r+0x268>
 800cf12:	2501      	movs	r5, #1
 800cf14:	2300      	movs	r3, #0
 800cf16:	9305      	str	r3, [sp, #20]
 800cf18:	9508      	str	r5, [sp, #32]
 800cf1a:	f04f 39ff 	mov.w	r9, #4294967295
 800cf1e:	2200      	movs	r2, #0
 800cf20:	f8cd 9004 	str.w	r9, [sp, #4]
 800cf24:	2312      	movs	r3, #18
 800cf26:	9209      	str	r2, [sp, #36]	; 0x24
 800cf28:	e7ce      	b.n	800cec8 <_dtoa_r+0x238>
 800cf2a:	2301      	movs	r3, #1
 800cf2c:	9308      	str	r3, [sp, #32]
 800cf2e:	e7f4      	b.n	800cf1a <_dtoa_r+0x28a>
 800cf30:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800cf34:	f8cd 9004 	str.w	r9, [sp, #4]
 800cf38:	464b      	mov	r3, r9
 800cf3a:	e7c5      	b.n	800cec8 <_dtoa_r+0x238>
 800cf3c:	3101      	adds	r1, #1
 800cf3e:	6461      	str	r1, [r4, #68]	; 0x44
 800cf40:	0052      	lsls	r2, r2, #1
 800cf42:	e7c4      	b.n	800cece <_dtoa_r+0x23e>
 800cf44:	f3af 8000 	nop.w
 800cf48:	636f4361 	.word	0x636f4361
 800cf4c:	3fd287a7 	.word	0x3fd287a7
 800cf50:	8b60c8b3 	.word	0x8b60c8b3
 800cf54:	3fc68a28 	.word	0x3fc68a28
 800cf58:	509f79fb 	.word	0x509f79fb
 800cf5c:	3fd34413 	.word	0x3fd34413
 800cf60:	7ff00000 	.word	0x7ff00000
 800cf64:	0801089c 	.word	0x0801089c
 800cf68:	080108a0 	.word	0x080108a0
 800cf6c:	0801087b 	.word	0x0801087b
 800cf70:	3ff80000 	.word	0x3ff80000
 800cf74:	08010a18 	.word	0x08010a18
 800cf78:	080108a9 	.word	0x080108a9
 800cf7c:	080108ba 	.word	0x080108ba
 800cf80:	9b00      	ldr	r3, [sp, #0]
 800cf82:	6423      	str	r3, [r4, #64]	; 0x40
 800cf84:	9b01      	ldr	r3, [sp, #4]
 800cf86:	2b0e      	cmp	r3, #14
 800cf88:	f200 80ad 	bhi.w	800d0e6 <_dtoa_r+0x456>
 800cf8c:	2d00      	cmp	r5, #0
 800cf8e:	f000 80aa 	beq.w	800d0e6 <_dtoa_r+0x456>
 800cf92:	f1ba 0f00 	cmp.w	sl, #0
 800cf96:	dd36      	ble.n	800d006 <_dtoa_r+0x376>
 800cf98:	4ac2      	ldr	r2, [pc, #776]	; (800d2a4 <_dtoa_r+0x614>)
 800cf9a:	f00a 030f 	and.w	r3, sl, #15
 800cf9e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800cfa2:	ed93 7b00 	vldr	d7, [r3]
 800cfa6:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800cfaa:	ea4f 172a 	mov.w	r7, sl, asr #4
 800cfae:	eeb0 8a47 	vmov.f32	s16, s14
 800cfb2:	eef0 8a67 	vmov.f32	s17, s15
 800cfb6:	d016      	beq.n	800cfe6 <_dtoa_r+0x356>
 800cfb8:	4bbb      	ldr	r3, [pc, #748]	; (800d2a8 <_dtoa_r+0x618>)
 800cfba:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800cfbe:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800cfc2:	f7f3 fc43 	bl	800084c <__aeabi_ddiv>
 800cfc6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cfca:	f007 070f 	and.w	r7, r7, #15
 800cfce:	2503      	movs	r5, #3
 800cfd0:	4eb5      	ldr	r6, [pc, #724]	; (800d2a8 <_dtoa_r+0x618>)
 800cfd2:	b957      	cbnz	r7, 800cfea <_dtoa_r+0x35a>
 800cfd4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cfd8:	ec53 2b18 	vmov	r2, r3, d8
 800cfdc:	f7f3 fc36 	bl	800084c <__aeabi_ddiv>
 800cfe0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cfe4:	e029      	b.n	800d03a <_dtoa_r+0x3aa>
 800cfe6:	2502      	movs	r5, #2
 800cfe8:	e7f2      	b.n	800cfd0 <_dtoa_r+0x340>
 800cfea:	07f9      	lsls	r1, r7, #31
 800cfec:	d508      	bpl.n	800d000 <_dtoa_r+0x370>
 800cfee:	ec51 0b18 	vmov	r0, r1, d8
 800cff2:	e9d6 2300 	ldrd	r2, r3, [r6]
 800cff6:	f7f3 faff 	bl	80005f8 <__aeabi_dmul>
 800cffa:	ec41 0b18 	vmov	d8, r0, r1
 800cffe:	3501      	adds	r5, #1
 800d000:	107f      	asrs	r7, r7, #1
 800d002:	3608      	adds	r6, #8
 800d004:	e7e5      	b.n	800cfd2 <_dtoa_r+0x342>
 800d006:	f000 80a6 	beq.w	800d156 <_dtoa_r+0x4c6>
 800d00a:	f1ca 0600 	rsb	r6, sl, #0
 800d00e:	4ba5      	ldr	r3, [pc, #660]	; (800d2a4 <_dtoa_r+0x614>)
 800d010:	4fa5      	ldr	r7, [pc, #660]	; (800d2a8 <_dtoa_r+0x618>)
 800d012:	f006 020f 	and.w	r2, r6, #15
 800d016:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d01a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d01e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800d022:	f7f3 fae9 	bl	80005f8 <__aeabi_dmul>
 800d026:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d02a:	1136      	asrs	r6, r6, #4
 800d02c:	2300      	movs	r3, #0
 800d02e:	2502      	movs	r5, #2
 800d030:	2e00      	cmp	r6, #0
 800d032:	f040 8085 	bne.w	800d140 <_dtoa_r+0x4b0>
 800d036:	2b00      	cmp	r3, #0
 800d038:	d1d2      	bne.n	800cfe0 <_dtoa_r+0x350>
 800d03a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d03c:	2b00      	cmp	r3, #0
 800d03e:	f000 808c 	beq.w	800d15a <_dtoa_r+0x4ca>
 800d042:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800d046:	4b99      	ldr	r3, [pc, #612]	; (800d2ac <_dtoa_r+0x61c>)
 800d048:	2200      	movs	r2, #0
 800d04a:	4630      	mov	r0, r6
 800d04c:	4639      	mov	r1, r7
 800d04e:	f7f3 fd45 	bl	8000adc <__aeabi_dcmplt>
 800d052:	2800      	cmp	r0, #0
 800d054:	f000 8081 	beq.w	800d15a <_dtoa_r+0x4ca>
 800d058:	9b01      	ldr	r3, [sp, #4]
 800d05a:	2b00      	cmp	r3, #0
 800d05c:	d07d      	beq.n	800d15a <_dtoa_r+0x4ca>
 800d05e:	f1b9 0f00 	cmp.w	r9, #0
 800d062:	dd3c      	ble.n	800d0de <_dtoa_r+0x44e>
 800d064:	f10a 33ff 	add.w	r3, sl, #4294967295
 800d068:	9307      	str	r3, [sp, #28]
 800d06a:	2200      	movs	r2, #0
 800d06c:	4b90      	ldr	r3, [pc, #576]	; (800d2b0 <_dtoa_r+0x620>)
 800d06e:	4630      	mov	r0, r6
 800d070:	4639      	mov	r1, r7
 800d072:	f7f3 fac1 	bl	80005f8 <__aeabi_dmul>
 800d076:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d07a:	3501      	adds	r5, #1
 800d07c:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800d080:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800d084:	4628      	mov	r0, r5
 800d086:	f7f3 fa4d 	bl	8000524 <__aeabi_i2d>
 800d08a:	4632      	mov	r2, r6
 800d08c:	463b      	mov	r3, r7
 800d08e:	f7f3 fab3 	bl	80005f8 <__aeabi_dmul>
 800d092:	4b88      	ldr	r3, [pc, #544]	; (800d2b4 <_dtoa_r+0x624>)
 800d094:	2200      	movs	r2, #0
 800d096:	f7f3 f8f9 	bl	800028c <__adddf3>
 800d09a:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800d09e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d0a2:	9303      	str	r3, [sp, #12]
 800d0a4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d0a6:	2b00      	cmp	r3, #0
 800d0a8:	d15c      	bne.n	800d164 <_dtoa_r+0x4d4>
 800d0aa:	4b83      	ldr	r3, [pc, #524]	; (800d2b8 <_dtoa_r+0x628>)
 800d0ac:	2200      	movs	r2, #0
 800d0ae:	4630      	mov	r0, r6
 800d0b0:	4639      	mov	r1, r7
 800d0b2:	f7f3 f8e9 	bl	8000288 <__aeabi_dsub>
 800d0b6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d0ba:	4606      	mov	r6, r0
 800d0bc:	460f      	mov	r7, r1
 800d0be:	f7f3 fd2b 	bl	8000b18 <__aeabi_dcmpgt>
 800d0c2:	2800      	cmp	r0, #0
 800d0c4:	f040 8295 	bne.w	800d5f2 <_dtoa_r+0x962>
 800d0c8:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800d0cc:	4630      	mov	r0, r6
 800d0ce:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d0d2:	4639      	mov	r1, r7
 800d0d4:	f7f3 fd02 	bl	8000adc <__aeabi_dcmplt>
 800d0d8:	2800      	cmp	r0, #0
 800d0da:	f040 8287 	bne.w	800d5ec <_dtoa_r+0x95c>
 800d0de:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800d0e2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800d0e6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d0e8:	2b00      	cmp	r3, #0
 800d0ea:	f2c0 8157 	blt.w	800d39c <_dtoa_r+0x70c>
 800d0ee:	f1ba 0f0e 	cmp.w	sl, #14
 800d0f2:	f300 8153 	bgt.w	800d39c <_dtoa_r+0x70c>
 800d0f6:	4b6b      	ldr	r3, [pc, #428]	; (800d2a4 <_dtoa_r+0x614>)
 800d0f8:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800d0fc:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d100:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d102:	2b00      	cmp	r3, #0
 800d104:	f280 80e2 	bge.w	800d2cc <_dtoa_r+0x63c>
 800d108:	9b01      	ldr	r3, [sp, #4]
 800d10a:	2b00      	cmp	r3, #0
 800d10c:	f300 80de 	bgt.w	800d2cc <_dtoa_r+0x63c>
 800d110:	f040 826c 	bne.w	800d5ec <_dtoa_r+0x95c>
 800d114:	4b68      	ldr	r3, [pc, #416]	; (800d2b8 <_dtoa_r+0x628>)
 800d116:	2200      	movs	r2, #0
 800d118:	4640      	mov	r0, r8
 800d11a:	4649      	mov	r1, r9
 800d11c:	f7f3 fa6c 	bl	80005f8 <__aeabi_dmul>
 800d120:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d124:	f7f3 fcee 	bl	8000b04 <__aeabi_dcmpge>
 800d128:	9e01      	ldr	r6, [sp, #4]
 800d12a:	4637      	mov	r7, r6
 800d12c:	2800      	cmp	r0, #0
 800d12e:	f040 8242 	bne.w	800d5b6 <_dtoa_r+0x926>
 800d132:	9d00      	ldr	r5, [sp, #0]
 800d134:	2331      	movs	r3, #49	; 0x31
 800d136:	f805 3b01 	strb.w	r3, [r5], #1
 800d13a:	f10a 0a01 	add.w	sl, sl, #1
 800d13e:	e23e      	b.n	800d5be <_dtoa_r+0x92e>
 800d140:	07f2      	lsls	r2, r6, #31
 800d142:	d505      	bpl.n	800d150 <_dtoa_r+0x4c0>
 800d144:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d148:	f7f3 fa56 	bl	80005f8 <__aeabi_dmul>
 800d14c:	3501      	adds	r5, #1
 800d14e:	2301      	movs	r3, #1
 800d150:	1076      	asrs	r6, r6, #1
 800d152:	3708      	adds	r7, #8
 800d154:	e76c      	b.n	800d030 <_dtoa_r+0x3a0>
 800d156:	2502      	movs	r5, #2
 800d158:	e76f      	b.n	800d03a <_dtoa_r+0x3aa>
 800d15a:	9b01      	ldr	r3, [sp, #4]
 800d15c:	f8cd a01c 	str.w	sl, [sp, #28]
 800d160:	930c      	str	r3, [sp, #48]	; 0x30
 800d162:	e78d      	b.n	800d080 <_dtoa_r+0x3f0>
 800d164:	9900      	ldr	r1, [sp, #0]
 800d166:	980c      	ldr	r0, [sp, #48]	; 0x30
 800d168:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d16a:	4b4e      	ldr	r3, [pc, #312]	; (800d2a4 <_dtoa_r+0x614>)
 800d16c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d170:	4401      	add	r1, r0
 800d172:	9102      	str	r1, [sp, #8]
 800d174:	9908      	ldr	r1, [sp, #32]
 800d176:	eeb0 8a47 	vmov.f32	s16, s14
 800d17a:	eef0 8a67 	vmov.f32	s17, s15
 800d17e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d182:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d186:	2900      	cmp	r1, #0
 800d188:	d045      	beq.n	800d216 <_dtoa_r+0x586>
 800d18a:	494c      	ldr	r1, [pc, #304]	; (800d2bc <_dtoa_r+0x62c>)
 800d18c:	2000      	movs	r0, #0
 800d18e:	f7f3 fb5d 	bl	800084c <__aeabi_ddiv>
 800d192:	ec53 2b18 	vmov	r2, r3, d8
 800d196:	f7f3 f877 	bl	8000288 <__aeabi_dsub>
 800d19a:	9d00      	ldr	r5, [sp, #0]
 800d19c:	ec41 0b18 	vmov	d8, r0, r1
 800d1a0:	4639      	mov	r1, r7
 800d1a2:	4630      	mov	r0, r6
 800d1a4:	f7f3 fcd8 	bl	8000b58 <__aeabi_d2iz>
 800d1a8:	900c      	str	r0, [sp, #48]	; 0x30
 800d1aa:	f7f3 f9bb 	bl	8000524 <__aeabi_i2d>
 800d1ae:	4602      	mov	r2, r0
 800d1b0:	460b      	mov	r3, r1
 800d1b2:	4630      	mov	r0, r6
 800d1b4:	4639      	mov	r1, r7
 800d1b6:	f7f3 f867 	bl	8000288 <__aeabi_dsub>
 800d1ba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d1bc:	3330      	adds	r3, #48	; 0x30
 800d1be:	f805 3b01 	strb.w	r3, [r5], #1
 800d1c2:	ec53 2b18 	vmov	r2, r3, d8
 800d1c6:	4606      	mov	r6, r0
 800d1c8:	460f      	mov	r7, r1
 800d1ca:	f7f3 fc87 	bl	8000adc <__aeabi_dcmplt>
 800d1ce:	2800      	cmp	r0, #0
 800d1d0:	d165      	bne.n	800d29e <_dtoa_r+0x60e>
 800d1d2:	4632      	mov	r2, r6
 800d1d4:	463b      	mov	r3, r7
 800d1d6:	4935      	ldr	r1, [pc, #212]	; (800d2ac <_dtoa_r+0x61c>)
 800d1d8:	2000      	movs	r0, #0
 800d1da:	f7f3 f855 	bl	8000288 <__aeabi_dsub>
 800d1de:	ec53 2b18 	vmov	r2, r3, d8
 800d1e2:	f7f3 fc7b 	bl	8000adc <__aeabi_dcmplt>
 800d1e6:	2800      	cmp	r0, #0
 800d1e8:	f040 80b8 	bne.w	800d35c <_dtoa_r+0x6cc>
 800d1ec:	9b02      	ldr	r3, [sp, #8]
 800d1ee:	429d      	cmp	r5, r3
 800d1f0:	f43f af75 	beq.w	800d0de <_dtoa_r+0x44e>
 800d1f4:	4b2e      	ldr	r3, [pc, #184]	; (800d2b0 <_dtoa_r+0x620>)
 800d1f6:	ec51 0b18 	vmov	r0, r1, d8
 800d1fa:	2200      	movs	r2, #0
 800d1fc:	f7f3 f9fc 	bl	80005f8 <__aeabi_dmul>
 800d200:	4b2b      	ldr	r3, [pc, #172]	; (800d2b0 <_dtoa_r+0x620>)
 800d202:	ec41 0b18 	vmov	d8, r0, r1
 800d206:	2200      	movs	r2, #0
 800d208:	4630      	mov	r0, r6
 800d20a:	4639      	mov	r1, r7
 800d20c:	f7f3 f9f4 	bl	80005f8 <__aeabi_dmul>
 800d210:	4606      	mov	r6, r0
 800d212:	460f      	mov	r7, r1
 800d214:	e7c4      	b.n	800d1a0 <_dtoa_r+0x510>
 800d216:	ec51 0b17 	vmov	r0, r1, d7
 800d21a:	f7f3 f9ed 	bl	80005f8 <__aeabi_dmul>
 800d21e:	9b02      	ldr	r3, [sp, #8]
 800d220:	9d00      	ldr	r5, [sp, #0]
 800d222:	930c      	str	r3, [sp, #48]	; 0x30
 800d224:	ec41 0b18 	vmov	d8, r0, r1
 800d228:	4639      	mov	r1, r7
 800d22a:	4630      	mov	r0, r6
 800d22c:	f7f3 fc94 	bl	8000b58 <__aeabi_d2iz>
 800d230:	9011      	str	r0, [sp, #68]	; 0x44
 800d232:	f7f3 f977 	bl	8000524 <__aeabi_i2d>
 800d236:	4602      	mov	r2, r0
 800d238:	460b      	mov	r3, r1
 800d23a:	4630      	mov	r0, r6
 800d23c:	4639      	mov	r1, r7
 800d23e:	f7f3 f823 	bl	8000288 <__aeabi_dsub>
 800d242:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d244:	3330      	adds	r3, #48	; 0x30
 800d246:	f805 3b01 	strb.w	r3, [r5], #1
 800d24a:	9b02      	ldr	r3, [sp, #8]
 800d24c:	429d      	cmp	r5, r3
 800d24e:	4606      	mov	r6, r0
 800d250:	460f      	mov	r7, r1
 800d252:	f04f 0200 	mov.w	r2, #0
 800d256:	d133      	bne.n	800d2c0 <_dtoa_r+0x630>
 800d258:	4b18      	ldr	r3, [pc, #96]	; (800d2bc <_dtoa_r+0x62c>)
 800d25a:	ec51 0b18 	vmov	r0, r1, d8
 800d25e:	f7f3 f815 	bl	800028c <__adddf3>
 800d262:	4602      	mov	r2, r0
 800d264:	460b      	mov	r3, r1
 800d266:	4630      	mov	r0, r6
 800d268:	4639      	mov	r1, r7
 800d26a:	f7f3 fc55 	bl	8000b18 <__aeabi_dcmpgt>
 800d26e:	2800      	cmp	r0, #0
 800d270:	d174      	bne.n	800d35c <_dtoa_r+0x6cc>
 800d272:	ec53 2b18 	vmov	r2, r3, d8
 800d276:	4911      	ldr	r1, [pc, #68]	; (800d2bc <_dtoa_r+0x62c>)
 800d278:	2000      	movs	r0, #0
 800d27a:	f7f3 f805 	bl	8000288 <__aeabi_dsub>
 800d27e:	4602      	mov	r2, r0
 800d280:	460b      	mov	r3, r1
 800d282:	4630      	mov	r0, r6
 800d284:	4639      	mov	r1, r7
 800d286:	f7f3 fc29 	bl	8000adc <__aeabi_dcmplt>
 800d28a:	2800      	cmp	r0, #0
 800d28c:	f43f af27 	beq.w	800d0de <_dtoa_r+0x44e>
 800d290:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800d292:	1e6b      	subs	r3, r5, #1
 800d294:	930c      	str	r3, [sp, #48]	; 0x30
 800d296:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800d29a:	2b30      	cmp	r3, #48	; 0x30
 800d29c:	d0f8      	beq.n	800d290 <_dtoa_r+0x600>
 800d29e:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800d2a2:	e049      	b.n	800d338 <_dtoa_r+0x6a8>
 800d2a4:	08010a18 	.word	0x08010a18
 800d2a8:	080109f0 	.word	0x080109f0
 800d2ac:	3ff00000 	.word	0x3ff00000
 800d2b0:	40240000 	.word	0x40240000
 800d2b4:	401c0000 	.word	0x401c0000
 800d2b8:	40140000 	.word	0x40140000
 800d2bc:	3fe00000 	.word	0x3fe00000
 800d2c0:	4baf      	ldr	r3, [pc, #700]	; (800d580 <_dtoa_r+0x8f0>)
 800d2c2:	f7f3 f999 	bl	80005f8 <__aeabi_dmul>
 800d2c6:	4606      	mov	r6, r0
 800d2c8:	460f      	mov	r7, r1
 800d2ca:	e7ad      	b.n	800d228 <_dtoa_r+0x598>
 800d2cc:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800d2d0:	9d00      	ldr	r5, [sp, #0]
 800d2d2:	4642      	mov	r2, r8
 800d2d4:	464b      	mov	r3, r9
 800d2d6:	4630      	mov	r0, r6
 800d2d8:	4639      	mov	r1, r7
 800d2da:	f7f3 fab7 	bl	800084c <__aeabi_ddiv>
 800d2de:	f7f3 fc3b 	bl	8000b58 <__aeabi_d2iz>
 800d2e2:	9002      	str	r0, [sp, #8]
 800d2e4:	f7f3 f91e 	bl	8000524 <__aeabi_i2d>
 800d2e8:	4642      	mov	r2, r8
 800d2ea:	464b      	mov	r3, r9
 800d2ec:	f7f3 f984 	bl	80005f8 <__aeabi_dmul>
 800d2f0:	4602      	mov	r2, r0
 800d2f2:	460b      	mov	r3, r1
 800d2f4:	4630      	mov	r0, r6
 800d2f6:	4639      	mov	r1, r7
 800d2f8:	f7f2 ffc6 	bl	8000288 <__aeabi_dsub>
 800d2fc:	9e02      	ldr	r6, [sp, #8]
 800d2fe:	9f01      	ldr	r7, [sp, #4]
 800d300:	3630      	adds	r6, #48	; 0x30
 800d302:	f805 6b01 	strb.w	r6, [r5], #1
 800d306:	9e00      	ldr	r6, [sp, #0]
 800d308:	1bae      	subs	r6, r5, r6
 800d30a:	42b7      	cmp	r7, r6
 800d30c:	4602      	mov	r2, r0
 800d30e:	460b      	mov	r3, r1
 800d310:	d137      	bne.n	800d382 <_dtoa_r+0x6f2>
 800d312:	f7f2 ffbb 	bl	800028c <__adddf3>
 800d316:	4642      	mov	r2, r8
 800d318:	464b      	mov	r3, r9
 800d31a:	4606      	mov	r6, r0
 800d31c:	460f      	mov	r7, r1
 800d31e:	f7f3 fbfb 	bl	8000b18 <__aeabi_dcmpgt>
 800d322:	b9c8      	cbnz	r0, 800d358 <_dtoa_r+0x6c8>
 800d324:	4642      	mov	r2, r8
 800d326:	464b      	mov	r3, r9
 800d328:	4630      	mov	r0, r6
 800d32a:	4639      	mov	r1, r7
 800d32c:	f7f3 fbcc 	bl	8000ac8 <__aeabi_dcmpeq>
 800d330:	b110      	cbz	r0, 800d338 <_dtoa_r+0x6a8>
 800d332:	9b02      	ldr	r3, [sp, #8]
 800d334:	07d9      	lsls	r1, r3, #31
 800d336:	d40f      	bmi.n	800d358 <_dtoa_r+0x6c8>
 800d338:	4620      	mov	r0, r4
 800d33a:	4659      	mov	r1, fp
 800d33c:	f001 f89d 	bl	800e47a <_Bfree>
 800d340:	2300      	movs	r3, #0
 800d342:	702b      	strb	r3, [r5, #0]
 800d344:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d346:	f10a 0001 	add.w	r0, sl, #1
 800d34a:	6018      	str	r0, [r3, #0]
 800d34c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d34e:	2b00      	cmp	r3, #0
 800d350:	f43f acd9 	beq.w	800cd06 <_dtoa_r+0x76>
 800d354:	601d      	str	r5, [r3, #0]
 800d356:	e4d6      	b.n	800cd06 <_dtoa_r+0x76>
 800d358:	f8cd a01c 	str.w	sl, [sp, #28]
 800d35c:	462b      	mov	r3, r5
 800d35e:	461d      	mov	r5, r3
 800d360:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d364:	2a39      	cmp	r2, #57	; 0x39
 800d366:	d108      	bne.n	800d37a <_dtoa_r+0x6ea>
 800d368:	9a00      	ldr	r2, [sp, #0]
 800d36a:	429a      	cmp	r2, r3
 800d36c:	d1f7      	bne.n	800d35e <_dtoa_r+0x6ce>
 800d36e:	9a07      	ldr	r2, [sp, #28]
 800d370:	9900      	ldr	r1, [sp, #0]
 800d372:	3201      	adds	r2, #1
 800d374:	9207      	str	r2, [sp, #28]
 800d376:	2230      	movs	r2, #48	; 0x30
 800d378:	700a      	strb	r2, [r1, #0]
 800d37a:	781a      	ldrb	r2, [r3, #0]
 800d37c:	3201      	adds	r2, #1
 800d37e:	701a      	strb	r2, [r3, #0]
 800d380:	e78d      	b.n	800d29e <_dtoa_r+0x60e>
 800d382:	4b7f      	ldr	r3, [pc, #508]	; (800d580 <_dtoa_r+0x8f0>)
 800d384:	2200      	movs	r2, #0
 800d386:	f7f3 f937 	bl	80005f8 <__aeabi_dmul>
 800d38a:	2200      	movs	r2, #0
 800d38c:	2300      	movs	r3, #0
 800d38e:	4606      	mov	r6, r0
 800d390:	460f      	mov	r7, r1
 800d392:	f7f3 fb99 	bl	8000ac8 <__aeabi_dcmpeq>
 800d396:	2800      	cmp	r0, #0
 800d398:	d09b      	beq.n	800d2d2 <_dtoa_r+0x642>
 800d39a:	e7cd      	b.n	800d338 <_dtoa_r+0x6a8>
 800d39c:	9a08      	ldr	r2, [sp, #32]
 800d39e:	2a00      	cmp	r2, #0
 800d3a0:	f000 80c4 	beq.w	800d52c <_dtoa_r+0x89c>
 800d3a4:	9a05      	ldr	r2, [sp, #20]
 800d3a6:	2a01      	cmp	r2, #1
 800d3a8:	f300 80a8 	bgt.w	800d4fc <_dtoa_r+0x86c>
 800d3ac:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800d3ae:	2a00      	cmp	r2, #0
 800d3b0:	f000 80a0 	beq.w	800d4f4 <_dtoa_r+0x864>
 800d3b4:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800d3b8:	9e06      	ldr	r6, [sp, #24]
 800d3ba:	4645      	mov	r5, r8
 800d3bc:	9a04      	ldr	r2, [sp, #16]
 800d3be:	2101      	movs	r1, #1
 800d3c0:	441a      	add	r2, r3
 800d3c2:	4620      	mov	r0, r4
 800d3c4:	4498      	add	r8, r3
 800d3c6:	9204      	str	r2, [sp, #16]
 800d3c8:	f001 f944 	bl	800e654 <__i2b>
 800d3cc:	4607      	mov	r7, r0
 800d3ce:	2d00      	cmp	r5, #0
 800d3d0:	dd0b      	ble.n	800d3ea <_dtoa_r+0x75a>
 800d3d2:	9b04      	ldr	r3, [sp, #16]
 800d3d4:	2b00      	cmp	r3, #0
 800d3d6:	dd08      	ble.n	800d3ea <_dtoa_r+0x75a>
 800d3d8:	42ab      	cmp	r3, r5
 800d3da:	9a04      	ldr	r2, [sp, #16]
 800d3dc:	bfa8      	it	ge
 800d3de:	462b      	movge	r3, r5
 800d3e0:	eba8 0803 	sub.w	r8, r8, r3
 800d3e4:	1aed      	subs	r5, r5, r3
 800d3e6:	1ad3      	subs	r3, r2, r3
 800d3e8:	9304      	str	r3, [sp, #16]
 800d3ea:	9b06      	ldr	r3, [sp, #24]
 800d3ec:	b1fb      	cbz	r3, 800d42e <_dtoa_r+0x79e>
 800d3ee:	9b08      	ldr	r3, [sp, #32]
 800d3f0:	2b00      	cmp	r3, #0
 800d3f2:	f000 809f 	beq.w	800d534 <_dtoa_r+0x8a4>
 800d3f6:	2e00      	cmp	r6, #0
 800d3f8:	dd11      	ble.n	800d41e <_dtoa_r+0x78e>
 800d3fa:	4639      	mov	r1, r7
 800d3fc:	4632      	mov	r2, r6
 800d3fe:	4620      	mov	r0, r4
 800d400:	f001 f9e4 	bl	800e7cc <__pow5mult>
 800d404:	465a      	mov	r2, fp
 800d406:	4601      	mov	r1, r0
 800d408:	4607      	mov	r7, r0
 800d40a:	4620      	mov	r0, r4
 800d40c:	f001 f938 	bl	800e680 <__multiply>
 800d410:	4659      	mov	r1, fp
 800d412:	9007      	str	r0, [sp, #28]
 800d414:	4620      	mov	r0, r4
 800d416:	f001 f830 	bl	800e47a <_Bfree>
 800d41a:	9b07      	ldr	r3, [sp, #28]
 800d41c:	469b      	mov	fp, r3
 800d41e:	9b06      	ldr	r3, [sp, #24]
 800d420:	1b9a      	subs	r2, r3, r6
 800d422:	d004      	beq.n	800d42e <_dtoa_r+0x79e>
 800d424:	4659      	mov	r1, fp
 800d426:	4620      	mov	r0, r4
 800d428:	f001 f9d0 	bl	800e7cc <__pow5mult>
 800d42c:	4683      	mov	fp, r0
 800d42e:	2101      	movs	r1, #1
 800d430:	4620      	mov	r0, r4
 800d432:	f001 f90f 	bl	800e654 <__i2b>
 800d436:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d438:	2b00      	cmp	r3, #0
 800d43a:	4606      	mov	r6, r0
 800d43c:	dd7c      	ble.n	800d538 <_dtoa_r+0x8a8>
 800d43e:	461a      	mov	r2, r3
 800d440:	4601      	mov	r1, r0
 800d442:	4620      	mov	r0, r4
 800d444:	f001 f9c2 	bl	800e7cc <__pow5mult>
 800d448:	9b05      	ldr	r3, [sp, #20]
 800d44a:	2b01      	cmp	r3, #1
 800d44c:	4606      	mov	r6, r0
 800d44e:	dd76      	ble.n	800d53e <_dtoa_r+0x8ae>
 800d450:	2300      	movs	r3, #0
 800d452:	9306      	str	r3, [sp, #24]
 800d454:	6933      	ldr	r3, [r6, #16]
 800d456:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800d45a:	6918      	ldr	r0, [r3, #16]
 800d45c:	f001 f8aa 	bl	800e5b4 <__hi0bits>
 800d460:	f1c0 0020 	rsb	r0, r0, #32
 800d464:	9b04      	ldr	r3, [sp, #16]
 800d466:	4418      	add	r0, r3
 800d468:	f010 001f 	ands.w	r0, r0, #31
 800d46c:	f000 8086 	beq.w	800d57c <_dtoa_r+0x8ec>
 800d470:	f1c0 0320 	rsb	r3, r0, #32
 800d474:	2b04      	cmp	r3, #4
 800d476:	dd7f      	ble.n	800d578 <_dtoa_r+0x8e8>
 800d478:	f1c0 001c 	rsb	r0, r0, #28
 800d47c:	9b04      	ldr	r3, [sp, #16]
 800d47e:	4403      	add	r3, r0
 800d480:	4480      	add	r8, r0
 800d482:	4405      	add	r5, r0
 800d484:	9304      	str	r3, [sp, #16]
 800d486:	f1b8 0f00 	cmp.w	r8, #0
 800d48a:	dd05      	ble.n	800d498 <_dtoa_r+0x808>
 800d48c:	4659      	mov	r1, fp
 800d48e:	4642      	mov	r2, r8
 800d490:	4620      	mov	r0, r4
 800d492:	f001 f9db 	bl	800e84c <__lshift>
 800d496:	4683      	mov	fp, r0
 800d498:	9b04      	ldr	r3, [sp, #16]
 800d49a:	2b00      	cmp	r3, #0
 800d49c:	dd05      	ble.n	800d4aa <_dtoa_r+0x81a>
 800d49e:	4631      	mov	r1, r6
 800d4a0:	461a      	mov	r2, r3
 800d4a2:	4620      	mov	r0, r4
 800d4a4:	f001 f9d2 	bl	800e84c <__lshift>
 800d4a8:	4606      	mov	r6, r0
 800d4aa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d4ac:	2b00      	cmp	r3, #0
 800d4ae:	d069      	beq.n	800d584 <_dtoa_r+0x8f4>
 800d4b0:	4631      	mov	r1, r6
 800d4b2:	4658      	mov	r0, fp
 800d4b4:	f001 fa36 	bl	800e924 <__mcmp>
 800d4b8:	2800      	cmp	r0, #0
 800d4ba:	da63      	bge.n	800d584 <_dtoa_r+0x8f4>
 800d4bc:	2300      	movs	r3, #0
 800d4be:	4659      	mov	r1, fp
 800d4c0:	220a      	movs	r2, #10
 800d4c2:	4620      	mov	r0, r4
 800d4c4:	f000 ffe2 	bl	800e48c <__multadd>
 800d4c8:	9b08      	ldr	r3, [sp, #32]
 800d4ca:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d4ce:	4683      	mov	fp, r0
 800d4d0:	2b00      	cmp	r3, #0
 800d4d2:	f000 818e 	beq.w	800d7f2 <_dtoa_r+0xb62>
 800d4d6:	4639      	mov	r1, r7
 800d4d8:	2300      	movs	r3, #0
 800d4da:	220a      	movs	r2, #10
 800d4dc:	4620      	mov	r0, r4
 800d4de:	f000 ffd5 	bl	800e48c <__multadd>
 800d4e2:	f1b9 0f00 	cmp.w	r9, #0
 800d4e6:	4607      	mov	r7, r0
 800d4e8:	f300 808e 	bgt.w	800d608 <_dtoa_r+0x978>
 800d4ec:	9b05      	ldr	r3, [sp, #20]
 800d4ee:	2b02      	cmp	r3, #2
 800d4f0:	dc50      	bgt.n	800d594 <_dtoa_r+0x904>
 800d4f2:	e089      	b.n	800d608 <_dtoa_r+0x978>
 800d4f4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d4f6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800d4fa:	e75d      	b.n	800d3b8 <_dtoa_r+0x728>
 800d4fc:	9b01      	ldr	r3, [sp, #4]
 800d4fe:	1e5e      	subs	r6, r3, #1
 800d500:	9b06      	ldr	r3, [sp, #24]
 800d502:	42b3      	cmp	r3, r6
 800d504:	bfbf      	itttt	lt
 800d506:	9b06      	ldrlt	r3, [sp, #24]
 800d508:	9606      	strlt	r6, [sp, #24]
 800d50a:	1af2      	sublt	r2, r6, r3
 800d50c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800d50e:	bfb6      	itet	lt
 800d510:	189b      	addlt	r3, r3, r2
 800d512:	1b9e      	subge	r6, r3, r6
 800d514:	930d      	strlt	r3, [sp, #52]	; 0x34
 800d516:	9b01      	ldr	r3, [sp, #4]
 800d518:	bfb8      	it	lt
 800d51a:	2600      	movlt	r6, #0
 800d51c:	2b00      	cmp	r3, #0
 800d51e:	bfb5      	itete	lt
 800d520:	eba8 0503 	sublt.w	r5, r8, r3
 800d524:	9b01      	ldrge	r3, [sp, #4]
 800d526:	2300      	movlt	r3, #0
 800d528:	4645      	movge	r5, r8
 800d52a:	e747      	b.n	800d3bc <_dtoa_r+0x72c>
 800d52c:	9e06      	ldr	r6, [sp, #24]
 800d52e:	9f08      	ldr	r7, [sp, #32]
 800d530:	4645      	mov	r5, r8
 800d532:	e74c      	b.n	800d3ce <_dtoa_r+0x73e>
 800d534:	9a06      	ldr	r2, [sp, #24]
 800d536:	e775      	b.n	800d424 <_dtoa_r+0x794>
 800d538:	9b05      	ldr	r3, [sp, #20]
 800d53a:	2b01      	cmp	r3, #1
 800d53c:	dc18      	bgt.n	800d570 <_dtoa_r+0x8e0>
 800d53e:	9b02      	ldr	r3, [sp, #8]
 800d540:	b9b3      	cbnz	r3, 800d570 <_dtoa_r+0x8e0>
 800d542:	9b03      	ldr	r3, [sp, #12]
 800d544:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d548:	b9a3      	cbnz	r3, 800d574 <_dtoa_r+0x8e4>
 800d54a:	9b03      	ldr	r3, [sp, #12]
 800d54c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d550:	0d1b      	lsrs	r3, r3, #20
 800d552:	051b      	lsls	r3, r3, #20
 800d554:	b12b      	cbz	r3, 800d562 <_dtoa_r+0x8d2>
 800d556:	9b04      	ldr	r3, [sp, #16]
 800d558:	3301      	adds	r3, #1
 800d55a:	9304      	str	r3, [sp, #16]
 800d55c:	f108 0801 	add.w	r8, r8, #1
 800d560:	2301      	movs	r3, #1
 800d562:	9306      	str	r3, [sp, #24]
 800d564:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d566:	2b00      	cmp	r3, #0
 800d568:	f47f af74 	bne.w	800d454 <_dtoa_r+0x7c4>
 800d56c:	2001      	movs	r0, #1
 800d56e:	e779      	b.n	800d464 <_dtoa_r+0x7d4>
 800d570:	2300      	movs	r3, #0
 800d572:	e7f6      	b.n	800d562 <_dtoa_r+0x8d2>
 800d574:	9b02      	ldr	r3, [sp, #8]
 800d576:	e7f4      	b.n	800d562 <_dtoa_r+0x8d2>
 800d578:	d085      	beq.n	800d486 <_dtoa_r+0x7f6>
 800d57a:	4618      	mov	r0, r3
 800d57c:	301c      	adds	r0, #28
 800d57e:	e77d      	b.n	800d47c <_dtoa_r+0x7ec>
 800d580:	40240000 	.word	0x40240000
 800d584:	9b01      	ldr	r3, [sp, #4]
 800d586:	2b00      	cmp	r3, #0
 800d588:	dc38      	bgt.n	800d5fc <_dtoa_r+0x96c>
 800d58a:	9b05      	ldr	r3, [sp, #20]
 800d58c:	2b02      	cmp	r3, #2
 800d58e:	dd35      	ble.n	800d5fc <_dtoa_r+0x96c>
 800d590:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800d594:	f1b9 0f00 	cmp.w	r9, #0
 800d598:	d10d      	bne.n	800d5b6 <_dtoa_r+0x926>
 800d59a:	4631      	mov	r1, r6
 800d59c:	464b      	mov	r3, r9
 800d59e:	2205      	movs	r2, #5
 800d5a0:	4620      	mov	r0, r4
 800d5a2:	f000 ff73 	bl	800e48c <__multadd>
 800d5a6:	4601      	mov	r1, r0
 800d5a8:	4606      	mov	r6, r0
 800d5aa:	4658      	mov	r0, fp
 800d5ac:	f001 f9ba 	bl	800e924 <__mcmp>
 800d5b0:	2800      	cmp	r0, #0
 800d5b2:	f73f adbe 	bgt.w	800d132 <_dtoa_r+0x4a2>
 800d5b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d5b8:	9d00      	ldr	r5, [sp, #0]
 800d5ba:	ea6f 0a03 	mvn.w	sl, r3
 800d5be:	f04f 0800 	mov.w	r8, #0
 800d5c2:	4631      	mov	r1, r6
 800d5c4:	4620      	mov	r0, r4
 800d5c6:	f000 ff58 	bl	800e47a <_Bfree>
 800d5ca:	2f00      	cmp	r7, #0
 800d5cc:	f43f aeb4 	beq.w	800d338 <_dtoa_r+0x6a8>
 800d5d0:	f1b8 0f00 	cmp.w	r8, #0
 800d5d4:	d005      	beq.n	800d5e2 <_dtoa_r+0x952>
 800d5d6:	45b8      	cmp	r8, r7
 800d5d8:	d003      	beq.n	800d5e2 <_dtoa_r+0x952>
 800d5da:	4641      	mov	r1, r8
 800d5dc:	4620      	mov	r0, r4
 800d5de:	f000 ff4c 	bl	800e47a <_Bfree>
 800d5e2:	4639      	mov	r1, r7
 800d5e4:	4620      	mov	r0, r4
 800d5e6:	f000 ff48 	bl	800e47a <_Bfree>
 800d5ea:	e6a5      	b.n	800d338 <_dtoa_r+0x6a8>
 800d5ec:	2600      	movs	r6, #0
 800d5ee:	4637      	mov	r7, r6
 800d5f0:	e7e1      	b.n	800d5b6 <_dtoa_r+0x926>
 800d5f2:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800d5f4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800d5f8:	4637      	mov	r7, r6
 800d5fa:	e59a      	b.n	800d132 <_dtoa_r+0x4a2>
 800d5fc:	9b08      	ldr	r3, [sp, #32]
 800d5fe:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800d602:	2b00      	cmp	r3, #0
 800d604:	f000 80fc 	beq.w	800d800 <_dtoa_r+0xb70>
 800d608:	2d00      	cmp	r5, #0
 800d60a:	dd05      	ble.n	800d618 <_dtoa_r+0x988>
 800d60c:	4639      	mov	r1, r7
 800d60e:	462a      	mov	r2, r5
 800d610:	4620      	mov	r0, r4
 800d612:	f001 f91b 	bl	800e84c <__lshift>
 800d616:	4607      	mov	r7, r0
 800d618:	9b06      	ldr	r3, [sp, #24]
 800d61a:	2b00      	cmp	r3, #0
 800d61c:	d05b      	beq.n	800d6d6 <_dtoa_r+0xa46>
 800d61e:	6879      	ldr	r1, [r7, #4]
 800d620:	4620      	mov	r0, r4
 800d622:	f000 ff05 	bl	800e430 <_Balloc>
 800d626:	4605      	mov	r5, r0
 800d628:	b920      	cbnz	r0, 800d634 <_dtoa_r+0x9a4>
 800d62a:	4b80      	ldr	r3, [pc, #512]	; (800d82c <_dtoa_r+0xb9c>)
 800d62c:	4602      	mov	r2, r0
 800d62e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800d632:	e45b      	b.n	800ceec <_dtoa_r+0x25c>
 800d634:	693a      	ldr	r2, [r7, #16]
 800d636:	3202      	adds	r2, #2
 800d638:	0092      	lsls	r2, r2, #2
 800d63a:	f107 010c 	add.w	r1, r7, #12
 800d63e:	300c      	adds	r0, #12
 800d640:	f7fc fc72 	bl	8009f28 <memcpy>
 800d644:	2201      	movs	r2, #1
 800d646:	4629      	mov	r1, r5
 800d648:	4620      	mov	r0, r4
 800d64a:	f001 f8ff 	bl	800e84c <__lshift>
 800d64e:	9b00      	ldr	r3, [sp, #0]
 800d650:	3301      	adds	r3, #1
 800d652:	9301      	str	r3, [sp, #4]
 800d654:	9b00      	ldr	r3, [sp, #0]
 800d656:	444b      	add	r3, r9
 800d658:	9307      	str	r3, [sp, #28]
 800d65a:	9b02      	ldr	r3, [sp, #8]
 800d65c:	f003 0301 	and.w	r3, r3, #1
 800d660:	46b8      	mov	r8, r7
 800d662:	9306      	str	r3, [sp, #24]
 800d664:	4607      	mov	r7, r0
 800d666:	9b01      	ldr	r3, [sp, #4]
 800d668:	4631      	mov	r1, r6
 800d66a:	3b01      	subs	r3, #1
 800d66c:	4658      	mov	r0, fp
 800d66e:	9302      	str	r3, [sp, #8]
 800d670:	f7ff fa82 	bl	800cb78 <quorem>
 800d674:	4603      	mov	r3, r0
 800d676:	3330      	adds	r3, #48	; 0x30
 800d678:	9004      	str	r0, [sp, #16]
 800d67a:	4641      	mov	r1, r8
 800d67c:	4658      	mov	r0, fp
 800d67e:	9308      	str	r3, [sp, #32]
 800d680:	f001 f950 	bl	800e924 <__mcmp>
 800d684:	463a      	mov	r2, r7
 800d686:	4681      	mov	r9, r0
 800d688:	4631      	mov	r1, r6
 800d68a:	4620      	mov	r0, r4
 800d68c:	f001 f966 	bl	800e95c <__mdiff>
 800d690:	68c2      	ldr	r2, [r0, #12]
 800d692:	9b08      	ldr	r3, [sp, #32]
 800d694:	4605      	mov	r5, r0
 800d696:	bb02      	cbnz	r2, 800d6da <_dtoa_r+0xa4a>
 800d698:	4601      	mov	r1, r0
 800d69a:	4658      	mov	r0, fp
 800d69c:	f001 f942 	bl	800e924 <__mcmp>
 800d6a0:	9b08      	ldr	r3, [sp, #32]
 800d6a2:	4602      	mov	r2, r0
 800d6a4:	4629      	mov	r1, r5
 800d6a6:	4620      	mov	r0, r4
 800d6a8:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800d6ac:	f000 fee5 	bl	800e47a <_Bfree>
 800d6b0:	9b05      	ldr	r3, [sp, #20]
 800d6b2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d6b4:	9d01      	ldr	r5, [sp, #4]
 800d6b6:	ea43 0102 	orr.w	r1, r3, r2
 800d6ba:	9b06      	ldr	r3, [sp, #24]
 800d6bc:	430b      	orrs	r3, r1
 800d6be:	9b08      	ldr	r3, [sp, #32]
 800d6c0:	d10d      	bne.n	800d6de <_dtoa_r+0xa4e>
 800d6c2:	2b39      	cmp	r3, #57	; 0x39
 800d6c4:	d029      	beq.n	800d71a <_dtoa_r+0xa8a>
 800d6c6:	f1b9 0f00 	cmp.w	r9, #0
 800d6ca:	dd01      	ble.n	800d6d0 <_dtoa_r+0xa40>
 800d6cc:	9b04      	ldr	r3, [sp, #16]
 800d6ce:	3331      	adds	r3, #49	; 0x31
 800d6d0:	9a02      	ldr	r2, [sp, #8]
 800d6d2:	7013      	strb	r3, [r2, #0]
 800d6d4:	e775      	b.n	800d5c2 <_dtoa_r+0x932>
 800d6d6:	4638      	mov	r0, r7
 800d6d8:	e7b9      	b.n	800d64e <_dtoa_r+0x9be>
 800d6da:	2201      	movs	r2, #1
 800d6dc:	e7e2      	b.n	800d6a4 <_dtoa_r+0xa14>
 800d6de:	f1b9 0f00 	cmp.w	r9, #0
 800d6e2:	db06      	blt.n	800d6f2 <_dtoa_r+0xa62>
 800d6e4:	9905      	ldr	r1, [sp, #20]
 800d6e6:	ea41 0909 	orr.w	r9, r1, r9
 800d6ea:	9906      	ldr	r1, [sp, #24]
 800d6ec:	ea59 0101 	orrs.w	r1, r9, r1
 800d6f0:	d120      	bne.n	800d734 <_dtoa_r+0xaa4>
 800d6f2:	2a00      	cmp	r2, #0
 800d6f4:	ddec      	ble.n	800d6d0 <_dtoa_r+0xa40>
 800d6f6:	4659      	mov	r1, fp
 800d6f8:	2201      	movs	r2, #1
 800d6fa:	4620      	mov	r0, r4
 800d6fc:	9301      	str	r3, [sp, #4]
 800d6fe:	f001 f8a5 	bl	800e84c <__lshift>
 800d702:	4631      	mov	r1, r6
 800d704:	4683      	mov	fp, r0
 800d706:	f001 f90d 	bl	800e924 <__mcmp>
 800d70a:	2800      	cmp	r0, #0
 800d70c:	9b01      	ldr	r3, [sp, #4]
 800d70e:	dc02      	bgt.n	800d716 <_dtoa_r+0xa86>
 800d710:	d1de      	bne.n	800d6d0 <_dtoa_r+0xa40>
 800d712:	07da      	lsls	r2, r3, #31
 800d714:	d5dc      	bpl.n	800d6d0 <_dtoa_r+0xa40>
 800d716:	2b39      	cmp	r3, #57	; 0x39
 800d718:	d1d8      	bne.n	800d6cc <_dtoa_r+0xa3c>
 800d71a:	9a02      	ldr	r2, [sp, #8]
 800d71c:	2339      	movs	r3, #57	; 0x39
 800d71e:	7013      	strb	r3, [r2, #0]
 800d720:	462b      	mov	r3, r5
 800d722:	461d      	mov	r5, r3
 800d724:	3b01      	subs	r3, #1
 800d726:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800d72a:	2a39      	cmp	r2, #57	; 0x39
 800d72c:	d050      	beq.n	800d7d0 <_dtoa_r+0xb40>
 800d72e:	3201      	adds	r2, #1
 800d730:	701a      	strb	r2, [r3, #0]
 800d732:	e746      	b.n	800d5c2 <_dtoa_r+0x932>
 800d734:	2a00      	cmp	r2, #0
 800d736:	dd03      	ble.n	800d740 <_dtoa_r+0xab0>
 800d738:	2b39      	cmp	r3, #57	; 0x39
 800d73a:	d0ee      	beq.n	800d71a <_dtoa_r+0xa8a>
 800d73c:	3301      	adds	r3, #1
 800d73e:	e7c7      	b.n	800d6d0 <_dtoa_r+0xa40>
 800d740:	9a01      	ldr	r2, [sp, #4]
 800d742:	9907      	ldr	r1, [sp, #28]
 800d744:	f802 3c01 	strb.w	r3, [r2, #-1]
 800d748:	428a      	cmp	r2, r1
 800d74a:	d02a      	beq.n	800d7a2 <_dtoa_r+0xb12>
 800d74c:	4659      	mov	r1, fp
 800d74e:	2300      	movs	r3, #0
 800d750:	220a      	movs	r2, #10
 800d752:	4620      	mov	r0, r4
 800d754:	f000 fe9a 	bl	800e48c <__multadd>
 800d758:	45b8      	cmp	r8, r7
 800d75a:	4683      	mov	fp, r0
 800d75c:	f04f 0300 	mov.w	r3, #0
 800d760:	f04f 020a 	mov.w	r2, #10
 800d764:	4641      	mov	r1, r8
 800d766:	4620      	mov	r0, r4
 800d768:	d107      	bne.n	800d77a <_dtoa_r+0xaea>
 800d76a:	f000 fe8f 	bl	800e48c <__multadd>
 800d76e:	4680      	mov	r8, r0
 800d770:	4607      	mov	r7, r0
 800d772:	9b01      	ldr	r3, [sp, #4]
 800d774:	3301      	adds	r3, #1
 800d776:	9301      	str	r3, [sp, #4]
 800d778:	e775      	b.n	800d666 <_dtoa_r+0x9d6>
 800d77a:	f000 fe87 	bl	800e48c <__multadd>
 800d77e:	4639      	mov	r1, r7
 800d780:	4680      	mov	r8, r0
 800d782:	2300      	movs	r3, #0
 800d784:	220a      	movs	r2, #10
 800d786:	4620      	mov	r0, r4
 800d788:	f000 fe80 	bl	800e48c <__multadd>
 800d78c:	4607      	mov	r7, r0
 800d78e:	e7f0      	b.n	800d772 <_dtoa_r+0xae2>
 800d790:	f1b9 0f00 	cmp.w	r9, #0
 800d794:	9a00      	ldr	r2, [sp, #0]
 800d796:	bfcc      	ite	gt
 800d798:	464d      	movgt	r5, r9
 800d79a:	2501      	movle	r5, #1
 800d79c:	4415      	add	r5, r2
 800d79e:	f04f 0800 	mov.w	r8, #0
 800d7a2:	4659      	mov	r1, fp
 800d7a4:	2201      	movs	r2, #1
 800d7a6:	4620      	mov	r0, r4
 800d7a8:	9301      	str	r3, [sp, #4]
 800d7aa:	f001 f84f 	bl	800e84c <__lshift>
 800d7ae:	4631      	mov	r1, r6
 800d7b0:	4683      	mov	fp, r0
 800d7b2:	f001 f8b7 	bl	800e924 <__mcmp>
 800d7b6:	2800      	cmp	r0, #0
 800d7b8:	dcb2      	bgt.n	800d720 <_dtoa_r+0xa90>
 800d7ba:	d102      	bne.n	800d7c2 <_dtoa_r+0xb32>
 800d7bc:	9b01      	ldr	r3, [sp, #4]
 800d7be:	07db      	lsls	r3, r3, #31
 800d7c0:	d4ae      	bmi.n	800d720 <_dtoa_r+0xa90>
 800d7c2:	462b      	mov	r3, r5
 800d7c4:	461d      	mov	r5, r3
 800d7c6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d7ca:	2a30      	cmp	r2, #48	; 0x30
 800d7cc:	d0fa      	beq.n	800d7c4 <_dtoa_r+0xb34>
 800d7ce:	e6f8      	b.n	800d5c2 <_dtoa_r+0x932>
 800d7d0:	9a00      	ldr	r2, [sp, #0]
 800d7d2:	429a      	cmp	r2, r3
 800d7d4:	d1a5      	bne.n	800d722 <_dtoa_r+0xa92>
 800d7d6:	f10a 0a01 	add.w	sl, sl, #1
 800d7da:	2331      	movs	r3, #49	; 0x31
 800d7dc:	e779      	b.n	800d6d2 <_dtoa_r+0xa42>
 800d7de:	4b14      	ldr	r3, [pc, #80]	; (800d830 <_dtoa_r+0xba0>)
 800d7e0:	f7ff bab1 	b.w	800cd46 <_dtoa_r+0xb6>
 800d7e4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d7e6:	2b00      	cmp	r3, #0
 800d7e8:	f47f aa93 	bne.w	800cd12 <_dtoa_r+0x82>
 800d7ec:	4b11      	ldr	r3, [pc, #68]	; (800d834 <_dtoa_r+0xba4>)
 800d7ee:	f7ff baaa 	b.w	800cd46 <_dtoa_r+0xb6>
 800d7f2:	f1b9 0f00 	cmp.w	r9, #0
 800d7f6:	dc03      	bgt.n	800d800 <_dtoa_r+0xb70>
 800d7f8:	9b05      	ldr	r3, [sp, #20]
 800d7fa:	2b02      	cmp	r3, #2
 800d7fc:	f73f aeca 	bgt.w	800d594 <_dtoa_r+0x904>
 800d800:	9d00      	ldr	r5, [sp, #0]
 800d802:	4631      	mov	r1, r6
 800d804:	4658      	mov	r0, fp
 800d806:	f7ff f9b7 	bl	800cb78 <quorem>
 800d80a:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800d80e:	f805 3b01 	strb.w	r3, [r5], #1
 800d812:	9a00      	ldr	r2, [sp, #0]
 800d814:	1aaa      	subs	r2, r5, r2
 800d816:	4591      	cmp	r9, r2
 800d818:	ddba      	ble.n	800d790 <_dtoa_r+0xb00>
 800d81a:	4659      	mov	r1, fp
 800d81c:	2300      	movs	r3, #0
 800d81e:	220a      	movs	r2, #10
 800d820:	4620      	mov	r0, r4
 800d822:	f000 fe33 	bl	800e48c <__multadd>
 800d826:	4683      	mov	fp, r0
 800d828:	e7eb      	b.n	800d802 <_dtoa_r+0xb72>
 800d82a:	bf00      	nop
 800d82c:	080108a9 	.word	0x080108a9
 800d830:	0801087a 	.word	0x0801087a
 800d834:	080108a0 	.word	0x080108a0

0800d838 <_fclose_r>:
 800d838:	b570      	push	{r4, r5, r6, lr}
 800d83a:	4606      	mov	r6, r0
 800d83c:	460c      	mov	r4, r1
 800d83e:	b911      	cbnz	r1, 800d846 <_fclose_r+0xe>
 800d840:	2500      	movs	r5, #0
 800d842:	4628      	mov	r0, r5
 800d844:	bd70      	pop	{r4, r5, r6, pc}
 800d846:	b118      	cbz	r0, 800d850 <_fclose_r+0x18>
 800d848:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800d84a:	b90b      	cbnz	r3, 800d850 <_fclose_r+0x18>
 800d84c:	f7fb ff1c 	bl	8009688 <__sinit>
 800d850:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d852:	07d8      	lsls	r0, r3, #31
 800d854:	d405      	bmi.n	800d862 <_fclose_r+0x2a>
 800d856:	89a3      	ldrh	r3, [r4, #12]
 800d858:	0599      	lsls	r1, r3, #22
 800d85a:	d402      	bmi.n	800d862 <_fclose_r+0x2a>
 800d85c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d85e:	f7fc f8d1 	bl	8009a04 <__retarget_lock_acquire_recursive>
 800d862:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d866:	b93b      	cbnz	r3, 800d878 <_fclose_r+0x40>
 800d868:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800d86a:	f015 0501 	ands.w	r5, r5, #1
 800d86e:	d1e7      	bne.n	800d840 <_fclose_r+0x8>
 800d870:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d872:	f7fc f8c8 	bl	8009a06 <__retarget_lock_release_recursive>
 800d876:	e7e4      	b.n	800d842 <_fclose_r+0xa>
 800d878:	4621      	mov	r1, r4
 800d87a:	4630      	mov	r0, r6
 800d87c:	f000 f834 	bl	800d8e8 <__sflush_r>
 800d880:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800d882:	4605      	mov	r5, r0
 800d884:	b133      	cbz	r3, 800d894 <_fclose_r+0x5c>
 800d886:	69e1      	ldr	r1, [r4, #28]
 800d888:	4630      	mov	r0, r6
 800d88a:	4798      	blx	r3
 800d88c:	2800      	cmp	r0, #0
 800d88e:	bfb8      	it	lt
 800d890:	f04f 35ff 	movlt.w	r5, #4294967295
 800d894:	89a3      	ldrh	r3, [r4, #12]
 800d896:	061a      	lsls	r2, r3, #24
 800d898:	d503      	bpl.n	800d8a2 <_fclose_r+0x6a>
 800d89a:	6921      	ldr	r1, [r4, #16]
 800d89c:	4630      	mov	r0, r6
 800d89e:	f000 f92b 	bl	800daf8 <_free_r>
 800d8a2:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800d8a4:	b141      	cbz	r1, 800d8b8 <_fclose_r+0x80>
 800d8a6:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800d8aa:	4299      	cmp	r1, r3
 800d8ac:	d002      	beq.n	800d8b4 <_fclose_r+0x7c>
 800d8ae:	4630      	mov	r0, r6
 800d8b0:	f000 f922 	bl	800daf8 <_free_r>
 800d8b4:	2300      	movs	r3, #0
 800d8b6:	6323      	str	r3, [r4, #48]	; 0x30
 800d8b8:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800d8ba:	b121      	cbz	r1, 800d8c6 <_fclose_r+0x8e>
 800d8bc:	4630      	mov	r0, r6
 800d8be:	f000 f91b 	bl	800daf8 <_free_r>
 800d8c2:	2300      	movs	r3, #0
 800d8c4:	6463      	str	r3, [r4, #68]	; 0x44
 800d8c6:	f7fb fec7 	bl	8009658 <__sfp_lock_acquire>
 800d8ca:	2300      	movs	r3, #0
 800d8cc:	81a3      	strh	r3, [r4, #12]
 800d8ce:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d8d0:	07db      	lsls	r3, r3, #31
 800d8d2:	d402      	bmi.n	800d8da <_fclose_r+0xa2>
 800d8d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d8d6:	f7fc f896 	bl	8009a06 <__retarget_lock_release_recursive>
 800d8da:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d8dc:	f7fc f891 	bl	8009a02 <__retarget_lock_close_recursive>
 800d8e0:	f7fb fec0 	bl	8009664 <__sfp_lock_release>
 800d8e4:	e7ad      	b.n	800d842 <_fclose_r+0xa>
	...

0800d8e8 <__sflush_r>:
 800d8e8:	898b      	ldrh	r3, [r1, #12]
 800d8ea:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d8ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d8f2:	4605      	mov	r5, r0
 800d8f4:	0718      	lsls	r0, r3, #28
 800d8f6:	460c      	mov	r4, r1
 800d8f8:	d45f      	bmi.n	800d9ba <__sflush_r+0xd2>
 800d8fa:	684b      	ldr	r3, [r1, #4]
 800d8fc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d900:	2b00      	cmp	r3, #0
 800d902:	818a      	strh	r2, [r1, #12]
 800d904:	dc05      	bgt.n	800d912 <__sflush_r+0x2a>
 800d906:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 800d908:	2b00      	cmp	r3, #0
 800d90a:	dc02      	bgt.n	800d912 <__sflush_r+0x2a>
 800d90c:	2000      	movs	r0, #0
 800d90e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d912:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800d914:	2e00      	cmp	r6, #0
 800d916:	d0f9      	beq.n	800d90c <__sflush_r+0x24>
 800d918:	2300      	movs	r3, #0
 800d91a:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d91e:	682f      	ldr	r7, [r5, #0]
 800d920:	602b      	str	r3, [r5, #0]
 800d922:	d036      	beq.n	800d992 <__sflush_r+0xaa>
 800d924:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800d926:	89a3      	ldrh	r3, [r4, #12]
 800d928:	075a      	lsls	r2, r3, #29
 800d92a:	d505      	bpl.n	800d938 <__sflush_r+0x50>
 800d92c:	6863      	ldr	r3, [r4, #4]
 800d92e:	1ac0      	subs	r0, r0, r3
 800d930:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800d932:	b10b      	cbz	r3, 800d938 <__sflush_r+0x50>
 800d934:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800d936:	1ac0      	subs	r0, r0, r3
 800d938:	2300      	movs	r3, #0
 800d93a:	4602      	mov	r2, r0
 800d93c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800d93e:	69e1      	ldr	r1, [r4, #28]
 800d940:	4628      	mov	r0, r5
 800d942:	47b0      	blx	r6
 800d944:	1c43      	adds	r3, r0, #1
 800d946:	89a3      	ldrh	r3, [r4, #12]
 800d948:	d106      	bne.n	800d958 <__sflush_r+0x70>
 800d94a:	6829      	ldr	r1, [r5, #0]
 800d94c:	291d      	cmp	r1, #29
 800d94e:	d830      	bhi.n	800d9b2 <__sflush_r+0xca>
 800d950:	4a2b      	ldr	r2, [pc, #172]	; (800da00 <__sflush_r+0x118>)
 800d952:	40ca      	lsrs	r2, r1
 800d954:	07d6      	lsls	r6, r2, #31
 800d956:	d52c      	bpl.n	800d9b2 <__sflush_r+0xca>
 800d958:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800d95c:	b21b      	sxth	r3, r3
 800d95e:	2200      	movs	r2, #0
 800d960:	6062      	str	r2, [r4, #4]
 800d962:	04d9      	lsls	r1, r3, #19
 800d964:	6922      	ldr	r2, [r4, #16]
 800d966:	81a3      	strh	r3, [r4, #12]
 800d968:	6022      	str	r2, [r4, #0]
 800d96a:	d504      	bpl.n	800d976 <__sflush_r+0x8e>
 800d96c:	1c42      	adds	r2, r0, #1
 800d96e:	d101      	bne.n	800d974 <__sflush_r+0x8c>
 800d970:	682b      	ldr	r3, [r5, #0]
 800d972:	b903      	cbnz	r3, 800d976 <__sflush_r+0x8e>
 800d974:	6520      	str	r0, [r4, #80]	; 0x50
 800d976:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800d978:	602f      	str	r7, [r5, #0]
 800d97a:	2900      	cmp	r1, #0
 800d97c:	d0c6      	beq.n	800d90c <__sflush_r+0x24>
 800d97e:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800d982:	4299      	cmp	r1, r3
 800d984:	d002      	beq.n	800d98c <__sflush_r+0xa4>
 800d986:	4628      	mov	r0, r5
 800d988:	f000 f8b6 	bl	800daf8 <_free_r>
 800d98c:	2000      	movs	r0, #0
 800d98e:	6320      	str	r0, [r4, #48]	; 0x30
 800d990:	e7bd      	b.n	800d90e <__sflush_r+0x26>
 800d992:	69e1      	ldr	r1, [r4, #28]
 800d994:	2301      	movs	r3, #1
 800d996:	4628      	mov	r0, r5
 800d998:	47b0      	blx	r6
 800d99a:	1c41      	adds	r1, r0, #1
 800d99c:	d1c3      	bne.n	800d926 <__sflush_r+0x3e>
 800d99e:	682b      	ldr	r3, [r5, #0]
 800d9a0:	2b00      	cmp	r3, #0
 800d9a2:	d0c0      	beq.n	800d926 <__sflush_r+0x3e>
 800d9a4:	2b1d      	cmp	r3, #29
 800d9a6:	d001      	beq.n	800d9ac <__sflush_r+0xc4>
 800d9a8:	2b16      	cmp	r3, #22
 800d9aa:	d101      	bne.n	800d9b0 <__sflush_r+0xc8>
 800d9ac:	602f      	str	r7, [r5, #0]
 800d9ae:	e7ad      	b.n	800d90c <__sflush_r+0x24>
 800d9b0:	89a3      	ldrh	r3, [r4, #12]
 800d9b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d9b6:	81a3      	strh	r3, [r4, #12]
 800d9b8:	e7a9      	b.n	800d90e <__sflush_r+0x26>
 800d9ba:	690f      	ldr	r7, [r1, #16]
 800d9bc:	2f00      	cmp	r7, #0
 800d9be:	d0a5      	beq.n	800d90c <__sflush_r+0x24>
 800d9c0:	079b      	lsls	r3, r3, #30
 800d9c2:	680e      	ldr	r6, [r1, #0]
 800d9c4:	bf08      	it	eq
 800d9c6:	694b      	ldreq	r3, [r1, #20]
 800d9c8:	600f      	str	r7, [r1, #0]
 800d9ca:	bf18      	it	ne
 800d9cc:	2300      	movne	r3, #0
 800d9ce:	eba6 0807 	sub.w	r8, r6, r7
 800d9d2:	608b      	str	r3, [r1, #8]
 800d9d4:	f1b8 0f00 	cmp.w	r8, #0
 800d9d8:	dd98      	ble.n	800d90c <__sflush_r+0x24>
 800d9da:	69e1      	ldr	r1, [r4, #28]
 800d9dc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800d9de:	4643      	mov	r3, r8
 800d9e0:	463a      	mov	r2, r7
 800d9e2:	4628      	mov	r0, r5
 800d9e4:	47b0      	blx	r6
 800d9e6:	2800      	cmp	r0, #0
 800d9e8:	dc06      	bgt.n	800d9f8 <__sflush_r+0x110>
 800d9ea:	89a3      	ldrh	r3, [r4, #12]
 800d9ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d9f0:	81a3      	strh	r3, [r4, #12]
 800d9f2:	f04f 30ff 	mov.w	r0, #4294967295
 800d9f6:	e78a      	b.n	800d90e <__sflush_r+0x26>
 800d9f8:	4407      	add	r7, r0
 800d9fa:	eba8 0800 	sub.w	r8, r8, r0
 800d9fe:	e7e9      	b.n	800d9d4 <__sflush_r+0xec>
 800da00:	20400001 	.word	0x20400001

0800da04 <_fflush_r>:
 800da04:	b538      	push	{r3, r4, r5, lr}
 800da06:	460c      	mov	r4, r1
 800da08:	4605      	mov	r5, r0
 800da0a:	b118      	cbz	r0, 800da14 <_fflush_r+0x10>
 800da0c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800da0e:	b90b      	cbnz	r3, 800da14 <_fflush_r+0x10>
 800da10:	f7fb fe3a 	bl	8009688 <__sinit>
 800da14:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800da18:	b1bb      	cbz	r3, 800da4a <_fflush_r+0x46>
 800da1a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800da1c:	07d0      	lsls	r0, r2, #31
 800da1e:	d404      	bmi.n	800da2a <_fflush_r+0x26>
 800da20:	0599      	lsls	r1, r3, #22
 800da22:	d402      	bmi.n	800da2a <_fflush_r+0x26>
 800da24:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800da26:	f7fb ffed 	bl	8009a04 <__retarget_lock_acquire_recursive>
 800da2a:	4628      	mov	r0, r5
 800da2c:	4621      	mov	r1, r4
 800da2e:	f7ff ff5b 	bl	800d8e8 <__sflush_r>
 800da32:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800da34:	07da      	lsls	r2, r3, #31
 800da36:	4605      	mov	r5, r0
 800da38:	d405      	bmi.n	800da46 <_fflush_r+0x42>
 800da3a:	89a3      	ldrh	r3, [r4, #12]
 800da3c:	059b      	lsls	r3, r3, #22
 800da3e:	d402      	bmi.n	800da46 <_fflush_r+0x42>
 800da40:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800da42:	f7fb ffe0 	bl	8009a06 <__retarget_lock_release_recursive>
 800da46:	4628      	mov	r0, r5
 800da48:	bd38      	pop	{r3, r4, r5, pc}
 800da4a:	461d      	mov	r5, r3
 800da4c:	e7fb      	b.n	800da46 <_fflush_r+0x42>
	...

0800da50 <_malloc_trim_r>:
 800da50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800da54:	4606      	mov	r6, r0
 800da56:	2008      	movs	r0, #8
 800da58:	460c      	mov	r4, r1
 800da5a:	f7fe ffa1 	bl	800c9a0 <sysconf>
 800da5e:	4f23      	ldr	r7, [pc, #140]	; (800daec <_malloc_trim_r+0x9c>)
 800da60:	4680      	mov	r8, r0
 800da62:	4630      	mov	r0, r6
 800da64:	f7fc fa88 	bl	8009f78 <__malloc_lock>
 800da68:	68bb      	ldr	r3, [r7, #8]
 800da6a:	685d      	ldr	r5, [r3, #4]
 800da6c:	f025 0503 	bic.w	r5, r5, #3
 800da70:	1b2c      	subs	r4, r5, r4
 800da72:	3c11      	subs	r4, #17
 800da74:	4444      	add	r4, r8
 800da76:	fbb4 f4f8 	udiv	r4, r4, r8
 800da7a:	3c01      	subs	r4, #1
 800da7c:	fb08 f404 	mul.w	r4, r8, r4
 800da80:	45a0      	cmp	r8, r4
 800da82:	dd05      	ble.n	800da90 <_malloc_trim_r+0x40>
 800da84:	4630      	mov	r0, r6
 800da86:	f7fc fa7d 	bl	8009f84 <__malloc_unlock>
 800da8a:	2000      	movs	r0, #0
 800da8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800da90:	2100      	movs	r1, #0
 800da92:	4630      	mov	r0, r6
 800da94:	f7fc fc3c 	bl	800a310 <_sbrk_r>
 800da98:	68bb      	ldr	r3, [r7, #8]
 800da9a:	442b      	add	r3, r5
 800da9c:	4298      	cmp	r0, r3
 800da9e:	d1f1      	bne.n	800da84 <_malloc_trim_r+0x34>
 800daa0:	4261      	negs	r1, r4
 800daa2:	4630      	mov	r0, r6
 800daa4:	f7fc fc34 	bl	800a310 <_sbrk_r>
 800daa8:	3001      	adds	r0, #1
 800daaa:	d110      	bne.n	800dace <_malloc_trim_r+0x7e>
 800daac:	2100      	movs	r1, #0
 800daae:	4630      	mov	r0, r6
 800dab0:	f7fc fc2e 	bl	800a310 <_sbrk_r>
 800dab4:	68ba      	ldr	r2, [r7, #8]
 800dab6:	1a83      	subs	r3, r0, r2
 800dab8:	2b0f      	cmp	r3, #15
 800daba:	dde3      	ble.n	800da84 <_malloc_trim_r+0x34>
 800dabc:	490c      	ldr	r1, [pc, #48]	; (800daf0 <_malloc_trim_r+0xa0>)
 800dabe:	6809      	ldr	r1, [r1, #0]
 800dac0:	1a40      	subs	r0, r0, r1
 800dac2:	490c      	ldr	r1, [pc, #48]	; (800daf4 <_malloc_trim_r+0xa4>)
 800dac4:	f043 0301 	orr.w	r3, r3, #1
 800dac8:	6008      	str	r0, [r1, #0]
 800daca:	6053      	str	r3, [r2, #4]
 800dacc:	e7da      	b.n	800da84 <_malloc_trim_r+0x34>
 800dace:	68bb      	ldr	r3, [r7, #8]
 800dad0:	4a08      	ldr	r2, [pc, #32]	; (800daf4 <_malloc_trim_r+0xa4>)
 800dad2:	1b2d      	subs	r5, r5, r4
 800dad4:	f045 0501 	orr.w	r5, r5, #1
 800dad8:	605d      	str	r5, [r3, #4]
 800dada:	6813      	ldr	r3, [r2, #0]
 800dadc:	4630      	mov	r0, r6
 800dade:	1b1c      	subs	r4, r3, r4
 800dae0:	6014      	str	r4, [r2, #0]
 800dae2:	f7fc fa4f 	bl	8009f84 <__malloc_unlock>
 800dae6:	2001      	movs	r0, #1
 800dae8:	e7d0      	b.n	800da8c <_malloc_trim_r+0x3c>
 800daea:	bf00      	nop
 800daec:	20000798 	.word	0x20000798
 800daf0:	20000ba0 	.word	0x20000ba0
 800daf4:	20000c5c 	.word	0x20000c5c

0800daf8 <_free_r>:
 800daf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dafa:	4605      	mov	r5, r0
 800dafc:	460f      	mov	r7, r1
 800dafe:	2900      	cmp	r1, #0
 800db00:	f000 80b1 	beq.w	800dc66 <_free_r+0x16e>
 800db04:	f7fc fa38 	bl	8009f78 <__malloc_lock>
 800db08:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800db0c:	4856      	ldr	r0, [pc, #344]	; (800dc68 <_free_r+0x170>)
 800db0e:	f022 0401 	bic.w	r4, r2, #1
 800db12:	f1a7 0308 	sub.w	r3, r7, #8
 800db16:	eb03 0c04 	add.w	ip, r3, r4
 800db1a:	6881      	ldr	r1, [r0, #8]
 800db1c:	f8dc 6004 	ldr.w	r6, [ip, #4]
 800db20:	4561      	cmp	r1, ip
 800db22:	f026 0603 	bic.w	r6, r6, #3
 800db26:	f002 0201 	and.w	r2, r2, #1
 800db2a:	d11b      	bne.n	800db64 <_free_r+0x6c>
 800db2c:	4434      	add	r4, r6
 800db2e:	b93a      	cbnz	r2, 800db40 <_free_r+0x48>
 800db30:	f857 2c08 	ldr.w	r2, [r7, #-8]
 800db34:	1a9b      	subs	r3, r3, r2
 800db36:	4414      	add	r4, r2
 800db38:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 800db3c:	60ca      	str	r2, [r1, #12]
 800db3e:	6091      	str	r1, [r2, #8]
 800db40:	f044 0201 	orr.w	r2, r4, #1
 800db44:	605a      	str	r2, [r3, #4]
 800db46:	6083      	str	r3, [r0, #8]
 800db48:	4b48      	ldr	r3, [pc, #288]	; (800dc6c <_free_r+0x174>)
 800db4a:	681b      	ldr	r3, [r3, #0]
 800db4c:	42a3      	cmp	r3, r4
 800db4e:	d804      	bhi.n	800db5a <_free_r+0x62>
 800db50:	4b47      	ldr	r3, [pc, #284]	; (800dc70 <_free_r+0x178>)
 800db52:	4628      	mov	r0, r5
 800db54:	6819      	ldr	r1, [r3, #0]
 800db56:	f7ff ff7b 	bl	800da50 <_malloc_trim_r>
 800db5a:	4628      	mov	r0, r5
 800db5c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800db60:	f7fc ba10 	b.w	8009f84 <__malloc_unlock>
 800db64:	f8cc 6004 	str.w	r6, [ip, #4]
 800db68:	2a00      	cmp	r2, #0
 800db6a:	d138      	bne.n	800dbde <_free_r+0xe6>
 800db6c:	f857 1c08 	ldr.w	r1, [r7, #-8]
 800db70:	1a5b      	subs	r3, r3, r1
 800db72:	440c      	add	r4, r1
 800db74:	6899      	ldr	r1, [r3, #8]
 800db76:	f100 0708 	add.w	r7, r0, #8
 800db7a:	42b9      	cmp	r1, r7
 800db7c:	d031      	beq.n	800dbe2 <_free_r+0xea>
 800db7e:	68df      	ldr	r7, [r3, #12]
 800db80:	60cf      	str	r7, [r1, #12]
 800db82:	60b9      	str	r1, [r7, #8]
 800db84:	eb0c 0106 	add.w	r1, ip, r6
 800db88:	6849      	ldr	r1, [r1, #4]
 800db8a:	07c9      	lsls	r1, r1, #31
 800db8c:	d40b      	bmi.n	800dba6 <_free_r+0xae>
 800db8e:	f8dc 1008 	ldr.w	r1, [ip, #8]
 800db92:	4434      	add	r4, r6
 800db94:	bb3a      	cbnz	r2, 800dbe6 <_free_r+0xee>
 800db96:	4e37      	ldr	r6, [pc, #220]	; (800dc74 <_free_r+0x17c>)
 800db98:	42b1      	cmp	r1, r6
 800db9a:	d124      	bne.n	800dbe6 <_free_r+0xee>
 800db9c:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800dba0:	e9c3 1102 	strd	r1, r1, [r3, #8]
 800dba4:	2201      	movs	r2, #1
 800dba6:	f044 0101 	orr.w	r1, r4, #1
 800dbaa:	6059      	str	r1, [r3, #4]
 800dbac:	511c      	str	r4, [r3, r4]
 800dbae:	2a00      	cmp	r2, #0
 800dbb0:	d1d3      	bne.n	800db5a <_free_r+0x62>
 800dbb2:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 800dbb6:	d21b      	bcs.n	800dbf0 <_free_r+0xf8>
 800dbb8:	0961      	lsrs	r1, r4, #5
 800dbba:	08e2      	lsrs	r2, r4, #3
 800dbbc:	2401      	movs	r4, #1
 800dbbe:	408c      	lsls	r4, r1
 800dbc0:	6841      	ldr	r1, [r0, #4]
 800dbc2:	3201      	adds	r2, #1
 800dbc4:	430c      	orrs	r4, r1
 800dbc6:	6044      	str	r4, [r0, #4]
 800dbc8:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
 800dbcc:	f850 4032 	ldr.w	r4, [r0, r2, lsl #3]
 800dbd0:	3908      	subs	r1, #8
 800dbd2:	e9c3 4102 	strd	r4, r1, [r3, #8]
 800dbd6:	f840 3032 	str.w	r3, [r0, r2, lsl #3]
 800dbda:	60e3      	str	r3, [r4, #12]
 800dbdc:	e7bd      	b.n	800db5a <_free_r+0x62>
 800dbde:	2200      	movs	r2, #0
 800dbe0:	e7d0      	b.n	800db84 <_free_r+0x8c>
 800dbe2:	2201      	movs	r2, #1
 800dbe4:	e7ce      	b.n	800db84 <_free_r+0x8c>
 800dbe6:	f8dc 600c 	ldr.w	r6, [ip, #12]
 800dbea:	60ce      	str	r6, [r1, #12]
 800dbec:	60b1      	str	r1, [r6, #8]
 800dbee:	e7da      	b.n	800dba6 <_free_r+0xae>
 800dbf0:	f5b4 6f20 	cmp.w	r4, #2560	; 0xa00
 800dbf4:	ea4f 2254 	mov.w	r2, r4, lsr #9
 800dbf8:	d214      	bcs.n	800dc24 <_free_r+0x12c>
 800dbfa:	09a2      	lsrs	r2, r4, #6
 800dbfc:	3238      	adds	r2, #56	; 0x38
 800dbfe:	1c51      	adds	r1, r2, #1
 800dc00:	eb00 06c2 	add.w	r6, r0, r2, lsl #3
 800dc04:	f850 1031 	ldr.w	r1, [r0, r1, lsl #3]
 800dc08:	428e      	cmp	r6, r1
 800dc0a:	d125      	bne.n	800dc58 <_free_r+0x160>
 800dc0c:	2401      	movs	r4, #1
 800dc0e:	1092      	asrs	r2, r2, #2
 800dc10:	fa04 f202 	lsl.w	r2, r4, r2
 800dc14:	6844      	ldr	r4, [r0, #4]
 800dc16:	4322      	orrs	r2, r4
 800dc18:	6042      	str	r2, [r0, #4]
 800dc1a:	e9c3 1602 	strd	r1, r6, [r3, #8]
 800dc1e:	60b3      	str	r3, [r6, #8]
 800dc20:	60cb      	str	r3, [r1, #12]
 800dc22:	e79a      	b.n	800db5a <_free_r+0x62>
 800dc24:	2a14      	cmp	r2, #20
 800dc26:	d801      	bhi.n	800dc2c <_free_r+0x134>
 800dc28:	325b      	adds	r2, #91	; 0x5b
 800dc2a:	e7e8      	b.n	800dbfe <_free_r+0x106>
 800dc2c:	2a54      	cmp	r2, #84	; 0x54
 800dc2e:	d802      	bhi.n	800dc36 <_free_r+0x13e>
 800dc30:	0b22      	lsrs	r2, r4, #12
 800dc32:	326e      	adds	r2, #110	; 0x6e
 800dc34:	e7e3      	b.n	800dbfe <_free_r+0x106>
 800dc36:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800dc3a:	d802      	bhi.n	800dc42 <_free_r+0x14a>
 800dc3c:	0be2      	lsrs	r2, r4, #15
 800dc3e:	3277      	adds	r2, #119	; 0x77
 800dc40:	e7dd      	b.n	800dbfe <_free_r+0x106>
 800dc42:	f240 5154 	movw	r1, #1364	; 0x554
 800dc46:	428a      	cmp	r2, r1
 800dc48:	bf9a      	itte	ls
 800dc4a:	0ca2      	lsrls	r2, r4, #18
 800dc4c:	327c      	addls	r2, #124	; 0x7c
 800dc4e:	227e      	movhi	r2, #126	; 0x7e
 800dc50:	e7d5      	b.n	800dbfe <_free_r+0x106>
 800dc52:	6889      	ldr	r1, [r1, #8]
 800dc54:	428e      	cmp	r6, r1
 800dc56:	d004      	beq.n	800dc62 <_free_r+0x16a>
 800dc58:	684a      	ldr	r2, [r1, #4]
 800dc5a:	f022 0203 	bic.w	r2, r2, #3
 800dc5e:	42a2      	cmp	r2, r4
 800dc60:	d8f7      	bhi.n	800dc52 <_free_r+0x15a>
 800dc62:	68ce      	ldr	r6, [r1, #12]
 800dc64:	e7d9      	b.n	800dc1a <_free_r+0x122>
 800dc66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dc68:	20000798 	.word	0x20000798
 800dc6c:	20000ba4 	.word	0x20000ba4
 800dc70:	20000c8c 	.word	0x20000c8c
 800dc74:	200007a0 	.word	0x200007a0

0800dc78 <rshift>:
 800dc78:	6903      	ldr	r3, [r0, #16]
 800dc7a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800dc7e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800dc82:	ea4f 1261 	mov.w	r2, r1, asr #5
 800dc86:	f100 0414 	add.w	r4, r0, #20
 800dc8a:	dd45      	ble.n	800dd18 <rshift+0xa0>
 800dc8c:	f011 011f 	ands.w	r1, r1, #31
 800dc90:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800dc94:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800dc98:	d10c      	bne.n	800dcb4 <rshift+0x3c>
 800dc9a:	f100 0710 	add.w	r7, r0, #16
 800dc9e:	4629      	mov	r1, r5
 800dca0:	42b1      	cmp	r1, r6
 800dca2:	d334      	bcc.n	800dd0e <rshift+0x96>
 800dca4:	1a9b      	subs	r3, r3, r2
 800dca6:	009b      	lsls	r3, r3, #2
 800dca8:	1eea      	subs	r2, r5, #3
 800dcaa:	4296      	cmp	r6, r2
 800dcac:	bf38      	it	cc
 800dcae:	2300      	movcc	r3, #0
 800dcb0:	4423      	add	r3, r4
 800dcb2:	e015      	b.n	800dce0 <rshift+0x68>
 800dcb4:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800dcb8:	f1c1 0820 	rsb	r8, r1, #32
 800dcbc:	40cf      	lsrs	r7, r1
 800dcbe:	f105 0e04 	add.w	lr, r5, #4
 800dcc2:	46a1      	mov	r9, r4
 800dcc4:	4576      	cmp	r6, lr
 800dcc6:	46f4      	mov	ip, lr
 800dcc8:	d815      	bhi.n	800dcf6 <rshift+0x7e>
 800dcca:	1a9b      	subs	r3, r3, r2
 800dccc:	009a      	lsls	r2, r3, #2
 800dcce:	3a04      	subs	r2, #4
 800dcd0:	3501      	adds	r5, #1
 800dcd2:	42ae      	cmp	r6, r5
 800dcd4:	bf38      	it	cc
 800dcd6:	2200      	movcc	r2, #0
 800dcd8:	18a3      	adds	r3, r4, r2
 800dcda:	50a7      	str	r7, [r4, r2]
 800dcdc:	b107      	cbz	r7, 800dce0 <rshift+0x68>
 800dcde:	3304      	adds	r3, #4
 800dce0:	1b1a      	subs	r2, r3, r4
 800dce2:	42a3      	cmp	r3, r4
 800dce4:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800dce8:	bf08      	it	eq
 800dcea:	2300      	moveq	r3, #0
 800dcec:	6102      	str	r2, [r0, #16]
 800dcee:	bf08      	it	eq
 800dcf0:	6143      	streq	r3, [r0, #20]
 800dcf2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dcf6:	f8dc c000 	ldr.w	ip, [ip]
 800dcfa:	fa0c fc08 	lsl.w	ip, ip, r8
 800dcfe:	ea4c 0707 	orr.w	r7, ip, r7
 800dd02:	f849 7b04 	str.w	r7, [r9], #4
 800dd06:	f85e 7b04 	ldr.w	r7, [lr], #4
 800dd0a:	40cf      	lsrs	r7, r1
 800dd0c:	e7da      	b.n	800dcc4 <rshift+0x4c>
 800dd0e:	f851 cb04 	ldr.w	ip, [r1], #4
 800dd12:	f847 cf04 	str.w	ip, [r7, #4]!
 800dd16:	e7c3      	b.n	800dca0 <rshift+0x28>
 800dd18:	4623      	mov	r3, r4
 800dd1a:	e7e1      	b.n	800dce0 <rshift+0x68>

0800dd1c <__hexdig_fun>:
 800dd1c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800dd20:	2b09      	cmp	r3, #9
 800dd22:	d802      	bhi.n	800dd2a <__hexdig_fun+0xe>
 800dd24:	3820      	subs	r0, #32
 800dd26:	b2c0      	uxtb	r0, r0
 800dd28:	4770      	bx	lr
 800dd2a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800dd2e:	2b05      	cmp	r3, #5
 800dd30:	d801      	bhi.n	800dd36 <__hexdig_fun+0x1a>
 800dd32:	3847      	subs	r0, #71	; 0x47
 800dd34:	e7f7      	b.n	800dd26 <__hexdig_fun+0xa>
 800dd36:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800dd3a:	2b05      	cmp	r3, #5
 800dd3c:	d801      	bhi.n	800dd42 <__hexdig_fun+0x26>
 800dd3e:	3827      	subs	r0, #39	; 0x27
 800dd40:	e7f1      	b.n	800dd26 <__hexdig_fun+0xa>
 800dd42:	2000      	movs	r0, #0
 800dd44:	4770      	bx	lr
	...

0800dd48 <__gethex>:
 800dd48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd4c:	ed2d 8b02 	vpush	{d8}
 800dd50:	b089      	sub	sp, #36	; 0x24
 800dd52:	ee08 0a10 	vmov	s16, r0
 800dd56:	9304      	str	r3, [sp, #16]
 800dd58:	4bbc      	ldr	r3, [pc, #752]	; (800e04c <__gethex+0x304>)
 800dd5a:	681b      	ldr	r3, [r3, #0]
 800dd5c:	9301      	str	r3, [sp, #4]
 800dd5e:	4618      	mov	r0, r3
 800dd60:	468b      	mov	fp, r1
 800dd62:	4690      	mov	r8, r2
 800dd64:	f7f2 fa34 	bl	80001d0 <strlen>
 800dd68:	9b01      	ldr	r3, [sp, #4]
 800dd6a:	f8db 2000 	ldr.w	r2, [fp]
 800dd6e:	4403      	add	r3, r0
 800dd70:	4682      	mov	sl, r0
 800dd72:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800dd76:	9305      	str	r3, [sp, #20]
 800dd78:	1c93      	adds	r3, r2, #2
 800dd7a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800dd7e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800dd82:	32fe      	adds	r2, #254	; 0xfe
 800dd84:	18d1      	adds	r1, r2, r3
 800dd86:	461f      	mov	r7, r3
 800dd88:	f813 0b01 	ldrb.w	r0, [r3], #1
 800dd8c:	9100      	str	r1, [sp, #0]
 800dd8e:	2830      	cmp	r0, #48	; 0x30
 800dd90:	d0f8      	beq.n	800dd84 <__gethex+0x3c>
 800dd92:	f7ff ffc3 	bl	800dd1c <__hexdig_fun>
 800dd96:	4604      	mov	r4, r0
 800dd98:	2800      	cmp	r0, #0
 800dd9a:	d13a      	bne.n	800de12 <__gethex+0xca>
 800dd9c:	9901      	ldr	r1, [sp, #4]
 800dd9e:	4652      	mov	r2, sl
 800dda0:	4638      	mov	r0, r7
 800dda2:	f000 fff5 	bl	800ed90 <strncmp>
 800dda6:	4605      	mov	r5, r0
 800dda8:	2800      	cmp	r0, #0
 800ddaa:	d168      	bne.n	800de7e <__gethex+0x136>
 800ddac:	f817 000a 	ldrb.w	r0, [r7, sl]
 800ddb0:	eb07 060a 	add.w	r6, r7, sl
 800ddb4:	f7ff ffb2 	bl	800dd1c <__hexdig_fun>
 800ddb8:	2800      	cmp	r0, #0
 800ddba:	d062      	beq.n	800de82 <__gethex+0x13a>
 800ddbc:	4633      	mov	r3, r6
 800ddbe:	7818      	ldrb	r0, [r3, #0]
 800ddc0:	2830      	cmp	r0, #48	; 0x30
 800ddc2:	461f      	mov	r7, r3
 800ddc4:	f103 0301 	add.w	r3, r3, #1
 800ddc8:	d0f9      	beq.n	800ddbe <__gethex+0x76>
 800ddca:	f7ff ffa7 	bl	800dd1c <__hexdig_fun>
 800ddce:	2301      	movs	r3, #1
 800ddd0:	fab0 f480 	clz	r4, r0
 800ddd4:	0964      	lsrs	r4, r4, #5
 800ddd6:	4635      	mov	r5, r6
 800ddd8:	9300      	str	r3, [sp, #0]
 800ddda:	463a      	mov	r2, r7
 800dddc:	4616      	mov	r6, r2
 800ddde:	3201      	adds	r2, #1
 800dde0:	7830      	ldrb	r0, [r6, #0]
 800dde2:	f7ff ff9b 	bl	800dd1c <__hexdig_fun>
 800dde6:	2800      	cmp	r0, #0
 800dde8:	d1f8      	bne.n	800dddc <__gethex+0x94>
 800ddea:	9901      	ldr	r1, [sp, #4]
 800ddec:	4652      	mov	r2, sl
 800ddee:	4630      	mov	r0, r6
 800ddf0:	f000 ffce 	bl	800ed90 <strncmp>
 800ddf4:	b980      	cbnz	r0, 800de18 <__gethex+0xd0>
 800ddf6:	b94d      	cbnz	r5, 800de0c <__gethex+0xc4>
 800ddf8:	eb06 050a 	add.w	r5, r6, sl
 800ddfc:	462a      	mov	r2, r5
 800ddfe:	4616      	mov	r6, r2
 800de00:	3201      	adds	r2, #1
 800de02:	7830      	ldrb	r0, [r6, #0]
 800de04:	f7ff ff8a 	bl	800dd1c <__hexdig_fun>
 800de08:	2800      	cmp	r0, #0
 800de0a:	d1f8      	bne.n	800ddfe <__gethex+0xb6>
 800de0c:	1bad      	subs	r5, r5, r6
 800de0e:	00ad      	lsls	r5, r5, #2
 800de10:	e004      	b.n	800de1c <__gethex+0xd4>
 800de12:	2400      	movs	r4, #0
 800de14:	4625      	mov	r5, r4
 800de16:	e7e0      	b.n	800ddda <__gethex+0x92>
 800de18:	2d00      	cmp	r5, #0
 800de1a:	d1f7      	bne.n	800de0c <__gethex+0xc4>
 800de1c:	7833      	ldrb	r3, [r6, #0]
 800de1e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800de22:	2b50      	cmp	r3, #80	; 0x50
 800de24:	d13b      	bne.n	800de9e <__gethex+0x156>
 800de26:	7873      	ldrb	r3, [r6, #1]
 800de28:	2b2b      	cmp	r3, #43	; 0x2b
 800de2a:	d02c      	beq.n	800de86 <__gethex+0x13e>
 800de2c:	2b2d      	cmp	r3, #45	; 0x2d
 800de2e:	d02e      	beq.n	800de8e <__gethex+0x146>
 800de30:	1c71      	adds	r1, r6, #1
 800de32:	f04f 0900 	mov.w	r9, #0
 800de36:	7808      	ldrb	r0, [r1, #0]
 800de38:	f7ff ff70 	bl	800dd1c <__hexdig_fun>
 800de3c:	1e43      	subs	r3, r0, #1
 800de3e:	b2db      	uxtb	r3, r3
 800de40:	2b18      	cmp	r3, #24
 800de42:	d82c      	bhi.n	800de9e <__gethex+0x156>
 800de44:	f1a0 0210 	sub.w	r2, r0, #16
 800de48:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800de4c:	f7ff ff66 	bl	800dd1c <__hexdig_fun>
 800de50:	1e43      	subs	r3, r0, #1
 800de52:	b2db      	uxtb	r3, r3
 800de54:	2b18      	cmp	r3, #24
 800de56:	d91d      	bls.n	800de94 <__gethex+0x14c>
 800de58:	f1b9 0f00 	cmp.w	r9, #0
 800de5c:	d000      	beq.n	800de60 <__gethex+0x118>
 800de5e:	4252      	negs	r2, r2
 800de60:	4415      	add	r5, r2
 800de62:	f8cb 1000 	str.w	r1, [fp]
 800de66:	b1e4      	cbz	r4, 800dea2 <__gethex+0x15a>
 800de68:	9b00      	ldr	r3, [sp, #0]
 800de6a:	2b00      	cmp	r3, #0
 800de6c:	bf14      	ite	ne
 800de6e:	2700      	movne	r7, #0
 800de70:	2706      	moveq	r7, #6
 800de72:	4638      	mov	r0, r7
 800de74:	b009      	add	sp, #36	; 0x24
 800de76:	ecbd 8b02 	vpop	{d8}
 800de7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800de7e:	463e      	mov	r6, r7
 800de80:	4625      	mov	r5, r4
 800de82:	2401      	movs	r4, #1
 800de84:	e7ca      	b.n	800de1c <__gethex+0xd4>
 800de86:	f04f 0900 	mov.w	r9, #0
 800de8a:	1cb1      	adds	r1, r6, #2
 800de8c:	e7d3      	b.n	800de36 <__gethex+0xee>
 800de8e:	f04f 0901 	mov.w	r9, #1
 800de92:	e7fa      	b.n	800de8a <__gethex+0x142>
 800de94:	230a      	movs	r3, #10
 800de96:	fb03 0202 	mla	r2, r3, r2, r0
 800de9a:	3a10      	subs	r2, #16
 800de9c:	e7d4      	b.n	800de48 <__gethex+0x100>
 800de9e:	4631      	mov	r1, r6
 800dea0:	e7df      	b.n	800de62 <__gethex+0x11a>
 800dea2:	1bf3      	subs	r3, r6, r7
 800dea4:	3b01      	subs	r3, #1
 800dea6:	4621      	mov	r1, r4
 800dea8:	2b07      	cmp	r3, #7
 800deaa:	dc0b      	bgt.n	800dec4 <__gethex+0x17c>
 800deac:	ee18 0a10 	vmov	r0, s16
 800deb0:	f000 fabe 	bl	800e430 <_Balloc>
 800deb4:	4604      	mov	r4, r0
 800deb6:	b940      	cbnz	r0, 800deca <__gethex+0x182>
 800deb8:	4b65      	ldr	r3, [pc, #404]	; (800e050 <__gethex+0x308>)
 800deba:	4602      	mov	r2, r0
 800debc:	21de      	movs	r1, #222	; 0xde
 800debe:	4865      	ldr	r0, [pc, #404]	; (800e054 <__gethex+0x30c>)
 800dec0:	f001 f806 	bl	800eed0 <__assert_func>
 800dec4:	3101      	adds	r1, #1
 800dec6:	105b      	asrs	r3, r3, #1
 800dec8:	e7ee      	b.n	800dea8 <__gethex+0x160>
 800deca:	f100 0914 	add.w	r9, r0, #20
 800dece:	f04f 0b00 	mov.w	fp, #0
 800ded2:	f1ca 0301 	rsb	r3, sl, #1
 800ded6:	f8cd 9008 	str.w	r9, [sp, #8]
 800deda:	f8cd b000 	str.w	fp, [sp]
 800dede:	9306      	str	r3, [sp, #24]
 800dee0:	42b7      	cmp	r7, r6
 800dee2:	d340      	bcc.n	800df66 <__gethex+0x21e>
 800dee4:	9802      	ldr	r0, [sp, #8]
 800dee6:	9b00      	ldr	r3, [sp, #0]
 800dee8:	f840 3b04 	str.w	r3, [r0], #4
 800deec:	eba0 0009 	sub.w	r0, r0, r9
 800def0:	1080      	asrs	r0, r0, #2
 800def2:	0146      	lsls	r6, r0, #5
 800def4:	6120      	str	r0, [r4, #16]
 800def6:	4618      	mov	r0, r3
 800def8:	f000 fb5c 	bl	800e5b4 <__hi0bits>
 800defc:	1a30      	subs	r0, r6, r0
 800defe:	f8d8 6000 	ldr.w	r6, [r8]
 800df02:	42b0      	cmp	r0, r6
 800df04:	dd63      	ble.n	800dfce <__gethex+0x286>
 800df06:	1b87      	subs	r7, r0, r6
 800df08:	4639      	mov	r1, r7
 800df0a:	4620      	mov	r0, r4
 800df0c:	f000 fedc 	bl	800ecc8 <__any_on>
 800df10:	4682      	mov	sl, r0
 800df12:	b1a8      	cbz	r0, 800df40 <__gethex+0x1f8>
 800df14:	1e7b      	subs	r3, r7, #1
 800df16:	1159      	asrs	r1, r3, #5
 800df18:	f003 021f 	and.w	r2, r3, #31
 800df1c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800df20:	f04f 0a01 	mov.w	sl, #1
 800df24:	fa0a f202 	lsl.w	r2, sl, r2
 800df28:	420a      	tst	r2, r1
 800df2a:	d009      	beq.n	800df40 <__gethex+0x1f8>
 800df2c:	4553      	cmp	r3, sl
 800df2e:	dd05      	ble.n	800df3c <__gethex+0x1f4>
 800df30:	1eb9      	subs	r1, r7, #2
 800df32:	4620      	mov	r0, r4
 800df34:	f000 fec8 	bl	800ecc8 <__any_on>
 800df38:	2800      	cmp	r0, #0
 800df3a:	d145      	bne.n	800dfc8 <__gethex+0x280>
 800df3c:	f04f 0a02 	mov.w	sl, #2
 800df40:	4639      	mov	r1, r7
 800df42:	4620      	mov	r0, r4
 800df44:	f7ff fe98 	bl	800dc78 <rshift>
 800df48:	443d      	add	r5, r7
 800df4a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800df4e:	42ab      	cmp	r3, r5
 800df50:	da4c      	bge.n	800dfec <__gethex+0x2a4>
 800df52:	ee18 0a10 	vmov	r0, s16
 800df56:	4621      	mov	r1, r4
 800df58:	f000 fa8f 	bl	800e47a <_Bfree>
 800df5c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800df5e:	2300      	movs	r3, #0
 800df60:	6013      	str	r3, [r2, #0]
 800df62:	27a3      	movs	r7, #163	; 0xa3
 800df64:	e785      	b.n	800de72 <__gethex+0x12a>
 800df66:	1e73      	subs	r3, r6, #1
 800df68:	9a05      	ldr	r2, [sp, #20]
 800df6a:	9303      	str	r3, [sp, #12]
 800df6c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800df70:	4293      	cmp	r3, r2
 800df72:	d019      	beq.n	800dfa8 <__gethex+0x260>
 800df74:	f1bb 0f20 	cmp.w	fp, #32
 800df78:	d107      	bne.n	800df8a <__gethex+0x242>
 800df7a:	9b02      	ldr	r3, [sp, #8]
 800df7c:	9a00      	ldr	r2, [sp, #0]
 800df7e:	f843 2b04 	str.w	r2, [r3], #4
 800df82:	9302      	str	r3, [sp, #8]
 800df84:	2300      	movs	r3, #0
 800df86:	9300      	str	r3, [sp, #0]
 800df88:	469b      	mov	fp, r3
 800df8a:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800df8e:	f7ff fec5 	bl	800dd1c <__hexdig_fun>
 800df92:	9b00      	ldr	r3, [sp, #0]
 800df94:	f000 000f 	and.w	r0, r0, #15
 800df98:	fa00 f00b 	lsl.w	r0, r0, fp
 800df9c:	4303      	orrs	r3, r0
 800df9e:	9300      	str	r3, [sp, #0]
 800dfa0:	f10b 0b04 	add.w	fp, fp, #4
 800dfa4:	9b03      	ldr	r3, [sp, #12]
 800dfa6:	e00d      	b.n	800dfc4 <__gethex+0x27c>
 800dfa8:	9b03      	ldr	r3, [sp, #12]
 800dfaa:	9a06      	ldr	r2, [sp, #24]
 800dfac:	4413      	add	r3, r2
 800dfae:	42bb      	cmp	r3, r7
 800dfb0:	d3e0      	bcc.n	800df74 <__gethex+0x22c>
 800dfb2:	4618      	mov	r0, r3
 800dfb4:	9901      	ldr	r1, [sp, #4]
 800dfb6:	9307      	str	r3, [sp, #28]
 800dfb8:	4652      	mov	r2, sl
 800dfba:	f000 fee9 	bl	800ed90 <strncmp>
 800dfbe:	9b07      	ldr	r3, [sp, #28]
 800dfc0:	2800      	cmp	r0, #0
 800dfc2:	d1d7      	bne.n	800df74 <__gethex+0x22c>
 800dfc4:	461e      	mov	r6, r3
 800dfc6:	e78b      	b.n	800dee0 <__gethex+0x198>
 800dfc8:	f04f 0a03 	mov.w	sl, #3
 800dfcc:	e7b8      	b.n	800df40 <__gethex+0x1f8>
 800dfce:	da0a      	bge.n	800dfe6 <__gethex+0x29e>
 800dfd0:	1a37      	subs	r7, r6, r0
 800dfd2:	4621      	mov	r1, r4
 800dfd4:	ee18 0a10 	vmov	r0, s16
 800dfd8:	463a      	mov	r2, r7
 800dfda:	f000 fc37 	bl	800e84c <__lshift>
 800dfde:	1bed      	subs	r5, r5, r7
 800dfe0:	4604      	mov	r4, r0
 800dfe2:	f100 0914 	add.w	r9, r0, #20
 800dfe6:	f04f 0a00 	mov.w	sl, #0
 800dfea:	e7ae      	b.n	800df4a <__gethex+0x202>
 800dfec:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800dff0:	42a8      	cmp	r0, r5
 800dff2:	dd72      	ble.n	800e0da <__gethex+0x392>
 800dff4:	1b45      	subs	r5, r0, r5
 800dff6:	42ae      	cmp	r6, r5
 800dff8:	dc36      	bgt.n	800e068 <__gethex+0x320>
 800dffa:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800dffe:	2b02      	cmp	r3, #2
 800e000:	d02a      	beq.n	800e058 <__gethex+0x310>
 800e002:	2b03      	cmp	r3, #3
 800e004:	d02c      	beq.n	800e060 <__gethex+0x318>
 800e006:	2b01      	cmp	r3, #1
 800e008:	d115      	bne.n	800e036 <__gethex+0x2ee>
 800e00a:	42ae      	cmp	r6, r5
 800e00c:	d113      	bne.n	800e036 <__gethex+0x2ee>
 800e00e:	2e01      	cmp	r6, #1
 800e010:	d10b      	bne.n	800e02a <__gethex+0x2e2>
 800e012:	9a04      	ldr	r2, [sp, #16]
 800e014:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800e018:	6013      	str	r3, [r2, #0]
 800e01a:	2301      	movs	r3, #1
 800e01c:	6123      	str	r3, [r4, #16]
 800e01e:	f8c9 3000 	str.w	r3, [r9]
 800e022:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e024:	2762      	movs	r7, #98	; 0x62
 800e026:	601c      	str	r4, [r3, #0]
 800e028:	e723      	b.n	800de72 <__gethex+0x12a>
 800e02a:	1e71      	subs	r1, r6, #1
 800e02c:	4620      	mov	r0, r4
 800e02e:	f000 fe4b 	bl	800ecc8 <__any_on>
 800e032:	2800      	cmp	r0, #0
 800e034:	d1ed      	bne.n	800e012 <__gethex+0x2ca>
 800e036:	ee18 0a10 	vmov	r0, s16
 800e03a:	4621      	mov	r1, r4
 800e03c:	f000 fa1d 	bl	800e47a <_Bfree>
 800e040:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800e042:	2300      	movs	r3, #0
 800e044:	6013      	str	r3, [r2, #0]
 800e046:	2750      	movs	r7, #80	; 0x50
 800e048:	e713      	b.n	800de72 <__gethex+0x12a>
 800e04a:	bf00      	nop
 800e04c:	08010980 	.word	0x08010980
 800e050:	080108a9 	.word	0x080108a9
 800e054:	08010919 	.word	0x08010919
 800e058:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e05a:	2b00      	cmp	r3, #0
 800e05c:	d1eb      	bne.n	800e036 <__gethex+0x2ee>
 800e05e:	e7d8      	b.n	800e012 <__gethex+0x2ca>
 800e060:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e062:	2b00      	cmp	r3, #0
 800e064:	d1d5      	bne.n	800e012 <__gethex+0x2ca>
 800e066:	e7e6      	b.n	800e036 <__gethex+0x2ee>
 800e068:	1e6f      	subs	r7, r5, #1
 800e06a:	f1ba 0f00 	cmp.w	sl, #0
 800e06e:	d131      	bne.n	800e0d4 <__gethex+0x38c>
 800e070:	b127      	cbz	r7, 800e07c <__gethex+0x334>
 800e072:	4639      	mov	r1, r7
 800e074:	4620      	mov	r0, r4
 800e076:	f000 fe27 	bl	800ecc8 <__any_on>
 800e07a:	4682      	mov	sl, r0
 800e07c:	117b      	asrs	r3, r7, #5
 800e07e:	2101      	movs	r1, #1
 800e080:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800e084:	f007 071f 	and.w	r7, r7, #31
 800e088:	fa01 f707 	lsl.w	r7, r1, r7
 800e08c:	421f      	tst	r7, r3
 800e08e:	4629      	mov	r1, r5
 800e090:	4620      	mov	r0, r4
 800e092:	bf18      	it	ne
 800e094:	f04a 0a02 	orrne.w	sl, sl, #2
 800e098:	1b76      	subs	r6, r6, r5
 800e09a:	f7ff fded 	bl	800dc78 <rshift>
 800e09e:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800e0a2:	2702      	movs	r7, #2
 800e0a4:	f1ba 0f00 	cmp.w	sl, #0
 800e0a8:	d048      	beq.n	800e13c <__gethex+0x3f4>
 800e0aa:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e0ae:	2b02      	cmp	r3, #2
 800e0b0:	d015      	beq.n	800e0de <__gethex+0x396>
 800e0b2:	2b03      	cmp	r3, #3
 800e0b4:	d017      	beq.n	800e0e6 <__gethex+0x39e>
 800e0b6:	2b01      	cmp	r3, #1
 800e0b8:	d109      	bne.n	800e0ce <__gethex+0x386>
 800e0ba:	f01a 0f02 	tst.w	sl, #2
 800e0be:	d006      	beq.n	800e0ce <__gethex+0x386>
 800e0c0:	f8d9 0000 	ldr.w	r0, [r9]
 800e0c4:	ea4a 0a00 	orr.w	sl, sl, r0
 800e0c8:	f01a 0f01 	tst.w	sl, #1
 800e0cc:	d10e      	bne.n	800e0ec <__gethex+0x3a4>
 800e0ce:	f047 0710 	orr.w	r7, r7, #16
 800e0d2:	e033      	b.n	800e13c <__gethex+0x3f4>
 800e0d4:	f04f 0a01 	mov.w	sl, #1
 800e0d8:	e7d0      	b.n	800e07c <__gethex+0x334>
 800e0da:	2701      	movs	r7, #1
 800e0dc:	e7e2      	b.n	800e0a4 <__gethex+0x35c>
 800e0de:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e0e0:	f1c3 0301 	rsb	r3, r3, #1
 800e0e4:	9315      	str	r3, [sp, #84]	; 0x54
 800e0e6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e0e8:	2b00      	cmp	r3, #0
 800e0ea:	d0f0      	beq.n	800e0ce <__gethex+0x386>
 800e0ec:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800e0f0:	f104 0314 	add.w	r3, r4, #20
 800e0f4:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800e0f8:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800e0fc:	f04f 0c00 	mov.w	ip, #0
 800e100:	4618      	mov	r0, r3
 800e102:	f853 2b04 	ldr.w	r2, [r3], #4
 800e106:	f1b2 3fff 	cmp.w	r2, #4294967295
 800e10a:	d01c      	beq.n	800e146 <__gethex+0x3fe>
 800e10c:	3201      	adds	r2, #1
 800e10e:	6002      	str	r2, [r0, #0]
 800e110:	2f02      	cmp	r7, #2
 800e112:	f104 0314 	add.w	r3, r4, #20
 800e116:	d13f      	bne.n	800e198 <__gethex+0x450>
 800e118:	f8d8 2000 	ldr.w	r2, [r8]
 800e11c:	3a01      	subs	r2, #1
 800e11e:	42b2      	cmp	r2, r6
 800e120:	d10a      	bne.n	800e138 <__gethex+0x3f0>
 800e122:	1171      	asrs	r1, r6, #5
 800e124:	2201      	movs	r2, #1
 800e126:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e12a:	f006 061f 	and.w	r6, r6, #31
 800e12e:	fa02 f606 	lsl.w	r6, r2, r6
 800e132:	421e      	tst	r6, r3
 800e134:	bf18      	it	ne
 800e136:	4617      	movne	r7, r2
 800e138:	f047 0720 	orr.w	r7, r7, #32
 800e13c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e13e:	601c      	str	r4, [r3, #0]
 800e140:	9b04      	ldr	r3, [sp, #16]
 800e142:	601d      	str	r5, [r3, #0]
 800e144:	e695      	b.n	800de72 <__gethex+0x12a>
 800e146:	4299      	cmp	r1, r3
 800e148:	f843 cc04 	str.w	ip, [r3, #-4]
 800e14c:	d8d8      	bhi.n	800e100 <__gethex+0x3b8>
 800e14e:	68a3      	ldr	r3, [r4, #8]
 800e150:	459b      	cmp	fp, r3
 800e152:	db19      	blt.n	800e188 <__gethex+0x440>
 800e154:	6861      	ldr	r1, [r4, #4]
 800e156:	ee18 0a10 	vmov	r0, s16
 800e15a:	3101      	adds	r1, #1
 800e15c:	f000 f968 	bl	800e430 <_Balloc>
 800e160:	4681      	mov	r9, r0
 800e162:	b918      	cbnz	r0, 800e16c <__gethex+0x424>
 800e164:	4b1a      	ldr	r3, [pc, #104]	; (800e1d0 <__gethex+0x488>)
 800e166:	4602      	mov	r2, r0
 800e168:	2184      	movs	r1, #132	; 0x84
 800e16a:	e6a8      	b.n	800debe <__gethex+0x176>
 800e16c:	6922      	ldr	r2, [r4, #16]
 800e16e:	3202      	adds	r2, #2
 800e170:	f104 010c 	add.w	r1, r4, #12
 800e174:	0092      	lsls	r2, r2, #2
 800e176:	300c      	adds	r0, #12
 800e178:	f7fb fed6 	bl	8009f28 <memcpy>
 800e17c:	4621      	mov	r1, r4
 800e17e:	ee18 0a10 	vmov	r0, s16
 800e182:	f000 f97a 	bl	800e47a <_Bfree>
 800e186:	464c      	mov	r4, r9
 800e188:	6923      	ldr	r3, [r4, #16]
 800e18a:	1c5a      	adds	r2, r3, #1
 800e18c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e190:	6122      	str	r2, [r4, #16]
 800e192:	2201      	movs	r2, #1
 800e194:	615a      	str	r2, [r3, #20]
 800e196:	e7bb      	b.n	800e110 <__gethex+0x3c8>
 800e198:	6922      	ldr	r2, [r4, #16]
 800e19a:	455a      	cmp	r2, fp
 800e19c:	dd0b      	ble.n	800e1b6 <__gethex+0x46e>
 800e19e:	2101      	movs	r1, #1
 800e1a0:	4620      	mov	r0, r4
 800e1a2:	f7ff fd69 	bl	800dc78 <rshift>
 800e1a6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e1aa:	3501      	adds	r5, #1
 800e1ac:	42ab      	cmp	r3, r5
 800e1ae:	f6ff aed0 	blt.w	800df52 <__gethex+0x20a>
 800e1b2:	2701      	movs	r7, #1
 800e1b4:	e7c0      	b.n	800e138 <__gethex+0x3f0>
 800e1b6:	f016 061f 	ands.w	r6, r6, #31
 800e1ba:	d0fa      	beq.n	800e1b2 <__gethex+0x46a>
 800e1bc:	449a      	add	sl, r3
 800e1be:	f1c6 0620 	rsb	r6, r6, #32
 800e1c2:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800e1c6:	f000 f9f5 	bl	800e5b4 <__hi0bits>
 800e1ca:	42b0      	cmp	r0, r6
 800e1cc:	dbe7      	blt.n	800e19e <__gethex+0x456>
 800e1ce:	e7f0      	b.n	800e1b2 <__gethex+0x46a>
 800e1d0:	080108a9 	.word	0x080108a9

0800e1d4 <L_shift>:
 800e1d4:	f1c2 0208 	rsb	r2, r2, #8
 800e1d8:	0092      	lsls	r2, r2, #2
 800e1da:	b570      	push	{r4, r5, r6, lr}
 800e1dc:	f1c2 0620 	rsb	r6, r2, #32
 800e1e0:	6843      	ldr	r3, [r0, #4]
 800e1e2:	6804      	ldr	r4, [r0, #0]
 800e1e4:	fa03 f506 	lsl.w	r5, r3, r6
 800e1e8:	432c      	orrs	r4, r5
 800e1ea:	40d3      	lsrs	r3, r2
 800e1ec:	6004      	str	r4, [r0, #0]
 800e1ee:	f840 3f04 	str.w	r3, [r0, #4]!
 800e1f2:	4288      	cmp	r0, r1
 800e1f4:	d3f4      	bcc.n	800e1e0 <L_shift+0xc>
 800e1f6:	bd70      	pop	{r4, r5, r6, pc}

0800e1f8 <__match>:
 800e1f8:	b530      	push	{r4, r5, lr}
 800e1fa:	6803      	ldr	r3, [r0, #0]
 800e1fc:	3301      	adds	r3, #1
 800e1fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e202:	b914      	cbnz	r4, 800e20a <__match+0x12>
 800e204:	6003      	str	r3, [r0, #0]
 800e206:	2001      	movs	r0, #1
 800e208:	bd30      	pop	{r4, r5, pc}
 800e20a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e20e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800e212:	2d19      	cmp	r5, #25
 800e214:	bf98      	it	ls
 800e216:	3220      	addls	r2, #32
 800e218:	42a2      	cmp	r2, r4
 800e21a:	d0f0      	beq.n	800e1fe <__match+0x6>
 800e21c:	2000      	movs	r0, #0
 800e21e:	e7f3      	b.n	800e208 <__match+0x10>

0800e220 <__hexnan>:
 800e220:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e224:	680b      	ldr	r3, [r1, #0]
 800e226:	6801      	ldr	r1, [r0, #0]
 800e228:	115e      	asrs	r6, r3, #5
 800e22a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800e22e:	f013 031f 	ands.w	r3, r3, #31
 800e232:	b087      	sub	sp, #28
 800e234:	bf18      	it	ne
 800e236:	3604      	addne	r6, #4
 800e238:	2500      	movs	r5, #0
 800e23a:	1f37      	subs	r7, r6, #4
 800e23c:	4682      	mov	sl, r0
 800e23e:	4690      	mov	r8, r2
 800e240:	9301      	str	r3, [sp, #4]
 800e242:	f846 5c04 	str.w	r5, [r6, #-4]
 800e246:	46b9      	mov	r9, r7
 800e248:	463c      	mov	r4, r7
 800e24a:	9502      	str	r5, [sp, #8]
 800e24c:	46ab      	mov	fp, r5
 800e24e:	784a      	ldrb	r2, [r1, #1]
 800e250:	1c4b      	adds	r3, r1, #1
 800e252:	9303      	str	r3, [sp, #12]
 800e254:	b342      	cbz	r2, 800e2a8 <__hexnan+0x88>
 800e256:	4610      	mov	r0, r2
 800e258:	9105      	str	r1, [sp, #20]
 800e25a:	9204      	str	r2, [sp, #16]
 800e25c:	f7ff fd5e 	bl	800dd1c <__hexdig_fun>
 800e260:	2800      	cmp	r0, #0
 800e262:	d14f      	bne.n	800e304 <__hexnan+0xe4>
 800e264:	9a04      	ldr	r2, [sp, #16]
 800e266:	9905      	ldr	r1, [sp, #20]
 800e268:	2a20      	cmp	r2, #32
 800e26a:	d818      	bhi.n	800e29e <__hexnan+0x7e>
 800e26c:	9b02      	ldr	r3, [sp, #8]
 800e26e:	459b      	cmp	fp, r3
 800e270:	dd13      	ble.n	800e29a <__hexnan+0x7a>
 800e272:	454c      	cmp	r4, r9
 800e274:	d206      	bcs.n	800e284 <__hexnan+0x64>
 800e276:	2d07      	cmp	r5, #7
 800e278:	dc04      	bgt.n	800e284 <__hexnan+0x64>
 800e27a:	462a      	mov	r2, r5
 800e27c:	4649      	mov	r1, r9
 800e27e:	4620      	mov	r0, r4
 800e280:	f7ff ffa8 	bl	800e1d4 <L_shift>
 800e284:	4544      	cmp	r4, r8
 800e286:	d950      	bls.n	800e32a <__hexnan+0x10a>
 800e288:	2300      	movs	r3, #0
 800e28a:	f1a4 0904 	sub.w	r9, r4, #4
 800e28e:	f844 3c04 	str.w	r3, [r4, #-4]
 800e292:	f8cd b008 	str.w	fp, [sp, #8]
 800e296:	464c      	mov	r4, r9
 800e298:	461d      	mov	r5, r3
 800e29a:	9903      	ldr	r1, [sp, #12]
 800e29c:	e7d7      	b.n	800e24e <__hexnan+0x2e>
 800e29e:	2a29      	cmp	r2, #41	; 0x29
 800e2a0:	d156      	bne.n	800e350 <__hexnan+0x130>
 800e2a2:	3102      	adds	r1, #2
 800e2a4:	f8ca 1000 	str.w	r1, [sl]
 800e2a8:	f1bb 0f00 	cmp.w	fp, #0
 800e2ac:	d050      	beq.n	800e350 <__hexnan+0x130>
 800e2ae:	454c      	cmp	r4, r9
 800e2b0:	d206      	bcs.n	800e2c0 <__hexnan+0xa0>
 800e2b2:	2d07      	cmp	r5, #7
 800e2b4:	dc04      	bgt.n	800e2c0 <__hexnan+0xa0>
 800e2b6:	462a      	mov	r2, r5
 800e2b8:	4649      	mov	r1, r9
 800e2ba:	4620      	mov	r0, r4
 800e2bc:	f7ff ff8a 	bl	800e1d4 <L_shift>
 800e2c0:	4544      	cmp	r4, r8
 800e2c2:	d934      	bls.n	800e32e <__hexnan+0x10e>
 800e2c4:	f1a8 0204 	sub.w	r2, r8, #4
 800e2c8:	4623      	mov	r3, r4
 800e2ca:	f853 1b04 	ldr.w	r1, [r3], #4
 800e2ce:	f842 1f04 	str.w	r1, [r2, #4]!
 800e2d2:	429f      	cmp	r7, r3
 800e2d4:	d2f9      	bcs.n	800e2ca <__hexnan+0xaa>
 800e2d6:	1b3b      	subs	r3, r7, r4
 800e2d8:	f023 0303 	bic.w	r3, r3, #3
 800e2dc:	3304      	adds	r3, #4
 800e2de:	3401      	adds	r4, #1
 800e2e0:	3e03      	subs	r6, #3
 800e2e2:	42b4      	cmp	r4, r6
 800e2e4:	bf88      	it	hi
 800e2e6:	2304      	movhi	r3, #4
 800e2e8:	4443      	add	r3, r8
 800e2ea:	2200      	movs	r2, #0
 800e2ec:	f843 2b04 	str.w	r2, [r3], #4
 800e2f0:	429f      	cmp	r7, r3
 800e2f2:	d2fb      	bcs.n	800e2ec <__hexnan+0xcc>
 800e2f4:	683b      	ldr	r3, [r7, #0]
 800e2f6:	b91b      	cbnz	r3, 800e300 <__hexnan+0xe0>
 800e2f8:	4547      	cmp	r7, r8
 800e2fa:	d127      	bne.n	800e34c <__hexnan+0x12c>
 800e2fc:	2301      	movs	r3, #1
 800e2fe:	603b      	str	r3, [r7, #0]
 800e300:	2005      	movs	r0, #5
 800e302:	e026      	b.n	800e352 <__hexnan+0x132>
 800e304:	3501      	adds	r5, #1
 800e306:	2d08      	cmp	r5, #8
 800e308:	f10b 0b01 	add.w	fp, fp, #1
 800e30c:	dd06      	ble.n	800e31c <__hexnan+0xfc>
 800e30e:	4544      	cmp	r4, r8
 800e310:	d9c3      	bls.n	800e29a <__hexnan+0x7a>
 800e312:	2300      	movs	r3, #0
 800e314:	f844 3c04 	str.w	r3, [r4, #-4]
 800e318:	2501      	movs	r5, #1
 800e31a:	3c04      	subs	r4, #4
 800e31c:	6822      	ldr	r2, [r4, #0]
 800e31e:	f000 000f 	and.w	r0, r0, #15
 800e322:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800e326:	6022      	str	r2, [r4, #0]
 800e328:	e7b7      	b.n	800e29a <__hexnan+0x7a>
 800e32a:	2508      	movs	r5, #8
 800e32c:	e7b5      	b.n	800e29a <__hexnan+0x7a>
 800e32e:	9b01      	ldr	r3, [sp, #4]
 800e330:	2b00      	cmp	r3, #0
 800e332:	d0df      	beq.n	800e2f4 <__hexnan+0xd4>
 800e334:	f04f 32ff 	mov.w	r2, #4294967295
 800e338:	f1c3 0320 	rsb	r3, r3, #32
 800e33c:	fa22 f303 	lsr.w	r3, r2, r3
 800e340:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800e344:	401a      	ands	r2, r3
 800e346:	f846 2c04 	str.w	r2, [r6, #-4]
 800e34a:	e7d3      	b.n	800e2f4 <__hexnan+0xd4>
 800e34c:	3f04      	subs	r7, #4
 800e34e:	e7d1      	b.n	800e2f4 <__hexnan+0xd4>
 800e350:	2004      	movs	r0, #4
 800e352:	b007      	add	sp, #28
 800e354:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800e358 <__swhatbuf_r>:
 800e358:	b570      	push	{r4, r5, r6, lr}
 800e35a:	460e      	mov	r6, r1
 800e35c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e360:	2900      	cmp	r1, #0
 800e362:	b096      	sub	sp, #88	; 0x58
 800e364:	4614      	mov	r4, r2
 800e366:	461d      	mov	r5, r3
 800e368:	da09      	bge.n	800e37e <__swhatbuf_r+0x26>
 800e36a:	89b3      	ldrh	r3, [r6, #12]
 800e36c:	2200      	movs	r2, #0
 800e36e:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800e372:	602a      	str	r2, [r5, #0]
 800e374:	d116      	bne.n	800e3a4 <__swhatbuf_r+0x4c>
 800e376:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e37a:	6023      	str	r3, [r4, #0]
 800e37c:	e015      	b.n	800e3aa <__swhatbuf_r+0x52>
 800e37e:	466a      	mov	r2, sp
 800e380:	f000 fe04 	bl	800ef8c <_fstat_r>
 800e384:	2800      	cmp	r0, #0
 800e386:	dbf0      	blt.n	800e36a <__swhatbuf_r+0x12>
 800e388:	9a01      	ldr	r2, [sp, #4]
 800e38a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800e38e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800e392:	425a      	negs	r2, r3
 800e394:	415a      	adcs	r2, r3
 800e396:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e39a:	602a      	str	r2, [r5, #0]
 800e39c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800e3a0:	6023      	str	r3, [r4, #0]
 800e3a2:	e002      	b.n	800e3aa <__swhatbuf_r+0x52>
 800e3a4:	2340      	movs	r3, #64	; 0x40
 800e3a6:	6023      	str	r3, [r4, #0]
 800e3a8:	4610      	mov	r0, r2
 800e3aa:	b016      	add	sp, #88	; 0x58
 800e3ac:	bd70      	pop	{r4, r5, r6, pc}
	...

0800e3b0 <__smakebuf_r>:
 800e3b0:	898b      	ldrh	r3, [r1, #12]
 800e3b2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800e3b4:	079d      	lsls	r5, r3, #30
 800e3b6:	4606      	mov	r6, r0
 800e3b8:	460c      	mov	r4, r1
 800e3ba:	d507      	bpl.n	800e3cc <__smakebuf_r+0x1c>
 800e3bc:	f104 0343 	add.w	r3, r4, #67	; 0x43
 800e3c0:	6023      	str	r3, [r4, #0]
 800e3c2:	6123      	str	r3, [r4, #16]
 800e3c4:	2301      	movs	r3, #1
 800e3c6:	6163      	str	r3, [r4, #20]
 800e3c8:	b002      	add	sp, #8
 800e3ca:	bd70      	pop	{r4, r5, r6, pc}
 800e3cc:	ab01      	add	r3, sp, #4
 800e3ce:	466a      	mov	r2, sp
 800e3d0:	f7ff ffc2 	bl	800e358 <__swhatbuf_r>
 800e3d4:	9900      	ldr	r1, [sp, #0]
 800e3d6:	4605      	mov	r5, r0
 800e3d8:	4630      	mov	r0, r6
 800e3da:	f7fb fb37 	bl	8009a4c <_malloc_r>
 800e3de:	b948      	cbnz	r0, 800e3f4 <__smakebuf_r+0x44>
 800e3e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e3e4:	059a      	lsls	r2, r3, #22
 800e3e6:	d4ef      	bmi.n	800e3c8 <__smakebuf_r+0x18>
 800e3e8:	f023 0303 	bic.w	r3, r3, #3
 800e3ec:	f043 0302 	orr.w	r3, r3, #2
 800e3f0:	81a3      	strh	r3, [r4, #12]
 800e3f2:	e7e3      	b.n	800e3bc <__smakebuf_r+0xc>
 800e3f4:	4b0d      	ldr	r3, [pc, #52]	; (800e42c <__smakebuf_r+0x7c>)
 800e3f6:	63f3      	str	r3, [r6, #60]	; 0x3c
 800e3f8:	89a3      	ldrh	r3, [r4, #12]
 800e3fa:	6020      	str	r0, [r4, #0]
 800e3fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e400:	81a3      	strh	r3, [r4, #12]
 800e402:	9b00      	ldr	r3, [sp, #0]
 800e404:	6163      	str	r3, [r4, #20]
 800e406:	9b01      	ldr	r3, [sp, #4]
 800e408:	6120      	str	r0, [r4, #16]
 800e40a:	b15b      	cbz	r3, 800e424 <__smakebuf_r+0x74>
 800e40c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e410:	4630      	mov	r0, r6
 800e412:	f000 fdcd 	bl	800efb0 <_isatty_r>
 800e416:	b128      	cbz	r0, 800e424 <__smakebuf_r+0x74>
 800e418:	89a3      	ldrh	r3, [r4, #12]
 800e41a:	f023 0303 	bic.w	r3, r3, #3
 800e41e:	f043 0301 	orr.w	r3, r3, #1
 800e422:	81a3      	strh	r3, [r4, #12]
 800e424:	89a0      	ldrh	r0, [r4, #12]
 800e426:	4305      	orrs	r5, r0
 800e428:	81a5      	strh	r5, [r4, #12]
 800e42a:	e7cd      	b.n	800e3c8 <__smakebuf_r+0x18>
 800e42c:	0800964d 	.word	0x0800964d

0800e430 <_Balloc>:
 800e430:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800e432:	b570      	push	{r4, r5, r6, lr}
 800e434:	4605      	mov	r5, r0
 800e436:	460c      	mov	r4, r1
 800e438:	b17b      	cbz	r3, 800e45a <_Balloc+0x2a>
 800e43a:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 800e43c:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800e440:	b9a0      	cbnz	r0, 800e46c <_Balloc+0x3c>
 800e442:	2101      	movs	r1, #1
 800e444:	fa01 f604 	lsl.w	r6, r1, r4
 800e448:	1d72      	adds	r2, r6, #5
 800e44a:	0092      	lsls	r2, r2, #2
 800e44c:	4628      	mov	r0, r5
 800e44e:	f000 fd5d 	bl	800ef0c <_calloc_r>
 800e452:	b148      	cbz	r0, 800e468 <_Balloc+0x38>
 800e454:	e9c0 4601 	strd	r4, r6, [r0, #4]
 800e458:	e00b      	b.n	800e472 <_Balloc+0x42>
 800e45a:	2221      	movs	r2, #33	; 0x21
 800e45c:	2104      	movs	r1, #4
 800e45e:	f000 fd55 	bl	800ef0c <_calloc_r>
 800e462:	64e8      	str	r0, [r5, #76]	; 0x4c
 800e464:	2800      	cmp	r0, #0
 800e466:	d1e8      	bne.n	800e43a <_Balloc+0xa>
 800e468:	2000      	movs	r0, #0
 800e46a:	bd70      	pop	{r4, r5, r6, pc}
 800e46c:	6802      	ldr	r2, [r0, #0]
 800e46e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 800e472:	2300      	movs	r3, #0
 800e474:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e478:	e7f7      	b.n	800e46a <_Balloc+0x3a>

0800e47a <_Bfree>:
 800e47a:	b131      	cbz	r1, 800e48a <_Bfree+0x10>
 800e47c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800e47e:	684a      	ldr	r2, [r1, #4]
 800e480:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800e484:	6008      	str	r0, [r1, #0]
 800e486:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800e48a:	4770      	bx	lr

0800e48c <__multadd>:
 800e48c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e490:	690e      	ldr	r6, [r1, #16]
 800e492:	4607      	mov	r7, r0
 800e494:	4698      	mov	r8, r3
 800e496:	460c      	mov	r4, r1
 800e498:	f101 0014 	add.w	r0, r1, #20
 800e49c:	2300      	movs	r3, #0
 800e49e:	6805      	ldr	r5, [r0, #0]
 800e4a0:	b2a9      	uxth	r1, r5
 800e4a2:	fb02 8101 	mla	r1, r2, r1, r8
 800e4a6:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800e4aa:	0c2d      	lsrs	r5, r5, #16
 800e4ac:	fb02 c505 	mla	r5, r2, r5, ip
 800e4b0:	b289      	uxth	r1, r1
 800e4b2:	3301      	adds	r3, #1
 800e4b4:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800e4b8:	429e      	cmp	r6, r3
 800e4ba:	f840 1b04 	str.w	r1, [r0], #4
 800e4be:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800e4c2:	dcec      	bgt.n	800e49e <__multadd+0x12>
 800e4c4:	f1b8 0f00 	cmp.w	r8, #0
 800e4c8:	d022      	beq.n	800e510 <__multadd+0x84>
 800e4ca:	68a3      	ldr	r3, [r4, #8]
 800e4cc:	42b3      	cmp	r3, r6
 800e4ce:	dc19      	bgt.n	800e504 <__multadd+0x78>
 800e4d0:	6861      	ldr	r1, [r4, #4]
 800e4d2:	4638      	mov	r0, r7
 800e4d4:	3101      	adds	r1, #1
 800e4d6:	f7ff ffab 	bl	800e430 <_Balloc>
 800e4da:	4605      	mov	r5, r0
 800e4dc:	b928      	cbnz	r0, 800e4ea <__multadd+0x5e>
 800e4de:	4602      	mov	r2, r0
 800e4e0:	4b0d      	ldr	r3, [pc, #52]	; (800e518 <__multadd+0x8c>)
 800e4e2:	480e      	ldr	r0, [pc, #56]	; (800e51c <__multadd+0x90>)
 800e4e4:	21b5      	movs	r1, #181	; 0xb5
 800e4e6:	f000 fcf3 	bl	800eed0 <__assert_func>
 800e4ea:	6922      	ldr	r2, [r4, #16]
 800e4ec:	3202      	adds	r2, #2
 800e4ee:	f104 010c 	add.w	r1, r4, #12
 800e4f2:	0092      	lsls	r2, r2, #2
 800e4f4:	300c      	adds	r0, #12
 800e4f6:	f7fb fd17 	bl	8009f28 <memcpy>
 800e4fa:	4621      	mov	r1, r4
 800e4fc:	4638      	mov	r0, r7
 800e4fe:	f7ff ffbc 	bl	800e47a <_Bfree>
 800e502:	462c      	mov	r4, r5
 800e504:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800e508:	3601      	adds	r6, #1
 800e50a:	f8c3 8014 	str.w	r8, [r3, #20]
 800e50e:	6126      	str	r6, [r4, #16]
 800e510:	4620      	mov	r0, r4
 800e512:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e516:	bf00      	nop
 800e518:	080108a9 	.word	0x080108a9
 800e51c:	0801098c 	.word	0x0801098c

0800e520 <__s2b>:
 800e520:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e524:	460c      	mov	r4, r1
 800e526:	4615      	mov	r5, r2
 800e528:	461f      	mov	r7, r3
 800e52a:	2209      	movs	r2, #9
 800e52c:	3308      	adds	r3, #8
 800e52e:	4606      	mov	r6, r0
 800e530:	fb93 f3f2 	sdiv	r3, r3, r2
 800e534:	2100      	movs	r1, #0
 800e536:	2201      	movs	r2, #1
 800e538:	429a      	cmp	r2, r3
 800e53a:	db09      	blt.n	800e550 <__s2b+0x30>
 800e53c:	4630      	mov	r0, r6
 800e53e:	f7ff ff77 	bl	800e430 <_Balloc>
 800e542:	b940      	cbnz	r0, 800e556 <__s2b+0x36>
 800e544:	4602      	mov	r2, r0
 800e546:	4b19      	ldr	r3, [pc, #100]	; (800e5ac <__s2b+0x8c>)
 800e548:	4819      	ldr	r0, [pc, #100]	; (800e5b0 <__s2b+0x90>)
 800e54a:	21ce      	movs	r1, #206	; 0xce
 800e54c:	f000 fcc0 	bl	800eed0 <__assert_func>
 800e550:	0052      	lsls	r2, r2, #1
 800e552:	3101      	adds	r1, #1
 800e554:	e7f0      	b.n	800e538 <__s2b+0x18>
 800e556:	9b08      	ldr	r3, [sp, #32]
 800e558:	6143      	str	r3, [r0, #20]
 800e55a:	2d09      	cmp	r5, #9
 800e55c:	f04f 0301 	mov.w	r3, #1
 800e560:	6103      	str	r3, [r0, #16]
 800e562:	dd16      	ble.n	800e592 <__s2b+0x72>
 800e564:	f104 0909 	add.w	r9, r4, #9
 800e568:	46c8      	mov	r8, r9
 800e56a:	442c      	add	r4, r5
 800e56c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800e570:	4601      	mov	r1, r0
 800e572:	3b30      	subs	r3, #48	; 0x30
 800e574:	220a      	movs	r2, #10
 800e576:	4630      	mov	r0, r6
 800e578:	f7ff ff88 	bl	800e48c <__multadd>
 800e57c:	45a0      	cmp	r8, r4
 800e57e:	d1f5      	bne.n	800e56c <__s2b+0x4c>
 800e580:	f1a5 0408 	sub.w	r4, r5, #8
 800e584:	444c      	add	r4, r9
 800e586:	1b2d      	subs	r5, r5, r4
 800e588:	1963      	adds	r3, r4, r5
 800e58a:	42bb      	cmp	r3, r7
 800e58c:	db04      	blt.n	800e598 <__s2b+0x78>
 800e58e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e592:	340a      	adds	r4, #10
 800e594:	2509      	movs	r5, #9
 800e596:	e7f6      	b.n	800e586 <__s2b+0x66>
 800e598:	f814 3b01 	ldrb.w	r3, [r4], #1
 800e59c:	4601      	mov	r1, r0
 800e59e:	3b30      	subs	r3, #48	; 0x30
 800e5a0:	220a      	movs	r2, #10
 800e5a2:	4630      	mov	r0, r6
 800e5a4:	f7ff ff72 	bl	800e48c <__multadd>
 800e5a8:	e7ee      	b.n	800e588 <__s2b+0x68>
 800e5aa:	bf00      	nop
 800e5ac:	080108a9 	.word	0x080108a9
 800e5b0:	0801098c 	.word	0x0801098c

0800e5b4 <__hi0bits>:
 800e5b4:	0c03      	lsrs	r3, r0, #16
 800e5b6:	041b      	lsls	r3, r3, #16
 800e5b8:	b9d3      	cbnz	r3, 800e5f0 <__hi0bits+0x3c>
 800e5ba:	0400      	lsls	r0, r0, #16
 800e5bc:	2310      	movs	r3, #16
 800e5be:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800e5c2:	bf04      	itt	eq
 800e5c4:	0200      	lsleq	r0, r0, #8
 800e5c6:	3308      	addeq	r3, #8
 800e5c8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800e5cc:	bf04      	itt	eq
 800e5ce:	0100      	lsleq	r0, r0, #4
 800e5d0:	3304      	addeq	r3, #4
 800e5d2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800e5d6:	bf04      	itt	eq
 800e5d8:	0080      	lsleq	r0, r0, #2
 800e5da:	3302      	addeq	r3, #2
 800e5dc:	2800      	cmp	r0, #0
 800e5de:	db05      	blt.n	800e5ec <__hi0bits+0x38>
 800e5e0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800e5e4:	f103 0301 	add.w	r3, r3, #1
 800e5e8:	bf08      	it	eq
 800e5ea:	2320      	moveq	r3, #32
 800e5ec:	4618      	mov	r0, r3
 800e5ee:	4770      	bx	lr
 800e5f0:	2300      	movs	r3, #0
 800e5f2:	e7e4      	b.n	800e5be <__hi0bits+0xa>

0800e5f4 <__lo0bits>:
 800e5f4:	6803      	ldr	r3, [r0, #0]
 800e5f6:	f013 0207 	ands.w	r2, r3, #7
 800e5fa:	4601      	mov	r1, r0
 800e5fc:	d00b      	beq.n	800e616 <__lo0bits+0x22>
 800e5fe:	07da      	lsls	r2, r3, #31
 800e600:	d424      	bmi.n	800e64c <__lo0bits+0x58>
 800e602:	0798      	lsls	r0, r3, #30
 800e604:	bf49      	itett	mi
 800e606:	085b      	lsrmi	r3, r3, #1
 800e608:	089b      	lsrpl	r3, r3, #2
 800e60a:	2001      	movmi	r0, #1
 800e60c:	600b      	strmi	r3, [r1, #0]
 800e60e:	bf5c      	itt	pl
 800e610:	600b      	strpl	r3, [r1, #0]
 800e612:	2002      	movpl	r0, #2
 800e614:	4770      	bx	lr
 800e616:	b298      	uxth	r0, r3
 800e618:	b9b0      	cbnz	r0, 800e648 <__lo0bits+0x54>
 800e61a:	0c1b      	lsrs	r3, r3, #16
 800e61c:	2010      	movs	r0, #16
 800e61e:	f013 0fff 	tst.w	r3, #255	; 0xff
 800e622:	bf04      	itt	eq
 800e624:	0a1b      	lsreq	r3, r3, #8
 800e626:	3008      	addeq	r0, #8
 800e628:	071a      	lsls	r2, r3, #28
 800e62a:	bf04      	itt	eq
 800e62c:	091b      	lsreq	r3, r3, #4
 800e62e:	3004      	addeq	r0, #4
 800e630:	079a      	lsls	r2, r3, #30
 800e632:	bf04      	itt	eq
 800e634:	089b      	lsreq	r3, r3, #2
 800e636:	3002      	addeq	r0, #2
 800e638:	07da      	lsls	r2, r3, #31
 800e63a:	d403      	bmi.n	800e644 <__lo0bits+0x50>
 800e63c:	085b      	lsrs	r3, r3, #1
 800e63e:	f100 0001 	add.w	r0, r0, #1
 800e642:	d005      	beq.n	800e650 <__lo0bits+0x5c>
 800e644:	600b      	str	r3, [r1, #0]
 800e646:	4770      	bx	lr
 800e648:	4610      	mov	r0, r2
 800e64a:	e7e8      	b.n	800e61e <__lo0bits+0x2a>
 800e64c:	2000      	movs	r0, #0
 800e64e:	4770      	bx	lr
 800e650:	2020      	movs	r0, #32
 800e652:	4770      	bx	lr

0800e654 <__i2b>:
 800e654:	b510      	push	{r4, lr}
 800e656:	460c      	mov	r4, r1
 800e658:	2101      	movs	r1, #1
 800e65a:	f7ff fee9 	bl	800e430 <_Balloc>
 800e65e:	4602      	mov	r2, r0
 800e660:	b928      	cbnz	r0, 800e66e <__i2b+0x1a>
 800e662:	4b05      	ldr	r3, [pc, #20]	; (800e678 <__i2b+0x24>)
 800e664:	4805      	ldr	r0, [pc, #20]	; (800e67c <__i2b+0x28>)
 800e666:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800e66a:	f000 fc31 	bl	800eed0 <__assert_func>
 800e66e:	2301      	movs	r3, #1
 800e670:	6144      	str	r4, [r0, #20]
 800e672:	6103      	str	r3, [r0, #16]
 800e674:	bd10      	pop	{r4, pc}
 800e676:	bf00      	nop
 800e678:	080108a9 	.word	0x080108a9
 800e67c:	0801098c 	.word	0x0801098c

0800e680 <__multiply>:
 800e680:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e684:	4614      	mov	r4, r2
 800e686:	690a      	ldr	r2, [r1, #16]
 800e688:	6923      	ldr	r3, [r4, #16]
 800e68a:	429a      	cmp	r2, r3
 800e68c:	bfb8      	it	lt
 800e68e:	460b      	movlt	r3, r1
 800e690:	460d      	mov	r5, r1
 800e692:	bfbc      	itt	lt
 800e694:	4625      	movlt	r5, r4
 800e696:	461c      	movlt	r4, r3
 800e698:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800e69c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800e6a0:	68ab      	ldr	r3, [r5, #8]
 800e6a2:	6869      	ldr	r1, [r5, #4]
 800e6a4:	eb0a 0709 	add.w	r7, sl, r9
 800e6a8:	42bb      	cmp	r3, r7
 800e6aa:	b085      	sub	sp, #20
 800e6ac:	bfb8      	it	lt
 800e6ae:	3101      	addlt	r1, #1
 800e6b0:	f7ff febe 	bl	800e430 <_Balloc>
 800e6b4:	b930      	cbnz	r0, 800e6c4 <__multiply+0x44>
 800e6b6:	4602      	mov	r2, r0
 800e6b8:	4b42      	ldr	r3, [pc, #264]	; (800e7c4 <__multiply+0x144>)
 800e6ba:	4843      	ldr	r0, [pc, #268]	; (800e7c8 <__multiply+0x148>)
 800e6bc:	f240 115d 	movw	r1, #349	; 0x15d
 800e6c0:	f000 fc06 	bl	800eed0 <__assert_func>
 800e6c4:	f100 0614 	add.w	r6, r0, #20
 800e6c8:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800e6cc:	4633      	mov	r3, r6
 800e6ce:	2200      	movs	r2, #0
 800e6d0:	4543      	cmp	r3, r8
 800e6d2:	d31e      	bcc.n	800e712 <__multiply+0x92>
 800e6d4:	f105 0c14 	add.w	ip, r5, #20
 800e6d8:	f104 0314 	add.w	r3, r4, #20
 800e6dc:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800e6e0:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800e6e4:	9202      	str	r2, [sp, #8]
 800e6e6:	ebac 0205 	sub.w	r2, ip, r5
 800e6ea:	3a15      	subs	r2, #21
 800e6ec:	f022 0203 	bic.w	r2, r2, #3
 800e6f0:	3204      	adds	r2, #4
 800e6f2:	f105 0115 	add.w	r1, r5, #21
 800e6f6:	458c      	cmp	ip, r1
 800e6f8:	bf38      	it	cc
 800e6fa:	2204      	movcc	r2, #4
 800e6fc:	9201      	str	r2, [sp, #4]
 800e6fe:	9a02      	ldr	r2, [sp, #8]
 800e700:	9303      	str	r3, [sp, #12]
 800e702:	429a      	cmp	r2, r3
 800e704:	d808      	bhi.n	800e718 <__multiply+0x98>
 800e706:	2f00      	cmp	r7, #0
 800e708:	dc55      	bgt.n	800e7b6 <__multiply+0x136>
 800e70a:	6107      	str	r7, [r0, #16]
 800e70c:	b005      	add	sp, #20
 800e70e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e712:	f843 2b04 	str.w	r2, [r3], #4
 800e716:	e7db      	b.n	800e6d0 <__multiply+0x50>
 800e718:	f8b3 a000 	ldrh.w	sl, [r3]
 800e71c:	f1ba 0f00 	cmp.w	sl, #0
 800e720:	d020      	beq.n	800e764 <__multiply+0xe4>
 800e722:	f105 0e14 	add.w	lr, r5, #20
 800e726:	46b1      	mov	r9, r6
 800e728:	2200      	movs	r2, #0
 800e72a:	f85e 4b04 	ldr.w	r4, [lr], #4
 800e72e:	f8d9 b000 	ldr.w	fp, [r9]
 800e732:	b2a1      	uxth	r1, r4
 800e734:	fa1f fb8b 	uxth.w	fp, fp
 800e738:	fb0a b101 	mla	r1, sl, r1, fp
 800e73c:	4411      	add	r1, r2
 800e73e:	f8d9 2000 	ldr.w	r2, [r9]
 800e742:	0c24      	lsrs	r4, r4, #16
 800e744:	0c12      	lsrs	r2, r2, #16
 800e746:	fb0a 2404 	mla	r4, sl, r4, r2
 800e74a:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800e74e:	b289      	uxth	r1, r1
 800e750:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800e754:	45f4      	cmp	ip, lr
 800e756:	f849 1b04 	str.w	r1, [r9], #4
 800e75a:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800e75e:	d8e4      	bhi.n	800e72a <__multiply+0xaa>
 800e760:	9901      	ldr	r1, [sp, #4]
 800e762:	5072      	str	r2, [r6, r1]
 800e764:	9a03      	ldr	r2, [sp, #12]
 800e766:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800e76a:	3304      	adds	r3, #4
 800e76c:	f1b9 0f00 	cmp.w	r9, #0
 800e770:	d01f      	beq.n	800e7b2 <__multiply+0x132>
 800e772:	6834      	ldr	r4, [r6, #0]
 800e774:	f105 0114 	add.w	r1, r5, #20
 800e778:	46b6      	mov	lr, r6
 800e77a:	f04f 0a00 	mov.w	sl, #0
 800e77e:	880a      	ldrh	r2, [r1, #0]
 800e780:	f8be b002 	ldrh.w	fp, [lr, #2]
 800e784:	fb09 b202 	mla	r2, r9, r2, fp
 800e788:	4492      	add	sl, r2
 800e78a:	b2a4      	uxth	r4, r4
 800e78c:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800e790:	f84e 4b04 	str.w	r4, [lr], #4
 800e794:	f851 4b04 	ldr.w	r4, [r1], #4
 800e798:	f8be 2000 	ldrh.w	r2, [lr]
 800e79c:	0c24      	lsrs	r4, r4, #16
 800e79e:	fb09 2404 	mla	r4, r9, r4, r2
 800e7a2:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800e7a6:	458c      	cmp	ip, r1
 800e7a8:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800e7ac:	d8e7      	bhi.n	800e77e <__multiply+0xfe>
 800e7ae:	9a01      	ldr	r2, [sp, #4]
 800e7b0:	50b4      	str	r4, [r6, r2]
 800e7b2:	3604      	adds	r6, #4
 800e7b4:	e7a3      	b.n	800e6fe <__multiply+0x7e>
 800e7b6:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800e7ba:	2b00      	cmp	r3, #0
 800e7bc:	d1a5      	bne.n	800e70a <__multiply+0x8a>
 800e7be:	3f01      	subs	r7, #1
 800e7c0:	e7a1      	b.n	800e706 <__multiply+0x86>
 800e7c2:	bf00      	nop
 800e7c4:	080108a9 	.word	0x080108a9
 800e7c8:	0801098c 	.word	0x0801098c

0800e7cc <__pow5mult>:
 800e7cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e7d0:	4615      	mov	r5, r2
 800e7d2:	f012 0203 	ands.w	r2, r2, #3
 800e7d6:	4606      	mov	r6, r0
 800e7d8:	460f      	mov	r7, r1
 800e7da:	d007      	beq.n	800e7ec <__pow5mult+0x20>
 800e7dc:	4c1a      	ldr	r4, [pc, #104]	; (800e848 <__pow5mult+0x7c>)
 800e7de:	3a01      	subs	r2, #1
 800e7e0:	2300      	movs	r3, #0
 800e7e2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e7e6:	f7ff fe51 	bl	800e48c <__multadd>
 800e7ea:	4607      	mov	r7, r0
 800e7ec:	10ad      	asrs	r5, r5, #2
 800e7ee:	d027      	beq.n	800e840 <__pow5mult+0x74>
 800e7f0:	6cb4      	ldr	r4, [r6, #72]	; 0x48
 800e7f2:	b944      	cbnz	r4, 800e806 <__pow5mult+0x3a>
 800e7f4:	f240 2171 	movw	r1, #625	; 0x271
 800e7f8:	4630      	mov	r0, r6
 800e7fa:	f7ff ff2b 	bl	800e654 <__i2b>
 800e7fe:	2300      	movs	r3, #0
 800e800:	64b0      	str	r0, [r6, #72]	; 0x48
 800e802:	4604      	mov	r4, r0
 800e804:	6003      	str	r3, [r0, #0]
 800e806:	f04f 0900 	mov.w	r9, #0
 800e80a:	07eb      	lsls	r3, r5, #31
 800e80c:	d50a      	bpl.n	800e824 <__pow5mult+0x58>
 800e80e:	4639      	mov	r1, r7
 800e810:	4622      	mov	r2, r4
 800e812:	4630      	mov	r0, r6
 800e814:	f7ff ff34 	bl	800e680 <__multiply>
 800e818:	4639      	mov	r1, r7
 800e81a:	4680      	mov	r8, r0
 800e81c:	4630      	mov	r0, r6
 800e81e:	f7ff fe2c 	bl	800e47a <_Bfree>
 800e822:	4647      	mov	r7, r8
 800e824:	106d      	asrs	r5, r5, #1
 800e826:	d00b      	beq.n	800e840 <__pow5mult+0x74>
 800e828:	6820      	ldr	r0, [r4, #0]
 800e82a:	b938      	cbnz	r0, 800e83c <__pow5mult+0x70>
 800e82c:	4622      	mov	r2, r4
 800e82e:	4621      	mov	r1, r4
 800e830:	4630      	mov	r0, r6
 800e832:	f7ff ff25 	bl	800e680 <__multiply>
 800e836:	6020      	str	r0, [r4, #0]
 800e838:	f8c0 9000 	str.w	r9, [r0]
 800e83c:	4604      	mov	r4, r0
 800e83e:	e7e4      	b.n	800e80a <__pow5mult+0x3e>
 800e840:	4638      	mov	r0, r7
 800e842:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e846:	bf00      	nop
 800e848:	08010ae0 	.word	0x08010ae0

0800e84c <__lshift>:
 800e84c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e850:	460c      	mov	r4, r1
 800e852:	6849      	ldr	r1, [r1, #4]
 800e854:	6923      	ldr	r3, [r4, #16]
 800e856:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e85a:	68a3      	ldr	r3, [r4, #8]
 800e85c:	4607      	mov	r7, r0
 800e85e:	4691      	mov	r9, r2
 800e860:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e864:	f108 0601 	add.w	r6, r8, #1
 800e868:	42b3      	cmp	r3, r6
 800e86a:	db0b      	blt.n	800e884 <__lshift+0x38>
 800e86c:	4638      	mov	r0, r7
 800e86e:	f7ff fddf 	bl	800e430 <_Balloc>
 800e872:	4605      	mov	r5, r0
 800e874:	b948      	cbnz	r0, 800e88a <__lshift+0x3e>
 800e876:	4602      	mov	r2, r0
 800e878:	4b28      	ldr	r3, [pc, #160]	; (800e91c <__lshift+0xd0>)
 800e87a:	4829      	ldr	r0, [pc, #164]	; (800e920 <__lshift+0xd4>)
 800e87c:	f240 11d9 	movw	r1, #473	; 0x1d9
 800e880:	f000 fb26 	bl	800eed0 <__assert_func>
 800e884:	3101      	adds	r1, #1
 800e886:	005b      	lsls	r3, r3, #1
 800e888:	e7ee      	b.n	800e868 <__lshift+0x1c>
 800e88a:	2300      	movs	r3, #0
 800e88c:	f100 0114 	add.w	r1, r0, #20
 800e890:	f100 0210 	add.w	r2, r0, #16
 800e894:	4618      	mov	r0, r3
 800e896:	4553      	cmp	r3, sl
 800e898:	db33      	blt.n	800e902 <__lshift+0xb6>
 800e89a:	6920      	ldr	r0, [r4, #16]
 800e89c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e8a0:	f104 0314 	add.w	r3, r4, #20
 800e8a4:	f019 091f 	ands.w	r9, r9, #31
 800e8a8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e8ac:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e8b0:	d02b      	beq.n	800e90a <__lshift+0xbe>
 800e8b2:	f1c9 0e20 	rsb	lr, r9, #32
 800e8b6:	468a      	mov	sl, r1
 800e8b8:	2200      	movs	r2, #0
 800e8ba:	6818      	ldr	r0, [r3, #0]
 800e8bc:	fa00 f009 	lsl.w	r0, r0, r9
 800e8c0:	4302      	orrs	r2, r0
 800e8c2:	f84a 2b04 	str.w	r2, [sl], #4
 800e8c6:	f853 2b04 	ldr.w	r2, [r3], #4
 800e8ca:	459c      	cmp	ip, r3
 800e8cc:	fa22 f20e 	lsr.w	r2, r2, lr
 800e8d0:	d8f3      	bhi.n	800e8ba <__lshift+0x6e>
 800e8d2:	ebac 0304 	sub.w	r3, ip, r4
 800e8d6:	3b15      	subs	r3, #21
 800e8d8:	f023 0303 	bic.w	r3, r3, #3
 800e8dc:	3304      	adds	r3, #4
 800e8de:	f104 0015 	add.w	r0, r4, #21
 800e8e2:	4584      	cmp	ip, r0
 800e8e4:	bf38      	it	cc
 800e8e6:	2304      	movcc	r3, #4
 800e8e8:	50ca      	str	r2, [r1, r3]
 800e8ea:	b10a      	cbz	r2, 800e8f0 <__lshift+0xa4>
 800e8ec:	f108 0602 	add.w	r6, r8, #2
 800e8f0:	3e01      	subs	r6, #1
 800e8f2:	4638      	mov	r0, r7
 800e8f4:	612e      	str	r6, [r5, #16]
 800e8f6:	4621      	mov	r1, r4
 800e8f8:	f7ff fdbf 	bl	800e47a <_Bfree>
 800e8fc:	4628      	mov	r0, r5
 800e8fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e902:	f842 0f04 	str.w	r0, [r2, #4]!
 800e906:	3301      	adds	r3, #1
 800e908:	e7c5      	b.n	800e896 <__lshift+0x4a>
 800e90a:	3904      	subs	r1, #4
 800e90c:	f853 2b04 	ldr.w	r2, [r3], #4
 800e910:	f841 2f04 	str.w	r2, [r1, #4]!
 800e914:	459c      	cmp	ip, r3
 800e916:	d8f9      	bhi.n	800e90c <__lshift+0xc0>
 800e918:	e7ea      	b.n	800e8f0 <__lshift+0xa4>
 800e91a:	bf00      	nop
 800e91c:	080108a9 	.word	0x080108a9
 800e920:	0801098c 	.word	0x0801098c

0800e924 <__mcmp>:
 800e924:	b530      	push	{r4, r5, lr}
 800e926:	6902      	ldr	r2, [r0, #16]
 800e928:	690c      	ldr	r4, [r1, #16]
 800e92a:	1b12      	subs	r2, r2, r4
 800e92c:	d10e      	bne.n	800e94c <__mcmp+0x28>
 800e92e:	f100 0314 	add.w	r3, r0, #20
 800e932:	3114      	adds	r1, #20
 800e934:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800e938:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800e93c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800e940:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800e944:	42a5      	cmp	r5, r4
 800e946:	d003      	beq.n	800e950 <__mcmp+0x2c>
 800e948:	d305      	bcc.n	800e956 <__mcmp+0x32>
 800e94a:	2201      	movs	r2, #1
 800e94c:	4610      	mov	r0, r2
 800e94e:	bd30      	pop	{r4, r5, pc}
 800e950:	4283      	cmp	r3, r0
 800e952:	d3f3      	bcc.n	800e93c <__mcmp+0x18>
 800e954:	e7fa      	b.n	800e94c <__mcmp+0x28>
 800e956:	f04f 32ff 	mov.w	r2, #4294967295
 800e95a:	e7f7      	b.n	800e94c <__mcmp+0x28>

0800e95c <__mdiff>:
 800e95c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e960:	460c      	mov	r4, r1
 800e962:	4606      	mov	r6, r0
 800e964:	4611      	mov	r1, r2
 800e966:	4620      	mov	r0, r4
 800e968:	4617      	mov	r7, r2
 800e96a:	f7ff ffdb 	bl	800e924 <__mcmp>
 800e96e:	1e05      	subs	r5, r0, #0
 800e970:	d110      	bne.n	800e994 <__mdiff+0x38>
 800e972:	4629      	mov	r1, r5
 800e974:	4630      	mov	r0, r6
 800e976:	f7ff fd5b 	bl	800e430 <_Balloc>
 800e97a:	b930      	cbnz	r0, 800e98a <__mdiff+0x2e>
 800e97c:	4b39      	ldr	r3, [pc, #228]	; (800ea64 <__mdiff+0x108>)
 800e97e:	4602      	mov	r2, r0
 800e980:	f240 2132 	movw	r1, #562	; 0x232
 800e984:	4838      	ldr	r0, [pc, #224]	; (800ea68 <__mdiff+0x10c>)
 800e986:	f000 faa3 	bl	800eed0 <__assert_func>
 800e98a:	2301      	movs	r3, #1
 800e98c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e990:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e994:	bfa4      	itt	ge
 800e996:	463b      	movge	r3, r7
 800e998:	4627      	movge	r7, r4
 800e99a:	4630      	mov	r0, r6
 800e99c:	6879      	ldr	r1, [r7, #4]
 800e99e:	bfa6      	itte	ge
 800e9a0:	461c      	movge	r4, r3
 800e9a2:	2500      	movge	r5, #0
 800e9a4:	2501      	movlt	r5, #1
 800e9a6:	f7ff fd43 	bl	800e430 <_Balloc>
 800e9aa:	b920      	cbnz	r0, 800e9b6 <__mdiff+0x5a>
 800e9ac:	4b2d      	ldr	r3, [pc, #180]	; (800ea64 <__mdiff+0x108>)
 800e9ae:	4602      	mov	r2, r0
 800e9b0:	f44f 7110 	mov.w	r1, #576	; 0x240
 800e9b4:	e7e6      	b.n	800e984 <__mdiff+0x28>
 800e9b6:	693e      	ldr	r6, [r7, #16]
 800e9b8:	60c5      	str	r5, [r0, #12]
 800e9ba:	6925      	ldr	r5, [r4, #16]
 800e9bc:	f107 0114 	add.w	r1, r7, #20
 800e9c0:	f104 0914 	add.w	r9, r4, #20
 800e9c4:	f100 0e14 	add.w	lr, r0, #20
 800e9c8:	f107 0210 	add.w	r2, r7, #16
 800e9cc:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800e9d0:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800e9d4:	46f2      	mov	sl, lr
 800e9d6:	2700      	movs	r7, #0
 800e9d8:	f859 3b04 	ldr.w	r3, [r9], #4
 800e9dc:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800e9e0:	fa1f f883 	uxth.w	r8, r3
 800e9e4:	fa17 f78b 	uxtah	r7, r7, fp
 800e9e8:	0c1b      	lsrs	r3, r3, #16
 800e9ea:	eba7 0808 	sub.w	r8, r7, r8
 800e9ee:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800e9f2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800e9f6:	fa1f f888 	uxth.w	r8, r8
 800e9fa:	141f      	asrs	r7, r3, #16
 800e9fc:	454d      	cmp	r5, r9
 800e9fe:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800ea02:	f84a 3b04 	str.w	r3, [sl], #4
 800ea06:	d8e7      	bhi.n	800e9d8 <__mdiff+0x7c>
 800ea08:	1b2b      	subs	r3, r5, r4
 800ea0a:	3b15      	subs	r3, #21
 800ea0c:	f023 0303 	bic.w	r3, r3, #3
 800ea10:	3304      	adds	r3, #4
 800ea12:	3415      	adds	r4, #21
 800ea14:	42a5      	cmp	r5, r4
 800ea16:	bf38      	it	cc
 800ea18:	2304      	movcc	r3, #4
 800ea1a:	4419      	add	r1, r3
 800ea1c:	4473      	add	r3, lr
 800ea1e:	469e      	mov	lr, r3
 800ea20:	460d      	mov	r5, r1
 800ea22:	4565      	cmp	r5, ip
 800ea24:	d30e      	bcc.n	800ea44 <__mdiff+0xe8>
 800ea26:	f10c 0203 	add.w	r2, ip, #3
 800ea2a:	1a52      	subs	r2, r2, r1
 800ea2c:	f022 0203 	bic.w	r2, r2, #3
 800ea30:	3903      	subs	r1, #3
 800ea32:	458c      	cmp	ip, r1
 800ea34:	bf38      	it	cc
 800ea36:	2200      	movcc	r2, #0
 800ea38:	441a      	add	r2, r3
 800ea3a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800ea3e:	b17b      	cbz	r3, 800ea60 <__mdiff+0x104>
 800ea40:	6106      	str	r6, [r0, #16]
 800ea42:	e7a5      	b.n	800e990 <__mdiff+0x34>
 800ea44:	f855 8b04 	ldr.w	r8, [r5], #4
 800ea48:	fa17 f488 	uxtah	r4, r7, r8
 800ea4c:	1422      	asrs	r2, r4, #16
 800ea4e:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800ea52:	b2a4      	uxth	r4, r4
 800ea54:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800ea58:	f84e 4b04 	str.w	r4, [lr], #4
 800ea5c:	1417      	asrs	r7, r2, #16
 800ea5e:	e7e0      	b.n	800ea22 <__mdiff+0xc6>
 800ea60:	3e01      	subs	r6, #1
 800ea62:	e7ea      	b.n	800ea3a <__mdiff+0xde>
 800ea64:	080108a9 	.word	0x080108a9
 800ea68:	0801098c 	.word	0x0801098c

0800ea6c <__ulp>:
 800ea6c:	b082      	sub	sp, #8
 800ea6e:	ed8d 0b00 	vstr	d0, [sp]
 800ea72:	9b01      	ldr	r3, [sp, #4]
 800ea74:	4912      	ldr	r1, [pc, #72]	; (800eac0 <__ulp+0x54>)
 800ea76:	4019      	ands	r1, r3
 800ea78:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800ea7c:	2900      	cmp	r1, #0
 800ea7e:	dd05      	ble.n	800ea8c <__ulp+0x20>
 800ea80:	2200      	movs	r2, #0
 800ea82:	460b      	mov	r3, r1
 800ea84:	ec43 2b10 	vmov	d0, r2, r3
 800ea88:	b002      	add	sp, #8
 800ea8a:	4770      	bx	lr
 800ea8c:	4249      	negs	r1, r1
 800ea8e:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800ea92:	ea4f 5021 	mov.w	r0, r1, asr #20
 800ea96:	f04f 0200 	mov.w	r2, #0
 800ea9a:	f04f 0300 	mov.w	r3, #0
 800ea9e:	da04      	bge.n	800eaaa <__ulp+0x3e>
 800eaa0:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800eaa4:	fa41 f300 	asr.w	r3, r1, r0
 800eaa8:	e7ec      	b.n	800ea84 <__ulp+0x18>
 800eaaa:	f1a0 0114 	sub.w	r1, r0, #20
 800eaae:	291e      	cmp	r1, #30
 800eab0:	bfda      	itte	le
 800eab2:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800eab6:	fa20 f101 	lsrle.w	r1, r0, r1
 800eaba:	2101      	movgt	r1, #1
 800eabc:	460a      	mov	r2, r1
 800eabe:	e7e1      	b.n	800ea84 <__ulp+0x18>
 800eac0:	7ff00000 	.word	0x7ff00000

0800eac4 <__b2d>:
 800eac4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eac6:	6905      	ldr	r5, [r0, #16]
 800eac8:	f100 0714 	add.w	r7, r0, #20
 800eacc:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800ead0:	1f2e      	subs	r6, r5, #4
 800ead2:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800ead6:	4620      	mov	r0, r4
 800ead8:	f7ff fd6c 	bl	800e5b4 <__hi0bits>
 800eadc:	f1c0 0320 	rsb	r3, r0, #32
 800eae0:	280a      	cmp	r0, #10
 800eae2:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800eb60 <__b2d+0x9c>
 800eae6:	600b      	str	r3, [r1, #0]
 800eae8:	dc14      	bgt.n	800eb14 <__b2d+0x50>
 800eaea:	f1c0 0e0b 	rsb	lr, r0, #11
 800eaee:	fa24 f10e 	lsr.w	r1, r4, lr
 800eaf2:	42b7      	cmp	r7, r6
 800eaf4:	ea41 030c 	orr.w	r3, r1, ip
 800eaf8:	bf34      	ite	cc
 800eafa:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800eafe:	2100      	movcs	r1, #0
 800eb00:	3015      	adds	r0, #21
 800eb02:	fa04 f000 	lsl.w	r0, r4, r0
 800eb06:	fa21 f10e 	lsr.w	r1, r1, lr
 800eb0a:	ea40 0201 	orr.w	r2, r0, r1
 800eb0e:	ec43 2b10 	vmov	d0, r2, r3
 800eb12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800eb14:	42b7      	cmp	r7, r6
 800eb16:	bf3a      	itte	cc
 800eb18:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800eb1c:	f1a5 0608 	subcc.w	r6, r5, #8
 800eb20:	2100      	movcs	r1, #0
 800eb22:	380b      	subs	r0, #11
 800eb24:	d017      	beq.n	800eb56 <__b2d+0x92>
 800eb26:	f1c0 0c20 	rsb	ip, r0, #32
 800eb2a:	fa04 f500 	lsl.w	r5, r4, r0
 800eb2e:	42be      	cmp	r6, r7
 800eb30:	fa21 f40c 	lsr.w	r4, r1, ip
 800eb34:	ea45 0504 	orr.w	r5, r5, r4
 800eb38:	bf8c      	ite	hi
 800eb3a:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800eb3e:	2400      	movls	r4, #0
 800eb40:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800eb44:	fa01 f000 	lsl.w	r0, r1, r0
 800eb48:	fa24 f40c 	lsr.w	r4, r4, ip
 800eb4c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800eb50:	ea40 0204 	orr.w	r2, r0, r4
 800eb54:	e7db      	b.n	800eb0e <__b2d+0x4a>
 800eb56:	ea44 030c 	orr.w	r3, r4, ip
 800eb5a:	460a      	mov	r2, r1
 800eb5c:	e7d7      	b.n	800eb0e <__b2d+0x4a>
 800eb5e:	bf00      	nop
 800eb60:	3ff00000 	.word	0x3ff00000

0800eb64 <__d2b>:
 800eb64:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800eb68:	4689      	mov	r9, r1
 800eb6a:	2101      	movs	r1, #1
 800eb6c:	ec57 6b10 	vmov	r6, r7, d0
 800eb70:	4690      	mov	r8, r2
 800eb72:	f7ff fc5d 	bl	800e430 <_Balloc>
 800eb76:	4604      	mov	r4, r0
 800eb78:	b930      	cbnz	r0, 800eb88 <__d2b+0x24>
 800eb7a:	4602      	mov	r2, r0
 800eb7c:	4b25      	ldr	r3, [pc, #148]	; (800ec14 <__d2b+0xb0>)
 800eb7e:	4826      	ldr	r0, [pc, #152]	; (800ec18 <__d2b+0xb4>)
 800eb80:	f240 310a 	movw	r1, #778	; 0x30a
 800eb84:	f000 f9a4 	bl	800eed0 <__assert_func>
 800eb88:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800eb8c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800eb90:	bb35      	cbnz	r5, 800ebe0 <__d2b+0x7c>
 800eb92:	2e00      	cmp	r6, #0
 800eb94:	9301      	str	r3, [sp, #4]
 800eb96:	d028      	beq.n	800ebea <__d2b+0x86>
 800eb98:	4668      	mov	r0, sp
 800eb9a:	9600      	str	r6, [sp, #0]
 800eb9c:	f7ff fd2a 	bl	800e5f4 <__lo0bits>
 800eba0:	9900      	ldr	r1, [sp, #0]
 800eba2:	b300      	cbz	r0, 800ebe6 <__d2b+0x82>
 800eba4:	9a01      	ldr	r2, [sp, #4]
 800eba6:	f1c0 0320 	rsb	r3, r0, #32
 800ebaa:	fa02 f303 	lsl.w	r3, r2, r3
 800ebae:	430b      	orrs	r3, r1
 800ebb0:	40c2      	lsrs	r2, r0
 800ebb2:	6163      	str	r3, [r4, #20]
 800ebb4:	9201      	str	r2, [sp, #4]
 800ebb6:	9b01      	ldr	r3, [sp, #4]
 800ebb8:	61a3      	str	r3, [r4, #24]
 800ebba:	2b00      	cmp	r3, #0
 800ebbc:	bf14      	ite	ne
 800ebbe:	2202      	movne	r2, #2
 800ebc0:	2201      	moveq	r2, #1
 800ebc2:	6122      	str	r2, [r4, #16]
 800ebc4:	b1d5      	cbz	r5, 800ebfc <__d2b+0x98>
 800ebc6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800ebca:	4405      	add	r5, r0
 800ebcc:	f8c9 5000 	str.w	r5, [r9]
 800ebd0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800ebd4:	f8c8 0000 	str.w	r0, [r8]
 800ebd8:	4620      	mov	r0, r4
 800ebda:	b003      	add	sp, #12
 800ebdc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ebe0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ebe4:	e7d5      	b.n	800eb92 <__d2b+0x2e>
 800ebe6:	6161      	str	r1, [r4, #20]
 800ebe8:	e7e5      	b.n	800ebb6 <__d2b+0x52>
 800ebea:	a801      	add	r0, sp, #4
 800ebec:	f7ff fd02 	bl	800e5f4 <__lo0bits>
 800ebf0:	9b01      	ldr	r3, [sp, #4]
 800ebf2:	6163      	str	r3, [r4, #20]
 800ebf4:	2201      	movs	r2, #1
 800ebf6:	6122      	str	r2, [r4, #16]
 800ebf8:	3020      	adds	r0, #32
 800ebfa:	e7e3      	b.n	800ebc4 <__d2b+0x60>
 800ebfc:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ec00:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800ec04:	f8c9 0000 	str.w	r0, [r9]
 800ec08:	6918      	ldr	r0, [r3, #16]
 800ec0a:	f7ff fcd3 	bl	800e5b4 <__hi0bits>
 800ec0e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ec12:	e7df      	b.n	800ebd4 <__d2b+0x70>
 800ec14:	080108a9 	.word	0x080108a9
 800ec18:	0801098c 	.word	0x0801098c

0800ec1c <__ratio>:
 800ec1c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec20:	4688      	mov	r8, r1
 800ec22:	4669      	mov	r1, sp
 800ec24:	4681      	mov	r9, r0
 800ec26:	f7ff ff4d 	bl	800eac4 <__b2d>
 800ec2a:	a901      	add	r1, sp, #4
 800ec2c:	4640      	mov	r0, r8
 800ec2e:	ec55 4b10 	vmov	r4, r5, d0
 800ec32:	f7ff ff47 	bl	800eac4 <__b2d>
 800ec36:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ec3a:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800ec3e:	eba3 0c02 	sub.w	ip, r3, r2
 800ec42:	e9dd 3200 	ldrd	r3, r2, [sp]
 800ec46:	1a9b      	subs	r3, r3, r2
 800ec48:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800ec4c:	ec51 0b10 	vmov	r0, r1, d0
 800ec50:	2b00      	cmp	r3, #0
 800ec52:	bfd6      	itet	le
 800ec54:	460a      	movle	r2, r1
 800ec56:	462a      	movgt	r2, r5
 800ec58:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800ec5c:	468b      	mov	fp, r1
 800ec5e:	462f      	mov	r7, r5
 800ec60:	bfd4      	ite	le
 800ec62:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800ec66:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800ec6a:	4620      	mov	r0, r4
 800ec6c:	ee10 2a10 	vmov	r2, s0
 800ec70:	465b      	mov	r3, fp
 800ec72:	4639      	mov	r1, r7
 800ec74:	f7f1 fdea 	bl	800084c <__aeabi_ddiv>
 800ec78:	ec41 0b10 	vmov	d0, r0, r1
 800ec7c:	b003      	add	sp, #12
 800ec7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ec82 <__copybits>:
 800ec82:	3901      	subs	r1, #1
 800ec84:	b570      	push	{r4, r5, r6, lr}
 800ec86:	1149      	asrs	r1, r1, #5
 800ec88:	6914      	ldr	r4, [r2, #16]
 800ec8a:	3101      	adds	r1, #1
 800ec8c:	f102 0314 	add.w	r3, r2, #20
 800ec90:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800ec94:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800ec98:	1f05      	subs	r5, r0, #4
 800ec9a:	42a3      	cmp	r3, r4
 800ec9c:	d30c      	bcc.n	800ecb8 <__copybits+0x36>
 800ec9e:	1aa3      	subs	r3, r4, r2
 800eca0:	3b11      	subs	r3, #17
 800eca2:	f023 0303 	bic.w	r3, r3, #3
 800eca6:	3211      	adds	r2, #17
 800eca8:	42a2      	cmp	r2, r4
 800ecaa:	bf88      	it	hi
 800ecac:	2300      	movhi	r3, #0
 800ecae:	4418      	add	r0, r3
 800ecb0:	2300      	movs	r3, #0
 800ecb2:	4288      	cmp	r0, r1
 800ecb4:	d305      	bcc.n	800ecc2 <__copybits+0x40>
 800ecb6:	bd70      	pop	{r4, r5, r6, pc}
 800ecb8:	f853 6b04 	ldr.w	r6, [r3], #4
 800ecbc:	f845 6f04 	str.w	r6, [r5, #4]!
 800ecc0:	e7eb      	b.n	800ec9a <__copybits+0x18>
 800ecc2:	f840 3b04 	str.w	r3, [r0], #4
 800ecc6:	e7f4      	b.n	800ecb2 <__copybits+0x30>

0800ecc8 <__any_on>:
 800ecc8:	f100 0214 	add.w	r2, r0, #20
 800eccc:	6900      	ldr	r0, [r0, #16]
 800ecce:	114b      	asrs	r3, r1, #5
 800ecd0:	4298      	cmp	r0, r3
 800ecd2:	b510      	push	{r4, lr}
 800ecd4:	db11      	blt.n	800ecfa <__any_on+0x32>
 800ecd6:	dd0a      	ble.n	800ecee <__any_on+0x26>
 800ecd8:	f011 011f 	ands.w	r1, r1, #31
 800ecdc:	d007      	beq.n	800ecee <__any_on+0x26>
 800ecde:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800ece2:	fa24 f001 	lsr.w	r0, r4, r1
 800ece6:	fa00 f101 	lsl.w	r1, r0, r1
 800ecea:	428c      	cmp	r4, r1
 800ecec:	d10b      	bne.n	800ed06 <__any_on+0x3e>
 800ecee:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ecf2:	4293      	cmp	r3, r2
 800ecf4:	d803      	bhi.n	800ecfe <__any_on+0x36>
 800ecf6:	2000      	movs	r0, #0
 800ecf8:	bd10      	pop	{r4, pc}
 800ecfa:	4603      	mov	r3, r0
 800ecfc:	e7f7      	b.n	800ecee <__any_on+0x26>
 800ecfe:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ed02:	2900      	cmp	r1, #0
 800ed04:	d0f5      	beq.n	800ecf2 <__any_on+0x2a>
 800ed06:	2001      	movs	r0, #1
 800ed08:	e7f6      	b.n	800ecf8 <__any_on+0x30>
	...

0800ed0c <frexp>:
 800ed0c:	b570      	push	{r4, r5, r6, lr}
 800ed0e:	2100      	movs	r1, #0
 800ed10:	ec55 4b10 	vmov	r4, r5, d0
 800ed14:	6001      	str	r1, [r0, #0]
 800ed16:	4916      	ldr	r1, [pc, #88]	; (800ed70 <frexp+0x64>)
 800ed18:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
 800ed1c:	428a      	cmp	r2, r1
 800ed1e:	4606      	mov	r6, r0
 800ed20:	462b      	mov	r3, r5
 800ed22:	dc22      	bgt.n	800ed6a <frexp+0x5e>
 800ed24:	ee10 1a10 	vmov	r1, s0
 800ed28:	4311      	orrs	r1, r2
 800ed2a:	d01e      	beq.n	800ed6a <frexp+0x5e>
 800ed2c:	4911      	ldr	r1, [pc, #68]	; (800ed74 <frexp+0x68>)
 800ed2e:	4029      	ands	r1, r5
 800ed30:	b969      	cbnz	r1, 800ed4e <frexp+0x42>
 800ed32:	4b11      	ldr	r3, [pc, #68]	; (800ed78 <frexp+0x6c>)
 800ed34:	2200      	movs	r2, #0
 800ed36:	ee10 0a10 	vmov	r0, s0
 800ed3a:	4629      	mov	r1, r5
 800ed3c:	f7f1 fc5c 	bl	80005f8 <__aeabi_dmul>
 800ed40:	460b      	mov	r3, r1
 800ed42:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800ed46:	f06f 0135 	mvn.w	r1, #53	; 0x35
 800ed4a:	4604      	mov	r4, r0
 800ed4c:	6031      	str	r1, [r6, #0]
 800ed4e:	6831      	ldr	r1, [r6, #0]
 800ed50:	1512      	asrs	r2, r2, #20
 800ed52:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800ed56:	f2a2 32fe 	subw	r2, r2, #1022	; 0x3fe
 800ed5a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800ed5e:	440a      	add	r2, r1
 800ed60:	f043 557f 	orr.w	r5, r3, #1069547520	; 0x3fc00000
 800ed64:	6032      	str	r2, [r6, #0]
 800ed66:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 800ed6a:	ec45 4b10 	vmov	d0, r4, r5
 800ed6e:	bd70      	pop	{r4, r5, r6, pc}
 800ed70:	7fefffff 	.word	0x7fefffff
 800ed74:	7ff00000 	.word	0x7ff00000
 800ed78:	43500000 	.word	0x43500000
 800ed7c:	00000000 	.word	0x00000000

0800ed80 <nan>:
 800ed80:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800ed88 <nan+0x8>
 800ed84:	4770      	bx	lr
 800ed86:	bf00      	nop
 800ed88:	00000000 	.word	0x00000000
 800ed8c:	7ff80000 	.word	0x7ff80000

0800ed90 <strncmp>:
 800ed90:	b510      	push	{r4, lr}
 800ed92:	b16a      	cbz	r2, 800edb0 <strncmp+0x20>
 800ed94:	3901      	subs	r1, #1
 800ed96:	1884      	adds	r4, r0, r2
 800ed98:	f810 3b01 	ldrb.w	r3, [r0], #1
 800ed9c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800eda0:	4293      	cmp	r3, r2
 800eda2:	d103      	bne.n	800edac <strncmp+0x1c>
 800eda4:	42a0      	cmp	r0, r4
 800eda6:	d001      	beq.n	800edac <strncmp+0x1c>
 800eda8:	2b00      	cmp	r3, #0
 800edaa:	d1f5      	bne.n	800ed98 <strncmp+0x8>
 800edac:	1a98      	subs	r0, r3, r2
 800edae:	bd10      	pop	{r4, pc}
 800edb0:	4610      	mov	r0, r2
 800edb2:	e7fc      	b.n	800edae <strncmp+0x1e>

0800edb4 <strncpy>:
 800edb4:	b510      	push	{r4, lr}
 800edb6:	3901      	subs	r1, #1
 800edb8:	4603      	mov	r3, r0
 800edba:	b132      	cbz	r2, 800edca <strncpy+0x16>
 800edbc:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800edc0:	f803 4b01 	strb.w	r4, [r3], #1
 800edc4:	3a01      	subs	r2, #1
 800edc6:	2c00      	cmp	r4, #0
 800edc8:	d1f7      	bne.n	800edba <strncpy+0x6>
 800edca:	441a      	add	r2, r3
 800edcc:	2100      	movs	r1, #0
 800edce:	4293      	cmp	r3, r2
 800edd0:	d100      	bne.n	800edd4 <strncpy+0x20>
 800edd2:	bd10      	pop	{r4, pc}
 800edd4:	f803 1b01 	strb.w	r1, [r3], #1
 800edd8:	e7f9      	b.n	800edce <strncpy+0x1a>

0800edda <__ssprint_r>:
 800edda:	6893      	ldr	r3, [r2, #8]
 800eddc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ede0:	4680      	mov	r8, r0
 800ede2:	460c      	mov	r4, r1
 800ede4:	4617      	mov	r7, r2
 800ede6:	2b00      	cmp	r3, #0
 800ede8:	d061      	beq.n	800eeae <__ssprint_r+0xd4>
 800edea:	2300      	movs	r3, #0
 800edec:	f8d2 a000 	ldr.w	sl, [r2]
 800edf0:	9301      	str	r3, [sp, #4]
 800edf2:	469b      	mov	fp, r3
 800edf4:	f1bb 0f00 	cmp.w	fp, #0
 800edf8:	d02b      	beq.n	800ee52 <__ssprint_r+0x78>
 800edfa:	68a6      	ldr	r6, [r4, #8]
 800edfc:	45b3      	cmp	fp, r6
 800edfe:	d342      	bcc.n	800ee86 <__ssprint_r+0xac>
 800ee00:	89a2      	ldrh	r2, [r4, #12]
 800ee02:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ee06:	d03e      	beq.n	800ee86 <__ssprint_r+0xac>
 800ee08:	6825      	ldr	r5, [r4, #0]
 800ee0a:	6921      	ldr	r1, [r4, #16]
 800ee0c:	eba5 0901 	sub.w	r9, r5, r1
 800ee10:	6965      	ldr	r5, [r4, #20]
 800ee12:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ee16:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ee1a:	f109 0001 	add.w	r0, r9, #1
 800ee1e:	106d      	asrs	r5, r5, #1
 800ee20:	4458      	add	r0, fp
 800ee22:	4285      	cmp	r5, r0
 800ee24:	bf38      	it	cc
 800ee26:	4605      	movcc	r5, r0
 800ee28:	0553      	lsls	r3, r2, #21
 800ee2a:	d545      	bpl.n	800eeb8 <__ssprint_r+0xde>
 800ee2c:	4629      	mov	r1, r5
 800ee2e:	4640      	mov	r0, r8
 800ee30:	f7fa fe0c 	bl	8009a4c <_malloc_r>
 800ee34:	4606      	mov	r6, r0
 800ee36:	b9a0      	cbnz	r0, 800ee62 <__ssprint_r+0x88>
 800ee38:	230c      	movs	r3, #12
 800ee3a:	f8c8 3000 	str.w	r3, [r8]
 800ee3e:	89a3      	ldrh	r3, [r4, #12]
 800ee40:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ee44:	81a3      	strh	r3, [r4, #12]
 800ee46:	2300      	movs	r3, #0
 800ee48:	e9c7 3301 	strd	r3, r3, [r7, #4]
 800ee4c:	f04f 30ff 	mov.w	r0, #4294967295
 800ee50:	e02f      	b.n	800eeb2 <__ssprint_r+0xd8>
 800ee52:	f8da 3000 	ldr.w	r3, [sl]
 800ee56:	f8da b004 	ldr.w	fp, [sl, #4]
 800ee5a:	9301      	str	r3, [sp, #4]
 800ee5c:	f10a 0a08 	add.w	sl, sl, #8
 800ee60:	e7c8      	b.n	800edf4 <__ssprint_r+0x1a>
 800ee62:	464a      	mov	r2, r9
 800ee64:	6921      	ldr	r1, [r4, #16]
 800ee66:	f7fb f85f 	bl	8009f28 <memcpy>
 800ee6a:	89a2      	ldrh	r2, [r4, #12]
 800ee6c:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800ee70:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800ee74:	81a2      	strh	r2, [r4, #12]
 800ee76:	6126      	str	r6, [r4, #16]
 800ee78:	6165      	str	r5, [r4, #20]
 800ee7a:	444e      	add	r6, r9
 800ee7c:	eba5 0509 	sub.w	r5, r5, r9
 800ee80:	6026      	str	r6, [r4, #0]
 800ee82:	60a5      	str	r5, [r4, #8]
 800ee84:	465e      	mov	r6, fp
 800ee86:	455e      	cmp	r6, fp
 800ee88:	bf28      	it	cs
 800ee8a:	465e      	movcs	r6, fp
 800ee8c:	4632      	mov	r2, r6
 800ee8e:	9901      	ldr	r1, [sp, #4]
 800ee90:	6820      	ldr	r0, [r4, #0]
 800ee92:	f7fb f857 	bl	8009f44 <memmove>
 800ee96:	68a2      	ldr	r2, [r4, #8]
 800ee98:	1b92      	subs	r2, r2, r6
 800ee9a:	60a2      	str	r2, [r4, #8]
 800ee9c:	6822      	ldr	r2, [r4, #0]
 800ee9e:	4432      	add	r2, r6
 800eea0:	6022      	str	r2, [r4, #0]
 800eea2:	68ba      	ldr	r2, [r7, #8]
 800eea4:	eba2 030b 	sub.w	r3, r2, fp
 800eea8:	60bb      	str	r3, [r7, #8]
 800eeaa:	2b00      	cmp	r3, #0
 800eeac:	d1d1      	bne.n	800ee52 <__ssprint_r+0x78>
 800eeae:	2000      	movs	r0, #0
 800eeb0:	6078      	str	r0, [r7, #4]
 800eeb2:	b003      	add	sp, #12
 800eeb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eeb8:	462a      	mov	r2, r5
 800eeba:	4640      	mov	r0, r8
 800eebc:	f7fb f882 	bl	8009fc4 <_realloc_r>
 800eec0:	4606      	mov	r6, r0
 800eec2:	2800      	cmp	r0, #0
 800eec4:	d1d7      	bne.n	800ee76 <__ssprint_r+0x9c>
 800eec6:	6921      	ldr	r1, [r4, #16]
 800eec8:	4640      	mov	r0, r8
 800eeca:	f7fe fe15 	bl	800daf8 <_free_r>
 800eece:	e7b3      	b.n	800ee38 <__ssprint_r+0x5e>

0800eed0 <__assert_func>:
 800eed0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800eed2:	4614      	mov	r4, r2
 800eed4:	461a      	mov	r2, r3
 800eed6:	4b09      	ldr	r3, [pc, #36]	; (800eefc <__assert_func+0x2c>)
 800eed8:	681b      	ldr	r3, [r3, #0]
 800eeda:	4605      	mov	r5, r0
 800eedc:	68d8      	ldr	r0, [r3, #12]
 800eede:	b14c      	cbz	r4, 800eef4 <__assert_func+0x24>
 800eee0:	4b07      	ldr	r3, [pc, #28]	; (800ef00 <__assert_func+0x30>)
 800eee2:	9100      	str	r1, [sp, #0]
 800eee4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800eee8:	4906      	ldr	r1, [pc, #24]	; (800ef04 <__assert_func+0x34>)
 800eeea:	462b      	mov	r3, r5
 800eeec:	f000 f83c 	bl	800ef68 <fiprintf>
 800eef0:	f000 fd68 	bl	800f9c4 <abort>
 800eef4:	4b04      	ldr	r3, [pc, #16]	; (800ef08 <__assert_func+0x38>)
 800eef6:	461c      	mov	r4, r3
 800eef8:	e7f3      	b.n	800eee2 <__assert_func+0x12>
 800eefa:	bf00      	nop
 800eefc:	200001f8 	.word	0x200001f8
 800ef00:	08010aec 	.word	0x08010aec
 800ef04:	08010af9 	.word	0x08010af9
 800ef08:	08010b27 	.word	0x08010b27

0800ef0c <_calloc_r>:
 800ef0c:	b510      	push	{r4, lr}
 800ef0e:	4351      	muls	r1, r2
 800ef10:	f7fa fd9c 	bl	8009a4c <_malloc_r>
 800ef14:	4604      	mov	r4, r0
 800ef16:	b198      	cbz	r0, 800ef40 <_calloc_r+0x34>
 800ef18:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800ef1c:	f022 0203 	bic.w	r2, r2, #3
 800ef20:	3a04      	subs	r2, #4
 800ef22:	2a24      	cmp	r2, #36	; 0x24
 800ef24:	d81b      	bhi.n	800ef5e <_calloc_r+0x52>
 800ef26:	2a13      	cmp	r2, #19
 800ef28:	d917      	bls.n	800ef5a <_calloc_r+0x4e>
 800ef2a:	2100      	movs	r1, #0
 800ef2c:	2a1b      	cmp	r2, #27
 800ef2e:	e9c0 1100 	strd	r1, r1, [r0]
 800ef32:	d807      	bhi.n	800ef44 <_calloc_r+0x38>
 800ef34:	f100 0308 	add.w	r3, r0, #8
 800ef38:	2200      	movs	r2, #0
 800ef3a:	e9c3 2200 	strd	r2, r2, [r3]
 800ef3e:	609a      	str	r2, [r3, #8]
 800ef40:	4620      	mov	r0, r4
 800ef42:	bd10      	pop	{r4, pc}
 800ef44:	2a24      	cmp	r2, #36	; 0x24
 800ef46:	e9c0 1102 	strd	r1, r1, [r0, #8]
 800ef4a:	bf11      	iteee	ne
 800ef4c:	f100 0310 	addne.w	r3, r0, #16
 800ef50:	6101      	streq	r1, [r0, #16]
 800ef52:	f100 0318 	addeq.w	r3, r0, #24
 800ef56:	6141      	streq	r1, [r0, #20]
 800ef58:	e7ee      	b.n	800ef38 <_calloc_r+0x2c>
 800ef5a:	4603      	mov	r3, r0
 800ef5c:	e7ec      	b.n	800ef38 <_calloc_r+0x2c>
 800ef5e:	2100      	movs	r1, #0
 800ef60:	f7f9 f8c8 	bl	80080f4 <memset>
 800ef64:	e7ec      	b.n	800ef40 <_calloc_r+0x34>
	...

0800ef68 <fiprintf>:
 800ef68:	b40e      	push	{r1, r2, r3}
 800ef6a:	b503      	push	{r0, r1, lr}
 800ef6c:	4601      	mov	r1, r0
 800ef6e:	ab03      	add	r3, sp, #12
 800ef70:	4805      	ldr	r0, [pc, #20]	; (800ef88 <fiprintf+0x20>)
 800ef72:	f853 2b04 	ldr.w	r2, [r3], #4
 800ef76:	6800      	ldr	r0, [r0, #0]
 800ef78:	9301      	str	r3, [sp, #4]
 800ef7a:	f000 f85b 	bl	800f034 <_vfiprintf_r>
 800ef7e:	b002      	add	sp, #8
 800ef80:	f85d eb04 	ldr.w	lr, [sp], #4
 800ef84:	b003      	add	sp, #12
 800ef86:	4770      	bx	lr
 800ef88:	200001f8 	.word	0x200001f8

0800ef8c <_fstat_r>:
 800ef8c:	b538      	push	{r3, r4, r5, lr}
 800ef8e:	4d07      	ldr	r5, [pc, #28]	; (800efac <_fstat_r+0x20>)
 800ef90:	2300      	movs	r3, #0
 800ef92:	4604      	mov	r4, r0
 800ef94:	4608      	mov	r0, r1
 800ef96:	4611      	mov	r1, r2
 800ef98:	602b      	str	r3, [r5, #0]
 800ef9a:	f7f4 fe62 	bl	8003c62 <_fstat>
 800ef9e:	1c43      	adds	r3, r0, #1
 800efa0:	d102      	bne.n	800efa8 <_fstat_r+0x1c>
 800efa2:	682b      	ldr	r3, [r5, #0]
 800efa4:	b103      	cbz	r3, 800efa8 <_fstat_r+0x1c>
 800efa6:	6023      	str	r3, [r4, #0]
 800efa8:	bd38      	pop	{r3, r4, r5, pc}
 800efaa:	bf00      	nop
 800efac:	20001770 	.word	0x20001770

0800efb0 <_isatty_r>:
 800efb0:	b538      	push	{r3, r4, r5, lr}
 800efb2:	4d06      	ldr	r5, [pc, #24]	; (800efcc <_isatty_r+0x1c>)
 800efb4:	2300      	movs	r3, #0
 800efb6:	4604      	mov	r4, r0
 800efb8:	4608      	mov	r0, r1
 800efba:	602b      	str	r3, [r5, #0]
 800efbc:	f7f4 fe61 	bl	8003c82 <_isatty>
 800efc0:	1c43      	adds	r3, r0, #1
 800efc2:	d102      	bne.n	800efca <_isatty_r+0x1a>
 800efc4:	682b      	ldr	r3, [r5, #0]
 800efc6:	b103      	cbz	r3, 800efca <_isatty_r+0x1a>
 800efc8:	6023      	str	r3, [r4, #0]
 800efca:	bd38      	pop	{r3, r4, r5, pc}
 800efcc:	20001770 	.word	0x20001770

0800efd0 <__sprint_r>:
 800efd0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800efd4:	6893      	ldr	r3, [r2, #8]
 800efd6:	4680      	mov	r8, r0
 800efd8:	460f      	mov	r7, r1
 800efda:	4614      	mov	r4, r2
 800efdc:	b91b      	cbnz	r3, 800efe6 <__sprint_r+0x16>
 800efde:	6053      	str	r3, [r2, #4]
 800efe0:	4618      	mov	r0, r3
 800efe2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800efe6:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800efe8:	049d      	lsls	r5, r3, #18
 800efea:	d520      	bpl.n	800f02e <__sprint_r+0x5e>
 800efec:	6815      	ldr	r5, [r2, #0]
 800efee:	3508      	adds	r5, #8
 800eff0:	e955 b602 	ldrd	fp, r6, [r5, #-8]
 800eff4:	f04f 0900 	mov.w	r9, #0
 800eff8:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 800effc:	45ca      	cmp	sl, r9
 800effe:	dc0b      	bgt.n	800f018 <__sprint_r+0x48>
 800f000:	68a3      	ldr	r3, [r4, #8]
 800f002:	f026 0003 	bic.w	r0, r6, #3
 800f006:	1a18      	subs	r0, r3, r0
 800f008:	60a0      	str	r0, [r4, #8]
 800f00a:	3508      	adds	r5, #8
 800f00c:	2800      	cmp	r0, #0
 800f00e:	d1ef      	bne.n	800eff0 <__sprint_r+0x20>
 800f010:	2300      	movs	r3, #0
 800f012:	e9c4 3301 	strd	r3, r3, [r4, #4]
 800f016:	e7e4      	b.n	800efe2 <__sprint_r+0x12>
 800f018:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 800f01c:	463a      	mov	r2, r7
 800f01e:	4640      	mov	r0, r8
 800f020:	f000 fd18 	bl	800fa54 <_fputwc_r>
 800f024:	1c43      	adds	r3, r0, #1
 800f026:	d0f3      	beq.n	800f010 <__sprint_r+0x40>
 800f028:	f109 0901 	add.w	r9, r9, #1
 800f02c:	e7e6      	b.n	800effc <__sprint_r+0x2c>
 800f02e:	f7fa fb67 	bl	8009700 <__sfvwrite_r>
 800f032:	e7ed      	b.n	800f010 <__sprint_r+0x40>

0800f034 <_vfiprintf_r>:
 800f034:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f038:	ed2d 8b02 	vpush	{d8}
 800f03c:	b0b9      	sub	sp, #228	; 0xe4
 800f03e:	460f      	mov	r7, r1
 800f040:	9201      	str	r2, [sp, #4]
 800f042:	461d      	mov	r5, r3
 800f044:	461c      	mov	r4, r3
 800f046:	4681      	mov	r9, r0
 800f048:	b118      	cbz	r0, 800f052 <_vfiprintf_r+0x1e>
 800f04a:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800f04c:	b90b      	cbnz	r3, 800f052 <_vfiprintf_r+0x1e>
 800f04e:	f7fa fb1b 	bl	8009688 <__sinit>
 800f052:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800f054:	07d8      	lsls	r0, r3, #31
 800f056:	d405      	bmi.n	800f064 <_vfiprintf_r+0x30>
 800f058:	89bb      	ldrh	r3, [r7, #12]
 800f05a:	0599      	lsls	r1, r3, #22
 800f05c:	d402      	bmi.n	800f064 <_vfiprintf_r+0x30>
 800f05e:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800f060:	f7fa fcd0 	bl	8009a04 <__retarget_lock_acquire_recursive>
 800f064:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800f068:	049a      	lsls	r2, r3, #18
 800f06a:	d406      	bmi.n	800f07a <_vfiprintf_r+0x46>
 800f06c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800f070:	81bb      	strh	r3, [r7, #12]
 800f072:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800f074:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800f078:	667b      	str	r3, [r7, #100]	; 0x64
 800f07a:	89bb      	ldrh	r3, [r7, #12]
 800f07c:	071e      	lsls	r6, r3, #28
 800f07e:	d501      	bpl.n	800f084 <_vfiprintf_r+0x50>
 800f080:	693b      	ldr	r3, [r7, #16]
 800f082:	b9bb      	cbnz	r3, 800f0b4 <_vfiprintf_r+0x80>
 800f084:	4639      	mov	r1, r7
 800f086:	4648      	mov	r0, r9
 800f088:	f7fd fcde 	bl	800ca48 <__swsetup_r>
 800f08c:	b190      	cbz	r0, 800f0b4 <_vfiprintf_r+0x80>
 800f08e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800f090:	07d8      	lsls	r0, r3, #31
 800f092:	d508      	bpl.n	800f0a6 <_vfiprintf_r+0x72>
 800f094:	f04f 33ff 	mov.w	r3, #4294967295
 800f098:	9302      	str	r3, [sp, #8]
 800f09a:	9802      	ldr	r0, [sp, #8]
 800f09c:	b039      	add	sp, #228	; 0xe4
 800f09e:	ecbd 8b02 	vpop	{d8}
 800f0a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f0a6:	89bb      	ldrh	r3, [r7, #12]
 800f0a8:	0599      	lsls	r1, r3, #22
 800f0aa:	d4f3      	bmi.n	800f094 <_vfiprintf_r+0x60>
 800f0ac:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800f0ae:	f7fa fcaa 	bl	8009a06 <__retarget_lock_release_recursive>
 800f0b2:	e7ef      	b.n	800f094 <_vfiprintf_r+0x60>
 800f0b4:	89bb      	ldrh	r3, [r7, #12]
 800f0b6:	f003 021a 	and.w	r2, r3, #26
 800f0ba:	2a0a      	cmp	r2, #10
 800f0bc:	d113      	bne.n	800f0e6 <_vfiprintf_r+0xb2>
 800f0be:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800f0c2:	2a00      	cmp	r2, #0
 800f0c4:	db0f      	blt.n	800f0e6 <_vfiprintf_r+0xb2>
 800f0c6:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800f0c8:	07d2      	lsls	r2, r2, #31
 800f0ca:	d404      	bmi.n	800f0d6 <_vfiprintf_r+0xa2>
 800f0cc:	059e      	lsls	r6, r3, #22
 800f0ce:	d402      	bmi.n	800f0d6 <_vfiprintf_r+0xa2>
 800f0d0:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800f0d2:	f7fa fc98 	bl	8009a06 <__retarget_lock_release_recursive>
 800f0d6:	9a01      	ldr	r2, [sp, #4]
 800f0d8:	462b      	mov	r3, r5
 800f0da:	4639      	mov	r1, r7
 800f0dc:	4648      	mov	r0, r9
 800f0de:	f000 fc31 	bl	800f944 <__sbprintf>
 800f0e2:	9002      	str	r0, [sp, #8]
 800f0e4:	e7d9      	b.n	800f09a <_vfiprintf_r+0x66>
 800f0e6:	2300      	movs	r3, #0
 800f0e8:	e9cd 330d 	strd	r3, r3, [sp, #52]	; 0x34
 800f0ec:	e9cd 3305 	strd	r3, r3, [sp, #20]
 800f0f0:	ae0f      	add	r6, sp, #60	; 0x3c
 800f0f2:	ee08 3a10 	vmov	s16, r3
 800f0f6:	960c      	str	r6, [sp, #48]	; 0x30
 800f0f8:	9307      	str	r3, [sp, #28]
 800f0fa:	9302      	str	r3, [sp, #8]
 800f0fc:	9b01      	ldr	r3, [sp, #4]
 800f0fe:	461d      	mov	r5, r3
 800f100:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f104:	b10a      	cbz	r2, 800f10a <_vfiprintf_r+0xd6>
 800f106:	2a25      	cmp	r2, #37	; 0x25
 800f108:	d1f9      	bne.n	800f0fe <_vfiprintf_r+0xca>
 800f10a:	9b01      	ldr	r3, [sp, #4]
 800f10c:	ebb5 0803 	subs.w	r8, r5, r3
 800f110:	d00d      	beq.n	800f12e <_vfiprintf_r+0xfa>
 800f112:	e9c6 3800 	strd	r3, r8, [r6]
 800f116:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f118:	4443      	add	r3, r8
 800f11a:	930e      	str	r3, [sp, #56]	; 0x38
 800f11c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f11e:	3301      	adds	r3, #1
 800f120:	2b07      	cmp	r3, #7
 800f122:	930d      	str	r3, [sp, #52]	; 0x34
 800f124:	dc75      	bgt.n	800f212 <_vfiprintf_r+0x1de>
 800f126:	3608      	adds	r6, #8
 800f128:	9b02      	ldr	r3, [sp, #8]
 800f12a:	4443      	add	r3, r8
 800f12c:	9302      	str	r3, [sp, #8]
 800f12e:	782b      	ldrb	r3, [r5, #0]
 800f130:	2b00      	cmp	r3, #0
 800f132:	f000 83c8 	beq.w	800f8c6 <_vfiprintf_r+0x892>
 800f136:	2300      	movs	r3, #0
 800f138:	f04f 31ff 	mov.w	r1, #4294967295
 800f13c:	1c6a      	adds	r2, r5, #1
 800f13e:	f88d 302b 	strb.w	r3, [sp, #43]	; 0x2b
 800f142:	9100      	str	r1, [sp, #0]
 800f144:	9303      	str	r3, [sp, #12]
 800f146:	469a      	mov	sl, r3
 800f148:	f812 3b01 	ldrb.w	r3, [r2], #1
 800f14c:	9201      	str	r2, [sp, #4]
 800f14e:	f1a3 0220 	sub.w	r2, r3, #32
 800f152:	2a5a      	cmp	r2, #90	; 0x5a
 800f154:	f200 8310 	bhi.w	800f778 <_vfiprintf_r+0x744>
 800f158:	e8df f012 	tbh	[pc, r2, lsl #1]
 800f15c:	030e0099 	.word	0x030e0099
 800f160:	00a1030e 	.word	0x00a1030e
 800f164:	030e030e 	.word	0x030e030e
 800f168:	0080030e 	.word	0x0080030e
 800f16c:	030e030e 	.word	0x030e030e
 800f170:	00ae00a4 	.word	0x00ae00a4
 800f174:	00ab030e 	.word	0x00ab030e
 800f178:	030e00b0 	.word	0x030e00b0
 800f17c:	00ce00cb 	.word	0x00ce00cb
 800f180:	00ce00ce 	.word	0x00ce00ce
 800f184:	00ce00ce 	.word	0x00ce00ce
 800f188:	00ce00ce 	.word	0x00ce00ce
 800f18c:	00ce00ce 	.word	0x00ce00ce
 800f190:	030e030e 	.word	0x030e030e
 800f194:	030e030e 	.word	0x030e030e
 800f198:	030e030e 	.word	0x030e030e
 800f19c:	030e030e 	.word	0x030e030e
 800f1a0:	00f8030e 	.word	0x00f8030e
 800f1a4:	030e0106 	.word	0x030e0106
 800f1a8:	030e030e 	.word	0x030e030e
 800f1ac:	030e030e 	.word	0x030e030e
 800f1b0:	030e030e 	.word	0x030e030e
 800f1b4:	030e030e 	.word	0x030e030e
 800f1b8:	014d030e 	.word	0x014d030e
 800f1bc:	030e030e 	.word	0x030e030e
 800f1c0:	0192030e 	.word	0x0192030e
 800f1c4:	0270030e 	.word	0x0270030e
 800f1c8:	030e030e 	.word	0x030e030e
 800f1cc:	030e028e 	.word	0x030e028e
 800f1d0:	030e030e 	.word	0x030e030e
 800f1d4:	030e030e 	.word	0x030e030e
 800f1d8:	030e030e 	.word	0x030e030e
 800f1dc:	030e030e 	.word	0x030e030e
 800f1e0:	00f8030e 	.word	0x00f8030e
 800f1e4:	030e0108 	.word	0x030e0108
 800f1e8:	030e030e 	.word	0x030e030e
 800f1ec:	010800de 	.word	0x010800de
 800f1f0:	030e00f2 	.word	0x030e00f2
 800f1f4:	030e00eb 	.word	0x030e00eb
 800f1f8:	014f0130 	.word	0x014f0130
 800f1fc:	00f20182 	.word	0x00f20182
 800f200:	0192030e 	.word	0x0192030e
 800f204:	02720097 	.word	0x02720097
 800f208:	030e030e 	.word	0x030e030e
 800f20c:	030e0065 	.word	0x030e0065
 800f210:	0097      	.short	0x0097
 800f212:	aa0c      	add	r2, sp, #48	; 0x30
 800f214:	4639      	mov	r1, r7
 800f216:	4648      	mov	r0, r9
 800f218:	f7ff feda 	bl	800efd0 <__sprint_r>
 800f21c:	2800      	cmp	r0, #0
 800f21e:	f040 8331 	bne.w	800f884 <_vfiprintf_r+0x850>
 800f222:	ae0f      	add	r6, sp, #60	; 0x3c
 800f224:	e780      	b.n	800f128 <_vfiprintf_r+0xf4>
 800f226:	4a95      	ldr	r2, [pc, #596]	; (800f47c <_vfiprintf_r+0x448>)
 800f228:	9205      	str	r2, [sp, #20]
 800f22a:	f01a 0f20 	tst.w	sl, #32
 800f22e:	f000 8225 	beq.w	800f67c <_vfiprintf_r+0x648>
 800f232:	3407      	adds	r4, #7
 800f234:	f024 0b07 	bic.w	fp, r4, #7
 800f238:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800f23c:	f01a 0f01 	tst.w	sl, #1
 800f240:	d009      	beq.n	800f256 <_vfiprintf_r+0x222>
 800f242:	ea54 0205 	orrs.w	r2, r4, r5
 800f246:	bf1f      	itttt	ne
 800f248:	2230      	movne	r2, #48	; 0x30
 800f24a:	f88d 202c 	strbne.w	r2, [sp, #44]	; 0x2c
 800f24e:	f88d 302d 	strbne.w	r3, [sp, #45]	; 0x2d
 800f252:	f04a 0a02 	orrne.w	sl, sl, #2
 800f256:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800f25a:	e10d      	b.n	800f478 <_vfiprintf_r+0x444>
 800f25c:	4648      	mov	r0, r9
 800f25e:	f7fa fbcb 	bl	80099f8 <_localeconv_r>
 800f262:	6843      	ldr	r3, [r0, #4]
 800f264:	4618      	mov	r0, r3
 800f266:	ee08 3a10 	vmov	s16, r3
 800f26a:	f7f0 ffb1 	bl	80001d0 <strlen>
 800f26e:	9007      	str	r0, [sp, #28]
 800f270:	4648      	mov	r0, r9
 800f272:	f7fa fbc1 	bl	80099f8 <_localeconv_r>
 800f276:	6883      	ldr	r3, [r0, #8]
 800f278:	9306      	str	r3, [sp, #24]
 800f27a:	9b07      	ldr	r3, [sp, #28]
 800f27c:	b12b      	cbz	r3, 800f28a <_vfiprintf_r+0x256>
 800f27e:	9b06      	ldr	r3, [sp, #24]
 800f280:	b11b      	cbz	r3, 800f28a <_vfiprintf_r+0x256>
 800f282:	781b      	ldrb	r3, [r3, #0]
 800f284:	b10b      	cbz	r3, 800f28a <_vfiprintf_r+0x256>
 800f286:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 800f28a:	9a01      	ldr	r2, [sp, #4]
 800f28c:	e75c      	b.n	800f148 <_vfiprintf_r+0x114>
 800f28e:	f89d 302b 	ldrb.w	r3, [sp, #43]	; 0x2b
 800f292:	2b00      	cmp	r3, #0
 800f294:	d1f9      	bne.n	800f28a <_vfiprintf_r+0x256>
 800f296:	2320      	movs	r3, #32
 800f298:	f88d 302b 	strb.w	r3, [sp, #43]	; 0x2b
 800f29c:	e7f5      	b.n	800f28a <_vfiprintf_r+0x256>
 800f29e:	f04a 0a01 	orr.w	sl, sl, #1
 800f2a2:	e7f2      	b.n	800f28a <_vfiprintf_r+0x256>
 800f2a4:	f854 3b04 	ldr.w	r3, [r4], #4
 800f2a8:	9303      	str	r3, [sp, #12]
 800f2aa:	2b00      	cmp	r3, #0
 800f2ac:	daed      	bge.n	800f28a <_vfiprintf_r+0x256>
 800f2ae:	425b      	negs	r3, r3
 800f2b0:	9303      	str	r3, [sp, #12]
 800f2b2:	f04a 0a04 	orr.w	sl, sl, #4
 800f2b6:	e7e8      	b.n	800f28a <_vfiprintf_r+0x256>
 800f2b8:	232b      	movs	r3, #43	; 0x2b
 800f2ba:	e7ed      	b.n	800f298 <_vfiprintf_r+0x264>
 800f2bc:	9a01      	ldr	r2, [sp, #4]
 800f2be:	f812 3b01 	ldrb.w	r3, [r2], #1
 800f2c2:	2b2a      	cmp	r3, #42	; 0x2a
 800f2c4:	d112      	bne.n	800f2ec <_vfiprintf_r+0x2b8>
 800f2c6:	f854 0b04 	ldr.w	r0, [r4], #4
 800f2ca:	ea40 73e0 	orr.w	r3, r0, r0, asr #31
 800f2ce:	e9cd 3200 	strd	r3, r2, [sp]
 800f2d2:	e7da      	b.n	800f28a <_vfiprintf_r+0x256>
 800f2d4:	9b00      	ldr	r3, [sp, #0]
 800f2d6:	200a      	movs	r0, #10
 800f2d8:	fb00 1303 	mla	r3, r0, r3, r1
 800f2dc:	9300      	str	r3, [sp, #0]
 800f2de:	f812 3b01 	ldrb.w	r3, [r2], #1
 800f2e2:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800f2e6:	2909      	cmp	r1, #9
 800f2e8:	d9f4      	bls.n	800f2d4 <_vfiprintf_r+0x2a0>
 800f2ea:	e72f      	b.n	800f14c <_vfiprintf_r+0x118>
 800f2ec:	2100      	movs	r1, #0
 800f2ee:	9100      	str	r1, [sp, #0]
 800f2f0:	e7f7      	b.n	800f2e2 <_vfiprintf_r+0x2ae>
 800f2f2:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 800f2f6:	e7c8      	b.n	800f28a <_vfiprintf_r+0x256>
 800f2f8:	2100      	movs	r1, #0
 800f2fa:	9a01      	ldr	r2, [sp, #4]
 800f2fc:	9103      	str	r1, [sp, #12]
 800f2fe:	9903      	ldr	r1, [sp, #12]
 800f300:	3b30      	subs	r3, #48	; 0x30
 800f302:	200a      	movs	r0, #10
 800f304:	fb00 3301 	mla	r3, r0, r1, r3
 800f308:	9303      	str	r3, [sp, #12]
 800f30a:	f812 3b01 	ldrb.w	r3, [r2], #1
 800f30e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800f312:	2909      	cmp	r1, #9
 800f314:	d9f3      	bls.n	800f2fe <_vfiprintf_r+0x2ca>
 800f316:	e719      	b.n	800f14c <_vfiprintf_r+0x118>
 800f318:	9b01      	ldr	r3, [sp, #4]
 800f31a:	781b      	ldrb	r3, [r3, #0]
 800f31c:	2b68      	cmp	r3, #104	; 0x68
 800f31e:	bf01      	itttt	eq
 800f320:	9b01      	ldreq	r3, [sp, #4]
 800f322:	3301      	addeq	r3, #1
 800f324:	9301      	streq	r3, [sp, #4]
 800f326:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 800f32a:	bf18      	it	ne
 800f32c:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 800f330:	e7ab      	b.n	800f28a <_vfiprintf_r+0x256>
 800f332:	9b01      	ldr	r3, [sp, #4]
 800f334:	781b      	ldrb	r3, [r3, #0]
 800f336:	2b6c      	cmp	r3, #108	; 0x6c
 800f338:	d105      	bne.n	800f346 <_vfiprintf_r+0x312>
 800f33a:	9b01      	ldr	r3, [sp, #4]
 800f33c:	3301      	adds	r3, #1
 800f33e:	9301      	str	r3, [sp, #4]
 800f340:	f04a 0a20 	orr.w	sl, sl, #32
 800f344:	e7a1      	b.n	800f28a <_vfiprintf_r+0x256>
 800f346:	f04a 0a10 	orr.w	sl, sl, #16
 800f34a:	e79e      	b.n	800f28a <_vfiprintf_r+0x256>
 800f34c:	46a3      	mov	fp, r4
 800f34e:	2100      	movs	r1, #0
 800f350:	f85b 3b04 	ldr.w	r3, [fp], #4
 800f354:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 800f358:	f88d 102b 	strb.w	r1, [sp, #43]	; 0x2b
 800f35c:	2301      	movs	r3, #1
 800f35e:	9300      	str	r3, [sp, #0]
 800f360:	460d      	mov	r5, r1
 800f362:	f10d 087c 	add.w	r8, sp, #124	; 0x7c
 800f366:	e0a0      	b.n	800f4aa <_vfiprintf_r+0x476>
 800f368:	f04a 0a10 	orr.w	sl, sl, #16
 800f36c:	f01a 0f20 	tst.w	sl, #32
 800f370:	d011      	beq.n	800f396 <_vfiprintf_r+0x362>
 800f372:	3407      	adds	r4, #7
 800f374:	f024 0b07 	bic.w	fp, r4, #7
 800f378:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800f37c:	2c00      	cmp	r4, #0
 800f37e:	f175 0300 	sbcs.w	r3, r5, #0
 800f382:	da06      	bge.n	800f392 <_vfiprintf_r+0x35e>
 800f384:	4264      	negs	r4, r4
 800f386:	f04f 032d 	mov.w	r3, #45	; 0x2d
 800f38a:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800f38e:	f88d 302b 	strb.w	r3, [sp, #43]	; 0x2b
 800f392:	2301      	movs	r3, #1
 800f394:	e03f      	b.n	800f416 <_vfiprintf_r+0x3e2>
 800f396:	f01a 0f10 	tst.w	sl, #16
 800f39a:	f104 0b04 	add.w	fp, r4, #4
 800f39e:	d002      	beq.n	800f3a6 <_vfiprintf_r+0x372>
 800f3a0:	6824      	ldr	r4, [r4, #0]
 800f3a2:	17e5      	asrs	r5, r4, #31
 800f3a4:	e7ea      	b.n	800f37c <_vfiprintf_r+0x348>
 800f3a6:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800f3aa:	6824      	ldr	r4, [r4, #0]
 800f3ac:	d001      	beq.n	800f3b2 <_vfiprintf_r+0x37e>
 800f3ae:	b224      	sxth	r4, r4
 800f3b0:	e7f7      	b.n	800f3a2 <_vfiprintf_r+0x36e>
 800f3b2:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800f3b6:	bf18      	it	ne
 800f3b8:	b264      	sxtbne	r4, r4
 800f3ba:	e7f2      	b.n	800f3a2 <_vfiprintf_r+0x36e>
 800f3bc:	f01a 0f20 	tst.w	sl, #32
 800f3c0:	f854 3b04 	ldr.w	r3, [r4], #4
 800f3c4:	d005      	beq.n	800f3d2 <_vfiprintf_r+0x39e>
 800f3c6:	9a02      	ldr	r2, [sp, #8]
 800f3c8:	4610      	mov	r0, r2
 800f3ca:	17d1      	asrs	r1, r2, #31
 800f3cc:	e9c3 0100 	strd	r0, r1, [r3]
 800f3d0:	e694      	b.n	800f0fc <_vfiprintf_r+0xc8>
 800f3d2:	f01a 0f10 	tst.w	sl, #16
 800f3d6:	d002      	beq.n	800f3de <_vfiprintf_r+0x3aa>
 800f3d8:	9a02      	ldr	r2, [sp, #8]
 800f3da:	601a      	str	r2, [r3, #0]
 800f3dc:	e68e      	b.n	800f0fc <_vfiprintf_r+0xc8>
 800f3de:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800f3e2:	d002      	beq.n	800f3ea <_vfiprintf_r+0x3b6>
 800f3e4:	9a02      	ldr	r2, [sp, #8]
 800f3e6:	801a      	strh	r2, [r3, #0]
 800f3e8:	e688      	b.n	800f0fc <_vfiprintf_r+0xc8>
 800f3ea:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800f3ee:	d0f3      	beq.n	800f3d8 <_vfiprintf_r+0x3a4>
 800f3f0:	9a02      	ldr	r2, [sp, #8]
 800f3f2:	701a      	strb	r2, [r3, #0]
 800f3f4:	e682      	b.n	800f0fc <_vfiprintf_r+0xc8>
 800f3f6:	f04a 0a10 	orr.w	sl, sl, #16
 800f3fa:	f01a 0f20 	tst.w	sl, #32
 800f3fe:	d01d      	beq.n	800f43c <_vfiprintf_r+0x408>
 800f400:	3407      	adds	r4, #7
 800f402:	f024 0b07 	bic.w	fp, r4, #7
 800f406:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800f40a:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800f40e:	2300      	movs	r3, #0
 800f410:	2200      	movs	r2, #0
 800f412:	f88d 202b 	strb.w	r2, [sp, #43]	; 0x2b
 800f416:	9a00      	ldr	r2, [sp, #0]
 800f418:	3201      	adds	r2, #1
 800f41a:	f000 8261 	beq.w	800f8e0 <_vfiprintf_r+0x8ac>
 800f41e:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 800f422:	9204      	str	r2, [sp, #16]
 800f424:	ea54 0205 	orrs.w	r2, r4, r5
 800f428:	f040 8260 	bne.w	800f8ec <_vfiprintf_r+0x8b8>
 800f42c:	9a00      	ldr	r2, [sp, #0]
 800f42e:	2a00      	cmp	r2, #0
 800f430:	f000 8197 	beq.w	800f762 <_vfiprintf_r+0x72e>
 800f434:	2b01      	cmp	r3, #1
 800f436:	f040 825c 	bne.w	800f8f2 <_vfiprintf_r+0x8be>
 800f43a:	e135      	b.n	800f6a8 <_vfiprintf_r+0x674>
 800f43c:	f01a 0f10 	tst.w	sl, #16
 800f440:	f104 0b04 	add.w	fp, r4, #4
 800f444:	d001      	beq.n	800f44a <_vfiprintf_r+0x416>
 800f446:	6824      	ldr	r4, [r4, #0]
 800f448:	e003      	b.n	800f452 <_vfiprintf_r+0x41e>
 800f44a:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800f44e:	d002      	beq.n	800f456 <_vfiprintf_r+0x422>
 800f450:	8824      	ldrh	r4, [r4, #0]
 800f452:	2500      	movs	r5, #0
 800f454:	e7d9      	b.n	800f40a <_vfiprintf_r+0x3d6>
 800f456:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800f45a:	d0f4      	beq.n	800f446 <_vfiprintf_r+0x412>
 800f45c:	7824      	ldrb	r4, [r4, #0]
 800f45e:	e7f8      	b.n	800f452 <_vfiprintf_r+0x41e>
 800f460:	46a3      	mov	fp, r4
 800f462:	f647 0330 	movw	r3, #30768	; 0x7830
 800f466:	f8ad 302c 	strh.w	r3, [sp, #44]	; 0x2c
 800f46a:	f85b 4b04 	ldr.w	r4, [fp], #4
 800f46e:	4b03      	ldr	r3, [pc, #12]	; (800f47c <_vfiprintf_r+0x448>)
 800f470:	9305      	str	r3, [sp, #20]
 800f472:	2500      	movs	r5, #0
 800f474:	f04a 0a02 	orr.w	sl, sl, #2
 800f478:	2302      	movs	r3, #2
 800f47a:	e7c9      	b.n	800f410 <_vfiprintf_r+0x3dc>
 800f47c:	08010858 	.word	0x08010858
 800f480:	9b00      	ldr	r3, [sp, #0]
 800f482:	46a3      	mov	fp, r4
 800f484:	2500      	movs	r5, #0
 800f486:	1c5c      	adds	r4, r3, #1
 800f488:	f85b 8b04 	ldr.w	r8, [fp], #4
 800f48c:	f88d 502b 	strb.w	r5, [sp, #43]	; 0x2b
 800f490:	f000 80cf 	beq.w	800f632 <_vfiprintf_r+0x5fe>
 800f494:	461a      	mov	r2, r3
 800f496:	4629      	mov	r1, r5
 800f498:	4640      	mov	r0, r8
 800f49a:	f7f0 fea1 	bl	80001e0 <memchr>
 800f49e:	2800      	cmp	r0, #0
 800f4a0:	f000 8174 	beq.w	800f78c <_vfiprintf_r+0x758>
 800f4a4:	eba0 0308 	sub.w	r3, r0, r8
 800f4a8:	9300      	str	r3, [sp, #0]
 800f4aa:	9b00      	ldr	r3, [sp, #0]
 800f4ac:	42ab      	cmp	r3, r5
 800f4ae:	bfb8      	it	lt
 800f4b0:	462b      	movlt	r3, r5
 800f4b2:	9304      	str	r3, [sp, #16]
 800f4b4:	f89d 302b 	ldrb.w	r3, [sp, #43]	; 0x2b
 800f4b8:	b113      	cbz	r3, 800f4c0 <_vfiprintf_r+0x48c>
 800f4ba:	9b04      	ldr	r3, [sp, #16]
 800f4bc:	3301      	adds	r3, #1
 800f4be:	9304      	str	r3, [sp, #16]
 800f4c0:	f01a 0302 	ands.w	r3, sl, #2
 800f4c4:	9308      	str	r3, [sp, #32]
 800f4c6:	bf1e      	ittt	ne
 800f4c8:	9b04      	ldrne	r3, [sp, #16]
 800f4ca:	3302      	addne	r3, #2
 800f4cc:	9304      	strne	r3, [sp, #16]
 800f4ce:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 800f4d2:	9309      	str	r3, [sp, #36]	; 0x24
 800f4d4:	d11f      	bne.n	800f516 <_vfiprintf_r+0x4e2>
 800f4d6:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 800f4da:	1a9c      	subs	r4, r3, r2
 800f4dc:	2c00      	cmp	r4, #0
 800f4de:	dd1a      	ble.n	800f516 <_vfiprintf_r+0x4e2>
 800f4e0:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 800f4e4:	48b9      	ldr	r0, [pc, #740]	; (800f7cc <_vfiprintf_r+0x798>)
 800f4e6:	6030      	str	r0, [r6, #0]
 800f4e8:	2c10      	cmp	r4, #16
 800f4ea:	f103 0301 	add.w	r3, r3, #1
 800f4ee:	f106 0108 	add.w	r1, r6, #8
 800f4f2:	f300 814d 	bgt.w	800f790 <_vfiprintf_r+0x75c>
 800f4f6:	6074      	str	r4, [r6, #4]
 800f4f8:	2b07      	cmp	r3, #7
 800f4fa:	4414      	add	r4, r2
 800f4fc:	e9cd 340d 	strd	r3, r4, [sp, #52]	; 0x34
 800f500:	f340 8158 	ble.w	800f7b4 <_vfiprintf_r+0x780>
 800f504:	aa0c      	add	r2, sp, #48	; 0x30
 800f506:	4639      	mov	r1, r7
 800f508:	4648      	mov	r0, r9
 800f50a:	f7ff fd61 	bl	800efd0 <__sprint_r>
 800f50e:	2800      	cmp	r0, #0
 800f510:	f040 81b8 	bne.w	800f884 <_vfiprintf_r+0x850>
 800f514:	ae0f      	add	r6, sp, #60	; 0x3c
 800f516:	f89d 302b 	ldrb.w	r3, [sp, #43]	; 0x2b
 800f51a:	b173      	cbz	r3, 800f53a <_vfiprintf_r+0x506>
 800f51c:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
 800f520:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f522:	6032      	str	r2, [r6, #0]
 800f524:	2201      	movs	r2, #1
 800f526:	6072      	str	r2, [r6, #4]
 800f528:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f52a:	3301      	adds	r3, #1
 800f52c:	3201      	adds	r2, #1
 800f52e:	2b07      	cmp	r3, #7
 800f530:	e9cd 320d 	strd	r3, r2, [sp, #52]	; 0x34
 800f534:	f300 8140 	bgt.w	800f7b8 <_vfiprintf_r+0x784>
 800f538:	3608      	adds	r6, #8
 800f53a:	9b08      	ldr	r3, [sp, #32]
 800f53c:	b16b      	cbz	r3, 800f55a <_vfiprintf_r+0x526>
 800f53e:	aa0b      	add	r2, sp, #44	; 0x2c
 800f540:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f542:	6032      	str	r2, [r6, #0]
 800f544:	2202      	movs	r2, #2
 800f546:	6072      	str	r2, [r6, #4]
 800f548:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f54a:	3301      	adds	r3, #1
 800f54c:	3202      	adds	r2, #2
 800f54e:	2b07      	cmp	r3, #7
 800f550:	e9cd 320d 	strd	r3, r2, [sp, #52]	; 0x34
 800f554:	f300 8140 	bgt.w	800f7d8 <_vfiprintf_r+0x7a4>
 800f558:	3608      	adds	r6, #8
 800f55a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f55c:	2b80      	cmp	r3, #128	; 0x80
 800f55e:	d11f      	bne.n	800f5a0 <_vfiprintf_r+0x56c>
 800f560:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 800f564:	1a9c      	subs	r4, r3, r2
 800f566:	2c00      	cmp	r4, #0
 800f568:	dd1a      	ble.n	800f5a0 <_vfiprintf_r+0x56c>
 800f56a:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 800f56e:	4898      	ldr	r0, [pc, #608]	; (800f7d0 <_vfiprintf_r+0x79c>)
 800f570:	6030      	str	r0, [r6, #0]
 800f572:	2c10      	cmp	r4, #16
 800f574:	f103 0301 	add.w	r3, r3, #1
 800f578:	f106 0108 	add.w	r1, r6, #8
 800f57c:	f300 8135 	bgt.w	800f7ea <_vfiprintf_r+0x7b6>
 800f580:	6074      	str	r4, [r6, #4]
 800f582:	2b07      	cmp	r3, #7
 800f584:	4414      	add	r4, r2
 800f586:	e9cd 340d 	strd	r3, r4, [sp, #52]	; 0x34
 800f58a:	f340 8140 	ble.w	800f80e <_vfiprintf_r+0x7da>
 800f58e:	aa0c      	add	r2, sp, #48	; 0x30
 800f590:	4639      	mov	r1, r7
 800f592:	4648      	mov	r0, r9
 800f594:	f7ff fd1c 	bl	800efd0 <__sprint_r>
 800f598:	2800      	cmp	r0, #0
 800f59a:	f040 8173 	bne.w	800f884 <_vfiprintf_r+0x850>
 800f59e:	ae0f      	add	r6, sp, #60	; 0x3c
 800f5a0:	9b00      	ldr	r3, [sp, #0]
 800f5a2:	1aec      	subs	r4, r5, r3
 800f5a4:	2c00      	cmp	r4, #0
 800f5a6:	dd1a      	ble.n	800f5de <_vfiprintf_r+0x5aa>
 800f5a8:	4d89      	ldr	r5, [pc, #548]	; (800f7d0 <_vfiprintf_r+0x79c>)
 800f5aa:	6035      	str	r5, [r6, #0]
 800f5ac:	e9dd 310d 	ldrd	r3, r1, [sp, #52]	; 0x34
 800f5b0:	2c10      	cmp	r4, #16
 800f5b2:	f103 0301 	add.w	r3, r3, #1
 800f5b6:	f106 0208 	add.w	r2, r6, #8
 800f5ba:	f300 812a 	bgt.w	800f812 <_vfiprintf_r+0x7de>
 800f5be:	6074      	str	r4, [r6, #4]
 800f5c0:	2b07      	cmp	r3, #7
 800f5c2:	440c      	add	r4, r1
 800f5c4:	e9cd 340d 	strd	r3, r4, [sp, #52]	; 0x34
 800f5c8:	f340 8134 	ble.w	800f834 <_vfiprintf_r+0x800>
 800f5cc:	aa0c      	add	r2, sp, #48	; 0x30
 800f5ce:	4639      	mov	r1, r7
 800f5d0:	4648      	mov	r0, r9
 800f5d2:	f7ff fcfd 	bl	800efd0 <__sprint_r>
 800f5d6:	2800      	cmp	r0, #0
 800f5d8:	f040 8154 	bne.w	800f884 <_vfiprintf_r+0x850>
 800f5dc:	ae0f      	add	r6, sp, #60	; 0x3c
 800f5de:	9b00      	ldr	r3, [sp, #0]
 800f5e0:	980e      	ldr	r0, [sp, #56]	; 0x38
 800f5e2:	6073      	str	r3, [r6, #4]
 800f5e4:	4418      	add	r0, r3
 800f5e6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f5e8:	f8c6 8000 	str.w	r8, [r6]
 800f5ec:	3301      	adds	r3, #1
 800f5ee:	2b07      	cmp	r3, #7
 800f5f0:	900e      	str	r0, [sp, #56]	; 0x38
 800f5f2:	930d      	str	r3, [sp, #52]	; 0x34
 800f5f4:	f300 8120 	bgt.w	800f838 <_vfiprintf_r+0x804>
 800f5f8:	f106 0308 	add.w	r3, r6, #8
 800f5fc:	f01a 0f04 	tst.w	sl, #4
 800f600:	f040 8122 	bne.w	800f848 <_vfiprintf_r+0x814>
 800f604:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800f608:	9904      	ldr	r1, [sp, #16]
 800f60a:	428a      	cmp	r2, r1
 800f60c:	bfac      	ite	ge
 800f60e:	189b      	addge	r3, r3, r2
 800f610:	185b      	addlt	r3, r3, r1
 800f612:	9302      	str	r3, [sp, #8]
 800f614:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f616:	b13b      	cbz	r3, 800f628 <_vfiprintf_r+0x5f4>
 800f618:	aa0c      	add	r2, sp, #48	; 0x30
 800f61a:	4639      	mov	r1, r7
 800f61c:	4648      	mov	r0, r9
 800f61e:	f7ff fcd7 	bl	800efd0 <__sprint_r>
 800f622:	2800      	cmp	r0, #0
 800f624:	f040 812e 	bne.w	800f884 <_vfiprintf_r+0x850>
 800f628:	2300      	movs	r3, #0
 800f62a:	930d      	str	r3, [sp, #52]	; 0x34
 800f62c:	465c      	mov	r4, fp
 800f62e:	ae0f      	add	r6, sp, #60	; 0x3c
 800f630:	e564      	b.n	800f0fc <_vfiprintf_r+0xc8>
 800f632:	4640      	mov	r0, r8
 800f634:	f7f0 fdcc 	bl	80001d0 <strlen>
 800f638:	9000      	str	r0, [sp, #0]
 800f63a:	e736      	b.n	800f4aa <_vfiprintf_r+0x476>
 800f63c:	f04a 0a10 	orr.w	sl, sl, #16
 800f640:	f01a 0f20 	tst.w	sl, #32
 800f644:	d006      	beq.n	800f654 <_vfiprintf_r+0x620>
 800f646:	3407      	adds	r4, #7
 800f648:	f024 0b07 	bic.w	fp, r4, #7
 800f64c:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800f650:	2301      	movs	r3, #1
 800f652:	e6dd      	b.n	800f410 <_vfiprintf_r+0x3dc>
 800f654:	f01a 0f10 	tst.w	sl, #16
 800f658:	f104 0b04 	add.w	fp, r4, #4
 800f65c:	d001      	beq.n	800f662 <_vfiprintf_r+0x62e>
 800f65e:	6824      	ldr	r4, [r4, #0]
 800f660:	e003      	b.n	800f66a <_vfiprintf_r+0x636>
 800f662:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800f666:	d002      	beq.n	800f66e <_vfiprintf_r+0x63a>
 800f668:	8824      	ldrh	r4, [r4, #0]
 800f66a:	2500      	movs	r5, #0
 800f66c:	e7f0      	b.n	800f650 <_vfiprintf_r+0x61c>
 800f66e:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800f672:	d0f4      	beq.n	800f65e <_vfiprintf_r+0x62a>
 800f674:	7824      	ldrb	r4, [r4, #0]
 800f676:	e7f8      	b.n	800f66a <_vfiprintf_r+0x636>
 800f678:	4a56      	ldr	r2, [pc, #344]	; (800f7d4 <_vfiprintf_r+0x7a0>)
 800f67a:	e5d5      	b.n	800f228 <_vfiprintf_r+0x1f4>
 800f67c:	f01a 0f10 	tst.w	sl, #16
 800f680:	f104 0b04 	add.w	fp, r4, #4
 800f684:	d001      	beq.n	800f68a <_vfiprintf_r+0x656>
 800f686:	6824      	ldr	r4, [r4, #0]
 800f688:	e003      	b.n	800f692 <_vfiprintf_r+0x65e>
 800f68a:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800f68e:	d002      	beq.n	800f696 <_vfiprintf_r+0x662>
 800f690:	8824      	ldrh	r4, [r4, #0]
 800f692:	2500      	movs	r5, #0
 800f694:	e5d2      	b.n	800f23c <_vfiprintf_r+0x208>
 800f696:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800f69a:	d0f4      	beq.n	800f686 <_vfiprintf_r+0x652>
 800f69c:	7824      	ldrb	r4, [r4, #0]
 800f69e:	e7f8      	b.n	800f692 <_vfiprintf_r+0x65e>
 800f6a0:	2d00      	cmp	r5, #0
 800f6a2:	bf08      	it	eq
 800f6a4:	2c0a      	cmpeq	r4, #10
 800f6a6:	d205      	bcs.n	800f6b4 <_vfiprintf_r+0x680>
 800f6a8:	3430      	adds	r4, #48	; 0x30
 800f6aa:	f88d 40df 	strb.w	r4, [sp, #223]	; 0xdf
 800f6ae:	f10d 08df 	add.w	r8, sp, #223	; 0xdf
 800f6b2:	e13c      	b.n	800f92e <_vfiprintf_r+0x8fa>
 800f6b4:	ab38      	add	r3, sp, #224	; 0xe0
 800f6b6:	9308      	str	r3, [sp, #32]
 800f6b8:	9b04      	ldr	r3, [sp, #16]
 800f6ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800f6be:	f04f 0a00 	mov.w	sl, #0
 800f6c2:	9309      	str	r3, [sp, #36]	; 0x24
 800f6c4:	9b08      	ldr	r3, [sp, #32]
 800f6c6:	220a      	movs	r2, #10
 800f6c8:	f103 38ff 	add.w	r8, r3, #4294967295
 800f6cc:	4620      	mov	r0, r4
 800f6ce:	2300      	movs	r3, #0
 800f6d0:	4629      	mov	r1, r5
 800f6d2:	f7f1 fad9 	bl	8000c88 <__aeabi_uldivmod>
 800f6d6:	9b08      	ldr	r3, [sp, #32]
 800f6d8:	3230      	adds	r2, #48	; 0x30
 800f6da:	f803 2c01 	strb.w	r2, [r3, #-1]
 800f6de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f6e0:	f10a 0a01 	add.w	sl, sl, #1
 800f6e4:	b1db      	cbz	r3, 800f71e <_vfiprintf_r+0x6ea>
 800f6e6:	9b06      	ldr	r3, [sp, #24]
 800f6e8:	781b      	ldrb	r3, [r3, #0]
 800f6ea:	4553      	cmp	r3, sl
 800f6ec:	d117      	bne.n	800f71e <_vfiprintf_r+0x6ea>
 800f6ee:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 800f6f2:	d014      	beq.n	800f71e <_vfiprintf_r+0x6ea>
 800f6f4:	2d00      	cmp	r5, #0
 800f6f6:	bf08      	it	eq
 800f6f8:	2c0a      	cmpeq	r4, #10
 800f6fa:	d310      	bcc.n	800f71e <_vfiprintf_r+0x6ea>
 800f6fc:	9b07      	ldr	r3, [sp, #28]
 800f6fe:	eba8 0803 	sub.w	r8, r8, r3
 800f702:	461a      	mov	r2, r3
 800f704:	ee18 1a10 	vmov	r1, s16
 800f708:	4640      	mov	r0, r8
 800f70a:	f7ff fb53 	bl	800edb4 <strncpy>
 800f70e:	9b06      	ldr	r3, [sp, #24]
 800f710:	785b      	ldrb	r3, [r3, #1]
 800f712:	b1a3      	cbz	r3, 800f73e <_vfiprintf_r+0x70a>
 800f714:	9b06      	ldr	r3, [sp, #24]
 800f716:	3301      	adds	r3, #1
 800f718:	9306      	str	r3, [sp, #24]
 800f71a:	f04f 0a00 	mov.w	sl, #0
 800f71e:	220a      	movs	r2, #10
 800f720:	2300      	movs	r3, #0
 800f722:	4620      	mov	r0, r4
 800f724:	4629      	mov	r1, r5
 800f726:	f7f1 faaf 	bl	8000c88 <__aeabi_uldivmod>
 800f72a:	2d00      	cmp	r5, #0
 800f72c:	bf08      	it	eq
 800f72e:	2c0a      	cmpeq	r4, #10
 800f730:	f0c0 80fd 	bcc.w	800f92e <_vfiprintf_r+0x8fa>
 800f734:	4604      	mov	r4, r0
 800f736:	460d      	mov	r5, r1
 800f738:	f8cd 8020 	str.w	r8, [sp, #32]
 800f73c:	e7c2      	b.n	800f6c4 <_vfiprintf_r+0x690>
 800f73e:	469a      	mov	sl, r3
 800f740:	e7ed      	b.n	800f71e <_vfiprintf_r+0x6ea>
 800f742:	9a05      	ldr	r2, [sp, #20]
 800f744:	f004 030f 	and.w	r3, r4, #15
 800f748:	5cd3      	ldrb	r3, [r2, r3]
 800f74a:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800f74e:	0923      	lsrs	r3, r4, #4
 800f750:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 800f754:	092a      	lsrs	r2, r5, #4
 800f756:	461c      	mov	r4, r3
 800f758:	4615      	mov	r5, r2
 800f75a:	ea54 0305 	orrs.w	r3, r4, r5
 800f75e:	d1f0      	bne.n	800f742 <_vfiprintf_r+0x70e>
 800f760:	e0e5      	b.n	800f92e <_vfiprintf_r+0x8fa>
 800f762:	b933      	cbnz	r3, 800f772 <_vfiprintf_r+0x73e>
 800f764:	f01a 0f01 	tst.w	sl, #1
 800f768:	d003      	beq.n	800f772 <_vfiprintf_r+0x73e>
 800f76a:	2330      	movs	r3, #48	; 0x30
 800f76c:	f88d 30df 	strb.w	r3, [sp, #223]	; 0xdf
 800f770:	e79d      	b.n	800f6ae <_vfiprintf_r+0x67a>
 800f772:	f10d 08e0 	add.w	r8, sp, #224	; 0xe0
 800f776:	e0da      	b.n	800f92e <_vfiprintf_r+0x8fa>
 800f778:	2b00      	cmp	r3, #0
 800f77a:	f000 80a4 	beq.w	800f8c6 <_vfiprintf_r+0x892>
 800f77e:	2100      	movs	r1, #0
 800f780:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 800f784:	f88d 102b 	strb.w	r1, [sp, #43]	; 0x2b
 800f788:	46a3      	mov	fp, r4
 800f78a:	e5e7      	b.n	800f35c <_vfiprintf_r+0x328>
 800f78c:	4605      	mov	r5, r0
 800f78e:	e68c      	b.n	800f4aa <_vfiprintf_r+0x476>
 800f790:	2010      	movs	r0, #16
 800f792:	4402      	add	r2, r0
 800f794:	2b07      	cmp	r3, #7
 800f796:	e9cd 320d 	strd	r3, r2, [sp, #52]	; 0x34
 800f79a:	6070      	str	r0, [r6, #4]
 800f79c:	dd07      	ble.n	800f7ae <_vfiprintf_r+0x77a>
 800f79e:	aa0c      	add	r2, sp, #48	; 0x30
 800f7a0:	4639      	mov	r1, r7
 800f7a2:	4648      	mov	r0, r9
 800f7a4:	f7ff fc14 	bl	800efd0 <__sprint_r>
 800f7a8:	2800      	cmp	r0, #0
 800f7aa:	d16b      	bne.n	800f884 <_vfiprintf_r+0x850>
 800f7ac:	a90f      	add	r1, sp, #60	; 0x3c
 800f7ae:	3c10      	subs	r4, #16
 800f7b0:	460e      	mov	r6, r1
 800f7b2:	e695      	b.n	800f4e0 <_vfiprintf_r+0x4ac>
 800f7b4:	460e      	mov	r6, r1
 800f7b6:	e6ae      	b.n	800f516 <_vfiprintf_r+0x4e2>
 800f7b8:	aa0c      	add	r2, sp, #48	; 0x30
 800f7ba:	4639      	mov	r1, r7
 800f7bc:	4648      	mov	r0, r9
 800f7be:	f7ff fc07 	bl	800efd0 <__sprint_r>
 800f7c2:	2800      	cmp	r0, #0
 800f7c4:	d15e      	bne.n	800f884 <_vfiprintf_r+0x850>
 800f7c6:	ae0f      	add	r6, sp, #60	; 0x3c
 800f7c8:	e6b7      	b.n	800f53a <_vfiprintf_r+0x506>
 800f7ca:	bf00      	nop
 800f7cc:	08010b28 	.word	0x08010b28
 800f7d0:	08010b38 	.word	0x08010b38
 800f7d4:	08010869 	.word	0x08010869
 800f7d8:	aa0c      	add	r2, sp, #48	; 0x30
 800f7da:	4639      	mov	r1, r7
 800f7dc:	4648      	mov	r0, r9
 800f7de:	f7ff fbf7 	bl	800efd0 <__sprint_r>
 800f7e2:	2800      	cmp	r0, #0
 800f7e4:	d14e      	bne.n	800f884 <_vfiprintf_r+0x850>
 800f7e6:	ae0f      	add	r6, sp, #60	; 0x3c
 800f7e8:	e6b7      	b.n	800f55a <_vfiprintf_r+0x526>
 800f7ea:	2010      	movs	r0, #16
 800f7ec:	4402      	add	r2, r0
 800f7ee:	2b07      	cmp	r3, #7
 800f7f0:	e9cd 320d 	strd	r3, r2, [sp, #52]	; 0x34
 800f7f4:	6070      	str	r0, [r6, #4]
 800f7f6:	dd07      	ble.n	800f808 <_vfiprintf_r+0x7d4>
 800f7f8:	aa0c      	add	r2, sp, #48	; 0x30
 800f7fa:	4639      	mov	r1, r7
 800f7fc:	4648      	mov	r0, r9
 800f7fe:	f7ff fbe7 	bl	800efd0 <__sprint_r>
 800f802:	2800      	cmp	r0, #0
 800f804:	d13e      	bne.n	800f884 <_vfiprintf_r+0x850>
 800f806:	a90f      	add	r1, sp, #60	; 0x3c
 800f808:	3c10      	subs	r4, #16
 800f80a:	460e      	mov	r6, r1
 800f80c:	e6ad      	b.n	800f56a <_vfiprintf_r+0x536>
 800f80e:	460e      	mov	r6, r1
 800f810:	e6c6      	b.n	800f5a0 <_vfiprintf_r+0x56c>
 800f812:	2010      	movs	r0, #16
 800f814:	4401      	add	r1, r0
 800f816:	2b07      	cmp	r3, #7
 800f818:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 800f81c:	6070      	str	r0, [r6, #4]
 800f81e:	dd06      	ble.n	800f82e <_vfiprintf_r+0x7fa>
 800f820:	aa0c      	add	r2, sp, #48	; 0x30
 800f822:	4639      	mov	r1, r7
 800f824:	4648      	mov	r0, r9
 800f826:	f7ff fbd3 	bl	800efd0 <__sprint_r>
 800f82a:	bb58      	cbnz	r0, 800f884 <_vfiprintf_r+0x850>
 800f82c:	aa0f      	add	r2, sp, #60	; 0x3c
 800f82e:	3c10      	subs	r4, #16
 800f830:	4616      	mov	r6, r2
 800f832:	e6ba      	b.n	800f5aa <_vfiprintf_r+0x576>
 800f834:	4616      	mov	r6, r2
 800f836:	e6d2      	b.n	800f5de <_vfiprintf_r+0x5aa>
 800f838:	aa0c      	add	r2, sp, #48	; 0x30
 800f83a:	4639      	mov	r1, r7
 800f83c:	4648      	mov	r0, r9
 800f83e:	f7ff fbc7 	bl	800efd0 <__sprint_r>
 800f842:	b9f8      	cbnz	r0, 800f884 <_vfiprintf_r+0x850>
 800f844:	ab0f      	add	r3, sp, #60	; 0x3c
 800f846:	e6d9      	b.n	800f5fc <_vfiprintf_r+0x5c8>
 800f848:	e9dd 2103 	ldrd	r2, r1, [sp, #12]
 800f84c:	1a54      	subs	r4, r2, r1
 800f84e:	2c00      	cmp	r4, #0
 800f850:	f77f aed8 	ble.w	800f604 <_vfiprintf_r+0x5d0>
 800f854:	4d3a      	ldr	r5, [pc, #232]	; (800f940 <_vfiprintf_r+0x90c>)
 800f856:	2610      	movs	r6, #16
 800f858:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	; 0x34
 800f85c:	2c10      	cmp	r4, #16
 800f85e:	f102 0201 	add.w	r2, r2, #1
 800f862:	601d      	str	r5, [r3, #0]
 800f864:	dc1d      	bgt.n	800f8a2 <_vfiprintf_r+0x86e>
 800f866:	605c      	str	r4, [r3, #4]
 800f868:	2a07      	cmp	r2, #7
 800f86a:	440c      	add	r4, r1
 800f86c:	e9cd 240d 	strd	r2, r4, [sp, #52]	; 0x34
 800f870:	f77f aec8 	ble.w	800f604 <_vfiprintf_r+0x5d0>
 800f874:	aa0c      	add	r2, sp, #48	; 0x30
 800f876:	4639      	mov	r1, r7
 800f878:	4648      	mov	r0, r9
 800f87a:	f7ff fba9 	bl	800efd0 <__sprint_r>
 800f87e:	2800      	cmp	r0, #0
 800f880:	f43f aec0 	beq.w	800f604 <_vfiprintf_r+0x5d0>
 800f884:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800f886:	07d9      	lsls	r1, r3, #31
 800f888:	d405      	bmi.n	800f896 <_vfiprintf_r+0x862>
 800f88a:	89bb      	ldrh	r3, [r7, #12]
 800f88c:	059a      	lsls	r2, r3, #22
 800f88e:	d402      	bmi.n	800f896 <_vfiprintf_r+0x862>
 800f890:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800f892:	f7fa f8b8 	bl	8009a06 <__retarget_lock_release_recursive>
 800f896:	89bb      	ldrh	r3, [r7, #12]
 800f898:	065b      	lsls	r3, r3, #25
 800f89a:	f57f abfe 	bpl.w	800f09a <_vfiprintf_r+0x66>
 800f89e:	f7ff bbf9 	b.w	800f094 <_vfiprintf_r+0x60>
 800f8a2:	3110      	adds	r1, #16
 800f8a4:	2a07      	cmp	r2, #7
 800f8a6:	e9cd 210d 	strd	r2, r1, [sp, #52]	; 0x34
 800f8aa:	605e      	str	r6, [r3, #4]
 800f8ac:	dc02      	bgt.n	800f8b4 <_vfiprintf_r+0x880>
 800f8ae:	3308      	adds	r3, #8
 800f8b0:	3c10      	subs	r4, #16
 800f8b2:	e7d1      	b.n	800f858 <_vfiprintf_r+0x824>
 800f8b4:	aa0c      	add	r2, sp, #48	; 0x30
 800f8b6:	4639      	mov	r1, r7
 800f8b8:	4648      	mov	r0, r9
 800f8ba:	f7ff fb89 	bl	800efd0 <__sprint_r>
 800f8be:	2800      	cmp	r0, #0
 800f8c0:	d1e0      	bne.n	800f884 <_vfiprintf_r+0x850>
 800f8c2:	ab0f      	add	r3, sp, #60	; 0x3c
 800f8c4:	e7f4      	b.n	800f8b0 <_vfiprintf_r+0x87c>
 800f8c6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f8c8:	b913      	cbnz	r3, 800f8d0 <_vfiprintf_r+0x89c>
 800f8ca:	2300      	movs	r3, #0
 800f8cc:	930d      	str	r3, [sp, #52]	; 0x34
 800f8ce:	e7d9      	b.n	800f884 <_vfiprintf_r+0x850>
 800f8d0:	aa0c      	add	r2, sp, #48	; 0x30
 800f8d2:	4639      	mov	r1, r7
 800f8d4:	4648      	mov	r0, r9
 800f8d6:	f7ff fb7b 	bl	800efd0 <__sprint_r>
 800f8da:	2800      	cmp	r0, #0
 800f8dc:	d0f5      	beq.n	800f8ca <_vfiprintf_r+0x896>
 800f8de:	e7d1      	b.n	800f884 <_vfiprintf_r+0x850>
 800f8e0:	ea54 0205 	orrs.w	r2, r4, r5
 800f8e4:	f8cd a010 	str.w	sl, [sp, #16]
 800f8e8:	f43f ada4 	beq.w	800f434 <_vfiprintf_r+0x400>
 800f8ec:	2b01      	cmp	r3, #1
 800f8ee:	f43f aed7 	beq.w	800f6a0 <_vfiprintf_r+0x66c>
 800f8f2:	2b02      	cmp	r3, #2
 800f8f4:	f10d 08e0 	add.w	r8, sp, #224	; 0xe0
 800f8f8:	f43f af23 	beq.w	800f742 <_vfiprintf_r+0x70e>
 800f8fc:	08e2      	lsrs	r2, r4, #3
 800f8fe:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
 800f902:	08e8      	lsrs	r0, r5, #3
 800f904:	f004 0307 	and.w	r3, r4, #7
 800f908:	4605      	mov	r5, r0
 800f90a:	4614      	mov	r4, r2
 800f90c:	3330      	adds	r3, #48	; 0x30
 800f90e:	ea54 0205 	orrs.w	r2, r4, r5
 800f912:	4641      	mov	r1, r8
 800f914:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800f918:	d1f0      	bne.n	800f8fc <_vfiprintf_r+0x8c8>
 800f91a:	9a04      	ldr	r2, [sp, #16]
 800f91c:	07d0      	lsls	r0, r2, #31
 800f91e:	d506      	bpl.n	800f92e <_vfiprintf_r+0x8fa>
 800f920:	2b30      	cmp	r3, #48	; 0x30
 800f922:	d004      	beq.n	800f92e <_vfiprintf_r+0x8fa>
 800f924:	2330      	movs	r3, #48	; 0x30
 800f926:	f808 3c01 	strb.w	r3, [r8, #-1]
 800f92a:	f1a1 0802 	sub.w	r8, r1, #2
 800f92e:	ab38      	add	r3, sp, #224	; 0xe0
 800f930:	eba3 0308 	sub.w	r3, r3, r8
 800f934:	9d00      	ldr	r5, [sp, #0]
 800f936:	f8dd a010 	ldr.w	sl, [sp, #16]
 800f93a:	9300      	str	r3, [sp, #0]
 800f93c:	e5b5      	b.n	800f4aa <_vfiprintf_r+0x476>
 800f93e:	bf00      	nop
 800f940:	08010b28 	.word	0x08010b28

0800f944 <__sbprintf>:
 800f944:	b570      	push	{r4, r5, r6, lr}
 800f946:	460c      	mov	r4, r1
 800f948:	8989      	ldrh	r1, [r1, #12]
 800f94a:	f5ad 6d8e 	sub.w	sp, sp, #1136	; 0x470
 800f94e:	f021 0102 	bic.w	r1, r1, #2
 800f952:	f8ad 1014 	strh.w	r1, [sp, #20]
 800f956:	6e61      	ldr	r1, [r4, #100]	; 0x64
 800f958:	911b      	str	r1, [sp, #108]	; 0x6c
 800f95a:	89e1      	ldrh	r1, [r4, #14]
 800f95c:	f8ad 1016 	strh.w	r1, [sp, #22]
 800f960:	69e1      	ldr	r1, [r4, #28]
 800f962:	9109      	str	r1, [sp, #36]	; 0x24
 800f964:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800f966:	910b      	str	r1, [sp, #44]	; 0x2c
 800f968:	a91c      	add	r1, sp, #112	; 0x70
 800f96a:	9102      	str	r1, [sp, #8]
 800f96c:	9106      	str	r1, [sp, #24]
 800f96e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800f972:	4606      	mov	r6, r0
 800f974:	9104      	str	r1, [sp, #16]
 800f976:	9107      	str	r1, [sp, #28]
 800f978:	a818      	add	r0, sp, #96	; 0x60
 800f97a:	2100      	movs	r1, #0
 800f97c:	e9cd 3200 	strd	r3, r2, [sp]
 800f980:	9108      	str	r1, [sp, #32]
 800f982:	f7fa f83d 	bl	8009a00 <__retarget_lock_init_recursive>
 800f986:	e9dd 3200 	ldrd	r3, r2, [sp]
 800f98a:	a902      	add	r1, sp, #8
 800f98c:	4630      	mov	r0, r6
 800f98e:	f7ff fb51 	bl	800f034 <_vfiprintf_r>
 800f992:	1e05      	subs	r5, r0, #0
 800f994:	db07      	blt.n	800f9a6 <__sbprintf+0x62>
 800f996:	a902      	add	r1, sp, #8
 800f998:	4630      	mov	r0, r6
 800f99a:	f7fe f833 	bl	800da04 <_fflush_r>
 800f99e:	2800      	cmp	r0, #0
 800f9a0:	bf18      	it	ne
 800f9a2:	f04f 35ff 	movne.w	r5, #4294967295
 800f9a6:	f8bd 3014 	ldrh.w	r3, [sp, #20]
 800f9aa:	9818      	ldr	r0, [sp, #96]	; 0x60
 800f9ac:	065b      	lsls	r3, r3, #25
 800f9ae:	bf42      	ittt	mi
 800f9b0:	89a3      	ldrhmi	r3, [r4, #12]
 800f9b2:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800f9b6:	81a3      	strhmi	r3, [r4, #12]
 800f9b8:	f7fa f823 	bl	8009a02 <__retarget_lock_close_recursive>
 800f9bc:	4628      	mov	r0, r5
 800f9be:	f50d 6d8e 	add.w	sp, sp, #1136	; 0x470
 800f9c2:	bd70      	pop	{r4, r5, r6, pc}

0800f9c4 <abort>:
 800f9c4:	b508      	push	{r3, lr}
 800f9c6:	2006      	movs	r0, #6
 800f9c8:	f000 f898 	bl	800fafc <raise>
 800f9cc:	2001      	movs	r0, #1
 800f9ce:	f7f4 f915 	bl	8003bfc <_exit>

0800f9d2 <__fputwc>:
 800f9d2:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f9d6:	4680      	mov	r8, r0
 800f9d8:	460e      	mov	r6, r1
 800f9da:	4615      	mov	r5, r2
 800f9dc:	f7fa f806 	bl	80099ec <__locale_mb_cur_max>
 800f9e0:	2801      	cmp	r0, #1
 800f9e2:	d11c      	bne.n	800fa1e <__fputwc+0x4c>
 800f9e4:	1e73      	subs	r3, r6, #1
 800f9e6:	2bfe      	cmp	r3, #254	; 0xfe
 800f9e8:	d819      	bhi.n	800fa1e <__fputwc+0x4c>
 800f9ea:	f88d 6004 	strb.w	r6, [sp, #4]
 800f9ee:	4604      	mov	r4, r0
 800f9f0:	2700      	movs	r7, #0
 800f9f2:	f10d 0904 	add.w	r9, sp, #4
 800f9f6:	42a7      	cmp	r7, r4
 800f9f8:	d020      	beq.n	800fa3c <__fputwc+0x6a>
 800f9fa:	68ab      	ldr	r3, [r5, #8]
 800f9fc:	f817 1009 	ldrb.w	r1, [r7, r9]
 800fa00:	3b01      	subs	r3, #1
 800fa02:	2b00      	cmp	r3, #0
 800fa04:	60ab      	str	r3, [r5, #8]
 800fa06:	da04      	bge.n	800fa12 <__fputwc+0x40>
 800fa08:	69aa      	ldr	r2, [r5, #24]
 800fa0a:	4293      	cmp	r3, r2
 800fa0c:	db1a      	blt.n	800fa44 <__fputwc+0x72>
 800fa0e:	290a      	cmp	r1, #10
 800fa10:	d018      	beq.n	800fa44 <__fputwc+0x72>
 800fa12:	682b      	ldr	r3, [r5, #0]
 800fa14:	1c5a      	adds	r2, r3, #1
 800fa16:	602a      	str	r2, [r5, #0]
 800fa18:	7019      	strb	r1, [r3, #0]
 800fa1a:	3701      	adds	r7, #1
 800fa1c:	e7eb      	b.n	800f9f6 <__fputwc+0x24>
 800fa1e:	4632      	mov	r2, r6
 800fa20:	f105 035c 	add.w	r3, r5, #92	; 0x5c
 800fa24:	a901      	add	r1, sp, #4
 800fa26:	4640      	mov	r0, r8
 800fa28:	f000 f8ce 	bl	800fbc8 <_wcrtomb_r>
 800fa2c:	1c42      	adds	r2, r0, #1
 800fa2e:	4604      	mov	r4, r0
 800fa30:	d1de      	bne.n	800f9f0 <__fputwc+0x1e>
 800fa32:	89ab      	ldrh	r3, [r5, #12]
 800fa34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fa38:	81ab      	strh	r3, [r5, #12]
 800fa3a:	4606      	mov	r6, r0
 800fa3c:	4630      	mov	r0, r6
 800fa3e:	b003      	add	sp, #12
 800fa40:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fa44:	462a      	mov	r2, r5
 800fa46:	4640      	mov	r0, r8
 800fa48:	f000 f874 	bl	800fb34 <__swbuf_r>
 800fa4c:	1c43      	adds	r3, r0, #1
 800fa4e:	d1e4      	bne.n	800fa1a <__fputwc+0x48>
 800fa50:	4606      	mov	r6, r0
 800fa52:	e7f3      	b.n	800fa3c <__fputwc+0x6a>

0800fa54 <_fputwc_r>:
 800fa54:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800fa56:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800fa58:	4614      	mov	r4, r2
 800fa5a:	07da      	lsls	r2, r3, #31
 800fa5c:	4605      	mov	r5, r0
 800fa5e:	d407      	bmi.n	800fa70 <_fputwc_r+0x1c>
 800fa60:	89a3      	ldrh	r3, [r4, #12]
 800fa62:	059b      	lsls	r3, r3, #22
 800fa64:	d404      	bmi.n	800fa70 <_fputwc_r+0x1c>
 800fa66:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fa68:	9101      	str	r1, [sp, #4]
 800fa6a:	f7f9 ffcb 	bl	8009a04 <__retarget_lock_acquire_recursive>
 800fa6e:	9901      	ldr	r1, [sp, #4]
 800fa70:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fa74:	0498      	lsls	r0, r3, #18
 800fa76:	d406      	bmi.n	800fa86 <_fputwc_r+0x32>
 800fa78:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800fa7c:	81a3      	strh	r3, [r4, #12]
 800fa7e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800fa80:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800fa84:	6663      	str	r3, [r4, #100]	; 0x64
 800fa86:	4622      	mov	r2, r4
 800fa88:	4628      	mov	r0, r5
 800fa8a:	f7ff ffa2 	bl	800f9d2 <__fputwc>
 800fa8e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800fa90:	07da      	lsls	r2, r3, #31
 800fa92:	4605      	mov	r5, r0
 800fa94:	d405      	bmi.n	800faa2 <_fputwc_r+0x4e>
 800fa96:	89a3      	ldrh	r3, [r4, #12]
 800fa98:	059b      	lsls	r3, r3, #22
 800fa9a:	d402      	bmi.n	800faa2 <_fputwc_r+0x4e>
 800fa9c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fa9e:	f7f9 ffb2 	bl	8009a06 <__retarget_lock_release_recursive>
 800faa2:	4628      	mov	r0, r5
 800faa4:	b003      	add	sp, #12
 800faa6:	bd30      	pop	{r4, r5, pc}

0800faa8 <_raise_r>:
 800faa8:	291f      	cmp	r1, #31
 800faaa:	b538      	push	{r3, r4, r5, lr}
 800faac:	4604      	mov	r4, r0
 800faae:	460d      	mov	r5, r1
 800fab0:	d904      	bls.n	800fabc <_raise_r+0x14>
 800fab2:	2316      	movs	r3, #22
 800fab4:	6003      	str	r3, [r0, #0]
 800fab6:	f04f 30ff 	mov.w	r0, #4294967295
 800faba:	bd38      	pop	{r3, r4, r5, pc}
 800fabc:	f8d0 22dc 	ldr.w	r2, [r0, #732]	; 0x2dc
 800fac0:	b112      	cbz	r2, 800fac8 <_raise_r+0x20>
 800fac2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800fac6:	b94b      	cbnz	r3, 800fadc <_raise_r+0x34>
 800fac8:	4620      	mov	r0, r4
 800faca:	f000 f831 	bl	800fb30 <_getpid_r>
 800face:	462a      	mov	r2, r5
 800fad0:	4601      	mov	r1, r0
 800fad2:	4620      	mov	r0, r4
 800fad4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fad8:	f000 b818 	b.w	800fb0c <_kill_r>
 800fadc:	2b01      	cmp	r3, #1
 800fade:	d00a      	beq.n	800faf6 <_raise_r+0x4e>
 800fae0:	1c59      	adds	r1, r3, #1
 800fae2:	d103      	bne.n	800faec <_raise_r+0x44>
 800fae4:	2316      	movs	r3, #22
 800fae6:	6003      	str	r3, [r0, #0]
 800fae8:	2001      	movs	r0, #1
 800faea:	e7e6      	b.n	800faba <_raise_r+0x12>
 800faec:	2400      	movs	r4, #0
 800faee:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800faf2:	4628      	mov	r0, r5
 800faf4:	4798      	blx	r3
 800faf6:	2000      	movs	r0, #0
 800faf8:	e7df      	b.n	800faba <_raise_r+0x12>
	...

0800fafc <raise>:
 800fafc:	4b02      	ldr	r3, [pc, #8]	; (800fb08 <raise+0xc>)
 800fafe:	4601      	mov	r1, r0
 800fb00:	6818      	ldr	r0, [r3, #0]
 800fb02:	f7ff bfd1 	b.w	800faa8 <_raise_r>
 800fb06:	bf00      	nop
 800fb08:	200001f8 	.word	0x200001f8

0800fb0c <_kill_r>:
 800fb0c:	b538      	push	{r3, r4, r5, lr}
 800fb0e:	4d07      	ldr	r5, [pc, #28]	; (800fb2c <_kill_r+0x20>)
 800fb10:	2300      	movs	r3, #0
 800fb12:	4604      	mov	r4, r0
 800fb14:	4608      	mov	r0, r1
 800fb16:	4611      	mov	r1, r2
 800fb18:	602b      	str	r3, [r5, #0]
 800fb1a:	f7f4 f85f 	bl	8003bdc <_kill>
 800fb1e:	1c43      	adds	r3, r0, #1
 800fb20:	d102      	bne.n	800fb28 <_kill_r+0x1c>
 800fb22:	682b      	ldr	r3, [r5, #0]
 800fb24:	b103      	cbz	r3, 800fb28 <_kill_r+0x1c>
 800fb26:	6023      	str	r3, [r4, #0]
 800fb28:	bd38      	pop	{r3, r4, r5, pc}
 800fb2a:	bf00      	nop
 800fb2c:	20001770 	.word	0x20001770

0800fb30 <_getpid_r>:
 800fb30:	f7f4 b84c 	b.w	8003bcc <_getpid>

0800fb34 <__swbuf_r>:
 800fb34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fb36:	460e      	mov	r6, r1
 800fb38:	4614      	mov	r4, r2
 800fb3a:	4605      	mov	r5, r0
 800fb3c:	b118      	cbz	r0, 800fb46 <__swbuf_r+0x12>
 800fb3e:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800fb40:	b90b      	cbnz	r3, 800fb46 <__swbuf_r+0x12>
 800fb42:	f7f9 fda1 	bl	8009688 <__sinit>
 800fb46:	69a3      	ldr	r3, [r4, #24]
 800fb48:	60a3      	str	r3, [r4, #8]
 800fb4a:	89a3      	ldrh	r3, [r4, #12]
 800fb4c:	0719      	lsls	r1, r3, #28
 800fb4e:	d529      	bpl.n	800fba4 <__swbuf_r+0x70>
 800fb50:	6923      	ldr	r3, [r4, #16]
 800fb52:	b33b      	cbz	r3, 800fba4 <__swbuf_r+0x70>
 800fb54:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fb58:	b2f6      	uxtb	r6, r6
 800fb5a:	049a      	lsls	r2, r3, #18
 800fb5c:	4637      	mov	r7, r6
 800fb5e:	d52a      	bpl.n	800fbb6 <__swbuf_r+0x82>
 800fb60:	6823      	ldr	r3, [r4, #0]
 800fb62:	6920      	ldr	r0, [r4, #16]
 800fb64:	1a18      	subs	r0, r3, r0
 800fb66:	6963      	ldr	r3, [r4, #20]
 800fb68:	4283      	cmp	r3, r0
 800fb6a:	dc04      	bgt.n	800fb76 <__swbuf_r+0x42>
 800fb6c:	4621      	mov	r1, r4
 800fb6e:	4628      	mov	r0, r5
 800fb70:	f7fd ff48 	bl	800da04 <_fflush_r>
 800fb74:	b9e0      	cbnz	r0, 800fbb0 <__swbuf_r+0x7c>
 800fb76:	68a3      	ldr	r3, [r4, #8]
 800fb78:	3b01      	subs	r3, #1
 800fb7a:	60a3      	str	r3, [r4, #8]
 800fb7c:	6823      	ldr	r3, [r4, #0]
 800fb7e:	1c5a      	adds	r2, r3, #1
 800fb80:	6022      	str	r2, [r4, #0]
 800fb82:	701e      	strb	r6, [r3, #0]
 800fb84:	6962      	ldr	r2, [r4, #20]
 800fb86:	1c43      	adds	r3, r0, #1
 800fb88:	429a      	cmp	r2, r3
 800fb8a:	d004      	beq.n	800fb96 <__swbuf_r+0x62>
 800fb8c:	89a3      	ldrh	r3, [r4, #12]
 800fb8e:	07db      	lsls	r3, r3, #31
 800fb90:	d506      	bpl.n	800fba0 <__swbuf_r+0x6c>
 800fb92:	2e0a      	cmp	r6, #10
 800fb94:	d104      	bne.n	800fba0 <__swbuf_r+0x6c>
 800fb96:	4621      	mov	r1, r4
 800fb98:	4628      	mov	r0, r5
 800fb9a:	f7fd ff33 	bl	800da04 <_fflush_r>
 800fb9e:	b938      	cbnz	r0, 800fbb0 <__swbuf_r+0x7c>
 800fba0:	4638      	mov	r0, r7
 800fba2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fba4:	4621      	mov	r1, r4
 800fba6:	4628      	mov	r0, r5
 800fba8:	f7fc ff4e 	bl	800ca48 <__swsetup_r>
 800fbac:	2800      	cmp	r0, #0
 800fbae:	d0d1      	beq.n	800fb54 <__swbuf_r+0x20>
 800fbb0:	f04f 37ff 	mov.w	r7, #4294967295
 800fbb4:	e7f4      	b.n	800fba0 <__swbuf_r+0x6c>
 800fbb6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800fbba:	81a3      	strh	r3, [r4, #12]
 800fbbc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800fbbe:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800fbc2:	6663      	str	r3, [r4, #100]	; 0x64
 800fbc4:	e7cc      	b.n	800fb60 <__swbuf_r+0x2c>
	...

0800fbc8 <_wcrtomb_r>:
 800fbc8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fbca:	4c09      	ldr	r4, [pc, #36]	; (800fbf0 <_wcrtomb_r+0x28>)
 800fbcc:	b085      	sub	sp, #20
 800fbce:	f8d4 70e0 	ldr.w	r7, [r4, #224]	; 0xe0
 800fbd2:	4605      	mov	r5, r0
 800fbd4:	461e      	mov	r6, r3
 800fbd6:	b909      	cbnz	r1, 800fbdc <_wcrtomb_r+0x14>
 800fbd8:	460a      	mov	r2, r1
 800fbda:	a901      	add	r1, sp, #4
 800fbdc:	47b8      	blx	r7
 800fbde:	1c43      	adds	r3, r0, #1
 800fbe0:	bf01      	itttt	eq
 800fbe2:	2300      	moveq	r3, #0
 800fbe4:	6033      	streq	r3, [r6, #0]
 800fbe6:	238a      	moveq	r3, #138	; 0x8a
 800fbe8:	602b      	streq	r3, [r5, #0]
 800fbea:	b005      	add	sp, #20
 800fbec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fbee:	bf00      	nop
 800fbf0:	2000062c 	.word	0x2000062c

0800fbf4 <_init>:
 800fbf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fbf6:	bf00      	nop
 800fbf8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fbfa:	bc08      	pop	{r3}
 800fbfc:	469e      	mov	lr, r3
 800fbfe:	4770      	bx	lr

0800fc00 <_fini>:
 800fc00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fc02:	bf00      	nop
 800fc04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fc06:	bc08      	pop	{r3}
 800fc08:	469e      	mov	lr, r3
 800fc0a:	4770      	bx	lr
