#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat May  4 18:14:26 2019
# Process ID: 9936
# Current directory: C:/Users/c18560/Documents/Carem/DYV/DV_GIT/UART/UART_VIVADO/UART_VIVADO.runs/synth_1
# Command line: vivado.exe -log TOP_uart.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_uart.tcl
# Log file: C:/Users/c18560/Documents/Carem/DYV/DV_GIT/UART/UART_VIVADO/UART_VIVADO.runs/synth_1/TOP_uart.vds
# Journal file: C:/Users/c18560/Documents/Carem/DYV/DV_GIT/UART/UART_VIVADO/UART_VIVADO.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TOP_uart.tcl -notrace
Command: synth_design -top TOP_uart -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6348 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 434.703 ; gain = 97.938
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP_uart' [C:/Users/c18560/Documents/Carem/DYV/DV_GIT/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/TOP_uart.sv:2]
	Parameter BAUDRATE bound to: 1085 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/c18560/Documents/Carem/DYV/DV_GIT/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/uart_rx.sv:4]
	Parameter BAUDRATE bound to: 1085 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/c18560/Documents/Carem/DYV/DV_GIT/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/register.sv:4]
	Parameter SDW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (1#1) [C:/Users/c18560/Documents/Carem/DYV/DV_GIT/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/register.sv:4]
INFO: [Synth 8-6157] synthesizing module 'baudgen_rx' [C:/Users/c18560/Documents/Carem/DYV/DV_GIT/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/baudgen_rx.sv:4]
	Parameter BAUDRATE bound to: 1085 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'baudgen_rx' (2#1) [C:/Users/c18560/Documents/Carem/DYV/DV_GIT/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/baudgen_rx.sv:4]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/c18560/Documents/Carem/DYV/DV_GIT/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/counter.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'counter' (3#1) [C:/Users/c18560/Documents/Carem/DYV/DV_GIT/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/counter.sv:4]
INFO: [Synth 8-6157] synthesizing module 'sipo' [C:/Users/c18560/Documents/Carem/DYV/DV_GIT/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/sipo.sv:4]
	Parameter SDW bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sipo' (4#1) [C:/Users/c18560/Documents/Carem/DYV/DV_GIT/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/sipo.sv:4]
INFO: [Synth 8-6157] synthesizing module 'register_en' [C:/Users/c18560/Documents/Carem/DYV/DV_GIT/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/register_en.sv:4]
	Parameter SDW bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_en' (5#1) [C:/Users/c18560/Documents/Carem/DYV/DV_GIT/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/register_en.sv:4]
INFO: [Synth 8-6157] synthesizing module 'control_rx' [C:/Users/c18560/Documents/Carem/DYV/DV_GIT/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/control_rx.sv:4]
INFO: [Synth 8-226] default block is never used [C:/Users/c18560/Documents/Carem/DYV/DV_GIT/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/control_rx.sv:55]
INFO: [Synth 8-226] default block is never used [C:/Users/c18560/Documents/Carem/DYV/DV_GIT/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/control_rx.sv:94]
INFO: [Synth 8-6155] done synthesizing module 'control_rx' (6#1) [C:/Users/c18560/Documents/Carem/DYV/DV_GIT/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/control_rx.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (7#1) [C:/Users/c18560/Documents/Carem/DYV/DV_GIT/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/uart_rx.sv:4]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/c18560/Documents/Carem/DYV/DV_GIT/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/uart_tx.sv:2]
	Parameter BAUDRATE bound to: 1085 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shifter' [C:/Users/c18560/Documents/Carem/DYV/DV_GIT/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/shifter.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'shifter' (8#1) [C:/Users/c18560/Documents/Carem/DYV/DV_GIT/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/shifter.sv:4]
INFO: [Synth 8-6157] synthesizing module 'baudgen_tx' [C:/Users/c18560/Documents/Carem/DYV/DV_GIT/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/baudgen_tx.sv:4]
	Parameter BAUDRATE bound to: 1085 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'baudgen_tx' (9#1) [C:/Users/c18560/Documents/Carem/DYV/DV_GIT/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/baudgen_tx.sv:4]
INFO: [Synth 8-6157] synthesizing module 'control_tx' [C:/Users/c18560/Documents/Carem/DYV/DV_GIT/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/control_tx.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'control_tx' (10#1) [C:/Users/c18560/Documents/Carem/DYV/DV_GIT/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/control_tx.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (11#1) [C:/Users/c18560/Documents/Carem/DYV/DV_GIT/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/uart_tx.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'TOP_uart' (12#1) [C:/Users/c18560/Documents/Carem/DYV/DV_GIT/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/TOP_uart.sv:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 490.836 ; gain = 154.070
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 490.836 ; gain = 154.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 490.836 ; gain = 154.070
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/c18560/Documents/Carem/DYV/DV_GIT/UART/UART_VIVADO/UART_VIVADO.srcs/constrs_1/imports/PYNQ/pynq-z2_v1.0.xdc]
Finished Parsing XDC File [C:/Users/c18560/Documents/Carem/DYV/DV_GIT/UART/UART_VIVADO/UART_VIVADO.srcs/constrs_1/imports/PYNQ/pynq-z2_v1.0.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/c18560/Documents/Carem/DYV/DV_GIT/UART/UART_VIVADO/UART_VIVADO.srcs/constrs_1/imports/PYNQ/pynq-z2_v1.0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_uart_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_uart_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 853.250 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 853.254 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 853.254 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 853.254 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 853.254 ; gain = 516.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 853.254 ; gain = 516.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 853.254 ; gain = 516.488
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'control_rx'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rcv" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "load" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clear" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bauden" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'control_tx'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ready" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "load" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bauden" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
                    RECV |                             0010 |                               01
                    LOAD |                             0100 |                               10
                   READY |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'control_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 IDLE_TX |                              001 |                               00
                   START |                              010 |                               01
                   TRANS |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'control_tx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 853.254 ; gain = 516.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 5     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module register 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module baudgen_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sipo 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module register_en 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module control_rx 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module shifter 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module baudgen_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module control_tx 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 853.254 ; gain = 516.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 853.254 ; gain = 516.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 866.594 ; gain = 529.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 867.742 ; gain = 530.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 867.742 ; gain = 530.977
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 867.742 ; gain = 530.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 867.742 ; gain = 530.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 867.742 ; gain = 530.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 867.742 ; gain = 530.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 867.742 ; gain = 530.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |    10|
|4     |LUT3 |    15|
|5     |LUT4 |    10|
|6     |LUT5 |    16|
|7     |LUT6 |    14|
|8     |FDCE |    51|
|9     |FDPE |    12|
|10    |FDRE |    11|
|11    |IBUF |     3|
|12    |OBUF |     1|
+------+-----+------+

Report Instance Areas: 
+------+--------------+--------------+------+
|      |Instance      |Module        |Cells |
+------+--------------+--------------+------+
|1     |top           |              |   145|
|2     |  RX0         |uart_rx       |    64|
|3     |    CONTROL   |control_rx    |     7|
|4     |    COUNT     |counter_0     |     8|
|5     |    REG_DATA  |register_en_1 |     8|
|6     |    REG_RX    |register_2    |     1|
|7     |    SIPO_DATA |sipo          |     9|
|8     |    baudgen0  |baudgen_rx    |    31|
|9     |  TX0         |uart_tx       |    76|
|10    |    BAUD0     |baudgen_tx    |    30|
|11    |    CONTROL   |control_tx    |    10|
|12    |    COUNT     |counter       |     8|
|13    |    REG_DATA  |register_en   |    16|
|14    |    REG_RX    |register      |     1|
|15    |    SHIFTER   |shifter       |    11|
+------+--------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 867.742 ; gain = 530.977
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 867.742 ; gain = 168.559
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 867.742 ; gain = 530.977
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 871.121 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 871.121 ; gain = 547.371
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 871.121 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/c18560/Documents/Carem/DYV/DV_GIT/UART/UART_VIVADO/UART_VIVADO.runs/synth_1/TOP_uart.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_uart_utilization_synth.rpt -pb TOP_uart_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May  4 18:15:02 2019...
