$date
	Wed Mar 26 14:17:52 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! out_mux $end
$var wire 1 " out_xnor $end
$var wire 1 # out_xor $end
$var reg 1 $ in_a $end
$var reg 1 % in_b $end
$var reg 1 & sel $end
$var integer 32 ' seed [31:0] $end
$scope module m1 $end
$var wire 1 $ in_1 $end
$var wire 1 % in_2 $end
$var wire 1 ! out $end
$var wire 1 & sel $end
$var wire 1 ( sel_n $end
$upscope $end
$scope module xnor1 $end
$var wire 1 ) gnd $end
$var wire 1 $ in_1 $end
$var wire 1 * in_1_n $end
$var wire 1 % in_2 $end
$var wire 1 + in_2_n $end
$var wire 1 " out $end
$var wire 1 , vdd $end
$upscope $end
$scope module xor1 $end
$var wire 1 - gnd $end
$var wire 1 $ in_1 $end
$var wire 1 . in_1_n $end
$var wire 1 % in_2 $end
$var wire 1 / in_2_n $end
$var wire 1 # out $end
$var wire 1 0 vdd $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 1 i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 1
10
1/
1.
0-
1,
1+
1*
0)
x(
b11000011110100100110000111010101 '
x&
0%
0$
0#
1"
x!
$end
#10000
0(
0+
0/
1"
0*
0.
1&
1%
1!
0#
1$
b1 1
#20000
b10 1
#30000
1*
1#
1.
0"
0$
b11 1
#40000
b100 1
#50000
1(
0!
0&
b101 1
#60000
0(
1+
1/
0*
1#
0.
1&
0%
0!
0"
1$
b110 1
#70000
b111 1
#80000
1(
1"
1*
1.
0&
0#
0$
b1000 1
#90000
0(
0"
0*
0.
1&
0!
1#
1$
b1001 1
#100000
0+
0/
1!
1"
0#
1%
b1010 1
#110000
1(
1+
1/
1*
0#
1.
0&
0!
0%
1"
0$
b1011 1
#120000
0+
0/
0"
1#
1%
b1100 1
#130000
0(
0*
0#
0.
1&
1!
1"
1$
b1101 1
#140000
1(
0&
b1110 1
#150000
0(
1*
1#
1.
1&
1!
0"
0$
b1111 1
#160000
1(
1+
1/
0*
1#
0.
0&
1!
0%
0"
1$
b10000 1
#170000
1"
1*
1.
0!
0#
0$
b10001 1
#180000
0"
0*
0.
1!
1#
1$
b10010 1
#190000
0+
0/
1"
0#
1%
b10011 1
#200000
1+
1/
1*
0#
1.
0%
0!
1"
0$
b10100 1
#210000
b10101 1
