

================================================================
== Vivado HLS Report for 'distPoints_fix'
================================================================
* Date:           Sun Jul  9 17:28:04 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Lab_4
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.927|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   25|   25|   25|   25|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.45>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%y2_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %y2_V)"   --->   Operation 27 'read' 'y2_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%x2_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x2_V)"   --->   Operation 28 'read' 'x2_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%y1_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %y1_V)"   --->   Operation 29 'read' 'y1_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%x1_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x1_V)"   --->   Operation 30 'read' 'x1_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp = sext i16 %x2_V_read to i17" [Lab_4/core.cpp:16]   --->   Operation 31 'sext' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_1 = sext i16 %x1_V_read to i17" [Lab_4/core.cpp:16]   --->   Operation 32 'sext' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (2.07ns)   --->   "%r_V = sub i17 %tmp, %tmp_1" [Lab_4/core.cpp:16]   --->   Operation 33 'sub' 'r_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_5 = sext i16 %y2_V_read to i17" [Lab_4/core.cpp:16]   --->   Operation 34 'sext' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_6 = sext i16 %y1_V_read to i17" [Lab_4/core.cpp:16]   --->   Operation 35 'sext' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (2.07ns)   --->   "%r_V_1 = sub i17 %tmp_5, %tmp_6" [Lab_4/core.cpp:16]   --->   Operation 36 'sub' 'r_V_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%OP1_V_1 = sext i17 %r_V_1 to i34" [Lab_4/core.cpp:16]   --->   Operation 37 'sext' 'OP1_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (6.38ns)   --->   "%p_Val2_1 = mul nsw i34 %OP1_V_1, %OP1_V_1" [Lab_4/core.cpp:16]   --->   Operation 38 'mul' 'p_Val2_1' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 9.92>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%OP1_V = sext i17 %r_V to i34" [Lab_4/core.cpp:16]   --->   Operation 39 'sext' 'OP1_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (3.36ns)   --->   "%p_Val2_s = mul nsw i34 %OP1_V, %OP1_V" [Lab_4/core.cpp:16]   --->   Operation 40 'mul' 'p_Val2_s' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 41 [1/1] (3.02ns)   --->   "%p_Val2_2 = add i34 %p_Val2_1, %p_Val2_s" [Lab_4/core.cpp:16]   --->   Operation 41 'add' 'p_Val2_2' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 42 [1/1] (2.48ns)   --->   "%tmp_3 = icmp eq i34 %p_Val2_2, 0" [Lab_4/core.cpp:16]   --->   Operation 42 'icmp' 'tmp_3' <Predicate = true> <Delay = 2.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%is_neg = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_2, i32 33)" [Lab_4/core.cpp:16]   --->   Operation 43 'bitselect' 'is_neg' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (2.63ns)   --->   "%tmp_7 = sub i34 0, %p_Val2_2" [Lab_4/core.cpp:16]   --->   Operation 44 'sub' 'tmp_7' <Predicate = true> <Delay = 2.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.91ns)   --->   "%p_Val2_4 = select i1 %is_neg, i34 %tmp_7, i34 %p_Val2_2" [Lab_4/core.cpp:16]   --->   Operation 45 'select' 'p_Val2_4' <Predicate = true> <Delay = 0.91> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.61>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%p_Val2_4_cast = sext i34 %p_Val2_4 to i35" [Lab_4/core.cpp:16]   --->   Operation 46 'sext' 'p_Val2_4_cast' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%p_Result_s = call i35 @llvm.part.select.i35(i35 %p_Val2_4_cast, i32 34, i32 0) nounwind" [Lab_4/core.cpp:16]   --->   Operation 47 'partselect' 'p_Result_s' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%p_Result_1 = call i64 @_ssdm_op_BitConcatenate.i64.i29.i35(i29 -1, i35 %p_Result_s)" [Lab_4/core.cpp:16]   --->   Operation 48 'bitconcatenate' 'p_Result_1' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (4.06ns)   --->   "%tmp_8 = call i64 @llvm.cttz.i64(i64 %p_Result_1, i1 true) nounwind" [Lab_4/core.cpp:16]   --->   Operation 49 'cttz' 'tmp_8' <Predicate = (!tmp_3)> <Delay = 4.06> <Core = "CTTZ">   --->   Core 60 'CTTZ' <Latency = 0> <II = 1> <Delay = 4.06> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%num_zeros = trunc i64 %tmp_8 to i32" [Lab_4/core.cpp:16]   --->   Operation 50 'trunc' 'num_zeros' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (2.55ns)   --->   "%msb_idx = sub nsw i32 34, %num_zeros" [Lab_4/core.cpp:16]   --->   Operation 51 'sub' 'msb_idx' <Predicate = (!tmp_3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_9 = trunc i32 %msb_idx to i31" [Lab_4/core.cpp:16]   --->   Operation 52 'trunc' 'tmp_9' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %msb_idx, i32 31)" [Lab_4/core.cpp:16]   --->   Operation 53 'bitselect' 'tmp_11' <Predicate = (!tmp_3)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.72>
ST_4 : Operation 54 [1/1] (0.73ns)   --->   "%msb_idx_1 = select i1 %tmp_11, i31 0, i31 %tmp_9" [Lab_4/core.cpp:16]   --->   Operation 54 'select' 'msb_idx_1' <Predicate = (!tmp_3)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%msb_idx_1_cast = zext i31 %msb_idx_1 to i32" [Lab_4/core.cpp:16]   --->   Operation 55 'zext' 'msb_idx_1_cast' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_20 = call i26 @_ssdm_op_PartSelect.i26.i31.i32.i32(i31 %msb_idx_1, i32 5, i32 30)" [Lab_4/core.cpp:16]   --->   Operation 56 'partselect' 'tmp_20' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (2.45ns)   --->   "%icmp = icmp eq i26 %tmp_20, 0" [Lab_4/core.cpp:16]   --->   Operation 57 'icmp' 'icmp' <Predicate = (!tmp_3)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_3)   --->   "%tmp32_V = trunc i34 %p_Val2_4 to i32" [Lab_4/core.cpp:16]   --->   Operation 58 'trunc' 'tmp32_V' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (2.52ns)   --->   "%tmp_s = sub nsw i32 31, %msb_idx_1_cast" [Lab_4/core.cpp:16]   --->   Operation 59 'sub' 'tmp_s' <Predicate = (!tmp_3)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_3)   --->   "%tmp32_V_1 = shl i32 %tmp32_V, %tmp_s" [Lab_4/core.cpp:16]   --->   Operation 60 'shl' 'tmp32_V_1' <Predicate = (!tmp_3)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_25 = trunc i31 %msb_idx_1 to i6" [Lab_4/core.cpp:16]   --->   Operation 61 'trunc' 'tmp_25' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.82ns)   --->   "%tmp_29 = add i6 -31, %tmp_25" [Lab_4/core.cpp:16]   --->   Operation 62 'add' 'tmp_29' <Predicate = (!tmp_3)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_3)   --->   "%tmp_30 = zext i6 %tmp_29 to i35" [Lab_4/core.cpp:16]   --->   Operation 63 'zext' 'tmp_30' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_3)   --->   "%tmp_31 = lshr i35 %p_Val2_4_cast, %tmp_30" [Lab_4/core.cpp:16]   --->   Operation 64 'lshr' 'tmp_31' <Predicate = (!tmp_3)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_3)   --->   "%tmp32_V_2 = trunc i35 %tmp_31 to i32" [Lab_4/core.cpp:16]   --->   Operation 65 'trunc' 'tmp32_V_2' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (4.47ns) (out node of the LUT)   --->   "%tmp32_V_3 = select i1 %icmp, i32 %tmp32_V_1, i32 %tmp32_V_2" [Lab_4/core.cpp:16]   --->   Operation 66 'select' 'tmp32_V_3' <Predicate = (!tmp_3)> <Delay = 4.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.41>
ST_5 : Operation 67 [6/6] (6.41ns)   --->   "%f_1 = uitofp i32 %tmp32_V_3 to float" [Lab_4/core.cpp:16]   --->   Operation 67 'uitofp' 'f_1' <Predicate = (!tmp_3)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.41>
ST_6 : Operation 68 [5/6] (6.41ns)   --->   "%f_1 = uitofp i32 %tmp32_V_3 to float" [Lab_4/core.cpp:16]   --->   Operation 68 'uitofp' 'f_1' <Predicate = (!tmp_3)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.41>
ST_7 : Operation 69 [4/6] (6.41ns)   --->   "%f_1 = uitofp i32 %tmp32_V_3 to float" [Lab_4/core.cpp:16]   --->   Operation 69 'uitofp' 'f_1' <Predicate = (!tmp_3)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.41>
ST_8 : Operation 70 [3/6] (6.41ns)   --->   "%f_1 = uitofp i32 %tmp32_V_3 to float" [Lab_4/core.cpp:16]   --->   Operation 70 'uitofp' 'f_1' <Predicate = (!tmp_3)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.41>
ST_9 : Operation 71 [2/6] (6.41ns)   --->   "%f_1 = uitofp i32 %tmp32_V_3 to float" [Lab_4/core.cpp:16]   --->   Operation 71 'uitofp' 'f_1' <Predicate = (!tmp_3)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.96>
ST_10 : Operation 72 [1/6] (6.41ns)   --->   "%f_1 = uitofp i32 %tmp32_V_3 to float" [Lab_4/core.cpp:16]   --->   Operation 72 'uitofp' 'f_1' <Predicate = (!tmp_3)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%tmp32_V_6 = bitcast float %f_1 to i32" [Lab_4/core.cpp:16]   --->   Operation 73 'bitcast' 'tmp32_V_6' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%p_Result_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V_6, i32 23, i32 30)" [Lab_4/core.cpp:16]   --->   Operation 74 'partselect' 'p_Result_4' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (1.55ns)   --->   "%tmp_2 = icmp ne i8 %p_Result_4, -98" [Lab_4/core.cpp:16]   --->   Operation 75 'icmp' 'tmp_2' <Predicate = (!tmp_3)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.61>
ST_11 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1_trunc)   --->   "%tmp_33 = trunc i32 %msb_idx to i8" [Lab_4/core.cpp:16]   --->   Operation 76 'trunc' 'tmp_33' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_11 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1_trunc)   --->   "%tmp24_cast_cast = select i1 %tmp_2, i8 106, i8 105" [Lab_4/core.cpp:16]   --->   Operation 77 'select' 'tmp24_cast_cast' <Predicate = (!tmp_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 78 [1/1] (1.91ns) (out node of the LUT)   --->   "%p_Repl2_1_trunc = add i8 %tmp24_cast_cast, %tmp_33" [Lab_4/core.cpp:16]   --->   Operation 78 'add' 'p_Repl2_1_trunc' <Predicate = (!tmp_3)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_4 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %is_neg, i8 %p_Repl2_1_trunc)" [Lab_4/core.cpp:16]   --->   Operation 79 'bitconcatenate' 'tmp_4' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%p_Result_2 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V_6, i9 %tmp_4, i32 23, i32 31)" [Lab_4/core.cpp:16]   --->   Operation 80 'partset' 'p_Result_2' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%f = bitcast i32 %p_Result_2 to float" [Lab_4/core.cpp:16]   --->   Operation 81 'bitcast' 'f' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_11 : Operation 82 [1/1] (0.69ns)   --->   "%temp = select i1 %tmp_3, float 0.000000e+00, float %f" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:5->Lab_4/core.cpp:17]   --->   Operation 82 'select' 'temp' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.12>
ST_12 : Operation 83 [12/12] (8.12ns)   --->   "%v_assign = call float @llvm.sqrt.f32(float %temp) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:6->Lab_4/core.cpp:17]   --->   Operation 83 'fsqrt' 'v_assign' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 102 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.12>
ST_13 : Operation 84 [11/12] (8.12ns)   --->   "%v_assign = call float @llvm.sqrt.f32(float %temp) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:6->Lab_4/core.cpp:17]   --->   Operation 84 'fsqrt' 'v_assign' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 102 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.12>
ST_14 : Operation 85 [10/12] (8.12ns)   --->   "%v_assign = call float @llvm.sqrt.f32(float %temp) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:6->Lab_4/core.cpp:17]   --->   Operation 85 'fsqrt' 'v_assign' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 102 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.12>
ST_15 : Operation 86 [9/12] (8.12ns)   --->   "%v_assign = call float @llvm.sqrt.f32(float %temp) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:6->Lab_4/core.cpp:17]   --->   Operation 86 'fsqrt' 'v_assign' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 102 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.12>
ST_16 : Operation 87 [8/12] (8.12ns)   --->   "%v_assign = call float @llvm.sqrt.f32(float %temp) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:6->Lab_4/core.cpp:17]   --->   Operation 87 'fsqrt' 'v_assign' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 102 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 8.12>
ST_17 : Operation 88 [7/12] (8.12ns)   --->   "%v_assign = call float @llvm.sqrt.f32(float %temp) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:6->Lab_4/core.cpp:17]   --->   Operation 88 'fsqrt' 'v_assign' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 102 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 8.12>
ST_18 : Operation 89 [6/12] (8.12ns)   --->   "%v_assign = call float @llvm.sqrt.f32(float %temp) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:6->Lab_4/core.cpp:17]   --->   Operation 89 'fsqrt' 'v_assign' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 102 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 8.12>
ST_19 : Operation 90 [5/12] (8.12ns)   --->   "%v_assign = call float @llvm.sqrt.f32(float %temp) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:6->Lab_4/core.cpp:17]   --->   Operation 90 'fsqrt' 'v_assign' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 102 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 19> <Delay = 8.12>
ST_20 : Operation 91 [4/12] (8.12ns)   --->   "%v_assign = call float @llvm.sqrt.f32(float %temp) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:6->Lab_4/core.cpp:17]   --->   Operation 91 'fsqrt' 'v_assign' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 102 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 20> <Delay = 8.12>
ST_21 : Operation 92 [3/12] (8.12ns)   --->   "%v_assign = call float @llvm.sqrt.f32(float %temp) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:6->Lab_4/core.cpp:17]   --->   Operation 92 'fsqrt' 'v_assign' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 102 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 21> <Delay = 8.12>
ST_22 : Operation 93 [2/12] (8.12ns)   --->   "%v_assign = call float @llvm.sqrt.f32(float %temp) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:6->Lab_4/core.cpp:17]   --->   Operation 93 'fsqrt' 'v_assign' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 102 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 22> <Delay = 8.12>
ST_23 : Operation 94 [1/12] (8.12ns)   --->   "%v_assign = call float @llvm.sqrt.f32(float %temp) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:6->Lab_4/core.cpp:17]   --->   Operation 94 'fsqrt' 'v_assign' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 102 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 23> <Delay = 8.33>
ST_24 : Operation 95 [1/1] (5.54ns)   --->   "%d_assign = fpext float %v_assign to double" [Lab_4/core.cpp:17]   --->   Operation 95 'fpext' 'd_assign' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 96 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign to i64" [Lab_4/core.cpp:17]   --->   Operation 96 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_34 = trunc i64 %ireg_V to i63" [Lab_4/core.cpp:17]   --->   Operation 97 'trunc' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 98 [1/1] (0.00ns)   --->   "%isneg = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [Lab_4/core.cpp:17]   --->   Operation 98 'bitselect' 'isneg' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 99 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [Lab_4/core.cpp:17]   --->   Operation 99 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_36 = trunc i64 %ireg_V to i52" [Lab_4/core.cpp:17]   --->   Operation 100 'trunc' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 101 [1/1] (2.78ns)   --->   "%tmp_13 = icmp eq i63 %tmp_34, 0" [Lab_4/core.cpp:17]   --->   Operation 101 'icmp' 'tmp_13' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.78>
ST_25 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_10 = zext i11 %exp_tmp_V to i12" [Lab_4/core.cpp:17]   --->   Operation 102 'zext' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_12 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_36)" [Lab_4/core.cpp:17]   --->   Operation 103 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 104 [1/1] (0.00ns)   --->   "%p_Result_3 = zext i53 %tmp_12 to i54" [Lab_4/core.cpp:17]   --->   Operation 104 'zext' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 105 [1/1] (3.23ns)   --->   "%man_V_1 = sub i54 0, %p_Result_3" [Lab_4/core.cpp:17]   --->   Operation 105 'sub' 'man_V_1' <Predicate = (isneg)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 106 [1/1] (0.94ns)   --->   "%man_V_2 = select i1 %isneg, i54 %man_V_1, i54 %p_Result_3" [Lab_4/core.cpp:17]   --->   Operation 106 'select' 'man_V_2' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 107 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, %tmp_10" [Lab_4/core.cpp:17]   --->   Operation 107 'sub' 'F2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 108 [1/1] (1.99ns)   --->   "%tmp_14 = icmp sgt i12 %F2, 11" [Lab_4/core.cpp:17]   --->   Operation 108 'icmp' 'tmp_14' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 109 [1/1] (1.54ns)   --->   "%tmp_15 = add i12 -11, %F2" [Lab_4/core.cpp:17]   --->   Operation 109 'add' 'tmp_15' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 110 [1/1] (1.54ns)   --->   "%tmp_16 = sub i12 11, %F2" [Lab_4/core.cpp:17]   --->   Operation 110 'sub' 'tmp_16' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 111 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %tmp_14, i12 %tmp_15, i12 %tmp_16" [Lab_4/core.cpp:17]   --->   Operation 111 'select' 'sh_amt' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 112 [1/1] (1.99ns)   --->   "%tmp_17 = icmp eq i12 %F2, 11" [Lab_4/core.cpp:17]   --->   Operation 112 'icmp' 'tmp_17' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_37 = trunc i54 %man_V_2 to i16" [Lab_4/core.cpp:17]   --->   Operation 113 'trunc' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_38 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt, i32 4, i32 11)" [Lab_4/core.cpp:17]   --->   Operation 114 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 115 [1/1] (1.55ns)   --->   "%icmp9 = icmp eq i8 %tmp_38, 0" [Lab_4/core.cpp:17]   --->   Operation 115 'icmp' 'icmp9' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.37>
ST_26 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 0), !map !96"   --->   Operation 116 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %x1_V), !map !102"   --->   Operation 117 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %y1_V), !map !106"   --->   Operation 118 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %x2_V), !map !110"   --->   Operation 119 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %y2_V), !map !114"   --->   Operation 120 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @distPoints_fix_str) nounwind"   --->   Operation 121 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 122 [1/1] (0.00ns)   --->   "%sh_amt_cast = sext i12 %sh_amt to i32" [Lab_4/core.cpp:17]   --->   Operation 122 'sext' 'sh_amt_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 123 [1/1] (1.99ns)   --->   "%tmp_18 = icmp ult i12 %sh_amt, 54" [Lab_4/core.cpp:17]   --->   Operation 123 'icmp' 'tmp_18' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_19 = zext i32 %sh_amt_cast to i54" [Lab_4/core.cpp:17]   --->   Operation 124 'zext' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_21 = ashr i54 %man_V_2, %tmp_19" [Lab_4/core.cpp:17]   --->   Operation 125 'ashr' 'tmp_21' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_39 = trunc i54 %tmp_21 to i16" [Lab_4/core.cpp:17]   --->   Operation 126 'trunc' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node newSel1)   --->   "%tmp_22 = select i1 %isneg, i16 -1, i16 0" [Lab_4/core.cpp:17]   --->   Operation 127 'select' 'tmp_22' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_23 = sext i16 %tmp_37 to i32" [Lab_4/core.cpp:17]   --->   Operation 128 'sext' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_24 = shl i32 %tmp_23, %sh_amt_cast" [Lab_4/core.cpp:17]   --->   Operation 129 'shl' 'tmp_24' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_40 = trunc i32 %tmp_24 to i16" [Lab_4/core.cpp:17]   --->   Operation 130 'trunc' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node or_cond2)   --->   "%sel_tmp1 = xor i1 %tmp_13, true" [Lab_4/core.cpp:17]   --->   Operation 131 'xor' 'sel_tmp1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node or_cond2)   --->   "%sel_tmp2 = and i1 %tmp_17, %sel_tmp1" [Lab_4/core.cpp:17]   --->   Operation 132 'and' 'sel_tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 133 [1/1] (0.97ns)   --->   "%sel_tmp6_demorgan = or i1 %tmp_13, %tmp_17" [Lab_4/core.cpp:17]   --->   Operation 133 'or' 'sel_tmp6_demorgan' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7)   --->   "%sel_tmp6 = xor i1 %sel_tmp6_demorgan, true" [Lab_4/core.cpp:17]   --->   Operation 134 'xor' 'sel_tmp6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 135 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp7 = and i1 %tmp_14, %sel_tmp6" [Lab_4/core.cpp:17]   --->   Operation 135 'and' 'sel_tmp7' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp9)   --->   "%sel_tmp8 = xor i1 %tmp_18, true" [Lab_4/core.cpp:17]   --->   Operation 136 'xor' 'sel_tmp8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 137 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp9 = and i1 %sel_tmp7, %sel_tmp8" [Lab_4/core.cpp:17]   --->   Operation 137 'and' 'sel_tmp9' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%sel_tmp = and i1 %sel_tmp7, %tmp_18" [Lab_4/core.cpp:17]   --->   Operation 138 'and' 'sel_tmp' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4)   --->   "%sel_tmp21_demorgan = or i1 %sel_tmp6_demorgan, %tmp_14" [Lab_4/core.cpp:17]   --->   Operation 139 'or' 'sel_tmp21_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4)   --->   "%sel_tmp3 = xor i1 %sel_tmp21_demorgan, true" [Lab_4/core.cpp:17]   --->   Operation 140 'xor' 'sel_tmp3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 141 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp4 = and i1 %icmp9, %sel_tmp3" [Lab_4/core.cpp:17]   --->   Operation 141 'and' 'sel_tmp4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 142 [1/1] (4.61ns) (out node of the LUT)   --->   "%newSel = select i1 %sel_tmp4, i16 %tmp_40, i16 %tmp_39" [Lab_4/core.cpp:17]   --->   Operation 142 'select' 'newSel' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 143 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond = or i1 %sel_tmp4, %sel_tmp" [Lab_4/core.cpp:17]   --->   Operation 143 'or' 'or_cond' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 144 [1/1] (0.99ns) (out node of the LUT)   --->   "%newSel1 = select i1 %sel_tmp9, i16 %tmp_22, i16 %tmp_37" [Lab_4/core.cpp:17]   --->   Operation 144 'select' 'newSel1' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node or_cond2)   --->   "%or_cond1 = or i1 %sel_tmp9, %sel_tmp2" [Lab_4/core.cpp:17]   --->   Operation 145 'or' 'or_cond1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node newSel3)   --->   "%newSel2 = select i1 %or_cond, i16 %newSel, i16 %newSel1" [Lab_4/core.cpp:17]   --->   Operation 146 'select' 'newSel2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 147 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond2 = or i1 %or_cond, %or_cond1" [Lab_4/core.cpp:17]   --->   Operation 147 'or' 'or_cond2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 148 [1/1] (0.80ns) (out node of the LUT)   --->   "%newSel3 = select i1 %or_cond2, i16 %newSel2, i16 0" [Lab_4/core.cpp:17]   --->   Operation 148 'select' 'newSel3' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 149 [1/1] (0.00ns)   --->   "ret i16 %newSel3" [Lab_4/core.cpp:17]   --->   Operation 149 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y2_V_read          (read          ) [ 000000000000000000000000000]
x2_V_read          (read          ) [ 000000000000000000000000000]
y1_V_read          (read          ) [ 000000000000000000000000000]
x1_V_read          (read          ) [ 000000000000000000000000000]
tmp                (sext          ) [ 000000000000000000000000000]
tmp_1              (sext          ) [ 000000000000000000000000000]
r_V                (sub           ) [ 001000000000000000000000000]
tmp_5              (sext          ) [ 000000000000000000000000000]
tmp_6              (sext          ) [ 000000000000000000000000000]
r_V_1              (sub           ) [ 000000000000000000000000000]
OP1_V_1            (sext          ) [ 000000000000000000000000000]
p_Val2_1           (mul           ) [ 001000000000000000000000000]
OP1_V              (sext          ) [ 000000000000000000000000000]
p_Val2_s           (mul           ) [ 000000000000000000000000000]
p_Val2_2           (add           ) [ 000000000000000000000000000]
tmp_3              (icmp          ) [ 000111111111000000000000000]
is_neg             (bitselect     ) [ 000111111111000000000000000]
tmp_7              (sub           ) [ 000000000000000000000000000]
p_Val2_4           (select        ) [ 000110000000000000000000000]
p_Val2_4_cast      (sext          ) [ 000010000000000000000000000]
p_Result_s         (partselect    ) [ 000000000000000000000000000]
p_Result_1         (bitconcatenate) [ 000000000000000000000000000]
tmp_8              (cttz          ) [ 000000000000000000000000000]
num_zeros          (trunc         ) [ 000000000000000000000000000]
msb_idx            (sub           ) [ 000011111111000000000000000]
tmp_9              (trunc         ) [ 000010000000000000000000000]
tmp_11             (bitselect     ) [ 000010000000000000000000000]
msb_idx_1          (select        ) [ 000000000000000000000000000]
msb_idx_1_cast     (zext          ) [ 000000000000000000000000000]
tmp_20             (partselect    ) [ 000000000000000000000000000]
icmp               (icmp          ) [ 000000000000000000000000000]
tmp32_V            (trunc         ) [ 000000000000000000000000000]
tmp_s              (sub           ) [ 000000000000000000000000000]
tmp32_V_1          (shl           ) [ 000000000000000000000000000]
tmp_25             (trunc         ) [ 000000000000000000000000000]
tmp_29             (add           ) [ 000000000000000000000000000]
tmp_30             (zext          ) [ 000000000000000000000000000]
tmp_31             (lshr          ) [ 000000000000000000000000000]
tmp32_V_2          (trunc         ) [ 000000000000000000000000000]
tmp32_V_3          (select        ) [ 000001111110000000000000000]
f_1                (uitofp        ) [ 000000000000000000000000000]
tmp32_V_6          (bitcast       ) [ 000000000001000000000000000]
p_Result_4         (partselect    ) [ 000000000000000000000000000]
tmp_2              (icmp          ) [ 000000000001000000000000000]
tmp_33             (trunc         ) [ 000000000000000000000000000]
tmp24_cast_cast    (select        ) [ 000000000000000000000000000]
p_Repl2_1_trunc    (add           ) [ 000000000000000000000000000]
tmp_4              (bitconcatenate) [ 000000000000000000000000000]
p_Result_2         (partset       ) [ 000000000000000000000000000]
f                  (bitcast       ) [ 000000000000000000000000000]
temp               (select        ) [ 000000000000111111111111000]
v_assign           (fsqrt         ) [ 000000000000000000000000100]
d_assign           (fpext         ) [ 000000000000000000000000000]
ireg_V             (bitcast       ) [ 000000000000000000000000000]
tmp_34             (trunc         ) [ 000000000000000000000000000]
isneg              (bitselect     ) [ 000000000000000000000000011]
exp_tmp_V          (partselect    ) [ 000000000000000000000000010]
tmp_36             (trunc         ) [ 000000000000000000000000010]
tmp_13             (icmp          ) [ 000000000000000000000000011]
tmp_10             (zext          ) [ 000000000000000000000000000]
tmp_12             (bitconcatenate) [ 000000000000000000000000000]
p_Result_3         (zext          ) [ 000000000000000000000000000]
man_V_1            (sub           ) [ 000000000000000000000000000]
man_V_2            (select        ) [ 000000000000000000000000001]
F2                 (sub           ) [ 000000000000000000000000000]
tmp_14             (icmp          ) [ 000000000000000000000000001]
tmp_15             (add           ) [ 000000000000000000000000000]
tmp_16             (sub           ) [ 000000000000000000000000000]
sh_amt             (select        ) [ 000000000000000000000000001]
tmp_17             (icmp          ) [ 000000000000000000000000001]
tmp_37             (trunc         ) [ 000000000000000000000000001]
tmp_38             (partselect    ) [ 000000000000000000000000000]
icmp9              (icmp          ) [ 000000000000000000000000001]
StgValue_116       (specbitsmap   ) [ 000000000000000000000000000]
StgValue_117       (specbitsmap   ) [ 000000000000000000000000000]
StgValue_118       (specbitsmap   ) [ 000000000000000000000000000]
StgValue_119       (specbitsmap   ) [ 000000000000000000000000000]
StgValue_120       (specbitsmap   ) [ 000000000000000000000000000]
StgValue_121       (spectopmodule ) [ 000000000000000000000000000]
sh_amt_cast        (sext          ) [ 000000000000000000000000000]
tmp_18             (icmp          ) [ 000000000000000000000000000]
tmp_19             (zext          ) [ 000000000000000000000000000]
tmp_21             (ashr          ) [ 000000000000000000000000000]
tmp_39             (trunc         ) [ 000000000000000000000000000]
tmp_22             (select        ) [ 000000000000000000000000000]
tmp_23             (sext          ) [ 000000000000000000000000000]
tmp_24             (shl           ) [ 000000000000000000000000000]
tmp_40             (trunc         ) [ 000000000000000000000000000]
sel_tmp1           (xor           ) [ 000000000000000000000000000]
sel_tmp2           (and           ) [ 000000000000000000000000000]
sel_tmp6_demorgan  (or            ) [ 000000000000000000000000000]
sel_tmp6           (xor           ) [ 000000000000000000000000000]
sel_tmp7           (and           ) [ 000000000000000000000000000]
sel_tmp8           (xor           ) [ 000000000000000000000000000]
sel_tmp9           (and           ) [ 000000000000000000000000000]
sel_tmp            (and           ) [ 000000000000000000000000000]
sel_tmp21_demorgan (or            ) [ 000000000000000000000000000]
sel_tmp3           (xor           ) [ 000000000000000000000000000]
sel_tmp4           (and           ) [ 000000000000000000000000000]
newSel             (select        ) [ 000000000000000000000000000]
or_cond            (or            ) [ 000000000000000000000000000]
newSel1            (select        ) [ 000000000000000000000000000]
or_cond1           (or            ) [ 000000000000000000000000000]
newSel2            (select        ) [ 000000000000000000000000000]
or_cond2           (or            ) [ 000000000000000000000000000]
newSel3            (select        ) [ 000000000000000000000000000]
StgValue_149       (ret           ) [ 000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x1_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x1_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i34.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i35"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i29.i35"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i64"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i26.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i32.i32.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.sqrt.f32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="distPoints_fix_str"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="y2_V_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="16" slack="0"/>
<pin id="108" dir="0" index="1" bw="16" slack="0"/>
<pin id="109" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y2_V_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="x2_V_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="0"/>
<pin id="114" dir="0" index="1" bw="16" slack="0"/>
<pin id="115" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x2_V_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="y1_V_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="0"/>
<pin id="120" dir="0" index="1" bw="16" slack="0"/>
<pin id="121" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y1_V_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="x1_V_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="16" slack="0"/>
<pin id="127" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x1_V_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="1"/>
<pin id="132" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="uitofp(38) " fcode="uitofp"/>
<opset="f_1/5 "/>
</bind>
</comp>

<comp id="133" class="1004" name="d_assign_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="1"/>
<pin id="135" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="d_assign/24 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="1"/>
<pin id="139" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsqrt(503) " fcode="fsqrt"/>
<opset="v_assign/12 "/>
</bind>
</comp>

<comp id="141" class="1004" name="tmp_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="16" slack="0"/>
<pin id="143" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="tmp_1_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="16" slack="0"/>
<pin id="147" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="r_V_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="16" slack="0"/>
<pin id="151" dir="0" index="1" bw="16" slack="0"/>
<pin id="152" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="tmp_5_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="16" slack="0"/>
<pin id="157" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_6_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="16" slack="0"/>
<pin id="161" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="r_V_1_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="16" slack="0"/>
<pin id="165" dir="0" index="1" bw="16" slack="0"/>
<pin id="166" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_1/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="OP1_V_1_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="17" slack="0"/>
<pin id="171" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_1/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="OP1_V_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="17" slack="1"/>
<pin id="175" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_3_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="34" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="is_neg_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="34" slack="0"/>
<pin id="184" dir="0" index="2" bw="7" slack="0"/>
<pin id="185" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="is_neg/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_7_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="34" slack="0"/>
<pin id="191" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="p_Val2_4_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="34" slack="0"/>
<pin id="196" dir="0" index="2" bw="34" slack="0"/>
<pin id="197" dir="1" index="3" bw="34" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_4/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="p_Val2_4_cast_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="34" slack="1"/>
<pin id="202" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_4_cast/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="p_Result_s_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="35" slack="0"/>
<pin id="205" dir="0" index="1" bw="34" slack="0"/>
<pin id="206" dir="0" index="2" bw="7" slack="0"/>
<pin id="207" dir="0" index="3" bw="1" slack="0"/>
<pin id="208" dir="1" index="4" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="p_Result_1_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="64" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="35" slack="0"/>
<pin id="217" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_1/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_8_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="64" slack="0"/>
<pin id="223" dir="0" index="1" bw="64" slack="0"/>
<pin id="224" dir="0" index="2" bw="1" slack="0"/>
<pin id="225" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="num_zeros_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="64" slack="0"/>
<pin id="231" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="num_zeros/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="msb_idx_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="7" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="0"/>
<pin id="236" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="msb_idx/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_9_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_11_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="32" slack="0"/>
<pin id="246" dir="0" index="2" bw="6" slack="0"/>
<pin id="247" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="msb_idx_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="1"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="31" slack="1"/>
<pin id="255" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="msb_idx_1/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="msb_idx_1_cast_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="31" slack="0"/>
<pin id="259" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="msb_idx_1_cast/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_20_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="26" slack="0"/>
<pin id="263" dir="0" index="1" bw="31" slack="0"/>
<pin id="264" dir="0" index="2" bw="4" slack="0"/>
<pin id="265" dir="0" index="3" bw="6" slack="0"/>
<pin id="266" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="icmp_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="26" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp32_V_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="34" slack="2"/>
<pin id="279" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp32_V/4 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_s_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="6" slack="0"/>
<pin id="282" dir="0" index="1" bw="31" slack="0"/>
<pin id="283" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp32_V_1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="0"/>
<pin id="289" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp32_V_1/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_25_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="31" slack="0"/>
<pin id="294" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_25/4 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_29_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="6" slack="0"/>
<pin id="298" dir="0" index="1" bw="6" slack="0"/>
<pin id="299" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_29/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_30_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="6" slack="0"/>
<pin id="304" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_30/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_31_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="34" slack="1"/>
<pin id="308" dir="0" index="1" bw="6" slack="0"/>
<pin id="309" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_31/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp32_V_2_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="35" slack="0"/>
<pin id="313" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp32_V_2/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp32_V_3_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="32" slack="0"/>
<pin id="318" dir="0" index="2" bw="32" slack="0"/>
<pin id="319" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp32_V_3/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp32_V_6_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp32_V_6/10 "/>
</bind>
</comp>

<comp id="327" class="1004" name="p_Result_4_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="0"/>
<pin id="329" dir="0" index="1" bw="32" slack="0"/>
<pin id="330" dir="0" index="2" bw="6" slack="0"/>
<pin id="331" dir="0" index="3" bw="6" slack="0"/>
<pin id="332" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_4/10 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_2_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="0"/>
<pin id="339" dir="0" index="1" bw="8" slack="0"/>
<pin id="340" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/10 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_33_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="8"/>
<pin id="345" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_33/11 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp24_cast_cast_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="1"/>
<pin id="348" dir="0" index="1" bw="8" slack="0"/>
<pin id="349" dir="0" index="2" bw="8" slack="0"/>
<pin id="350" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp24_cast_cast/11 "/>
</bind>
</comp>

<comp id="353" class="1004" name="p_Repl2_1_trunc_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="8" slack="0"/>
<pin id="355" dir="0" index="1" bw="8" slack="0"/>
<pin id="356" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Repl2_1_trunc/11 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_4_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="9" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="9"/>
<pin id="362" dir="0" index="2" bw="8" slack="0"/>
<pin id="363" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/11 "/>
</bind>
</comp>

<comp id="366" class="1004" name="p_Result_2_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="1"/>
<pin id="369" dir="0" index="2" bw="9" slack="0"/>
<pin id="370" dir="0" index="3" bw="6" slack="0"/>
<pin id="371" dir="0" index="4" bw="6" slack="0"/>
<pin id="372" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_2/11 "/>
</bind>
</comp>

<comp id="377" class="1004" name="f_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="0"/>
<pin id="379" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="f/11 "/>
</bind>
</comp>

<comp id="381" class="1004" name="temp_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="9"/>
<pin id="383" dir="0" index="1" bw="32" slack="0"/>
<pin id="384" dir="0" index="2" bw="32" slack="0"/>
<pin id="385" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp/11 "/>
</bind>
</comp>

<comp id="388" class="1004" name="ireg_V_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="64" slack="0"/>
<pin id="390" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg_V/24 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_34_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="64" slack="0"/>
<pin id="394" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_34/24 "/>
</bind>
</comp>

<comp id="396" class="1004" name="isneg_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="0" index="1" bw="64" slack="0"/>
<pin id="399" dir="0" index="2" bw="7" slack="0"/>
<pin id="400" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg/24 "/>
</bind>
</comp>

<comp id="404" class="1004" name="exp_tmp_V_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="11" slack="0"/>
<pin id="406" dir="0" index="1" bw="64" slack="0"/>
<pin id="407" dir="0" index="2" bw="7" slack="0"/>
<pin id="408" dir="0" index="3" bw="7" slack="0"/>
<pin id="409" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp_V/24 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_36_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="64" slack="0"/>
<pin id="416" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_36/24 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_13_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="63" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_13/24 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_10_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="11" slack="1"/>
<pin id="426" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10/25 "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp_12_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="53" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="0" index="2" bw="52" slack="1"/>
<pin id="431" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/25 "/>
</bind>
</comp>

<comp id="434" class="1004" name="p_Result_3_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="53" slack="0"/>
<pin id="436" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_3/25 "/>
</bind>
</comp>

<comp id="438" class="1004" name="man_V_1_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="53" slack="0"/>
<pin id="441" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_1/25 "/>
</bind>
</comp>

<comp id="444" class="1004" name="man_V_2_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="1"/>
<pin id="446" dir="0" index="1" bw="54" slack="0"/>
<pin id="447" dir="0" index="2" bw="53" slack="0"/>
<pin id="448" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_2/25 "/>
</bind>
</comp>

<comp id="451" class="1004" name="F2_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="12" slack="0"/>
<pin id="453" dir="0" index="1" bw="11" slack="0"/>
<pin id="454" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2/25 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp_14_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="12" slack="0"/>
<pin id="459" dir="0" index="1" bw="5" slack="0"/>
<pin id="460" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_14/25 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_15_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="5" slack="0"/>
<pin id="465" dir="0" index="1" bw="12" slack="0"/>
<pin id="466" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_15/25 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp_16_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="5" slack="0"/>
<pin id="471" dir="0" index="1" bw="12" slack="0"/>
<pin id="472" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_16/25 "/>
</bind>
</comp>

<comp id="475" class="1004" name="sh_amt_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="12" slack="0"/>
<pin id="478" dir="0" index="2" bw="12" slack="0"/>
<pin id="479" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt/25 "/>
</bind>
</comp>

<comp id="483" class="1004" name="tmp_17_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="12" slack="0"/>
<pin id="485" dir="0" index="1" bw="5" slack="0"/>
<pin id="486" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_17/25 "/>
</bind>
</comp>

<comp id="489" class="1004" name="tmp_37_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="54" slack="0"/>
<pin id="491" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_37/25 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_38_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="8" slack="0"/>
<pin id="495" dir="0" index="1" bw="12" slack="0"/>
<pin id="496" dir="0" index="2" bw="4" slack="0"/>
<pin id="497" dir="0" index="3" bw="5" slack="0"/>
<pin id="498" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_38/25 "/>
</bind>
</comp>

<comp id="503" class="1004" name="icmp9_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="8" slack="0"/>
<pin id="505" dir="0" index="1" bw="1" slack="0"/>
<pin id="506" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp9/25 "/>
</bind>
</comp>

<comp id="509" class="1004" name="sh_amt_cast_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="12" slack="1"/>
<pin id="511" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_amt_cast/26 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_18_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="12" slack="1"/>
<pin id="514" dir="0" index="1" bw="7" slack="0"/>
<pin id="515" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_18/26 "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp_19_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="12" slack="0"/>
<pin id="519" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19/26 "/>
</bind>
</comp>

<comp id="521" class="1004" name="tmp_21_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="54" slack="1"/>
<pin id="523" dir="0" index="1" bw="32" slack="0"/>
<pin id="524" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="tmp_21/26 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp_39_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="54" slack="0"/>
<pin id="528" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_39/26 "/>
</bind>
</comp>

<comp id="530" class="1004" name="tmp_22_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="2"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="0" index="2" bw="1" slack="0"/>
<pin id="534" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_22/26 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_23_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="16" slack="1"/>
<pin id="539" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_23/26 "/>
</bind>
</comp>

<comp id="540" class="1004" name="tmp_24_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="16" slack="0"/>
<pin id="542" dir="0" index="1" bw="12" slack="0"/>
<pin id="543" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_24/26 "/>
</bind>
</comp>

<comp id="546" class="1004" name="tmp_40_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="0"/>
<pin id="548" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_40/26 "/>
</bind>
</comp>

<comp id="550" class="1004" name="sel_tmp1_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="2"/>
<pin id="552" dir="0" index="1" bw="1" slack="0"/>
<pin id="553" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp1/26 "/>
</bind>
</comp>

<comp id="555" class="1004" name="sel_tmp2_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="1"/>
<pin id="557" dir="0" index="1" bw="1" slack="0"/>
<pin id="558" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2/26 "/>
</bind>
</comp>

<comp id="560" class="1004" name="sel_tmp6_demorgan_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="2"/>
<pin id="562" dir="0" index="1" bw="1" slack="1"/>
<pin id="563" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp6_demorgan/26 "/>
</bind>
</comp>

<comp id="564" class="1004" name="sel_tmp6_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="0" index="1" bw="1" slack="0"/>
<pin id="567" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp6/26 "/>
</bind>
</comp>

<comp id="570" class="1004" name="sel_tmp7_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="1"/>
<pin id="572" dir="0" index="1" bw="1" slack="0"/>
<pin id="573" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp7/26 "/>
</bind>
</comp>

<comp id="575" class="1004" name="sel_tmp8_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="0" index="1" bw="1" slack="0"/>
<pin id="578" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp8/26 "/>
</bind>
</comp>

<comp id="581" class="1004" name="sel_tmp9_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="0"/>
<pin id="583" dir="0" index="1" bw="1" slack="0"/>
<pin id="584" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp9/26 "/>
</bind>
</comp>

<comp id="587" class="1004" name="sel_tmp_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="0"/>
<pin id="589" dir="0" index="1" bw="1" slack="0"/>
<pin id="590" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp/26 "/>
</bind>
</comp>

<comp id="593" class="1004" name="sel_tmp21_demorgan_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="0"/>
<pin id="595" dir="0" index="1" bw="1" slack="1"/>
<pin id="596" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp21_demorgan/26 "/>
</bind>
</comp>

<comp id="598" class="1004" name="sel_tmp3_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="0"/>
<pin id="600" dir="0" index="1" bw="1" slack="0"/>
<pin id="601" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp3/26 "/>
</bind>
</comp>

<comp id="604" class="1004" name="sel_tmp4_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="1"/>
<pin id="606" dir="0" index="1" bw="1" slack="0"/>
<pin id="607" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp4/26 "/>
</bind>
</comp>

<comp id="609" class="1004" name="newSel_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="0"/>
<pin id="611" dir="0" index="1" bw="16" slack="0"/>
<pin id="612" dir="0" index="2" bw="16" slack="0"/>
<pin id="613" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel/26 "/>
</bind>
</comp>

<comp id="617" class="1004" name="or_cond_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="0"/>
<pin id="619" dir="0" index="1" bw="1" slack="0"/>
<pin id="620" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/26 "/>
</bind>
</comp>

<comp id="623" class="1004" name="newSel1_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="0"/>
<pin id="625" dir="0" index="1" bw="16" slack="0"/>
<pin id="626" dir="0" index="2" bw="16" slack="1"/>
<pin id="627" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel1/26 "/>
</bind>
</comp>

<comp id="630" class="1004" name="or_cond1_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="0"/>
<pin id="632" dir="0" index="1" bw="1" slack="0"/>
<pin id="633" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond1/26 "/>
</bind>
</comp>

<comp id="636" class="1004" name="newSel2_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="16" slack="0"/>
<pin id="639" dir="0" index="2" bw="16" slack="0"/>
<pin id="640" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel2/26 "/>
</bind>
</comp>

<comp id="644" class="1004" name="or_cond2_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="0" index="1" bw="1" slack="0"/>
<pin id="647" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond2/26 "/>
</bind>
</comp>

<comp id="650" class="1004" name="newSel3_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="0"/>
<pin id="652" dir="0" index="1" bw="16" slack="0"/>
<pin id="653" dir="0" index="2" bw="1" slack="0"/>
<pin id="654" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel3/26 "/>
</bind>
</comp>

<comp id="658" class="1007" name="p_Val2_1_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="17" slack="0"/>
<pin id="660" dir="0" index="1" bw="17" slack="0"/>
<pin id="661" dir="1" index="2" bw="34" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_1/1 "/>
</bind>
</comp>

<comp id="664" class="1007" name="grp_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="17" slack="0"/>
<pin id="666" dir="0" index="1" bw="17" slack="0"/>
<pin id="667" dir="0" index="2" bw="34" slack="2147483647"/>
<pin id="668" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_Val2_s/2 p_Val2_2/2 "/>
</bind>
</comp>

<comp id="675" class="1005" name="r_V_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="17" slack="1"/>
<pin id="677" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="680" class="1005" name="p_Val2_1_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="34" slack="1"/>
<pin id="682" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="685" class="1005" name="tmp_3_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="1"/>
<pin id="687" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="690" class="1005" name="is_neg_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="9"/>
<pin id="692" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="is_neg "/>
</bind>
</comp>

<comp id="695" class="1005" name="p_Val2_4_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="34" slack="1"/>
<pin id="697" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4 "/>
</bind>
</comp>

<comp id="701" class="1005" name="p_Val2_4_cast_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="35" slack="1"/>
<pin id="703" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4_cast "/>
</bind>
</comp>

<comp id="706" class="1005" name="msb_idx_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="32" slack="8"/>
<pin id="708" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="msb_idx "/>
</bind>
</comp>

<comp id="711" class="1005" name="tmp_9_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="31" slack="1"/>
<pin id="713" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="716" class="1005" name="tmp_11_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="1"/>
<pin id="718" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="721" class="1005" name="tmp32_V_3_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="1"/>
<pin id="723" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp32_V_3 "/>
</bind>
</comp>

<comp id="726" class="1005" name="tmp32_V_6_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="1"/>
<pin id="728" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp32_V_6 "/>
</bind>
</comp>

<comp id="731" class="1005" name="tmp_2_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="1" slack="1"/>
<pin id="733" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="736" class="1005" name="temp_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="32" slack="1"/>
<pin id="738" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp "/>
</bind>
</comp>

<comp id="741" class="1005" name="v_assign_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="1"/>
<pin id="743" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v_assign "/>
</bind>
</comp>

<comp id="746" class="1005" name="isneg_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="1"/>
<pin id="748" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isneg "/>
</bind>
</comp>

<comp id="752" class="1005" name="exp_tmp_V_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="11" slack="1"/>
<pin id="754" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="exp_tmp_V "/>
</bind>
</comp>

<comp id="757" class="1005" name="tmp_36_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="52" slack="1"/>
<pin id="759" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

<comp id="762" class="1005" name="tmp_13_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="2"/>
<pin id="764" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="768" class="1005" name="man_V_2_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="54" slack="1"/>
<pin id="770" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="man_V_2 "/>
</bind>
</comp>

<comp id="773" class="1005" name="tmp_14_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="1"/>
<pin id="775" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="779" class="1005" name="sh_amt_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="12" slack="1"/>
<pin id="781" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sh_amt "/>
</bind>
</comp>

<comp id="785" class="1005" name="tmp_17_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="1" slack="1"/>
<pin id="787" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="791" class="1005" name="tmp_37_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="16" slack="1"/>
<pin id="793" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_37 "/>
</bind>
</comp>

<comp id="797" class="1005" name="icmp9_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="1"/>
<pin id="799" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="110"><net_src comp="8" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="8" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="8" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="8" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="140"><net_src comp="62" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="112" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="124" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="153"><net_src comp="141" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="145" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="158"><net_src comp="106" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="118" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="167"><net_src comp="155" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="159" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="172"><net_src comp="163" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="180"><net_src comp="10" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="12" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="14" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="192"><net_src comp="10" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="181" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="188" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="209"><net_src comp="16" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="200" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="211"><net_src comp="18" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="212"><net_src comp="20" pin="0"/><net_sink comp="203" pin=3"/></net>

<net id="218"><net_src comp="22" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="24" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="203" pin="4"/><net_sink comp="213" pin=2"/></net>

<net id="226"><net_src comp="26" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="213" pin="3"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="28" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="232"><net_src comp="221" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="237"><net_src comp="18" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="229" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="242"><net_src comp="233" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="248"><net_src comp="30" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="233" pin="2"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="32" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="256"><net_src comp="34" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="260"><net_src comp="251" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="267"><net_src comp="36" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="251" pin="3"/><net_sink comp="261" pin=1"/></net>

<net id="269"><net_src comp="38" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="270"><net_src comp="40" pin="0"/><net_sink comp="261" pin=3"/></net>

<net id="275"><net_src comp="261" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="42" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="284"><net_src comp="32" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="257" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="277" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="280" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="295"><net_src comp="251" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="300"><net_src comp="44" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="292" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="305"><net_src comp="296" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="310"><net_src comp="302" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="314"><net_src comp="306" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="320"><net_src comp="271" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="286" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="322"><net_src comp="311" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="326"><net_src comp="130" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="333"><net_src comp="46" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="323" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="335"><net_src comp="48" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="336"><net_src comp="40" pin="0"/><net_sink comp="327" pin=3"/></net>

<net id="341"><net_src comp="327" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="50" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="351"><net_src comp="52" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="352"><net_src comp="54" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="357"><net_src comp="346" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="343" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="364"><net_src comp="56" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="353" pin="2"/><net_sink comp="359" pin=2"/></net>

<net id="373"><net_src comp="58" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="374"><net_src comp="359" pin="3"/><net_sink comp="366" pin=2"/></net>

<net id="375"><net_src comp="48" pin="0"/><net_sink comp="366" pin=3"/></net>

<net id="376"><net_src comp="32" pin="0"/><net_sink comp="366" pin=4"/></net>

<net id="380"><net_src comp="366" pin="5"/><net_sink comp="377" pin=0"/></net>

<net id="386"><net_src comp="60" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="387"><net_src comp="377" pin="1"/><net_sink comp="381" pin=2"/></net>

<net id="391"><net_src comp="133" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="388" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="401"><net_src comp="64" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="402"><net_src comp="388" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="403"><net_src comp="66" pin="0"/><net_sink comp="396" pin=2"/></net>

<net id="410"><net_src comp="68" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="388" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="412"><net_src comp="70" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="413"><net_src comp="72" pin="0"/><net_sink comp="404" pin=3"/></net>

<net id="417"><net_src comp="388" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="422"><net_src comp="392" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="74" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="432"><net_src comp="76" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="28" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="437"><net_src comp="427" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="442"><net_src comp="78" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="434" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="449"><net_src comp="438" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="450"><net_src comp="434" pin="1"/><net_sink comp="444" pin=2"/></net>

<net id="455"><net_src comp="80" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="424" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="451" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="82" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="467"><net_src comp="84" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="451" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="82" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="451" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="480"><net_src comp="457" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="463" pin="2"/><net_sink comp="475" pin=1"/></net>

<net id="482"><net_src comp="469" pin="2"/><net_sink comp="475" pin=2"/></net>

<net id="487"><net_src comp="451" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="82" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="492"><net_src comp="444" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="499"><net_src comp="86" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="500"><net_src comp="475" pin="3"/><net_sink comp="493" pin=1"/></net>

<net id="501"><net_src comp="88" pin="0"/><net_sink comp="493" pin=2"/></net>

<net id="502"><net_src comp="90" pin="0"/><net_sink comp="493" pin=3"/></net>

<net id="507"><net_src comp="493" pin="4"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="92" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="516"><net_src comp="102" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="520"><net_src comp="509" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="525"><net_src comp="517" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="529"><net_src comp="521" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="535"><net_src comp="104" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="536"><net_src comp="96" pin="0"/><net_sink comp="530" pin=2"/></net>

<net id="544"><net_src comp="537" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="509" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="549"><net_src comp="540" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="554"><net_src comp="28" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="559"><net_src comp="550" pin="2"/><net_sink comp="555" pin=1"/></net>

<net id="568"><net_src comp="560" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="28" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="574"><net_src comp="564" pin="2"/><net_sink comp="570" pin=1"/></net>

<net id="579"><net_src comp="512" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="28" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="585"><net_src comp="570" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="575" pin="2"/><net_sink comp="581" pin=1"/></net>

<net id="591"><net_src comp="570" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="512" pin="2"/><net_sink comp="587" pin=1"/></net>

<net id="597"><net_src comp="560" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="602"><net_src comp="593" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="28" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="608"><net_src comp="598" pin="2"/><net_sink comp="604" pin=1"/></net>

<net id="614"><net_src comp="604" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="615"><net_src comp="546" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="616"><net_src comp="526" pin="1"/><net_sink comp="609" pin=2"/></net>

<net id="621"><net_src comp="604" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="587" pin="2"/><net_sink comp="617" pin=1"/></net>

<net id="628"><net_src comp="581" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="629"><net_src comp="530" pin="3"/><net_sink comp="623" pin=1"/></net>

<net id="634"><net_src comp="581" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="555" pin="2"/><net_sink comp="630" pin=1"/></net>

<net id="641"><net_src comp="617" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="642"><net_src comp="609" pin="3"/><net_sink comp="636" pin=1"/></net>

<net id="643"><net_src comp="623" pin="3"/><net_sink comp="636" pin=2"/></net>

<net id="648"><net_src comp="617" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="630" pin="2"/><net_sink comp="644" pin=1"/></net>

<net id="655"><net_src comp="644" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="656"><net_src comp="636" pin="3"/><net_sink comp="650" pin=1"/></net>

<net id="657"><net_src comp="96" pin="0"/><net_sink comp="650" pin=2"/></net>

<net id="662"><net_src comp="169" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="169" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="669"><net_src comp="173" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="670"><net_src comp="173" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="671"><net_src comp="664" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="672"><net_src comp="664" pin="3"/><net_sink comp="181" pin=1"/></net>

<net id="673"><net_src comp="664" pin="3"/><net_sink comp="188" pin=1"/></net>

<net id="674"><net_src comp="664" pin="3"/><net_sink comp="193" pin=2"/></net>

<net id="678"><net_src comp="149" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="683"><net_src comp="658" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="688"><net_src comp="176" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="693"><net_src comp="181" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="698"><net_src comp="193" pin="3"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="700"><net_src comp="695" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="704"><net_src comp="200" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="709"><net_src comp="233" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="714"><net_src comp="239" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="719"><net_src comp="243" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="724"><net_src comp="315" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="729"><net_src comp="323" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="734"><net_src comp="337" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="739"><net_src comp="381" pin="3"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="744"><net_src comp="136" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="749"><net_src comp="396" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="751"><net_src comp="746" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="755"><net_src comp="404" pin="4"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="760"><net_src comp="414" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="427" pin=2"/></net>

<net id="765"><net_src comp="418" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="767"><net_src comp="762" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="771"><net_src comp="444" pin="3"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="776"><net_src comp="457" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="778"><net_src comp="773" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="782"><net_src comp="475" pin="3"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="784"><net_src comp="779" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="788"><net_src comp="483" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="790"><net_src comp="785" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="794"><net_src comp="489" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="796"><net_src comp="791" pin="1"/><net_sink comp="623" pin=2"/></net>

<net id="800"><net_src comp="503" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="604" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: distPoints_fix : x1_V | {1 }
	Port: distPoints_fix : y1_V | {1 }
	Port: distPoints_fix : x2_V | {1 }
	Port: distPoints_fix : y2_V | {1 }
  - Chain level:
	State 1
		r_V : 1
		r_V_1 : 1
		OP1_V_1 : 2
		p_Val2_1 : 3
	State 2
		p_Val2_s : 1
		p_Val2_2 : 2
		tmp_3 : 3
		is_neg : 3
		tmp_7 : 3
		p_Val2_4 : 4
	State 3
		p_Result_s : 1
		p_Result_1 : 2
		tmp_8 : 3
		num_zeros : 4
		msb_idx : 5
		tmp_9 : 6
		tmp_11 : 6
	State 4
		msb_idx_1_cast : 1
		tmp_20 : 1
		icmp : 2
		tmp_s : 2
		tmp32_V_1 : 3
		tmp_25 : 1
		tmp_29 : 2
		tmp_30 : 3
		tmp_31 : 4
		tmp32_V_2 : 5
		tmp32_V_3 : 6
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		tmp32_V_6 : 1
		p_Result_4 : 2
		tmp_2 : 3
	State 11
		p_Repl2_1_trunc : 1
		tmp_4 : 2
		p_Result_2 : 3
		f : 4
		temp : 5
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		ireg_V : 1
		tmp_34 : 2
		isneg : 2
		exp_tmp_V : 2
		tmp_36 : 2
		tmp_13 : 3
	State 25
		p_Result_3 : 1
		man_V_1 : 2
		man_V_2 : 3
		F2 : 1
		tmp_14 : 2
		tmp_15 : 2
		tmp_16 : 2
		sh_amt : 3
		tmp_17 : 2
		tmp_37 : 4
		tmp_38 : 4
		icmp9 : 5
	State 26
		tmp_19 : 1
		tmp_21 : 2
		tmp_39 : 3
		tmp_24 : 1
		tmp_40 : 2
		sel_tmp8 : 1
		StgValue_149 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|   fsqrt  |         grp_fu_136        |    0    |   405   |   615   |
|----------|---------------------------|---------|---------|---------|
|  uitofp  |         grp_fu_130        |    0    |   340   |   554   |
|----------|---------------------------|---------|---------|---------|
|          |      p_Val2_4_fu_193      |    0    |    0    |    34   |
|          |      msb_idx_1_fu_251     |    0    |    0    |    31   |
|          |      tmp32_V_3_fu_315     |    0    |    0    |    32   |
|          |   tmp24_cast_cast_fu_346  |    0    |    0    |    8    |
|          |        temp_fu_381        |    0    |    0    |    32   |
|  select  |       man_V_2_fu_444      |    0    |    0    |    54   |
|          |       sh_amt_fu_475       |    0    |    0    |    12   |
|          |       tmp_22_fu_530       |    0    |    0    |    2    |
|          |       newSel_fu_609       |    0    |    0    |    16   |
|          |       newSel1_fu_623      |    0    |    0    |    16   |
|          |       newSel2_fu_636      |    0    |    0    |    16   |
|          |       newSel3_fu_650      |    0    |    0    |    16   |
|----------|---------------------------|---------|---------|---------|
|          |         r_V_fu_149        |    0    |    0    |    23   |
|          |        r_V_1_fu_163       |    0    |    0    |    23   |
|          |        tmp_7_fu_188       |    0    |    0    |    41   |
|    sub   |       msb_idx_fu_233      |    0    |    0    |    39   |
|          |        tmp_s_fu_280       |    0    |    0    |    38   |
|          |       man_V_1_fu_438      |    0    |    0    |    60   |
|          |         F2_fu_451         |    0    |    0    |    12   |
|          |       tmp_16_fu_469       |    0    |    0    |    12   |
|----------|---------------------------|---------|---------|---------|
|   fpext  |      d_assign_fu_133      |    0    |   100   |   138   |
|----------|---------------------------|---------|---------|---------|
|   ashr   |       tmp_21_fu_521       |    0    |    0    |   162   |
|----------|---------------------------|---------|---------|---------|
|   cttz   |        tmp_8_fu_221       |    0    |    73   |    71   |
|----------|---------------------------|---------|---------|---------|
|    shl   |      tmp32_V_1_fu_286     |    0    |    0    |   101   |
|          |       tmp_24_fu_540       |    0    |    0    |    35   |
|----------|---------------------------|---------|---------|---------|
|          |        tmp_3_fu_176       |    0    |    0    |    21   |
|          |        icmp_fu_271        |    0    |    0    |    18   |
|          |        tmp_2_fu_337       |    0    |    0    |    11   |
|   icmp   |       tmp_13_fu_418       |    0    |    0    |    29   |
|          |       tmp_14_fu_457       |    0    |    0    |    13   |
|          |       tmp_17_fu_483       |    0    |    0    |    13   |
|          |        icmp9_fu_503       |    0    |    0    |    11   |
|          |       tmp_18_fu_512       |    0    |    0    |    13   |
|----------|---------------------------|---------|---------|---------|
|   lshr   |       tmp_31_fu_306       |    0    |    0    |   109   |
|----------|---------------------------|---------|---------|---------|
|          |       tmp_29_fu_296       |    0    |    0    |    15   |
|    add   |   p_Repl2_1_trunc_fu_353  |    0    |    0    |    15   |
|          |       tmp_15_fu_463       |    0    |    0    |    12   |
|----------|---------------------------|---------|---------|---------|
|          |      sel_tmp2_fu_555      |    0    |    0    |    2    |
|          |      sel_tmp7_fu_570      |    0    |    0    |    2    |
|    and   |      sel_tmp9_fu_581      |    0    |    0    |    2    |
|          |       sel_tmp_fu_587      |    0    |    0    |    2    |
|          |      sel_tmp4_fu_604      |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|          |  sel_tmp6_demorgan_fu_560 |    0    |    0    |    2    |
|          | sel_tmp21_demorgan_fu_593 |    0    |    0    |    2    |
|    or    |       or_cond_fu_617      |    0    |    0    |    2    |
|          |      or_cond1_fu_630      |    0    |    0    |    2    |
|          |      or_cond2_fu_644      |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|          |      sel_tmp1_fu_550      |    0    |    0    |    2    |
|    xor   |      sel_tmp6_fu_564      |    0    |    0    |    2    |
|          |      sel_tmp8_fu_575      |    0    |    0    |    2    |
|          |      sel_tmp3_fu_598      |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|    mul   |      p_Val2_1_fu_658      |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|  muladd  |         grp_fu_664        |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |   y2_V_read_read_fu_106   |    0    |    0    |    0    |
|   read   |   x2_V_read_read_fu_112   |    0    |    0    |    0    |
|          |   y1_V_read_read_fu_118   |    0    |    0    |    0    |
|          |   x1_V_read_read_fu_124   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |         tmp_fu_141        |    0    |    0    |    0    |
|          |        tmp_1_fu_145       |    0    |    0    |    0    |
|          |        tmp_5_fu_155       |    0    |    0    |    0    |
|          |        tmp_6_fu_159       |    0    |    0    |    0    |
|   sext   |       OP1_V_1_fu_169      |    0    |    0    |    0    |
|          |        OP1_V_fu_173       |    0    |    0    |    0    |
|          |    p_Val2_4_cast_fu_200   |    0    |    0    |    0    |
|          |     sh_amt_cast_fu_509    |    0    |    0    |    0    |
|          |       tmp_23_fu_537       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |       is_neg_fu_181       |    0    |    0    |    0    |
| bitselect|       tmp_11_fu_243       |    0    |    0    |    0    |
|          |        isneg_fu_396       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     p_Result_s_fu_203     |    0    |    0    |    0    |
|          |       tmp_20_fu_261       |    0    |    0    |    0    |
|partselect|     p_Result_4_fu_327     |    0    |    0    |    0    |
|          |      exp_tmp_V_fu_404     |    0    |    0    |    0    |
|          |       tmp_38_fu_493       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     p_Result_1_fu_213     |    0    |    0    |    0    |
|bitconcatenate|        tmp_4_fu_359       |    0    |    0    |    0    |
|          |       tmp_12_fu_427       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |      num_zeros_fu_229     |    0    |    0    |    0    |
|          |        tmp_9_fu_239       |    0    |    0    |    0    |
|          |       tmp32_V_fu_277      |    0    |    0    |    0    |
|          |       tmp_25_fu_292       |    0    |    0    |    0    |
|          |      tmp32_V_2_fu_311     |    0    |    0    |    0    |
|   trunc  |       tmp_33_fu_343       |    0    |    0    |    0    |
|          |       tmp_34_fu_392       |    0    |    0    |    0    |
|          |       tmp_36_fu_414       |    0    |    0    |    0    |
|          |       tmp_37_fu_489       |    0    |    0    |    0    |
|          |       tmp_39_fu_526       |    0    |    0    |    0    |
|          |       tmp_40_fu_546       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |   msb_idx_1_cast_fu_257   |    0    |    0    |    0    |
|          |       tmp_30_fu_302       |    0    |    0    |    0    |
|   zext   |       tmp_10_fu_424       |    0    |    0    |    0    |
|          |     p_Result_3_fu_434     |    0    |    0    |    0    |
|          |       tmp_19_fu_517       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|  partset |     p_Result_2_fu_366     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    2    |   918   |   2501  |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  exp_tmp_V_reg_752  |   11   |
|    icmp9_reg_797    |    1   |
|    is_neg_reg_690   |    1   |
|    isneg_reg_746    |    1   |
|   man_V_2_reg_768   |   54   |
|   msb_idx_reg_706   |   32   |
|   p_Val2_1_reg_680  |   34   |
|p_Val2_4_cast_reg_701|   35   |
|   p_Val2_4_reg_695  |   34   |
|     r_V_reg_675     |   17   |
|    sh_amt_reg_779   |   12   |
|     temp_reg_736    |   32   |
|  tmp32_V_3_reg_721  |   32   |
|  tmp32_V_6_reg_726  |   32   |
|    tmp_11_reg_716   |    1   |
|    tmp_13_reg_762   |    1   |
|    tmp_14_reg_773   |    1   |
|    tmp_17_reg_785   |    1   |
|    tmp_2_reg_731    |    1   |
|    tmp_36_reg_757   |   52   |
|    tmp_37_reg_791   |   16   |
|    tmp_3_reg_685    |    1   |
|    tmp_9_reg_711    |   31   |
|   v_assign_reg_741  |   32   |
+---------------------+--------+
|        Total        |   465  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_664 |  p0  |   2  |  17  |   34   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   34   ||  1.769  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   918  |  2501  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   465  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    1   |  1383  |  2510  |
+-----------+--------+--------+--------+--------+
