// Seed: 2035307684
module module_0;
  parameter id_1 = 1;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd11,
    parameter id_1 = 32'd29
) (
    output supply0 _id_0,
    input wor _id_1,
    input supply0 id_2,
    input uwire id_3,
    input wand id_4
);
  logic [id_0 : -1  -  id_1] id_6 = 1;
  wire id_7;
  module_0 modCall_1 ();
  assign id_6 = 1'h0;
endmodule
module module_2 #(
    parameter id_2 = 32'd36
) (
    id_1,
    _id_2,
    id_3,
    id_4
);
  output logic [7:0] id_4;
  inout wire id_3;
  inout wire _id_2;
  output wire id_1;
  always_comb id_4[id_2] = id_2;
  module_0 modCall_1 ();
endmodule
