https://github.com/YosysHQ/picorv32,isc,3253
https://github.com/SI-RISCV/e200_opensource,apache-2.0,2660
https://github.com/alexforencich/verilog-ethernet,mit,2415
https://github.com/darklife/darkriscv,bsd-3-clause,2194
https://github.com/XUANTIE-RV/wujian100_open,mit,1884
https://github.com/nvdla/hw,other,1800
https://github.com/corundum/corundum,other,1789
https://github.com/The-OpenROAD-Project/OpenROAD,bsd-3-clause,1743
https://github.com/pConst/basic_verilog,none,1704
https://github.com/alexforencich/verilog-axi,mit,1599
https://github.com/analogdevicesinc/hdl,other,1574
https://github.com/olofk/serv,isc,1474
https://github.com/riscv-mcu/e203_hbirdv2,apache-2.0,1385
https://github.com/vortexgpgpu/vortex,apache-2.0,1382
https://github.com/ultraembedded/riscv,bsd-3-clause,1347
https://github.com/ZipCPU/zipcpu,none,1347
https://github.com/aolofsson/oh,mit,1242
https://github.com/XUANTIE-RV/openc910,apache-2.0,1210
https://github.com/alexforencich/verilog-pcie,mit,1201
https://github.com/VerticalResearchGroup/miaow,bsd-3-clause,1108
https://github.com/EttusResearch/uhd,other,1037
https://github.com/ufrisk/pcileech-fpga,none,1036
https://github.com/mntmn/amiga2000-gfxcard,none,997
https://github.com/circuitvalley/USB_C_Industrial_Camera_FPGA_USB3,none,931
https://github.com/ultraembedded/biriscv,apache-2.0,928
https://github.com/odriverobotics/ODriveHardware,mit,924
https://github.com/lnis-uofu/OpenFPGA,mit,868
https://github.com/KastnerRG/riffa,other,796
https://github.com/Wren6991/Hazard3,apache-2.0,784
https://github.com/lvyufeng/step_into_mips,mit,777
https://github.com/ultraembedded/cores,none,730
https://github.com/xiaop1/Verilog-Practice,none,706
https://github.com/antonblanchard/microwatt,other,668
https://github.com/sergeykhbr/riscv_vhdl,apache-2.0,638
https://github.com/sudhamshu091/32-Verilog-Mini-Projects,other,611
https://github.com/danielholanda/LeFlow,other,595
https://github.com/SymbioticEDA/riscv-formal,isc,591
https://github.com/OpenTimer/OpenTimer,other,582
https://github.com/alexforencich/verilog-i2c,mit,574
https://github.com/seldridge/verilog,apache-2.0,559
https://github.com/dawsonjon/fpu,mit,555
https://github.com/YosysHQ/apicula,mit,529
https://github.com/schlae/graphics-gremlin,cc-by-sa-4.0,519
https://github.com/QShen3/CNN-FPGA,mit,518
https://github.com/ZipCPU/wb2axip,none,517
https://github.com/openrisc/mor1kx,other,512
https://github.com/sheldonucr/ucr-eecs168-lab,none,490
https://github.com/google/CFU-Playground,apache-2.0,482
https://github.com/zephray/VerilogBoy,other,473
https://github.com/danfoisy/vdatp,other,459
https://github.com/alexforencich/verilog-uart,mit,440
https://github.com/omarelhedaby/CNN-FPGA,none,440
https://github.com/T-K-233/RISC-V-Single-Cycle-CPU,mit,429
https://github.com/hunterlew/convolution_network_on_FPGA,none,411
https://github.com/IBM/AccDNN,apache-2.0,407
https://github.com/tillitis/tillitis-key1,none,405
https://github.com/adki/AMBA_AXI_AHB_APB,none,402
https://github.com/ultraembedded/core_ddr3_controller,none,398
https://github.com/jhshi/openofdm,apache-2.0,394
https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts,other,378
https://github.com/wuxx/icesugar,none,371
https://github.com/NetFPGA/netfpga,other,368
https://github.com/osresearch/spispy,none,357
https://github.com/secworks/aes,bsd-2-clause,345
https://github.com/viduraakalanka/HDL-Bits-Solutions,unlicense,340
https://github.com/Arlet/verilog-6502,none,337
https://github.com/ridecore/ridecore,other,335
https://github.com/XUANTIE-RV/openc906,apache-2.0,335
https://github.com/secworks/sha256,bsd-2-clause,324
https://github.com/nandland/nandland,none,320
https://github.com/LeiWang1999/ZYNQ-NVDLA,none,319
https://github.com/bluespec/Piccolo,apache-2.0,316
https://github.com/stffrdhrn/sdram-controller,none,314
https://github.com/efabless/caravel,apache-2.0,308
https://github.com/chipsalliance/VeeRwolf,none,306
https://github.com/dpretet/async_fifo,other,297
https://github.com/lawrie/fpga_pio,bsd-2-clause,295
https://github.com/abdelazeem201/ASIC-Design-Roadmap,mit,294
https://github.com/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA,apache-2.0,293
https://github.com/lastweek/fpga_readings,apache-2.0,290
https://github.com/suisuisi/FPGAandCNN,none,290
https://github.com/opencomputeproject/Project-Zipline,other,284
https://github.com/wuxx/Colorlight-FPGA-Projects,apache-2.0,280
https://github.com/MiSTer-devel/ao486_MiSTer,other,276
https://github.com/EttusResearch/fpga,none,275
https://github.com/chipsalliance/f4pga-examples,apache-2.0,272
https://github.com/brianbennett/fpga_nes,bsd-2-clause,266
https://github.com/efabless/raven-picorv32,other,264
https://github.com/openasic-org/xkISP,other,262
https://github.com/geohot/twitchcore,none,257
https://github.com/damdoy/ice40_ultraplus_examples,mpl-2.0,257
https://github.com/KULeuven-COSIC/SCALE-MAMBA,other,253
https://github.com/vipinkmenon/neuralNetwork,mit,253
https://github.com/Evensgn/RISC-V-CPU,none,250
https://github.com/smunaut/ice40-playground,other,247
https://github.com/Mazamars312/Analogue_Pocket_Neogeo,none,246
https://github.com/hamsternz/DisplayPort_Verilog,mit,241
https://github.com/TILOS-AI-Institute/MacroPlacement,bsd-3-clause,241
https://github.com/openasic-org/xk265,none,240
https://github.com/ZipCPU/sdspi,none,237
https://github.com/funningboy/uvm_axi,none,236
https://github.com/cliffordwolf/SimpleVOut,none,234
https://github.com/Xilinx/libsystemctlm-soc,other,232
https://github.com/soDLA-publishment/soDLA,other,226
https://github.com/avakar/usbcorev,other,224
https://github.com/projf/display_controller,mit,224
https://github.com/The-OpenROAD-Project/RePlAce,bsd-3-clause,221
https://github.com/pulp-platform/cheshire,other,220
https://github.com/ultraembedded/core_jpeg,apache-2.0,220
https://github.com/cxdzyq1110/NPU_on_FPGA,bsd-2-clause,212
https://github.com/gsmecher/minimax,bsd-3-clause,209
https://github.com/enjoy-digital/usb3_pipe,bsd-2-clause,207
https://github.com/AniketBadhan/Convolutional-Neural-Network,none,203
https://github.com/nonarkitten/amiga_replacement_project,other,201
https://github.com/eminfedar/fedar-f1-rv64im,mit,199
https://github.com/Juniper/open-register-design-tool,apache-2.0,196
https://github.com/zach0zhang/Single_instruction_cycle_OpenMIPS,none,195
https://github.com/MIPSfpga/schoolMIPS,other,194
https://github.com/WalkerLau/DetectHumanFaces,mit,194
https://github.com/nandland/spi-slave,mit,192
https://github.com/pwmarcz/fpga-chip8,mit,191
https://github.com/hrvach/fpg1,mit,190
https://github.com/efabless/caravel_user_project,apache-2.0,190
https://github.com/Lichee-Pi/Tang_E203_Mini,none,189
https://github.com/zhemao/ez8,other,182
https://github.com/abdelazeem201/Systolic-array-implementation-in-RTL-for-TPU,mit,180
https://github.com/Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step,other,178
https://github.com/lirui-shanghaitech/CNN-Accelerator-VLSI,apache-2.0,178
https://github.com/mtmd/FPGA_Based_CNN,none,177
https://github.com/chipsalliance/synlig,apache-2.0,177
https://github.com/cucapra/filament,mit,175
https://github.com/lsils/benchmarks,mit,174
https://github.com/Modos-Labs/Caster,cern-ohl-p-2.0,174
https://github.com/mirkat1206/2021_Spring_NCTU_ICLAB,none,173
https://github.com/ChFrenkel/ODIN,other,172
https://github.com/emu-russia/breaks,cc0-1.0,171
https://github.com/taoyilee/clacc,mit,170
https://github.com/wuxx/icesugar-pro,none,170
https://github.com/IObundle/iob-cache,mit,169
https://github.com/risclite/R8051,apache-2.0,167
https://github.com/benreynwar/fft-dit-fpga,mit,166
https://github.com/bluespec/Toooba,other,166
https://github.com/riscv-steel/riscv-steel,mit,165
https://github.com/im-tomu/fomu-workshop,apache-2.0,164
https://github.com/openrisc/or1200,none,163
https://github.com/sumanth-kalluri/cnn_hardware_acclerator_for_fpga,none,163
https://github.com/ShawnHymel/introduction-to-fpga,none,163
https://github.com/ZipCPU/vgasim,none,161
https://github.com/ulixxe/usb_cdc,mit,161
https://github.com/mflowgen/freepdk-45nm,none,159
https://github.com/dan-rodrigues/icestation-32,mit,157
https://github.com/alan4186/Hardware-CNN,mit,156
https://github.com/kunalg123/vsdflow,apache-2.0,156
https://github.com/1801BM1/cpu11,other,156
https://github.com/chriz2600/DreamcastHDMI,mit,154
https://github.com/1801BM1/vm80a,other,153
https://github.com/ZFTurbo/MobileNet-in-FPGA,none,153
https://github.com/mhyousefi/MIPS-pipeline-processor,none,152
https://github.com/dukelec/cdbus,none,150
https://github.com/m-labs/milkymist,other,149
https://github.com/onchipuis/mriscv,other,148
https://github.com/MiSTer-devel/Minimig-AGA_MiSTer,none,147
https://github.com/MasLiang/CNN-On-FPGA,none,145
https://github.com/cameronshinn/tiny-tpu,none,144
https://github.com/ZipCPU/dspfilters,none,143
https://github.com/icebreaker-fpga/icebreaker-verilog-examples,none,143
https://github.com/olofk/corescore,apache-2.0,143
https://github.com/zeroasiccorp/umi,apache-2.0,143
https://github.com/ejrh/cpu,none,141
https://github.com/AUCOHL/DFFRAM,apache-2.0,141
https://github.com/alangarf/apple-one,apache-2.0,140
https://github.com/tomverbeure/panologic-g2,apache-2.0,140
https://github.com/pnnl/OpenCGRA,other,140
https://github.com/thedatabusdotio/fpga-ml-accelerator,none,140
https://github.com/liuqdev/8-bits-RISC-CPU-Verilog,mit,139
https://github.com/openpower-cores/a2o,other,139
https://github.com/ljgibbslf/SM3_core,none,139
https://github.com/diaoenmao/FPGA-CNN,mit,138
https://github.com/XUANTIE-RV/opene902,apache-2.0,138
https://github.com/simbricks/simbricks,mit,138
https://github.com/andres-mancera/ethernet_10ge_mac_SV_UVM_tb,none,137
https://github.com/XUANTIE-RV/opene906,apache-2.0,137
https://github.com/jamieiles/uart,none,135
https://github.com/davidthings/tinyfpga_bx_usbserial,apache-2.0,135
https://github.com/XueTianyu24/cnn_accelerator,mit,135
https://github.com/racerxdl/riskow,apache-2.0,135
https://github.com/lnis-uofu/SOFA,mit,134
https://github.com/efabless/caravel_mpw-one,apache-2.0,134
https://github.com/chipsalliance/aib-phy-hardware,apache-2.0,132
https://github.com/padhi499/Image-Classification-using-CNN-on-FPGA,none,132
https://github.com/CMU-SAFARI/SoftMC,mit,130
https://github.com/icebreaker-fpga/icebreaker-workshop,none,130
https://github.com/aquaxis/IPCORE,none,128
https://github.com/ultraembedded/openlogicbit,apache-2.0,128
https://github.com/mustafabbas/ECE1373_2016_hft_on_fpga,mit,127
https://github.com/YosysHQ/riscv-formal,isc,127
https://github.com/Trinkle23897/mips32-cpu,none,126
https://github.com/PulseRain/Reindeer,apache-2.0,125
https://github.com/openrisc/orpsoc-cores,none,124
https://github.com/ZipCPU/openarty,none,124
https://github.com/opengateware/openFPGA-Genesis,none,124
https://github.com/jamieiles/oldland-cpu,none,122
https://github.com/lisper/cpus-caddr,none,122
https://github.com/robinhedwards/UltimateCart,none,122
https://github.com/jasonlin316/RISC-V-CPU,none,122
https://github.com/NYU-MLDA/OpenABC,bsd-3-clause,122
https://github.com/SocialistDalao/UltraMIPS_NSCSCC,none,122
https://github.com/NXP/i3c-slave-design,other,121
https://github.com/SamsungLabs/Butterfly_Acc,none,121
https://github.com/AngeloJacobo/FPGA_Book_Experiments,mit,121
https://github.com/maltanar/fpga-tidbits,bsd-2-clause,120
https://github.com/drandyhaas/Haasoscope,mit,120
https://github.com/Lichee-Pi/Tang_FPGA_Examples,none,120
https://github.com/will127534/RaspberryPiAtomicNixieClock,none,120
https://github.com/mczerski/SD-card-controller,none,119
https://github.com/MiSTer-devel/C64_MiSTer,none,119
https://github.com/ben-marshall/uart,mit,118
https://github.com/virtualagc/agc_simulation,mit,118
https://github.com/russdill/bch_verilog,other,117
https://github.com/cliffordwolf/PonyLink,none,116
https://github.com/open-fpga/core-template,none,116
https://github.com/azonenberg/antikernel,none,115
https://github.com/AugustinJose1221/FPGA-Build,mit,115
https://github.com/airin711/Verilog-caches,mit,114
https://github.com/z4yx/NaiveMIPS-HDL,none,113
https://github.com/rj45/rj32,mit,113
https://github.com/spacemen3/PDP-1,mit,112
https://github.com/kooscode/srgh-matrix-trinity,none,112
https://github.com/ultraembedded/riscv_soc,none,111
https://github.com/circuitgraph/circuitgraph,mit,111
https://github.com/Edragon/FPGA_DOCS,none,110
https://github.com/MiSTer-devel/Gameboy_MiSTer,none,108
https://github.com/ataradov/riscv,bsd-3-clause,108
https://github.com/Ummidichandrika/100-Days-of-RTL,none,108
https://github.com/nxbyte/Verilog-Projects,mit,107
https://github.com/charcole/NeoGeoHDMI,other,106
https://github.com/wuzeyou/Multiplier16X16,none,105
https://github.com/freecores/dma_axi,none,105
https://github.com/MIPSfpga/mipsfpga-plus,none,105
https://github.com/rgwan/kamikaze,none,104
https://github.com/m-labs/lm32,other,103
https://github.com/mcmayer/iCE40,none,103
https://github.com/freecores/8051,none,102
https://github.com/lnis-uofu/LSOracle,mit,102
https://github.com/snbk001/Verilog-Design-Examples,none,102
https://github.com/mattvenn/basic-ecp5-pcb,cc0-1.0,102
https://github.com/alexforencich/verilog-cam,mit,101
https://github.com/myriadrf/LimeSDR-USB_GW,apache-2.0,101
https://github.com/ZipCPU/dpll,none,101
https://github.com/JulianKemmerer/PipelineC-Graphics,none,101
https://github.com/bmartini/zynq-axis,other,100
https://github.com/stanford-ppl/spatial-lang,mit,100
https://github.com/nxbyte/ARM-LEGv8,mit,99
https://github.com/arasi15/CNN-Accelerator-Implementation-based-on-Eyerissv2,none,99
https://github.com/thomasrussellmurphy/stx_cookbook,none,98
https://github.com/tomverbeure/rt,none,97
https://github.com/georgia-tech-synergy-lab/SIGMA,none,97
https://github.com/gupta409/Processor-UVM-Verification,none,96
https://github.com/aptx1231/BUAA_CO,none,96
https://github.com/trun/fpgaboy,mit,95
https://github.com/juanmard/screen-pong,none,95
https://github.com/nanamake/r22sdf,mit,95
https://github.com/hell03end/verilog-uart,mit,95
https://github.com/leo47007/TPU-Tensor-Processing-Unit,none,95
https://github.com/Jed-Z/computer-organization-lab,none,95
https://github.com/smunaut/iCE40linux,none,95
https://github.com/jbush001/PASC,apache-2.0,94
https://github.com/zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16,none,93
https://github.com/viktor-prutyanov/drec-fpga-intro,mit,93
https://github.com/dawsonjon/FPGA-TX,mit,92
https://github.com/scarv/xcrypto,mit,92
https://github.com/LIV2/GottaGoFastRAM,other,92
https://github.com/andrejbauer/Homotopy,none,91
https://github.com/cavnex/mc6809,none,91
https://github.com/vidor-libraries/VidorFPGA,other,91
https://github.com/thinkoco/c5soc_opencl,apache-2.0,90
https://github.com/dukelec/cdpga,none,90
https://github.com/ilaydayaman/CNN_for_SLR,bsd-2-clause,89
https://github.com/WilsonChen003/HDLGen,none,89
https://github.com/qing-2/CPU,none,89
https://github.com/michaelehab/AES-Verilog,none,88
https://github.com/dawsonjon/verilog-math,mit,87
https://github.com/najaeda/naja,apache-2.0,87
https://github.com/ash-olakangal/RISC-V-Processor,none,87
https://github.com/ngzhang/Icarus,other,86
https://github.com/cebarnes/cordic,none,86
https://github.com/Bearzeng/h.265_encoder,none,86
https://github.com/enjoy-digital/daisho,none,86
https://github.com/OpenTimer/Parser-Verilog,mit,86
https://github.com/SymbioticEDA/MARLANN,none,86
https://github.com/HDLForBeginners/Examples,mit,86
https://github.com/chsasank/ARM7,mit,85
https://github.com/erihsu/INT_FP_MAC,mit,85
https://github.com/blackmesalabs/hyperram,none,84
https://github.com/ahmedshahein/DSP-RTL-Lib,bsd-2-clause,84
https://github.com/gardners/c65gs,none,83
https://github.com/lmxyy/Computer-Architecture-Task-2,mit,83
https://github.com/Fraunhofer-IMS/airisc_core_complex,other,83
https://github.com/CospanDesign/nysa-sata,mit,82
https://github.com/Frogwells/fpga_design,none,82
https://github.com/matt-kimball/toygpu,none,82
https://github.com/papcjy/mnist_fpga,none,82
https://github.com/jerrylioon/Solutions-to-HDLbits-Verilog-sets,none,82
https://github.com/SukkoPera/OpenAmiga500FastRamExpansion,other,81
https://github.com/brabect1/sta_basics_course,cc-by-4.0,81
https://github.com/ChFrenkel/ReckOn,other,81
https://github.com/NTU-LaDS-II/FAN_ATPG,mit,81
https://github.com/hi631/tang-nano-9K,none,81
https://github.com/techmexdev/fromthetransistor,none,81
https://github.com/osresearch/up5k,none,80
https://github.com/chipsalliance/yosys-f4pga-plugins,apache-2.0,80
https://github.com/compsec-snu/difuzz-rtl,bsd-3-clause,80
https://github.com/aiminickwong/H264,none,79
https://github.com/AleksandarKostovic/Riscy-SoC,mit,79
https://github.com/ZipCPU/qspiflash,none,79
https://github.com/hdl-util/sdram-controller,other,79
https://github.com/ultraembedded/core_dvi_framebuffer,mit,79
https://github.com/freecores/ethmac,none,78
https://github.com/OSCPU/ysyxSoC,none,78
https://github.com/ucb-bar/sha3,other,77
https://github.com/hsluoyz/Atalanta,none,77
https://github.com/risclite/ARM9-compatible-soft-CPU-core,apache-2.0,77
https://github.com/Z-Y00/Examples-in-book-write-your-own-cpu,none,77
https://github.com/nishthaparashar/Floating-Point-ALU-in-Verilog,other,77
https://github.com/AngeloJacobo/RISC-V,mit,77
https://github.com/alfikpl/ao68000,other,76
https://github.com/ZipCPU/sdr,none,76
https://github.com/Daniel-GGB/My-Digital-IC-Library,none,76
https://github.com/HeLiangHIT/polyphase_filter_prj,mit,75
https://github.com/xenowing/xenowing,apache-2.0,75
https://github.com/freecores/jpegencode,none,74
https://github.com/secworks/trng,bsd-2-clause,74
https://github.com/ZipCPU/wbscope,none,74
https://github.com/Kenji-Ishimaru/polyphony,mit,73
https://github.com/Dazhuzhu-github/systolic-array,none,73
https://github.com/Forty-Bot/ethernet,other,73
https://github.com/os-fpga/Raptor,other,73
https://github.com/adibis/DDR2_Controller,none,72
https://github.com/maidenone/ORGFXSoC,none,72
https://github.com/mattvenn/fpga-sdft,none,72
https://github.com/Lyncien/RISC-V-32I,none,72
https://github.com/tomverbeure/panologic,none,72
https://github.com/Xilinx/XilinxUnisimLibrary,apache-2.0,72
https://github.com/Arlet/verilog-65C02-microcode,none,72
https://github.com/evantandersen/fpga-gpu,none,71
https://github.com/hpb-project/TOE,none,71
https://github.com/bakhshalipour/NoC-Verilog,none,71
https://github.com/shivanishah269/risc-v-core,apache-2.0,71
https://github.com/freecores/round_robin_arbiter,none,70
https://github.com/anan-cn/Open-Source-Network-on-Chip-Router-RTL,none,70
https://github.com/zf3/psram-tang-nano-9k,apache-2.0,70
https://github.com/nist-ionstorage/digital-servo,other,69
https://github.com/hdl-util/mipi-demo,other,69
https://github.com/ghidraninja/gameboy-fpga-cartridge,none,69
https://github.com/archlabo/Frix,bsd-2-clause,68
https://github.com/cjhonlyone/picorv32_Xilinx,mit,68
https://github.com/Elrori/Delta-sigma-ADC-verilog,none,68
https://github.com/YutongChenVictor/Fpga-accelerator-demos,mit,68
https://github.com/LIV2/Bluster,other,68
https://github.com/John-Leitch/fpga-md5-cracker,none,67
https://github.com/intel/aib-phy-hardware,apache-2.0,67
https://github.com/niklasekstrom/flickerfixer,cc0-1.0,67
https://github.com/OpenCAPI/oc-accel,apache-2.0,67
https://github.com/mattvenn/first-fpga-pcb,none,67
https://github.com/manish-kj/PACoGen,bsd-3-clause,67
https://github.com/agg23/openfpga-pong,mit,67
https://github.com/sxtyzhangzk/mips-cpu,mit,66
https://github.com/CoreyChen922/sata3_host_controller,none,66
https://github.com/cwfletcher/buffets,none,66
https://github.com/zhajio1988/Open_RegModel,other,66
https://github.com/suoglu/Fixed-Floating-Point-Adder-Multiplier,other,65
https://github.com/acmert/parametric-ntt,none,65
https://github.com/Johnlon/spam-1,mpl-2.0,65
https://github.com/ika-musume/IKAOPM,bsd-2-clause,65
https://github.com/cebarobot/Introduction-to-Computer-Architecture-Exercises,none,65
https://github.com/jbilander/SF500,cc-by-sa-4.0,65
https://github.com/westonb/OV7670-Verilog,none,64
https://github.com/chenhaoc/cnnhwpe,none,64
https://github.com/ulx3s/fpga-odysseus,none,64
https://github.com/someone755/ddr3-controller,none,64
https://github.com/SMB784/SQRL_quickstart,none,64
https://github.com/nickson-jose/vsdstdcelldesign,apache-2.0,64
https://github.com/fjullien/jtag_vpi,none,63
https://github.com/mematrix/AES-FPGA,none,63
https://github.com/simonmonk/prog_fpgas,mit,63
https://github.com/SpinalHDL/VexRiscvSoftcoreContest2018,apache-2.0,63
https://github.com/Ravenslofty/74xx-liberty,none,63
https://github.com/freecores/sparc64soc,none,62
https://github.com/WillGreen/timetoexplore,mit,62
https://github.com/verimake-team/SparkRoad-V,mit,62
https://github.com/gzzyyxh/Quafu,mit,62
https://github.com/no2fpga/no2bootloader,other,62
https://github.com/forconesi/nfmac10g,none,61
https://github.com/Parretto/DisplayPort,none,61
https://github.com/OVGN/OpenHBMC,apache-2.0,61
https://github.com/suntodai/FPGA_image_processing,none,60
https://github.com/sheldonucr/ee260_lab,none,60
https://github.com/gundambox/DIY_OpenMIPS,none,60
https://github.com/gtjennings1/HyperBUS,none,60
https://github.com/ac-optimus/Convolution-using-systolic-arrays,none,60
https://github.com/mongrelgem/Verilog-Adders,apache-2.0,60
https://github.com/StefanSchippers/xschem_sky130,apache-2.0,60
https://github.com/opencpi/opencpi,other,59
https://github.com/olgirard/openmsp430,bsd-3-clause,59
https://github.com/m-labs/tdc-core,none,59
https://github.com/combinatorylogic/soc,mit,59
https://github.com/grantae/mips32r1_xum,none,59
https://github.com/twomonkeyclub/UART,none,59
https://github.com/Lcrypto/FEC-Archive-Verilog,none,59
https://github.com/DinoMax00/TJ-FPGA_MP3,mit,59
https://github.com/mgtm98/pcie5_phy,none,59
https://github.com/mattvenn/vga-clock,none,59
https://github.com/aignacio/mpsoc_example,none,59
https://github.com/pmonta/GNSS_Firehose,other,58
https://github.com/sergachev/spi_mem_programmer,mit,58
https://github.com/myriadrf/LimeSDR-Mini_GW,apache-2.0,58
https://github.com/abnoname/iceZ0mb1e,mit,58
https://github.com/efabless/clear,apache-2.0,58
https://github.com/Radio-Stack/caravel_ft8_receiver,apache-2.0,58
https://github.com/AngeloJacobo/FPGA_OV7670_Camera_Interface,mit,58
https://github.com/BenBergman/AlteraDE2Labs_Verilog,none,57
https://github.com/ryuz/jelly,mit,57
https://github.com/ljlin/MIPS48PipelineCPU,none,57
https://github.com/ForrestBlue/cortexm0ds,none,57
https://github.com/alexforencich/xfcp,mit,57
https://github.com/smunaut/iua,none,57
https://github.com/IA-C-Lab-Fudan/Chisel-FFT-generator,none,57
https://github.com/jerry-D/HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,none,57
https://github.com/xiaowuzxc/SparrowRV,mit,57
https://github.com/zephray/RISu064,mit,57
https://github.com/schlae/snark-barker-mca,none,57
https://github.com/jameshegarty/rigel,mit,56
https://github.com/www-asics-ws/usb2_dev,other,56
https://github.com/bikerglen/robot-arm-v01,none,56
https://github.com/ZipCPU/interpolation,none,56
https://github.com/Netnod/FPGA_NTP_SERVER,other,56
https://github.com/ashishrana160796/verilog-starter-tutorials,other,56
https://github.com/defparam/BAR-Tender,mit,56
https://github.com/VenciFreeman/FFT_ChipDesign,mpl-2.0,56
https://github.com/awai54st/LUTNet,bsd-2-clause,56
https://github.com/sylefeb/Silixel,bsd-3-clause,56
https://github.com/SilenceX12138/MIPS-Microsystems,mit,56
https://github.com/olofk/fifo,none,55
https://github.com/emeb/up5k_basic,mit,55
https://github.com/maomran/softmax,apache-2.0,55
https://github.com/damdoy/fpga_image_processing,none,55
https://github.com/VenciFreeman/RISC-V,none,55
https://github.com/ultraembedded/usb2sniffer,none,55
https://github.com/pwn2winctf/challenges-2020,none,55
https://github.com/SySS-Research/icestick-glitcher,other,55
https://github.com/shawn110285/Cookabarra,none,55
https://github.com/rfhits/Computer-Organization-BUAA-2020,none,55
https://github.com/bogini/Pong,none,54
https://github.com/manish-kj/Posit-HDL-Arithmetic,bsd-3-clause,54
https://github.com/Grootzz/AD9361_TX_MSK,none,54
https://github.com/micro-FPGA/engine-V,apache-2.0,54
https://github.com/BerkeleyLab/Bedrock,other,54
https://github.com/risclite/verilog-divider,none,54
https://github.com/RomeoMe5/DDLM,mit,54
https://github.com/The-OpenROAD-Project/alpha-release,other,54
https://github.com/mattvenn/wokwi-verilog-gds-test,apache-2.0,54
https://github.com/ultraembedded/core_uriscv,apache-2.0,54
https://github.com/MorrisMA/MAM65C02-Processor-Core,none,53
https://github.com/bikerglen/beagle,none,53
https://github.com/geky/gb,none,53
https://github.com/vpecanins/max1000-tutorial,none,53
https://github.com/Practical-UVM-Step-By-Step/Practical-UVM-IEEE-Edition,none,53
https://github.com/ehw-fit/evoapproxlib,mit,53
https://github.com/TheSUPERCD/8bit_MicroComputer_Verilog,mit,53
https://github.com/TeamVoss/VossII,apache-2.0,53
https://github.com/prajwalgekkouga/AHB-to-APB-Bridge,none,53
https://github.com/VeriGOOD-ML/public,apache-2.0,53
https://github.com/OVGN/OpenIRV,apache-2.0,53
https://github.com/antmicro/nvme-verilog-pcie,mit,53
https://github.com/freecores/dma_ahb,none,52
https://github.com/secworks/sha1,bsd-2-clause,52
https://github.com/DexWen/FFT_Verilog,mit,52
https://github.com/wingel/sds7102,other,52
https://github.com/SinghCoder/Icarus_Verilog,none,52
https://github.com/lightcode/8bit-computer,none,51
https://github.com/jfoshea/Viterbi-Decoder-in-Verilog,none,51
https://github.com/luyufan498/CPU_start_from_0,none,51
https://github.com/NetFPGA/NetFPGA-PLUS,none,51
https://github.com/dirjud/Nitro-Parts-lib-SPI,none,50
https://github.com/embmicro/mojo-base-project,mit,50
https://github.com/embecosm/chiphack,other,50
https://github.com/pontazaricardo/Verilog_Calculator_Matrix_Multiplication,mpl-2.0,50
https://github.com/nhasbun/de10nano_vgaHdmi_chip,mit,50
https://github.com/huaweicloud/huaweicloud-fpga,other,50
https://github.com/uwemeyerbaese/DSP_with_FPGAs_ed4,none,50
https://github.com/scale-lab/OpenPhySyn,bsd-3-clause,50
https://github.com/openXC7/demo-projects,bsd-3-clause,50
https://github.com/BrunoLevy/TordBoyau,bsd-3-clause,50
https://github.com/amonemi/ProNoC,other,50
https://github.com/nand2mario/ddr3-tang-primer-20k,apache-2.0,50
https://github.com/thinkoco/microsoft_fpga,none,50
https://github.com/circuitvalley/USB3_MIPI_CSI2_RX_V2_Crosslink_NX,none,50
https://github.com/MorrisMA/Booth_Multipliers,none,49
https://github.com/hutch31/tv80,mit,49
https://github.com/YosysHQ/yosys-bigsim,none,49
https://github.com/MiSTer-devel/Menu_MiSTer,none,49
https://github.com/wyager/HaSKI,none,49
https://github.com/lawrie/tiny_usb_examples,none,49
https://github.com/ieee-ceda-datc/RDF-2019,mit,49
https://github.com/halftop/Interface-Protocol-in-Verilog,none,49
https://github.com/GMUCERG/Dilithium,none,49
https://github.com/wangjidwb123/AHB-SRAMC,none,49
https://github.com/stillwater-sc/RISC-V-TensorCore,mit,49
https://github.com/freecores/verilog_cordic_core,none,48
https://github.com/suyashmahar/RISC-processor,mit,48
https://github.com/biren15/Design-and-Verification-of-LDPC-Decoder,none,48
https://github.com/IA-C-Lab-Fudan/KWS-SoC,none,48
https://github.com/UofT-HPRC/fpga-bpf,other,48
https://github.com/dilshan/max2-audio-dac,mit,48
https://github.com/salute-hh/FPGA-Edge-Detection-Project1,none,48
https://github.com/fluctlight001/nscscc2022_single_tools,none,48
https://github.com/mbaykenar/digital-logic-design,apache-2.0,48
https://github.com/cassuto/nano-cpu32k,other,48
https://github.com/Caskman/MIPS-Processor-in-Verilog,none,47
https://github.com/racerxdl/LVDS-7-to-1-Serializer,mit,47
https://github.com/lajanugen/8051,none,47
https://github.com/marqs85/snes_dejitter,mit,47
https://github.com/tomverbeure/cxxrtl_eval,none,47
https://github.com/seonskim/verilog_axi-interconnect,none,47
https://github.com/emu-russia/SEGAChips,cc0-1.0,47
https://github.com/alknvl/axis_udp,mit,47
https://github.com/ultraembedded/core_axi_cache,bsd-3-clause,47
https://github.com/wuhanstudio/nand2tetris-iverilog,none,47
https://github.com/AhmedAalaaa/32-point-FFT-Verilog-design-based-DIT-butterfly-algorithm,none,47
https://github.com/akilm/FPU-IEEE-754,mit,47
https://github.com/AngeloJacobo/FPGA_RealTime_and_Static_Sobel_Edge_Detection,mit,47
https://github.com/MiSTer-devel/ZX-Spectrum_MISTer,none,46
https://github.com/scluconn/DA_PUF_Library,mit,46
https://github.com/romulus0914/CNN_VGG19_verilog,none,46
https://github.com/tinyvision-ai-inc/Vision-FPGA-SoM,mit,46
https://github.com/atgreen/moxie-cores,none,45
https://github.com/freecores/xge_mac,none,45
https://github.com/ZipCPU/wbi2c,none,45
https://github.com/Grootzz/Verilog-FIR,none,45
https://github.com/thu-cs-lab/thinpad_top,none,45
https://github.com/raymondrc/FPGA-SM3-HASH,mit,45
https://github.com/kholia/Colorlight-5A-75B,none,45
https://github.com/Nitcloud/Image_sim,none,45
https://github.com/davidthings/spokefpga,apache-2.0,45
https://github.com/eda-lab/CNNAF-CNN-Accelerator_init,mit,45
https://github.com/OpenPOWERFoundation/a2o,other,45
https://github.com/efabless/caravel_user_project_analog,apache-2.0,45
https://github.com/Tan-YiFan/DigitalLogic-Autumn2020,none,45
https://github.com/multitenancy-project/menshen,none,45
https://github.com/andres-mancera/ethernet_10ge_mac_SV_tb,none,44
https://github.com/Tommydag/CAN-Bus-Controller,mit,44
https://github.com/ivanvig/2dconv-FPGA,mit,44
https://github.com/sumilao/Zynq-7000-DPU-TRD,none,44
https://github.com/boaaaang/CNN-Implementation-in-Verilog,none,44
https://github.com/shuckc/verilog-utils,none,43
https://github.com/fatestudio/RSA4096,none,43
https://github.com/ZipCPU/zbasic,none,43
https://github.com/MiSTer-devel/MacPlus_MiSTer,none,43
https://github.com/psnjk/SimpleCache,mit,43
https://github.com/sam210723/fpga,mit,43
https://github.com/RSPwFPGAs/qemu-hdl-cosim,mit,43
https://github.com/hjs557523/Computer-Experiment-on-the-principle-of-computer-composition,none,43
https://github.com/jasonlin316/A-Single-Path-Delay-32-Point-FFT-Processor,none,43
https://github.com/AUCOHL/Lighter,apache-2.0,43
https://github.com/ucsdsysnet/Rosebud,mit,43
https://github.com/mikeroyal/CPLD-Guide,none,43
https://github.com/debtanu09/systolic_array_matrix_multiplier,mit,43
https://github.com/aseddin/ece_3300,none,43
https://github.com/mcjtag/tcam,mit,43
https://github.com/fredrequin/verilator_xilinx,bsd-2-clause,43
https://github.com/sybreon/dcpu16,none,42
https://github.com/chiggs/oc_jpegencode,other,42
https://github.com/pansygrass/ecc,none,42
https://github.com/bmartini/verilog-arbiter,mit,42
https://github.com/phanrahan/mantle,other,42
https://github.com/jconenna/Yoshis-Nightmare,none,42
https://github.com/sifive/block-nvdla-sifive,none,42
https://github.com/chriz2600/time-sleuth,mit,42
https://github.com/FPGA-Networking/Low-Cost-and-Programmable-CRC,none,42
https://github.com/LeiWang1999/DigitalAlarmClock,none,42
https://github.com/gyurco/MiSTery,none,42
https://github.com/MiSTer-devel/C128_MiSTer,none,42
https://github.com/pthalin/video_lag_tester,none,42
https://github.com/praharshapm/vsdmixedsignalflow,apache-2.0,42
https://github.com/santoshsmalagi/Benchmarks,none,42
https://github.com/shariethernet/Physical-Design-with-OpenLANE-using-SKY130-PDK,none,42
https://github.com/prasadp4009/2-way-Set-Associative-Cache-Controller,other,41
https://github.com/ZipCPU/fftdemo,none,41
https://github.com/pablomarx/rodinia,none,41
https://github.com/aswaterman/trainwreck,none,41
https://github.com/GraphSAINT/GNN-ARCH,none,41
https://github.com/Elrori/Azure-SDR,none,41
https://github.com/Efinix-Inc/xyloni,mit,41
https://github.com/john9636/SortingNetwork,apache-2.0,41
https://github.com/Elphel/eddr3,none,40
https://github.com/zhangly/azpr_cpu,mit,40
https://github.com/vaughnbetz/COFFE,none,40
https://github.com/freecores/video_stream_scaler,none,40
https://github.com/rajshadow/4-way-set-associative-cache-verilog,none,40
https://github.com/FAST-Switch/fast,apache-2.0,40
https://github.com/DexWen/LMS-Adaptive-filter,none,40
https://github.com/yztong/LeNet_RTL,mit,40
https://github.com/jaywonchung/Verilog-Harvard-CPU,mit,40
https://github.com/olofk/observer,none,40
https://github.com/lawrie/ulx3s_examples,none,40
https://github.com/ispras/hdl-benchmarks,other,40
https://github.com/tomverbeure/cisco-hwic-3g-cdma,none,40
https://github.com/def-saizi-baka/Digital_Logic_FPGA_final_hw,none,40
https://github.com/mcjtag/eth_switch,mit,40
https://github.com/mbtaylor1982/ReSDMAC,cc-by-sa-4.0,40
https://github.com/alfikpl/aoOCS,other,39
https://github.com/q3k/ctf,none,39
https://github.com/freecores/apbi2c,none,39
https://github.com/secworks/chacha,bsd-2-clause,39
https://github.com/pengyuzhang/HitchHike,none,39
https://github.com/albertxie/iverilog-tutorial,mit,39
https://github.com/ruanshihai/CPU,none,39
https://github.com/RickyTino/MangoMIPS32,none,39
https://github.com/Wren6991/libfpga,other,39
https://github.com/maze1377/pipeline-mips-verilog,none,39
https://github.com/tongplw/HW-Syn-Lab,mit,39
https://github.com/xiaoerlang0359/E203plus,apache-2.0,39
https://github.com/abdelazeem201/Design-and-ASIC-Implementation-of-32-Point-FFT-Processor,mit,39
https://github.com/gatecat/hrt,none,39
https://github.com/omega-rg/Cache-Controller,none,39
https://github.com/dwelch67/lsasim,none,38
https://github.com/GadgetFactory/RetroCade_Synth,none,38
https://github.com/freecores/can,none,38
https://github.com/secworks/sha512,bsd-2-clause,38
https://github.com/johan92/yafpgatetris,mit,38
https://github.com/olofk/wb_intercon,isc,38
https://github.com/cuongtvee/Video-and-Image-Processing-Design-Using-FPGAs,none,38
https://github.com/pnvamshi/Hardware-Implementation-of-AES-Verilog,none,38
https://github.com/YanB25/Tomasulo,none,38
https://github.com/RuiMachado39/TDC,none,38
https://github.com/tastynoob/FPGA_network,none,38
https://github.com/olofk/subservient,apache-2.0,38
https://github.com/bit-hack/icesid,other,38
https://github.com/shubhi704/APB-Protocol,none,38
https://github.com/rnz/verilog-sha256,none,37
https://github.com/wisp/rfid-verilog,none,37
https://github.com/freecores/i2c,none,37
https://github.com/freecores/mcs-4,none,37
https://github.com/cyrozap/iCEstick-UART-Demo,apache-2.0,37
https://github.com/ZipCPU/s6soc,none,37
https://github.com/ZipCPU/dbgbus,none,37
https://github.com/myriadrf/LimeSDR-PCIe_GW,apache-2.0,37
https://github.com/vladostan/comparchitecture,none,37
https://github.com/EvgenyMuryshkin/QuokkaEvaluation,none,37
https://github.com/m-labs/VexRiscv-verilog,none,37
https://github.com/hydronics2/HDMI-to-FPGA-to-APA102-Pixels,none,37
https://github.com/altASIC/Open-CryptoNight-ASIC,apache-2.0,37
https://github.com/jianzhang96/AZPRcpu,none,37
https://github.com/crypt-xie/XCryptCore,none,37
https://github.com/ultraembedded/core_usb_uart,none,37
https://github.com/TCL606/MipsPipeline,mit,37
https://github.com/ZiyangYE/General-Slow-DDR3-Interface,bsd-3-clause,37
https://github.com/flyjancy/CortexM0_SoC_Task,mit,37
https://github.com/whutddk/RiftCore,apache-2.0,37
https://github.com/manili/VSDBabySoC,apache-2.0,37
https://github.com/cyrozap/osdvu,mit,36
https://github.com/parallaxinc/Propeller_1_Design,none,36
https://github.com/tmatsuya/wiki,none,36
https://github.com/open-design/riscv-soc-cores,none,36
https://github.com/ISKU/FAST9-Accelerator,mit,36
https://github.com/Summer-Summer/ComputerArchitectureLab,mit,36
https://github.com/bradgrantham/alice5,apache-2.0,36
https://github.com/robseb/HPS2FPGAmapping,mit,36
https://github.com/zhangzek/3x3_matrix_Systolic_Array_multiplier,none,36
https://github.com/ahirsharan/32-Bit-Floating-Point-Adder,none,36
https://github.com/zainryan/INSIDER-System,mit,36
https://github.com/Dfinitski/SDR-Micron,none,36
https://github.com/citrus3000psi/3DORGB,none,36
https://github.com/hrvach/EDSAC,none,36
https://github.com/briansune/Delta-Sigma-DAC-Verilog,mit,36
https://github.com/KasuganoSoraaa/simple-AXI2AHB-bridge,none,36
https://github.com/rave1sking/single_cycle_RISCV_CPU_Design-32bit,none,36
https://github.com/DigitalDesignSchool/ce2020labs,mit,36
https://github.com/jpwright/fpganes,none,35
https://github.com/kazunori279/CPU32,none,35
https://github.com/kdurant/axi-ddr3,none,35
https://github.com/Lianghao-Yuan/AHB_Bus_Matrix,none,35
https://github.com/ClusterM/nes_mappers,none,35
https://github.com/vedic-partap/Computer-Organization-and-Architecture-LAB,none,35
https://github.com/ic7x24/verilog-mini-demo,mit,35
https://github.com/Archfx/FPGA-stereo-Camera-Basys3,none,35
https://github.com/cbalint13/e-verest,apache-2.0,35
https://github.com/Centre-for-Hardware-Security/asap7_reference_design,none,35
https://github.com/LSTM-Kirigaya/ComputerDesignExperiment,none,35
https://github.com/irmo-de/xilinx-risc-v,mit,35
https://github.com/embedded-explorer/Open-Source-RTL-Design,none,35
https://github.com/rseal/GnuRadar,other,34
https://github.com/DejavuAlex/2FSK-2PSK-2DPSK-QPSK-code-and-decode,none,34
https://github.com/pcie-bench/pciebench-netfpga,other,34
https://github.com/mihir8181/VerilogHDL-Codes,none,34
https://github.com/minmit/tonic,bsd-3-clause,34
https://github.com/OpenCAPI/ThymesisFlow,apache-2.0,34
https://github.com/thinkoco/de10-nano-riscv,apache-2.0,34
https://github.com/Xilinx/xup_fpga_vivado_flow,mit,34
https://github.com/UT-LCA/ML4Accel-Dataset,none,34
https://github.com/sfu-arch/SpGEMM,none,34
https://github.com/fluctlight001/cpu_for_nscscc2020,none,34
https://github.com/tharunchitipolu/Dadda-Multiplier-using-CSA,mpl-2.0,34
https://github.com/suisuisi/FPGAandPeripheralInterface,none,34
https://github.com/freecores/uart16550,none,33
https://github.com/pbing/USB,none,33
https://github.com/harvard-cns/opensketch,none,33
https://github.com/svofski/vector06cc,other,33
https://github.com/haojunliu/OpenFPGA,bsd-2-clause,33
https://github.com/wtiandong/Hardware_circular_buffer_controller,mit,33
https://github.com/rsnikhil/RISCV_Piccolo_v1,mit,33
https://github.com/eriksargent/PUF-lab,none,33
https://github.com/jdocampom/JPEG-Decoder,none,33
https://github.com/JeffDeCola/my-verilog-examples,mit,33
https://github.com/farbius/dsp_xilinx_ip,none,33
https://github.com/MikeS11/MiSTerFPGA_YC_Encoder,mit,33
https://github.com/NAOSI-DLUT/DLUT_IC_Courses,none,33
https://github.com/b224hisl/rioschip,apache-2.0,33
https://github.com/LCAI-TIHU/HW,apache-2.0,33
https://github.com/mopfel-winrux/NockPU,none,33
https://github.com/na103/Dueottosei,other,33
https://github.com/thu-cs-lab/verilog-coding-standard,none,33
https://github.com/no2fpga/no2muacm,other,33
https://github.com/lerogo/5-stage-pipeline-cpu,none,33
https://github.com/ultraembedded/core_jpeg_decoder,apache-2.0,33
https://github.com/fallen/tinycpu,none,32
https://github.com/lajanugen/Modular-Exponentiation,none,32
https://github.com/csus-senior-design/i2c,none,32
https://github.com/freecores/jtag,none,32
https://github.com/rbarzic/nanorv32,none,32
https://github.com/JonathanJing/Asynchronous-FIFO,none,32
https://github.com/Frogwells/fpga_cmos_design,none,32
https://github.com/joelagnel/i2c-master,none,32
https://github.com/piotr-go/Lichee-Tang,none,32
https://github.com/thunderclap-io/thunderclap-fpga-arria10,none,32
https://github.com/wd5gnr/verifla,none,32
https://github.com/Buddhimah/System-Bus-Design-Verilog,none,32
https://github.com/thinson/DigitalClock,none,32
https://github.com/mattvenn/ws2812-core,none,32
https://github.com/saunak1994/CyNAPSEv11,none,32
https://github.com/zhangmozhe/microshift_compression,apache-2.0,32
https://github.com/brown9804/PCIe_physical_layer,apache-2.0,32
https://github.com/Arlet/verilog-65C02-fsm,none,32
https://github.com/iic-jku/iic-audiodac-v1,apache-2.0,32
https://github.com/w32agobot/SKY130_SAR-ADC,apache-2.0,32
https://github.com/DOUDIU/Hardware-Implementation-of-the-Canny-Edge-Detection-Algorithm,none,32
https://github.com/sudhamshu091/Single-Cycle-Risc-Processor-32-bit-Verilog,none,32
https://github.com/puhitaku/nintendo-switch-i2s-to-spdif,other,32
https://github.com/lzw545/opengg,none,31
https://github.com/dirjud/Nitro-Parts-lib-Xilinx,none,31
https://github.com/aquaxis/gemac,none,31
https://github.com/phthinh/OFDM_802_11,none,31
https://github.com/CospanDesign/nysa-verilog,mit,31
https://github.com/embmicro/book-examples,none,31
https://github.com/MorrisMA/M65C02A,none,31
https://github.com/ptracton/AXI_BFM,mit,31
https://github.com/lulinchen/face_detect_open,none,31
https://github.com/WarwickEPR/RePLIA,none,31
https://github.com/jonthomasson/Spartan-Mini-NES,none,31
https://github.com/sh-vlad/FPGA_rtime_HDR_video,apache-2.0,31
https://github.com/kgpai94/ECC-Encryption-System,none,31
https://github.com/WayneGong/Image_Rotate,none,31
https://github.com/vprabhu28/16-Bit-CPU-using-Verilog,none,31
https://github.com/chipsalliance/UHDM-integration-tests,apache-2.0,31
https://github.com/shellbear/v-regex,mit,31
https://github.com/hizbi-github/AXI4_Master_Interconnect_Slave,mit,31
https://github.com/emu-russia/dmgcpu,cc0-1.0,31
https://github.com/Thes0me/pango_video_local_dimming,none,31
https://github.com/emeb/up5k_osc,mit,31
https://github.com/teekamkhandelwal/asynchronous_fifo,mit,31
https://github.com/ishfaqahmed29/SerDes,none,31
https://github.com/programmable-scheduling/pifo-hardware,none,30
https://github.com/liuguangxi/gng,none,30
https://github.com/Goshik92/SHA256Hasher,none,30
https://github.com/rongcuid/riscv-megaproject,bsd-3-clause,30
https://github.com/jmt329/PitchShifter,mit,30
https://github.com/tritechpw/Make-FPGA,none,30
https://github.com/Elrori/FMCW_Radar,none,30
https://github.com/drom/quark,mit,30
https://github.com/sailordiary/computer-systems-ucas,none,30
https://github.com/bangonkali/sram,mit,30
https://github.com/funannoka/SoC-Design-DDR3-Controller,none,30
https://github.com/hkhajanchi/fpga-pid,none,30
https://github.com/M-HHH/HDLBits_Practice_verilog,none,30
https://github.com/mehrdadh/lora-modulator,mit,30
https://github.com/kunalg123/icc2_workshop_collaterals,none,30
https://github.com/acsl-technion/nica,bsd-2-clause,30
https://github.com/ahirsharan/LSTM,none,30
https://github.com/hrvach/Life_MiSTer,mit,30
https://github.com/IObundle/iob-mem,mit,30
https://github.com/MiSTer-devel/AtariST_MiSTer,none,30
https://github.com/dawsonjon/OpenXcvr,mit,30
https://github.com/TinyTapeout/tinytapeout-mpw7,apache-2.0,30
https://github.com/suisuisi/basic_systemverilog,mit,30
https://github.com/JackHCC/Digital-Integrated-Circuit-Design,none,30
https://github.com/yrrapt/caravel_amsat_txrx_ic,apache-2.0,30
https://github.com/xiang-rc/cfntt_ref,mit,30
https://github.com/Wren6991/SmolDVI,cc0-1.0,30
https://github.com/jiegec/fpu-wrappers,mit,30
https://github.com/Anthon1e/JESD204B-Transport-and-Data-Link-Layer,none,30
https://github.com/vlsi1217/ASIC,none,29
https://github.com/SanjayRai/PCIE_AXI_BRIDGE,none,29
https://github.com/AmeerAbdelhadi/Multiported-RAM,other,29
https://github.com/TUM-LIS/lisnoc,none,29
https://github.com/skristiansson/i2s,none,29
https://github.com/vrishbhan/Matrix-Multiplication,other,29
https://github.com/toothlessco/arty-glitcher,none,29
https://github.com/ianhchuang/EPC-Gen2-RFID-Tag-Baseband-Processor,mit,29
https://github.com/xavieran/fLaCPGA,none,29
https://github.com/amoudgl/iir-bandstop-filter,mit,29
https://github.com/MorrisMA/1PPS-DPLL,none,29
https://github.com/scale-lab/DRUM,other,29
https://github.com/1801BM1/k1801,other,29
https://github.com/DeamonYang/FPGA_SYNC_ASYNC_FIFO,none,29
https://github.com/matt-alencar/fpga-uart-tx-rx,mit,29
https://github.com/sehugg/fpga-examples,cc0-1.0,29
https://github.com/mcjtag/bitonic_sorter,mit,29
https://github.com/amamory-verification/uvm-basics,mit,29
https://github.com/KorotkiyEugene/digital_lab,mit,29
https://github.com/Mario-Hero/Async-Karin,mit,29
https://github.com/betrusted-io/gateware,other,29
https://github.com/scale-lab/BLASYS,bsd-3-clause,29
https://github.com/lulinchen/FPGA_CryptoNight_V7,none,29
https://github.com/go4retro/UltiMem64,none,29
https://github.com/yuxguo/USTC-ComputerArchitecture-2020S,none,29
https://github.com/kerryliukk/NTHU-ICLAB,none,29
https://github.com/Zyy438/FPGAudio,none,29
https://github.com/FPGA-Networking/HyperParser,none,29
https://github.com/IObundle/iob-lib,mit,29
https://github.com/DaveBerkeley/serv_soc,mit,29
https://github.com/jgrip/c128-verilog,cc-by-4.0,29
https://github.com/ACMClassCourses/RISCV-CPU,none,29
https://github.com/skristiansson/wb_sdram_ctrl,none,28
https://github.com/freecores/turbo8051,none,28
https://github.com/ericgineer/CORDIC,none,28
https://github.com/Canaan-Creative/MM,unlicense,28
https://github.com/subutai-attic/pars,none,28
https://github.com/MiSTer-devel/MemTest_MiSTer,none,28
https://github.com/Obijuan/myslides,none,28
https://github.com/jonlwowski012/OV7670_NEXYS4_Verilog,apache-2.0,28
https://github.com/HeavyPixels/QuickSilverNEO,none,28
https://github.com/marsohod4you/FpgaTDC,none,28
https://github.com/NingHeChuan/Open-FPGA,none,28
https://github.com/mmicko/enigmaFPGA,mit,28
https://github.com/fredrequin/fpga_1943,none,28
https://github.com/ahegazy/aes,mit,28
https://github.com/blackmesalabs/s7_mini_fpga,none,28
https://github.com/desaster/c64-dodgypla,other,28
https://github.com/alinxalinx/AX301,none,28
https://github.com/hibagus/64pointFFTProcessor,none,28
https://github.com/hexagon5un/hackaday_supercon_2019_logic_noise_FPGA_workshop,none,28
https://github.com/vritrv/ROUTER-1X3-RTL-DESIGN,none,28
https://github.com/aquaxis/aq_mipi_csi2rx_ultrascaleplus,mit,28
https://github.com/ChrisPVille/mig_example,none,28
https://github.com/skyzh/mips-cpu,mit,28
https://github.com/ultraembedded/riscv_sbc,none,28
https://github.com/anishathalye/notary,mit,28
https://github.com/RClabiisc/I2SRV32-S-v1,apache-2.0,28
https://github.com/DCLAB08/Real-Time-Image-Video-Dehazing,none,28
https://github.com/DOUDIU/Hardware-Implementation-of-the-Dark-Channel-Prior-Haze-Removal-Algorithm,none,28
https://github.com/bradleyeckert/chad,other,28
https://github.com/acmert/kyber-polmul-hw,none,28
https://github.com/fpgadeveloper/ethernet-fmc-processorless,mit,28
https://github.com/phillbush/legv8,none,28
https://github.com/fast-codesign/OpenTSN2.0,none,28
https://github.com/defparam/PCI2Nano-PCB,cc-by-sa-4.0,28
https://github.com/ucb-cs250/caravel_fpga250,apache-2.0,28
https://github.com/freecores/dvb_s2_ldpc_decoder,none,27
https://github.com/Archstacker/Y86-CPU,none,27
https://github.com/mattvenn/fpga-sram,none,27
https://github.com/kuladeepsaireddy/OpenNoc,none,27
https://github.com/Wujh1995/Verilog-VGA-game,none,27
https://github.com/fpgasystems/Centaur,apache-2.0,27
https://github.com/Saanlima/Pepino,none,27
https://github.com/howardlau1999/flapga-mario,none,27
https://github.com/rgwan/bapi-rv32i,none,27
https://github.com/nckubugman/NetFPGA-SUME-High-Frequency-Trading-Machine,none,27
https://github.com/Parimala6/Floating-point-MAC-verilog,none,27
https://github.com/PulseRain/Reindeer_Step,other,27
https://github.com/princeofpython/Computer-Architecture,none,27
https://github.com/hammad-a/verilog_repair,mit,27
https://github.com/emeb/up5k_vga,mit,27
https://github.com/terriblefire/tf1230,other,27
https://github.com/nicyyyy/FPGA-CLAHE,none,27
https://github.com/efabless/caravel_mgmt_soc_litex,apache-2.0,27
https://github.com/TinyTapeout/tinytapeout-02,apache-2.0,27
https://github.com/osresearch/risc8,none,27
https://github.com/xiesicong/fpga_sobel_ov5640_hdmi,none,27
https://github.com/AugustinJose1221/Video-Stitching,none,27
https://github.com/Starrynightzyq/soNN,none,27
https://github.com/FPGA-Research/eFPGA---RTL-to-GDS-with-SKY130,apache-2.0,27
https://github.com/LIV2/GottaGoFastRAM2000,other,27
https://github.com/sora/ovs-hw,none,26
https://github.com/fbrosser/DSP48E1-FP,none,26
https://github.com/qmn/riscv-invicta,bsd-2-clause,26
https://github.com/shaneleonard/neural-hardware,none,26
https://github.com/fpga-logi/logi-pong-chu-examples,none,26
https://github.com/Goshik92/FFTVisualizer,none,26
https://github.com/Godzil/gameduino,other,26
https://github.com/MiSTer-devel/Archie_MiSTer,none,26
https://github.com/wincle626/HLS_Legup,none,26
https://github.com/rfotino/verilog-tetris,none,26
https://github.com/whc2uestc/BD3_FPGA,none,26
https://github.com/knielsen/ice40-stm32-sdram,none,26
https://github.com/toivoh/gameduino-fpga-mods,other,26
https://github.com/aoeldemann/fluent10g,mit,26
https://github.com/sevvalmehder/32-bit-MIPS-Processor,none,26
https://github.com/navidadelpour/ARM-CPU,none,26
https://github.com/MiSTer-devel/Amstrad_MiSTer,none,26
https://github.com/HeerAmbavi/RSAonVerilog,none,26
https://github.com/gsomlo/yoloRISC,isc,26
https://github.com/nju-mips/noop-lo,other,26
https://github.com/tinyvision-ai-inc/UPduino-v2.1,mit,26
https://github.com/StanfordAHA/AhaM3SoC,apache-2.0,26
https://github.com/cpantel/DVGHV,none,26
https://github.com/schlae/plaid-bib-cpld,none,26
https://github.com/CodeNameGrapefruit/SoC_CNN,none,26
https://github.com/PacktPublishing/Architecting-and-Building-High-Speed-SoCs,mit,26
https://github.com/fast-codesign/OpenTSN3.4,other,26
https://github.com/Computer-103/hardware,none,26
https://github.com/google/globalfoundries-pdk-libs-gf180mcu_fd_sc_mcu7t5v0,apache-2.0,26
https://github.com/RClabiisc/I2SRV32-V-v1,apache-2.0,26
https://github.com/EECS150/fpga_labs_sp22,none,26
https://github.com/lucky-wfw/IC_System_Design,apache-2.0,26
https://github.com/tomverbeure/ecp5_jtag,none,26
https://github.com/spider-tronix/VLSI,bsd-3-clause,26
https://github.com/milochen0418/hello-verilog,none,26
https://github.com/Starrynightzyq/Delta-Sigma-Modulator,mit,26
https://github.com/sumukhathrey/Verilog_ASIC_Design,none,26
https://github.com/red435/verilog_APB_SPI_interface,none,26
https://github.com/ljgibbslf/SM2_core,none,26
https://github.com/freecores/embedded_risc,none,25
https://github.com/secworks/blake2,bsd-2-clause,25
https://github.com/dhrosa/ws2812-verilog,none,25
https://github.com/osafune/peridot,none,25
https://github.com/fairwaves/UHD-Fairwaves,none,25
https://github.com/ddk/ddk-fpga,none,25
https://github.com/ironstein0/handwriting-recognition-using-neural-networks-on-FPGA-final-year-project,none,25
https://github.com/lisper/cpus-pdp8,none,25
https://github.com/MatrixAINetwork/SIMD-architecture,none,25
https://github.com/CospanDesign/vivado-ip-cores,mit,25
https://github.com/FPGAwars/workshops,none,25
https://github.com/ucdrstdenis/cdsAsync,other,25
https://github.com/Reenforcements/VerilogDE2115AudioFilters,none,25
https://github.com/mattvenn/fpga-virtual-graf,none,25
https://github.com/chrisneuf/Deep-Neural-Network-Hardware-Accelerator,none,25
https://github.com/supratimdas/NoobsCpu-8bit,apache-2.0,25
https://github.com/ChrisPVille/jtaglet,apache-2.0,25
https://github.com/BlusLiu/Flappy-Bird,none,25
https://github.com/buttercutter/riffa2,other,25
https://github.com/tomverbeure/color3,mit,25
https://github.com/eda-lab/FPGA_DevKit_HX1006A,none,25
https://github.com/emilbiju/emil-risc-v,none,25
https://github.com/lucky-wfw/The-project-of-Verilog,other,25
https://github.com/enjoy-digital/litex_vexriscv_smp_test,none,25
https://github.com/hdl-util/hdmi-demo,other,25
https://github.com/Winters123/FastRMT,other,25
https://github.com/BambooWhispering/FPGA-image-simulation,none,25
https://github.com/Giftwen/CourseDigitalIC,none,25
https://github.com/rumengshanhe/ADPLL_base_Verilog,none,25
https://github.com/accomdemy/accomdemy_rv32i,none,25
https://github.com/ericlewis/openfpga-dominos,none,25
https://github.com/eimtechnology/STEPFPGA-MXO2Core,none,25
https://github.com/derek8955/ic_contest,none,25
https://github.com/no2fpga/no2hub75,other,25
https://github.com/gpthimble/Home-Brew-Computer,none,25
https://github.com/dan-rodrigues/ym2610-pcb,none,25
https://github.com/alexforencich/dma-bench,mit,25
https://github.com/jiaaom/HPDLA,none,25
https://github.com/barryZZJ/Hardware_Design,none,25
https://github.com/AngeloJacobo/FPGA_SDRAM_Controller,mit,25
https://github.com/ajackevic/ELEC5882,unlicense,25
https://github.com/tuliopereirab/arithmetic-encoder-av1,other,25
https://github.com/Gourav0486/AES-Core-engine-,none,25
https://github.com/luppp22/MIPS54SP-Lifesaver,none,25
https://github.com/mstump/verilog-vga-controller,none,24
https://github.com/aeste/aemb,none,24
https://github.com/trondd/oc-i2c,none,24
https://github.com/adbrant/zuma-fpga,bsd-2-clause,24
https://github.com/freecores/ha1588,none,24
https://github.com/mesarcik/DRFM,none,24
https://github.com/vinamarora8/Radix-2-FFT,none,24
https://github.com/jeasonstudio/USTB_FPGA_ExperimentReport_Pros,bsd-3-clause,24
https://github.com/mcgodfrey/i2c-eeprom,mit,24
https://github.com/richard42/CoCo3FPGA,other,24
https://github.com/jkelley/irig-decoder,mit,24
https://github.com/MIPSfpga/digital-design-lab-manual,mit,24
https://github.com/daveshah1/up5k-demos,none,24
https://github.com/zebmehring/Processor-Cache,none,24
https://github.com/Johnny-Zou/FPGA-Mnist,none,24
https://github.com/zhangkunming0216/FIFO_-asynchronous,none,24
https://github.com/siorpaes/BareBonesCortexM0,none,24
https://github.com/lawrie/tinyfpga_examples,none,24
https://github.com/Ams0x57/Digital_Adders_Verilog,none,24
https://github.com/coole198669/viterbi_decoder,none,24
https://github.com/TaihouDaisuki/Tongji-Computer_Organization,none,24
https://github.com/ThalesGroup/TMR,bsd-3-clause,24
https://github.com/hyoukjun/microswitch-noc,none,24
https://github.com/yusanshi/Greedy-Snake-Verilog,none,24
https://github.com/PrincetonUniversity/OPDB,none,24
https://github.com/xiaoerlang0359/FPGA-for-svpwm,none,24
https://github.com/djtfoo/lenet5-verilog,none,24
https://github.com/aklsh/getting-started-with-verilog,mit,24
https://github.com/wzc810049078/systolic-array-matrix-multiplier,apache-2.0,24
https://github.com/zengkaipeng/EI332,none,24
https://github.com/jpsety/verilog_benchmark_circuits,none,24
https://github.com/WayneGong/pwm_motor_system,none,24
https://github.com/nicolaswilde/UCAS-Advanced-Computer-Architecture-OpenROAD-flow,none,24
https://github.com/scarv/scarv-cpu,mit,24
https://github.com/go4retro/Nu6510,none,24
https://github.com/RAPcores/rapcores,isc,24
https://github.com/johnathan-convertino-afrl/open1553,other,24
https://github.com/zzz-x/mp3player,none,24
https://github.com/jeshraghian/snn-accelerator,apache-2.0,24
https://github.com/anishathalye/knox-hsm,mit,24
https://github.com/ultraembedded/core_enet,apache-2.0,24
https://github.com/BalaDhinesh/Accelerating_Standard_and_Modified_AES128,none,24
https://github.com/jbilander/ReAgnus-MegAChip,cc-by-sa-4.0,24
https://github.com/geraked/verilog-rle,mit,24
https://github.com/fatheroflink/xiaohaizi_cpu,none,24
https://github.com/SLink-Protocol/S-Link,mit,24
https://github.com/xlxlqqq/DigSysDes_EGo1,none,24
https://github.com/echoPinkApple/bilinear,none,24
https://github.com/abdelazeem201/Introduction-to-System-on-Chip-Design-Online-Course,mit,24
https://github.com/andreasdotorg/pdfparser,none,23
https://github.com/rdiez/uart_dpi,none,23
https://github.com/vinodpa/OpenProjects,none,23
https://github.com/silverfoxy/MIPS-Verilog,mit,23
https://github.com/MiSTer-devel/Arcade-Pacman_MiSTer,none,23
https://github.com/wd5gnr/icestickPWM,none,23
https://github.com/cliffordwolf/bextdep,isc,23
https://github.com/YosysHQ/yosys-bench,isc,23
https://github.com/julbouln/dvi_lvds,none,23
https://github.com/usmanwardag/sobel,none,23
https://github.com/peepo/verilog_tutorials_BB,none,23
https://github.com/Arlet/cpld-6502,bsd-2-clause,23
https://github.com/DOOKNET/Digital_Clock,none,23
https://github.com/isuckatdrifting/Zeus,mit,23
https://github.com/lucasbrasilino/net2axis,isc,23
https://github.com/grokthis/ucisc,none,23
https://github.com/mhhai/ImageStitchBasedOnFPGA,none,23
https://github.com/kelu124/lit3rick,none,23
https://github.com/winsonbook/Reed-Solomon-,none,23
https://github.com/NingHeChuan/Digital_Front_End_Verilog,none,23
https://github.com/luogantt/verilog-demo,none,23
https://github.com/Wren6991/ChristmasSoC,apache-2.0,23
https://github.com/CHN-ChenYi/RISC-Core-on-FPGA-Arch2021,none,23
https://github.com/tancheng/VectorCGRA,bsd-3-clause,23
https://github.com/emu-russia/mappers,cc0-1.0,23
https://github.com/ABKGroup/TritonPart,bsd-3-clause,23
https://github.com/siliconcompiler/lambdalib,mit,23
https://github.com/PS-FPGA/ps-fpga,none,23
https://github.com/mballance/clusterv-soc,apache-2.0,23
https://github.com/dan-rodrigues/ics-adpcm,mit,23
https://github.com/zeeshanrafique23/mdu,apache-2.0,23
https://github.com/ultraembedded/core_mmc,apache-2.0,23
https://github.com/sjj-star/automatically-generate-Wallace-Tree-VerilogHDL-code,mit,23
https://github.com/IBM/raiden,bsd-3-clause,23
https://github.com/roife/BUAA-CO,none,23
https://github.com/bzeeno/riscv-cpu,none,23
https://github.com/cepdnaclk/e16-co502-RV32IM-pipeline-implementation-group1,none,23
https://github.com/jbush001/RISC-Processor,apache-2.0,22
https://github.com/dlitz/openmsp430,none,22
https://github.com/phthinh/OFDM_802_16,none,22
https://github.com/zhanghai/orgexp,none,22
https://github.com/viralgokani/8PointDCT_Verilog,none,22
https://github.com/jamesrivas/FPGA_Stereo_Depth_Map,none,22
https://github.com/drom/spi,none,22
https://github.com/ascend-secure-processor/oram,none,22
https://github.com/ZipCPU/rtcclock,none,22
https://github.com/DiabloBlood/single-cycle-MIPS-CPU,none,22
https://github.com/muzilinxi90/OpenMIPS,none,22
https://github.com/CospanDesign/nysa-sdio-device,mit,22
https://github.com/sumanth-kalluri/128-Bit-AES-Encryption-and-Decryption-in-Verilog,none,22
https://github.com/ef-end-y/RiverRaidFPGA,none,22
https://github.com/aekanman/FPGA-video-decoder,mit,22
https://github.com/amungo/nut2nt,none,22
https://github.com/quzard/FPGA_Vending_Machine,none,22
https://github.com/ChenJianyunp/FPGA-Snappy-Decompressor,apache-2.0,22
https://github.com/rzhang2285/Coppelia,apache-2.0,22
https://github.com/junglehust/CurriculumDesign-PrinciplesOfComputerOrganization,none,22
https://github.com/praveenkhemalapure/DDR3-controller-verification,none,22
https://github.com/nqHITSZ/Systolic-Array,none,22
https://github.com/gundy/tinyfpga-bx-game-soc,other,22
https://github.com/kingyoPiyo/Tang-Nano_MIDI_Sounder,mit,22
https://github.com/doitdodo/FPGA_Spiking_NN,none,22
https://github.com/UndefeatedSunny/VLSI-Interview-Questions,mit,22
https://github.com/jerry-D/64-bit-Universal-Floating-Point-ISA-Compute-Engine,none,22
https://github.com/AugustinJose1221/FFTx32,mit,22
https://github.com/zan-pu/pipelined-zanpu,mit,22
https://github.com/jasonlin316/Systolic-Array-for-Smith-Waterman,none,22
https://github.com/kxynos/embedded_hacking,mit,22
https://github.com/OldRepoPreservation/mpeg2fpga,none,22
https://github.com/Pipepw/MIPS_CPU,none,22
https://github.com/4a1c0/RV32i-Verilog,none,22
https://github.com/merledu/SIngle-Cycle-RISC-V-In-Verilog,none,22
https://github.com/Prananya123/RTL-Coding,none,22
https://github.com/myriadrf/LimeSDR-Mini-v2_GW,apache-2.0,22
https://github.com/go4retro/TurboMaster,none,22
https://github.com/gatelabdavis/RANE,bsd-3-clause,22
https://github.com/tishi43/h264_decoder,none,22
https://github.com/yang-le/riscv_cpu,none,22
https://github.com/xyfJASON/hitsz-minirv-1,none,22
https://github.com/Xilinx/pcie_qdma_ats_example,other,22
https://github.com/tinyvision-ai-inc/ice40_power,mit,22
https://github.com/Alpha-Girl/USTC_CA_labs,mit,22
https://github.com/TheRainstorm/CO_ext_lab-CQU,none,22
https://github.com/y-C-x/HDLBits_Solution,none,22
https://github.com/hlslibs/ac_ml,apache-2.0,22
https://github.com/Adrofier/HDLBits-Verilog-Solutions,mit,22
https://github.com/sdasgup3/parallel-processor-design,none,21
https://github.com/freecores/video_systems,none,21
https://github.com/freecores/y80e,none,21
https://github.com/ayzk/Simulator_CPU,none,21
https://github.com/ahmad2smile/SHA256_Verilog,none,21
https://github.com/pkorolov/zynq-fpga,none,21
https://github.com/kehribar/verilog-osx,none,21
https://github.com/nkkav/yosys-examples,none,21
https://github.com/hedgeberg/VerilogCommon,isc,21
https://github.com/riscveval/Rocket-Chip,bsd-2-clause,21
https://github.com/wd5gnr/icestick,none,21
https://github.com/KestrelComputer/polaris,mpl-2.0,21
https://github.com/TheMozg/spi-amba-simulation,none,21
https://github.com/cr1901/spi_tb,none,21
https://github.com/ZipCPU/wbfmtx,none,21
https://github.com/SubProto/icestick-vga-test,none,21
https://github.com/RCSL-HKUST/heterosim,none,21
https://github.com/barbedo/verilog-book,none,21
https://github.com/Andrei0105/MIPS-multi-cycle,mit,21
https://github.com/siamumar/BIST_PUF_TRNG,none,21
https://github.com/secworks/blake2s,bsd-2-clause,21
https://github.com/zhelnio/ahb_lite_sdram,mit,21
https://github.com/gtjennings1/UPDuino-OV7670-Camera,none,21
https://github.com/YucanLiu/VLSI_SNN,none,21
https://github.com/alice820621/SystemVerilog-Implementation-of-DDR3-Controller,none,21
https://github.com/fpgasystems/groundhog,none,21
https://github.com/ZipCPU/arrowzip,none,21
https://github.com/pwmarcz/fpga-tutorial,mit,21
https://github.com/lb1244206405/ZYNQ1_FPGA_422_HDLC,none,21
https://github.com/yuezhao1/ANLU_fpga,none,21
https://github.com/Wren6991/Hazard5,other,21
https://github.com/eda-lab/AES-based-on-FPGA,mit,21
https://github.com/Storm-Rage0/electronic-organ,none,21
https://github.com/b-dmitry1/V188,none,21
https://github.com/skycrapers/AM-Lib,none,21
https://github.com/JefferyLi0903/MMC,none,21
https://github.com/Angelic47/GowinDDR3_AXI4_SpinalHDL,mit,21
https://github.com/kemalderya/pqc-param-ntt,none,21
https://github.com/lydiawunan/LOSTIN,none,21
https://github.com/ika-musume/ASIC_RE,bsd-2-clause,21
https://github.com/racerxdl/biggateboy,apache-2.0,21
https://github.com/EvgenyMuryshkin/qusoc,none,21
https://github.com/natu4u/GSOC_TensorCore,apache-2.0,21
https://github.com/mayshin10/CNN-Accelerator,none,21
https://github.com/jeremysee2/Lichee-Tang-Tutorial,none,21
https://github.com/eminfedar/fedar-e1-rv32i,mit,21
https://github.com/freecores/usbhostslave,none,20
https://github.com/nblintao/Computer-Architecture,none,20
https://github.com/Cognoscan/VerilogCogs,apache-2.0,20
https://github.com/binderclip/BCOpenMIPS,mit,20
https://github.com/freecores/theia_gpu,none,20
https://github.com/yvnr4you/SDRAM-Verification,none,20
https://github.com/mattzgto/bladerf-dvbs2,none,20
https://github.com/zhaishaomin/ring_network-based-multicore-,apache-2.0,20
https://github.com/qiaoxu123/Electronic-competition,none,20
https://github.com/hedgeberg/UART2NAND,mit,20
https://github.com/Chockichoc/FPGAGameBoy,mit,20
https://github.com/wubinyi/Convolutional-Neural-Network-Accelerator,mit,20
https://github.com/jkiv/shapool-core,bsd-3-clause,20
https://github.com/ranzbak/fpga-workshop,none,20
https://github.com/go4retro/Nu6509,mit,20
https://github.com/visky2096/AHB-to-I2C,none,20
https://github.com/MiSTer-devel/PDP1_MiSTer,mit,20
https://github.com/MightyDevices/DSITx,mit,20
https://github.com/tomverbeure/upduino,none,20
https://github.com/cloudxcc/Arduissimo,apache-2.0,20
https://github.com/uw-x/lora-modulator,mit,20
https://github.com/dotcypress/tang-nano-lcd,none,20
https://github.com/Cra2yPierr0t/risc-v,none,20
https://github.com/CherryYang05/OpenMIPS_CPU,none,20
https://github.com/LHesperus/Radar-Signal-Generation-and-Processing-Experiment,none,20
https://github.com/dsdnu/zynet,mit,20
https://github.com/uec-hanken/tee-hardware,none,20
https://github.com/ultraembedded/core_usb_sniffer,none,20
https://github.com/cceroici/Stochastic-Neural-Network,none,20
https://github.com/harshbhosale01/image-processing-fpga,mit,20
https://github.com/bxinquan/nios2_cam_isp_demo,mit,20
https://github.com/antonson-j1/SHA256-Accelerator-Hardware,none,20
https://github.com/htfab/rotfpga,mit,20
https://github.com/Xilinx/AlveoLink,mit,20
https://github.com/Wren6991/TwoWireDebug,cc0-1.0,20
https://github.com/tsnlab/npu,cern-ohl-s-2.0,20
https://github.com/AngeloJacobo/ULX3S_FPGA_Camera_Streaming,mit,20
https://github.com/fangyzh26/FIFO,none,20
https://github.com/GoWest279/XuanTie-C910-FPGA,apache-2.0,20
https://github.com/jevinskie/litespih4x,none,20
https://github.com/nmoroze/lemoncore,none,20
https://github.com/jha-lab/codebench,none,20
https://github.com/lnis-uofu/JPEG_LS,mit,20
https://github.com/abdelazeem201/ASIC-implementation-of-AES,none,20
https://github.com/qxdn/16QAM,none,20
https://github.com/VincentWang1998/ai_on_chip_project1,none,20
https://github.com/RatkoFri/MulApprox,mit,20
https://github.com/sadrasabouri/CORDIC,mit,20
https://github.com/zdszx/Modexpowering3,none,20
https://github.com/VoidMercy/Lattice-ECP5-Bitstream-Decompiler,none,20
https://github.com/travisgoodspeed/80211scrambler,none,19
https://github.com/bendyer/adat-verilog,none,19
https://github.com/xdesigns/4way-cache,none,19
https://github.com/AmeerAbdelhadi/2D-Binary-Content-Addressable-Memory-BCAM,other,19
https://github.com/tmatsuya/i2c_edid,none,19
https://github.com/freecores/axi_master,none,19
https://github.com/freecores/pid_controller,none,19
https://github.com/siamumar/tinyAES,apache-2.0,19
https://github.com/fquitin/energy_detection_system,none,19
https://github.com/diadatp/mips_cpu,mit,19
https://github.com/JeremyJiWZ/FPGA,none,19
https://github.com/QuantumQuadrate/HamamatsuCameralink,bsd-3-clause,19
https://github.com/nolancon/AES128,none,19
https://github.com/C-L-G/My_Opensource_AZPR_SOC,apache-2.0,19
https://github.com/sancus-tee/sancus-core,bsd-3-clause,19
https://github.com/pareddy113/Design-of-various-multiplier-Array-Booth-Wallace-,none,19
https://github.com/0x2fed/FPGA-Keccak-Miner,none,19
https://github.com/DeamonYang/FPGA_SDR,none,19
https://github.com/2cc2ic/DMA-S2MM-and-MM2S,mit,19
https://github.com/ikotler/pinky8bitcpu,bsd-3-clause,19
https://github.com/AdityaGovardhan/FPGA-SVPWM-implementation,none,19
https://github.com/fox6666/RISC_V-multicycle,none,19
https://github.com/Mionger/mp3-player,none,19
https://github.com/dmitrii-khizbullin/tof-driver,mit,19
https://github.com/ucb-bar/nvdla-wrapper,none,19
https://github.com/xycfwrj/zynq_axi_ddr_barebone,none,19
https://github.com/skiphansen/panog1_opl3,none,19
https://github.com/caicaicai-ji/QSPI_FOR_SOC,apache-2.0,19
https://github.com/The-OpenROAD-Project/PDNSim,bsd-3-clause,19
https://github.com/thu-cs-lab/Digital-Design-Docs,none,19
https://github.com/spokeyjoe/LoongArchCPU,none,19
https://github.com/MZhao-ouo/For_HDU_ISE_Victims,none,19
https://github.com/HUXIYIGE/cqu_cs_course,none,19
https://github.com/briansune/USB-PD-Verilog,mit,19
https://github.com/BigPig-Bro/Cyclone-IV,none,19
https://github.com/yasnakateb/PipelinedARM,none,19
https://github.com/barabanshek/Dagger,mit,19
https://github.com/412910609/galvoMC,none,19
https://github.com/klynch71/6502sim,none,19
https://github.com/tomverbeure/jtag_uart_example,unlicense,19
https://github.com/zli87/Integrated_Circuit_Design_Laboratory_IC_Lab,none,19
https://github.com/fiberhood/MorphleLogic,apache-2.0,19
https://github.com/himanshu5-prog/vortexGPU,other,19
https://github.com/hakan-demirli/PID-FPGA,mit,19
https://github.com/hyf6661669/ARM_documents,none,19
https://github.com/KULeuven-COSIC/NTRU_NTT_HW,other,19
https://github.com/asinghani/crypto-accelerator-chip,apache-2.0,19
https://github.com/ombhilare999/riscv-core,mit,19
https://github.com/codyps/wimax_ofdm,none,18
https://github.com/idanw/Verilog-Pac-Man,none,18
https://github.com/sbourdeauducq/serdes-tdc,none,18
https://github.com/dwelch67/amber_samples,none,18
https://github.com/Lyukx/ShootingGame-FPGA,none,18
https://github.com/stffrdhrn/uart,none,18
https://github.com/grantae/mips32r1_core,none,18
https://github.com/freecores/1000base-x,none,18
https://github.com/freecores/wb_dma,none,18
https://github.com/andrade824/Verilog-SPI-Master,none,18
https://github.com/freecores/zx_ula,none,18
https://github.com/AmeerAbdelhadi/Binary-to-BCD-Converter,other,18
https://github.com/freecores/ddr3_sdram,none,18
https://github.com/igor-m/UPduino-Mecrisp-Ice-15kB,bsd-3-clause,18
https://github.com/gh-code/libCircuit,other,18
https://github.com/ybch14/Single-Cycle-CPU-with-Verilog,none,18
https://github.com/davidgfnet/fpga-wpa-psk-bruteforcer,none,18
https://github.com/ym31433/NPU-Architecture,none,18
https://github.com/r4d10n/iCEstick-hacks,mit,18
https://github.com/neogeodev/SNKVerilog,none,18
https://github.com/www-asics-ws/usb1_device,other,18
https://github.com/secworks/sha3,bsd-2-clause,18
https://github.com/mmicko/mikrobus-upduino,mit,18
https://github.com/parimalp/Advanced-Embedded-System-Design-Flow-on-Zynq,none,18
https://github.com/salcanmor/SRAM-tester-for-Cmod-A7-35T,mit,18
https://github.com/Digilent/Arty-A7-35-XADC,none,18
https://github.com/lulinchen/jpeg2000_open,none,18
https://github.com/NukaCola-Quantum/MBIST-verilog,apache-2.0,18
https://github.com/freemso/cpu-verilog,none,18
https://github.com/YosysHQ/yosys-tests,none,18
https://github.com/govindjeevan/Weighted-Round-Robin-Arbiter,none,18
https://github.com/manjushpv/Design-and-Verification-of-Nand-Flash-Memory-Controller,none,18
https://github.com/Verdvana/Oscilloscope,none,18
https://github.com/zhelnio/ddec,mit,18
https://github.com/n24bass/ice40_8bitworkshop,other,18
https://github.com/EnigmaCurry/SAP,other,18
https://github.com/hyperpicc/ecc,none,18
https://github.com/Silverster98/bitmips2019,none,18
https://github.com/SKuRGe911/MiSTerTutorial,none,18
https://github.com/Zero-GGZ/FPGA-Games,none,18
https://github.com/acceleratedtech/ssith-aws-fpga,bsd-2-clause,18
https://github.com/gillianGan/ahb_sram_master,none,18
https://github.com/vmarribas/VerMFi,bsd-3-clause,18
https://github.com/aap/fpdpga,mit,18
https://github.com/mufpga/MicroFPGA,mit,18
https://github.com/loghall/axi_cache,none,18
https://github.com/efabless/raptor_soc_template,none,18
https://github.com/jimmyma8579/FPGA_MotorControl,none,18
https://github.com/RedFlag2017/rs-codec,none,18
https://github.com/ee-uet/UETRV_ESoC,none,18
https://github.com/briansune/Kintex-7-OV13850-Verilog,mit,18
https://github.com/kazkojima/pcm2pdm-example,other,18
https://github.com/lilasrahis/GNN4REL,none,18
https://github.com/wbbbbbb123/Sram-controller-design-based-on-AHB-bus,none,18
https://github.com/raviporna/HWSYNLAB2021,none,18
https://github.com/esden/icekeeb,none,18
https://github.com/tianxiaogua/FPGA-Robot,apache-2.0,18
https://github.com/yavuz650/RISC-V,mit,18
https://github.com/RV-AT/PVS464,none,18
https://github.com/WF-2021/BTC_FPGA_MINER,other,18
https://github.com/Jefferson-Lopes/FFT,none,18
https://github.com/Chair-for-Security-Engineering/AGEMA,other,18
https://github.com/xiesicong/fpga_eth_dual_ov5640,none,18
https://github.com/ZJU-Andre/ISEE-zju,none,18
https://github.com/SubZer0811/VLSI,none,18
https://github.com/casper-astro/hdl_devel,none,17
https://github.com/whitequark/bfcpu2,mit,17
https://github.com/alok-upadhyay/MIPS-in-Verilog,none,17
https://github.com/freecores/ps2,none,17
https://github.com/freecores/uart2spi,none,17
https://github.com/secworks/siphash,bsd-2-clause,17
https://github.com/freecores/pci,none,17
https://github.com/freecores/mips_16,none,17
https://github.com/6thimage/FT245_interface,cc0-1.0,17
https://github.com/cfelton/test_jpeg,none,17
https://github.com/tayler-hetherington/dnn-sim,none,17
https://github.com/UtkarshPathrabe/Computer-Architecture-Lab-Solutions-BITS-Pilani,mit,17
https://github.com/erosen/FPGA_Object_Tracking,none,17
https://github.com/Torlus/JagNetlists,none,17
https://github.com/secworks/modexp,other,17
https://github.com/pc2/NetFPGA-10G-UPB-OpenFlow,none,17
https://github.com/cyrozap/Pano-Logic-Zero-Client-G2-FPGA-Demo,apache-2.0,17
https://github.com/gilani/fpfma,none,17
https://github.com/aquaxis/FPGAMAG18,mit,17
https://github.com/alangarf/tm1638-verilog,apache-2.0,17
https://github.com/ZipCPU/icozip,none,17
https://github.com/ZipCPU/videozip,none,17
https://github.com/deepvyas/Verilog-Snippets,none,17
https://github.com/syntacore/fpga-sdk-prj,other,17
https://github.com/old-NWTC/TurbSim,none,17
https://github.com/kactus2/ipxactexamplelib,mit,17
https://github.com/HaleLu/mips,none,17
https://github.com/JakeMercer/mac,mit,17
https://github.com/crboth/LDPC_Decoder,none,17
https://github.com/tinylic/ASIC-FPGA-tetris,none,17
https://github.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board,none,17
https://github.com/opalkelly-opensource/SPIFlashController,mit,17
https://github.com/necst/sdaccel_chisel_integration,apache-2.0,17
https://github.com/CospanDesign/sdio-device,mit,17
https://github.com/pandeykartikey/RISCY-Processor,none,17
https://github.com/zxc479773533/HUST-Verilog-Labs,mit,17
https://github.com/sandy2008/CNN-FPGA,apache-2.0,17
https://github.com/Kitrinx/Atari7800_MiSTer,other,17
https://github.com/suhasr1991/Convolutional-Neural-Network-hardware-using-Verilog,none,17
https://github.com/zhujingyang520/vlsi_project,none,17
https://github.com/02stevenyang850527/CVSD,none,17
https://github.com/b1f6c1c4/Deep-DarkFantasy,none,17
https://github.com/damdoy/fpga_peripherals,none,17
https://github.com/emeb/ulx3s_6502,none,17
https://github.com/Crimsonninja/senior_design_puf,none,17
https://github.com/dominic-meads/HDMI_FPGA,mit,17
https://github.com/MMujtabaRoohani/RISC-V-Processor,mit,17
https://github.com/kaito0422/Nexy4-DDR-ARM-Cortex-M3-system-for-ARM-core-,none,17
https://github.com/gzhy5111/cpu,none,17
https://github.com/0x5b25/CNN_Core,mit,17
https://github.com/Grazfather/glitcher,none,17
https://github.com/lawrie/saxonsoc-ulx3s-bin,none,17
https://github.com/shiva-t/Elliptical-Curve-Cryptography-FPGA,none,17
https://github.com/SySS-Research/icebreaker-glitcher,other,17
https://github.com/micro-FPGA/CRUVI,apache-2.0,17
https://github.com/kingyoPiyo/Tang-Nano_PartyParrot,mit,17
https://github.com/emard/oberon,none,17
https://github.com/ulixxe/usb_dfu,mit,17
https://github.com/google/globalfoundries-pdk-ip-gf180mcu_fd_ip_sram,apache-2.0,17
https://github.com/laurentiuduca/openverifla,none,17
https://github.com/txzing/modbus_crc_verilog,none,17
https://github.com/juj/HDMI_testikuva,none,17
https://github.com/zlinaf/PowerGear,mit,17
https://github.com/Robin-WZQ/CNN-FPGA,mit,17
https://github.com/yjwang01/zju-isee,none,17
https://github.com/TheSonders/USBKeyboard,none,17
https://github.com/vinayrayapati/rv32i,mit,17
https://github.com/albertfan1120/NTU_CVSD_2021,none,17
https://github.com/EECS150/fpga_labs_fa22,none,17
https://github.com/Angelic47/PaskiSoC,wtfpl,17
https://github.com/z0gSh1u/minisys-1-cpu,none,17
https://github.com/RPTU-EIS/upec-boom-verification-suite,none,17
https://github.com/montedalrymple/yrv,apache-2.0,17
https://github.com/antmicro/openssd-nvme,none,17
https://github.com/adithyasunil26/Y86-64-Processor,mit,17
https://github.com/techvinodreddy/UART-IP-CORE16550A-Verification-UVM,none,17
https://github.com/owczhlol/HITCCLab,none,17
https://github.com/ultraembedded/core_ram_tester,apache-2.0,17
https://github.com/niklasekstrom/cia-verilog,none,17
https://github.com/dineshannayya/yifive_r0,apache-2.0,17
https://github.com/ezrec/galpal,none,16
https://github.com/sevikkk/VP2motion,none,16
https://github.com/gmish27/CPUonFPGA,none,16
https://github.com/warclab/dyract,none,16
https://github.com/feiranchen/WitnessProtection,none,16
https://github.com/andykarpov/radio-86rk-wxeda,bsd-2-clause,16
https://github.com/toyoshim/mc6502,bsd-3-clause,16
https://github.com/sora/ethpipe,none,16
https://github.com/ucb-bar/fpga-spartan6,none,16
https://github.com/freecores/sha3,apache-2.0,16
https://github.com/freecores/robust_axi2ahb,none,16
https://github.com/fighter212/ahb2apb,none,16
https://github.com/akhan3/async-fifo,none,16
https://github.com/Merterm/BRAIN-M,none,16
https://github.com/ipcoregarfield/Example-Codes-for-Snorkeling-in-Verilog-Bay,none,16
https://github.com/pengyuzhang/FreeRider,none,16
https://github.com/ZipCPU/xulalx25soc,none,16
https://github.com/rossmacarthur/mawg,apache-2.0,16
https://github.com/harout/concurrent-data-capture,mit,16
https://github.com/google/bbcpu,apache-2.0,16
https://github.com/ZipCPU/wbpwmaudio,none,16
https://github.com/phanrahan/loam,other,16
https://github.com/dqi/ed25519_fpga,none,16
https://github.com/lisper/cpus-cadr,none,16
https://github.com/deanm1278/FPGA_SWD,none,16
https://github.com/chunzhimu/Verilog-HDL,none,16
https://github.com/akzare/HardORB,mit,16
https://github.com/hitohira/yokyo,none,16
https://github.com/aniketnk/circular-queue-verilog,mit,16
https://github.com/azonenberg/protohdl,bsd-3-clause,16
https://github.com/bootsector/smd-sixbutton-encoder,mit,16
https://github.com/open-dv/dma_axi,apache-2.0,16
https://github.com/watz0n/arty_xjtag,mit,16
https://github.com/Shashi18/I2C-Verilog,none,16
https://github.com/ChenJianyunp/Posit32-2-exact-multiply-accumulator,none,16
https://github.com/ReinForce-II/anlogic_eg4s_sdram_controller,none,16
https://github.com/Hara-Laboratory/subrisc,none,16
https://github.com/raiyyanfaisal09/AHB_APB-RTL,none,16
https://github.com/RoyanTuscano/-TAGE-based-Predictor-Verilog-Code,none,16
https://github.com/arduinoufv/inf250,none,16
https://github.com/chance189/I2C_Master,none,16
https://github.com/fuyutarow/Conways-Game-of-Life-with-Vlang,none,16
https://github.com/Wren6991/DOOMSoC,none,16
https://github.com/OpenCAPI/omi_device_ice,apache-2.0,16
https://github.com/ahegazy/mips-cpu,none,16
https://github.com/fanbinqi/CNN-Based-FPGA,mit,16
https://github.com/Basantloay/Softmax_CNN,none,16
https://github.com/samy-maxvy/MAXVY_MIPI_I3C_Basic_Master_Controller_IP,mit,16
https://github.com/theseus-cores/theseus-cores,none,16
https://github.com/hdl-util/vga-text-mode,other,16
https://github.com/wlf1998/CA,none,16
https://github.com/raiyyanfaisal09/RTL_NAND_Flash_controller,none,16
https://github.com/felipesanches/AnotherWorld_FPGA,other,16
https://github.com/aditeyabaral/DDCO-Lab-UE18CS207,none,16
https://github.com/Multimedia-Processing/Digital-Logic-Design,other,16
https://github.com/samsamfire/Kalman_Fpga,none,16
https://github.com/Oguzhanka/Digital-Signal-Oscilloscope,none,16
https://github.com/pgate1/USB-Blaster_UART,mit,16
https://github.com/KevinWang96/Chip-Multi-processor-System-based-on-Cardinal-Bidirectional-Ring-Network-on-chip,none,16
https://github.com/tomverbeure/intel_jtag_primitive_blog,mit,16
https://github.com/RicoLi424/CNN-Digit-Recognition-Accelerated-on-FPGA,mit,16
https://github.com/hoseinmrh/FPGA-Home-Works,none,16
https://github.com/trung-pham-dinh/CNN-on-FPGA,none,16
https://github.com/wanderingnail/AXI_DMA,none,16
https://github.com/AngeloJacobo/ULX3S_FPGA_Sobel_Edge_Detection_OV7670,mit,16
https://github.com/XBQ314/A-Number-Theoretic-Transform-Accelerator-with-Two-Parallel-Simplified-Butterfly-Units,none,16
https://github.com/google/globalfoundries-pdk-libs-gf180mcu_fd_sc_mcu9t5v0,apache-2.0,16
https://github.com/Geyuhao/DoodleJump-on-FPGA,none,16
https://github.com/r09g/iadc,mit,16
https://github.com/19020011038/OUC-HomeWork,none,16
https://github.com/ytliu74/RISCV_Verilog,mit,16
https://github.com/semiDESIgner/50daysRTLcode,none,16
https://github.com/ZiyangYE/LicheeTang20K_DDR_Test,bsd-3-clause,16
https://github.com/v00id852/LittleChip,none,16
https://github.com/GhostFrankWu/SUSTech_CS207_Final-Project_2020f,none,16
https://github.com/wzp21142/mips-cpu-and-microsystem,mit,16
https://github.com/UDXS/floof,none,16
https://github.com/ra1nb0w/odyssey2sdr,none,16
https://github.com/dldldlfma/super_small_toy_tpu,none,16
https://github.com/lingbai-kong/computer-system,mit,16
https://github.com/thesrsakabuvttchi/VLIW,none,16
https://github.com/andrewattwood/fuserisc,apache-2.0,16
https://github.com/charley871103/TPU,none,16
https://github.com/CompuSAR/Ben8Bit,none,16
https://github.com/peterlefanulumsdaine/Oberwolfach-explorations,none,15
https://github.com/andrade824/Pulse-Width-Modulation-IP,none,15
https://github.com/linuxbest/ahci_mpi,none,15
https://github.com/freecores/nova,none,15
https://github.com/dawsonjon/Chips-Demo,mit,15
https://github.com/warclab/idea,none,15
https://github.com/freecores/mmu180,none,15
https://github.com/tmatsuya/next186_soc_pc,none,15
https://github.com/bobmshannon/Simple-32bit-ALU-Design,none,15
https://github.com/gupta-utkarsh/alu-8bit,none,15
https://github.com/juliobg/Verilog-Multilayer-Perceptron,none,15
https://github.com/jonthomasson/SpartanMini,none,15
https://github.com/likaihz/Greedy_Snake,none,15
https://github.com/ujamjar/hardcaml-riscv,mit,15
https://github.com/sorgelig/BK0011M_MIST,none,15
https://github.com/hatimak/sigma,none,15
https://github.com/hsp86/logic_analysis,none,15
https://github.com/karlfant/NCL_sandbox,none,15
https://github.com/dvanmali/Superscalar_Pipeline_Processor,apache-2.0,15
https://github.com/brunaanog/Object-Tracking-and-Detection-on-FPGA-Board-Cyclone-II,none,15
https://github.com/SmartHypercube/fpga_csgo,none,15
https://github.com/Digilent/Zedboard-OLED,none,15
https://github.com/AmeerAbdelhadi/Switched-Multiported-RAM,other,15
https://github.com/scluconn/LPN-based_PUF,mit,15
https://github.com/Elrori/OV_camera_on_FPGA,none,15
https://github.com/emard/galaksija,none,15
https://github.com/juanmard/iPxs-Text,none,15
https://github.com/linkuri267/cnn_accelerator,none,15
https://github.com/Fabien-Chouteau/Ada-PicoRV32-example,none,15
https://github.com/guoyijiang/VerilogModule-IIC_Master,none,15
https://github.com/jeremytregunna/ksa,other,15
https://github.com/djzenma/RV32IC-CPU,none,15
https://github.com/gtjennings1/JPEG_Encoder,none,15
https://github.com/kole-huang/picorv32_soc,none,15
https://github.com/nvdla/vp_awsfpga,other,15
https://github.com/JeremyV2014/VerilogSHA256Miner,none,15
https://github.com/KurohaneNioko/MIPS-Architecture-CPU-design,none,15
https://github.com/ikanoano/arty-videocap,none,15
https://github.com/alchitry/Au-Base-Project,mit,15
https://github.com/laszloC/Thesis_SGM_FPGA,none,15
https://github.com/scale-lab/BACS,none,15
https://github.com/Vulgarities/31Ins-one-cycle-MipsCPU,none,15
https://github.com/myriadrf/xtrx-fpga-source,other,15
https://github.com/ecelab-org/Split-Chip_authentication,other,15
https://github.com/MaharshSuryawala/Image-Compression,mit,15
https://github.com/ZipCPU/wbspi,none,15
https://github.com/tongplw/Undertale-Verilog,mit,15
https://github.com/Speccery/icy99,none,15
https://github.com/bluespec/Accel_AES,apache-2.0,15
https://github.com/fusesoc/sd_device,apache-2.0,15
https://github.com/kunliu7/FPGA-based-image-processing,none,15
https://github.com/amamory-verification/hw-formal-verif,mit,15
https://github.com/RainEggplant/mips_pipeline_cpu,none,15
https://github.com/pengchengwei54610/Digital-Logic-BIG-HW,none,15
https://github.com/mbaykenar/mpw7_yonga_soc,apache-2.0,15
https://github.com/learn-cocotb/tutorial,bsd-2-clause,15
https://github.com/adki/Deep_Learning_Blocks,other,15
https://github.com/kimweng01/OpenMIPS_KIMWENG_sopc,none,15
https://github.com/SAFEERHYDER/FPGA_Ultrasound_DAS_Beamformer,mit,15
https://github.com/zf3/some-tang-nano-9k-examples,apache-2.0,15
https://github.com/markos-stefanidis/FPGA-Based-HDR-algorithm,none,15
https://github.com/7vik-g/16bit-pipelined-RISC-processor-sky130,apache-2.0,15
https://github.com/2catycm/SUSTech-CS202_214-Computer_Organization-Project,other,15
https://github.com/icgrp/hipr,mit,15
https://github.com/Enter-tainer/simplerv,none,15
https://github.com/TinyTapeout/tt-multiplexer,apache-2.0,15
https://github.com/q3k/qf100,apache-2.0,15
https://github.com/phthinh/soric_project,apache-2.0,15
https://github.com/shahsaumya00/Floating-Point-Adder,mit,15
https://github.com/sfu-arch/X-Cache,bsd-3-clause,15
https://github.com/skmuduli92/HyperFuzzer,other,15
https://github.com/h1kari/hpcore,none,15
https://github.com/sam-t-davies/LatticeFPGA-CSI2---Jetson-Nano,none,15
https://github.com/Zigazou/myterminal,none,15
https://github.com/CJH8668/risc_cpu,none,15
https://github.com/opalkelly-opensource/design-resources,other,15
https://github.com/mnmhdanas/DA-Based-LMS-Adaptive-filter,none,15
https://github.com/yueyang2000/riscv-cpu,none,15
https://github.com/WiFiBoy/OK-iCE40Pro,mit,15
https://github.com/Elrori/4096bit-IDDMM-Verilog,none,15
https://github.com/osresearch/psionpi,none,15
https://github.com/tomverbeure/fpga_quick_ram_update,unlicense,15
https://github.com/Saanlima/RISC5Verilog_psram,none,15
https://github.com/efabless/caravel-lite,apache-2.0,15
https://github.com/google/skywater-pdk-libs-sky130_fd_sc_hd,apache-2.0,15
https://github.com/nhandyal/Verilog-Spectrum-Analyzer,none,14
https://github.com/jbornschein/soc-lm32,none,14
https://github.com/MorrisMA/MiniCPU-S,none,14
https://github.com/julianofjm/fpga_dac,none,14
https://github.com/freecores/mac_layer_switch,none,14
https://github.com/wnew/hdl_library,none,14
https://github.com/freecores/tiny_aes,apache-2.0,14
https://github.com/freecores/double_fpu,none,14
https://github.com/MParygin/v.vga.font8x16,apache-2.0,14
https://github.com/kwonalbert/oram,none,14
https://github.com/UA3MQJ/fpga-signal-generator,none,14
https://github.com/jbush001/FPGAWhack,apache-2.0,14
https://github.com/GuzTech/vivado-picorv32,none,14
https://github.com/delhatch/Red_Tracker,none,14
https://github.com/MiSTer-devel/PET2001_MiSTer,none,14
https://github.com/skibo/Pet2001_Arty,none,14
https://github.com/baochuquan/RISCV-MMU,none,14
https://github.com/asicguy/spacex_uart,none,14
https://github.com/alexswo/FlappyBird,none,14
https://github.com/Digilent/Nexys-4-DDR-Keyboard,none,14
https://github.com/lmEshoo/sp-i586,none,14
https://github.com/ztgao/ConvNN_FPGA_Accelerator,none,14
https://github.com/CospanDesign/verilog_ppfifo_demo,mit,14
https://github.com/andywag/NeuralHDL,none,14
https://github.com/buaa-ee/FPGA-Wave-Generator,none,14
https://github.com/defano/digital-design,mit,14
https://github.com/kzoacn/RISCV-CPU,none,14
https://github.com/michaelriri/16-bit-risc-processor,mit,14
https://github.com/impedimentToProgress/A2,none,14
https://github.com/michaelengel/iCE40HX1K-EVB,none,14
https://github.com/ameyk1/Fast-Fourier-Transform,none,14
https://github.com/secworks/cmac,bsd-2-clause,14
https://github.com/iDoka/GOST-28147-89,mit,14
https://github.com/vignesh-raghavan/AES128,none,14
https://github.com/gym487/FMCW_Radar,none,14
https://github.com/fredrequin/JiVe,bsd-2-clause,14
https://github.com/rcetin/booth_wallace_multiplier,none,14
https://github.com/MiSTer-devel/Arcade-GnG_MiSTer,none,14
https://github.com/charkster/spi_slave_verilog,none,14
https://github.com/fox6666/RISC_V-pipeline,none,14
https://github.com/ronak66/Direct-Mapped-Cache,none,14
https://github.com/JonnyLe/mipsCPU,apache-2.0,14
https://github.com/NorbertZheng/PH-Experiment,none,14
https://github.com/addisonElliott/SCIC,none,14
https://github.com/aignacio/iir_filter,none,14
https://github.com/liolok/HDU_CO_Guide,mit,14
https://github.com/attie/led_matrix_tinyfpga_a2,none,14
https://github.com/zhouzaixin/arm_soc,none,14
https://github.com/overlogged/sky-machine,none,14
https://github.com/UCLA-VAST/HT-Deflate-FPGA,none,14
https://github.com/aionnetwork/aion_epic_fpgaminer,none,14
https://github.com/MiSTer-devel/C16_MiSTer,none,14
https://github.com/FarisHijazi/LZ4-Decompressor-Verilog,none,14
https://github.com/bryonkucharski/FPGA-ultrasonic-radar,none,14
https://github.com/Noris4est/I2C-FPGA-Verilog-HDL,none,14
https://github.com/garrettsworkshop/TimeDisk,other,14
https://github.com/dslu7733/verilog,none,14
https://github.com/michg/pyocdriscv32,none,14
https://github.com/fuzhidai/CPU-Design-Based-on-RISC-V,none,14
https://github.com/A-suozhang/FFT-xilinx-ipcore,none,14
https://github.com/wu-qing-157/RISCV-CPU,none,14
https://github.com/trialley/loongson_MIPS_demo,mit,14
https://github.com/tharunchitipolu/sobel-edge-detector,mit,14
https://github.com/verimake-team/SparkRoad-FPGA,mit,14
https://github.com/Muhazam-Mustapha/SqrtCORDIC,none,14
https://github.com/fandahao17/FPGAOL-Examples,none,14
https://github.com/abhishek-kakkar/100DayFPGA,none,14
https://github.com/MaoZhuoqi/Flappy-Bird,none,14
https://github.com/kazkojima/lunauac2-pdm,other,14
https://github.com/emeb/ESP32C3_FPGA,mit,14
https://github.com/fredrequin/verilator_gowin,bsd-2-clause,14
https://github.com/mattvenn/zero_to_asic_mpw4,apache-2.0,14
https://github.com/briansune/FFT-R22SDF,mit,14
https://github.com/sufiiyan/verilog,none,14
https://github.com/BrianHGinc/Verilog-Floating-Point-Clock-Divider,none,14
https://github.com/abdelazeem201/SoC-Implementation-of-OpenMSP430-Microcontroller,none,14
https://github.com/Chair-for-Security-Engineering/VERICA,other,14
https://github.com/EricJin2002/UCAS-CA-2022,none,14
https://github.com/wbbbbbb123/UVM-based-AHB-bus-SRAM-controller-design-verification-platform-design,none,14
https://github.com/Cassie-Lim/CAlab,none,14
https://github.com/CustomizableComputingLab/Nexysvideo_wujian100,none,14
https://github.com/muhammedkocaoglu/mystic_riscv64,mit,14
https://github.com/chengquan/IC_FLOW,none,14
https://github.com/skiphansen/panog2_ldr,none,14
https://github.com/vsdip/rvmyth_avsddac_interface,none,14
https://github.com/kingyoPiyo/Tang-Nano_I2C_Monitor,mit,14
https://github.com/splinedrive/fpga_rtc_alarm_clock,isc,14
https://github.com/Corle-hyz/UCAS-COD-Lab,mit,14
https://github.com/Chair-for-Security-Engineering/AES_masked_BRAM,other,14
https://github.com/ryaanluke/DNN-Hardware-Accelerator,none,14
https://github.com/no2fpga/no2ice40,other,14
https://github.com/beebdev/HARU,mit,14
https://github.com/hsiehong/tpu,none,14
https://github.com/hhhxiao/Pipeline-CPU,none,14
https://github.com/cterrill26/FPGA_AudioVisualizer,none,14
https://github.com/ultraembedded/ecpix-5,none,14
https://github.com/vsergeev/v8cpu,mit,13
https://github.com/jeras/fpga-hdl,none,13
https://github.com/teamdragonforce/virtexsquared,none,13
https://github.com/stass/md5_core,none,13
https://github.com/bnewbold/netv_fpga_hdmi_overlay,none,13
https://github.com/bunnie/novena-afe-hs-fpga,apache-2.0,13
https://github.com/freecores/robust_axi_fabric,none,13
https://github.com/ptracton/UART_ECHO,mit,13
https://github.com/nimazad/Ethernet-communication-VHDL,none,13
https://github.com/tmbinc/ov,none,13
https://github.com/kdurant/oc8051,none,13
https://github.com/stffrdhrn/adc_interface,none,13
https://github.com/freecores/wdsp,none,13
https://github.com/Heng-xiu/implement-CRC-32-in-Verilog,none,13
https://github.com/s117/FastMultiplier,none,13
https://github.com/jeremycw/tetris-verilog,mit,13
https://github.com/jok40/dst40,none,13
https://github.com/RISCV-on-Microsemi-FPGA/MPF300T-PolarFire-Eval-Kit,none,13
https://github.com/kavinr/Sorting,none,13
https://github.com/ZiCog/xoro,mit,13
https://github.com/PulseRain/Mustang,other,13
https://github.com/irwinz321/fpga_nes,none,13
https://github.com/aomtoku/hdmi-ts,none,13
https://github.com/subutai-attic/liquid-router,mit,13
https://github.com/CoreyChen922/sata_2_host_controller,none,13
https://github.com/mohamedAlmorsi/snake-game-FPGA-Verilog,none,13
https://github.com/zhongguanggong/ggz,none,13
https://github.com/AnttiLukats/ICEd,none,13
https://github.com/laanwj/yosys-ice-experiments,mit,13
https://github.com/bharathk005/Verilog_projects,none,13
https://github.com/nickdavidhaynes/programmable-delay-line,none,13
https://github.com/yayouz/CNN-accelerator,none,13
https://github.com/PulseRain/PulseRain_FP51_MCU,other,13
https://github.com/MiSTer-devel/Arcade-Galaga_MiSTer,none,13
https://github.com/shrut1996/Cache-Implementation,none,13
https://github.com/marsohod4you/FPGA_FM_transmitter,none,13
https://github.com/xiedidan/ft232h-core,none,13
https://github.com/cornell-ece5745/ece5745-tut8-sram,none,13
https://github.com/fengyulin1996/Verilog-DSP,none,13
https://github.com/onchipuis/mriscv_vivado,mit,13
https://github.com/Corey-Maler/simple_SoC,mit,13
https://github.com/ilyajob05/verilog_modules,mit,13
https://github.com/j40903272/CA2017,none,13
https://github.com/odedyo/Median-filter-verilog-,none,13
https://github.com/ViktorSlavkovic/FPGA_Tetris,none,13
https://github.com/OpenBanboo/High-Performance-ALU,mit,13
https://github.com/miya4649/mini16_cpu,none,13
https://github.com/lab11/uSDR,mit,13
https://github.com/Keytoyze/FPGA-SuperMario,none,13
https://github.com/MinatsuT/CYC1000_SDRAM,none,13
https://github.com/ZipCPU/zipversa,none,13
https://github.com/KshitijLakhani/VLSI_Verilog_Projects,mit,13
https://github.com/ChrisZonghaoLi/cnn_conv_accelerator,none,13
https://github.com/f-secure-foundry/jobun,other,13
https://github.com/kailiuXD/xdcom,none,13
https://github.com/q3k/ulx3s-foss-blinky,none,13
https://github.com/alinxalinx/AX4010,none,13
https://github.com/Verdvana/OV5640_SDRAM,none,13
https://github.com/go4retro/CoCoMEMJr,none,13
https://github.com/IObundle/iob-picorv32,none,13
https://github.com/icwiki/ahb_course,none,13
https://github.com/LinHangzheng/ECE385,none,13
https://github.com/braindead/ctf-writeups,none,13
https://github.com/aniket0511/Sigmoid-Function,none,13
https://github.com/OpenCAPI/OpenCAPI3.0_Client_RefDesign,apache-2.0,13
https://github.com/yuzeng2333/autoGenILA,none,13
https://github.com/mattvenn/fpga-fft,none,13
https://github.com/upscale-project/generic-sqed-demo,bsd-3-clause,13
https://github.com/Mionger/MIPS-CPU,none,13
https://github.com/Saanlima/RISC5Verilog_lpddr,none,13
https://github.com/nguyenquanicd/AllArbiterRTLCode,none,13
https://github.com/wzc810049078/ZC-RISCV-CORE,apache-2.0,13
https://github.com/litex-hub/pythondata-cpu-rocket,other,13
https://github.com/vipinkmenon/ZynqOLED,none,13
https://github.com/skiphansen/pano_blocks,none,13
https://github.com/Yongxiang-Guo/Verilog_spi_flash,none,13
https://github.com/niexun/LSTM,none,13
https://github.com/SAFEERHYDER/Digital-System-Design,none,13
https://github.com/google/globalfoundries-pdk-libs-gf180mcu_fd_io,apache-2.0,13
https://github.com/bluesceada/iscas89_hl_verilog,none,13
https://github.com/npz7yyk/clap,none,13
https://github.com/vinayrayapati/iiitb_rv32i,apache-2.0,13
https://github.com/PranavGovekar/tdcOnFPGA,none,13
https://github.com/Zhu-Zixuan/Bitlet-PE,mit,13
https://github.com/suisuisi/AXI4-Stream-FIR-filter,none,13
https://github.com/fluctlight001/SampleCPU,none,13
https://github.com/EECS150/fpga_project_skeleton_fa22,bsd-3-clause,13
https://github.com/mattvenn/instrumented_adder,apache-2.0,13
https://github.com/balanx/SpinalHDLDemo,apache-2.0,13
https://github.com/OrsuVenkataKrishnaiah1235/RTL-Coding,none,13
https://github.com/Adham-Mohamed-Ahmed-Abd-Elrahim/Pipelined_MIPS_32-bit_harvard-arch,none,13
https://github.com/fluctlight001/Nova132,none,13
https://github.com/ykqiu/image-processing,none,13
https://github.com/2006wzt/HUST-riscv-CPU,none,13
https://github.com/gju06051/TPU_HW_Verilog,mit,13
https://github.com/sudhamshu091/Single-Cycle-Risc-Pipelined-Processor-Verilog,none,13
https://github.com/AIC2021/AIC2021_TPU_Template,none,13
https://github.com/OpenXiangShan/env-scripts,none,13
https://github.com/RISCV-MYTH-WORKSHOP/RISC-V-CPU-Core-using-TL-Verilog,none,13
https://github.com/mnmhdanas/Router-1-x-3-,none,13
https://github.com/xhwhht/FPGA_Digital-modulation,bsd-3-clause,13
https://github.com/ieee-ceda-datc/RDF-2020,mit,13
https://github.com/basil2000/Modulator-Verilog-,none,13
https://github.com/har-in-air/SIPEED_TANG_PRIMER,none,13
https://github.com/kaitoukito/YSYX-NJU-Group,none,13
https://github.com/v9938/ESE_RC755,mit,13
https://github.com/no2fpga/no2iso7816,other,13
https://github.com/jamchamb/cojiro,none,13
https://github.com/KiranThomasCherian/VLSI-and-Computer-Architecture,none,13
https://github.com/YancyReal/2020-UCAS-CA-hw,none,13
https://github.com/AngeloJacobo/FPGA_Asynchronous_FIFO,mit,13
https://github.com/roife/dasm,none,13
https://github.com/mntmn/fomu-vga,none,13
https://github.com/mattvenn/xor_vga_fpga,none,13
https://github.com/no2fpga/no2e1,other,13
https://github.com/Khalique13/dvsd_pe_sky130,apache-2.0,13
https://github.com/juliusbaxter/mor1kx-dev-env,none,12
https://github.com/kik/Four-Color-Theorem-Maintenance,none,12
https://github.com/marsohod4you/Amber-Marsohod2,none,12
https://github.com/zEko/GestureRecognition_Verilog,other,12
https://github.com/fallen/milkymist-mmu,other,12
https://github.com/tmbinc/crunchy,none,12
https://github.com/progranism/Open-Source-System-on-Chip-Experiment,none,12
https://github.com/mczerski/orpsoc-de0_nano,none,12
https://github.com/bharrisau/busblaster,other,12
https://github.com/wicker/SystemVerilog-Constructs,none,12
https://github.com/SamP20/SuperHexagonFPGA,none,12
https://github.com/kalmi/fpga-cam-spartan6-mt9v034,mit,12
https://github.com/twisterss/hardware-traffic-classifier,other,12
https://github.com/freecores/pipelined_fft_64,none,12
https://github.com/freecores/mmuart,none,12
https://github.com/emeb/adsb_cape,none,12
https://github.com/phthinh/OFDM_802_22,none,12
https://github.com/ankitshah009/High-Radix-Adaptive-CORDIC,apache-2.0,12
https://github.com/freecores/robust_axi2apb,none,12
https://github.com/jblang/numatolib,none,12
https://github.com/jhu-cisst/mechatronics-firmware,none,12
https://github.com/fatestudio/RSA4096_NEW,none,12
https://github.com/kzzch/nand2tetris-vhdl,none,12
https://github.com/zhemao/md5cracker,none,12
https://github.com/freecores/simple_spi,none,12
https://github.com/NetFPGA/NetFPGA-1G-CML-live,none,12
https://github.com/tsreaper/verilog-gobang-game-with-ai,none,12
https://github.com/ryeleo/Mips-FPGA,mit,12
https://github.com/marsohod4you/Fpga-PM-Radio,none,12
https://github.com/YanB25/SingleCycleCPU,none,12
https://github.com/jhallen/i2cmon,none,12
https://github.com/KestrelComputer/S64X7,mpl-2.0,12
https://github.com/takeshineshiro/utrasound_mobile_fpga,none,12
https://github.com/hedgeberg/GlitchHammer,none,12
https://github.com/aospan/joker-tv-fpga,none,12
https://github.com/rohitk-singh/usb-device,mit,12
https://github.com/hoglet67/Ice40JupiterAce,none,12
https://github.com/mitchgu/GuitarHeroFFE,none,12
https://github.com/sadeghriazi/MPCircuits,none,12
https://github.com/biren15/Design-and-implementation-of-the-low-pass-digital-filter,none,12
https://github.com/MaorAssayag/Computer-Engineering-Projects,none,12
https://github.com/LamaNIkesh/MScFPGAStuff,none,12
https://github.com/huhuikevin/i2c_slave,none,12
https://github.com/mrehkopf/n64rgb,none,12
https://github.com/sayden/verilog-tutorials,none,12
https://github.com/aravinds92/Systolic-Array,none,12
https://github.com/bruce311/CSGO-fpga-Edition,none,12
https://github.com/moizumi99/brainf__k_CPU,unlicense,12
https://github.com/Icenowy/ice-risc,other,12
https://github.com/woshiyyya/RISCV-CPU,none,12
https://github.com/daveshah1/hilotof,other,12
https://github.com/westonb/cute-qcw,none,12
https://github.com/SYZYGYfpga/xem7320-syzygy-samples,mit,12
https://github.com/Nancy-Chauhan/HDMI-data-streams-Spartan-6,none,12
https://github.com/tjsparks5/Pipelined-MIPS-Processor,none,12
https://github.com/NayanaBannur/8-bit-RISC-Processor,none,12
https://github.com/C-H-Chien/FPGA_SIFT-LES,none,12
https://github.com/zephray/CSTroN,none,12
https://github.com/gsneha26/Darwin-WGA,mit,12
https://github.com/redchenjs/neopixel_led_controller_max10,none,12
https://github.com/lawrie/tiny_soc,other,12
https://github.com/vfinotti/ahb3lite_wb_bridge,mit,12
https://github.com/isuckatdrifting/FusionAccel,apache-2.0,12
https://github.com/yohanes-erwin/zynq7000,mit,12
https://github.com/AlbertYang0112/DPLL-FPGA,none,12
https://github.com/nxthuan512/FPGA-based-JPEG-codec-accelerator,none,12
https://github.com/Arkowski24/sdram-controller,none,12
https://github.com/makaimann/ride-core-demo,other,12
https://github.com/xkw168/Digital-recognition,none,12
https://github.com/pulp-platform/jtag_pulp,other,12
https://github.com/Akhil-Yada/Adaptive-Filter,none,12
https://github.com/RoaLogic/vga_lcd,bsd-2-clause,12
https://github.com/DeamonYang/FPGA_FFT,none,12
https://github.com/albaEDA/Nirah,none,12
https://github.com/akash10295/VLSI-Design-FrontEnd-plus-BackEnd,none,12
https://github.com/lawrie/tiny_ram_soc,none,12
https://github.com/joey1115/Alpha64_R10000_Superscalar_Processor,none,12
https://github.com/Lydaidai/The-car-base-on-FPGA,none,12
https://github.com/dl9lj/pa,mit,12
https://github.com/Divyansh03/FIR-Filter-in-Verilog,none,12
https://github.com/RobRoyce/fpga_mouse_controller_basys3,none,12
https://github.com/ZipCPU/axidmacheck,none,12
https://github.com/chipsalliance/f4pga-xc-fasm2bels,apache-2.0,12
https://github.com/A-suozhang/Verilog_Uart_With_Fifo,none,12
https://github.com/skiphansen/panog2_nes,none,12
https://github.com/dpiegdon/verilog-can,other,12
https://github.com/dldldlfma/eyeriss_v1,none,12
https://github.com/AmrElsersy/DMA,none,12
https://github.com/santhiyaskumar/FPGA_Codec2Encoder,none,12
https://github.com/nmi-leipzig/sim-x-pll,isc,12
https://github.com/brockboe/FPGA-Space-Invaders,none,12
https://github.com/garrettsworkshop/GR8RAM,other,12
https://github.com/obilaniu/MVU,mit,12
https://github.com/risclite/rv32m-multiplier-and-divider,none,12
https://github.com/lawrie/ulx3s_zx_spectrum,none,12
https://github.com/jefferie/digital_recognition,none,12
https://github.com/FlyGoat/cpu_gs132,none,12
https://github.com/yedk/arm_cortex_m0_xillinx,none,12
https://github.com/VxTeemo/RemoteOscilloScope_Sender,none,12
https://github.com/yuehniu/CNN.frequencyFPGA,none,12
https://github.com/lijiaxun-sgms/w25q128jvxim_v_sim,unlicense,12
https://github.com/dmohindru/dd6e,none,12
https://github.com/icf3/zevios,apache-2.0,12
https://github.com/ramanmangla/Digital-Audio-Equalizer,none,12
https://github.com/gyn/hdlbits,mit,12
https://github.com/StarashZero/Co-homework,none,12
https://github.com/timot3/ECE385-Ethernet,none,12
https://github.com/Jon3Y/AMBA,none,12
https://github.com/JerryYin777/FPGA_Competition-RISC-V_Processor-in-PGL22G,none,12
https://github.com/rstar900/Dual-Core-RISC-V-Processor,none,12
https://github.com/MuhammadMajiid/UART,none,12
https://github.com/mwrnd/innova2_experiments,none,12
https://github.com/ypctw/ICDC-undergrad,none,12
https://github.com/amsacks/OV7670-camera,none,12
https://github.com/Xilinx/hydra,apache-2.0,12
https://github.com/FlyHighInSky/OFDM-on-FPGA,none,12
https://github.com/leifengrui/FPGA_competition,none,12
https://github.com/shobro/ACLA,mit,12
https://github.com/wulffern/sun_sar9b_sky130nm,none,12
https://github.com/gatecat/tinytapeout-fpga-test,apache-2.0,12
https://github.com/electronicayciencia/verilog-vga,none,12
https://github.com/hyupupup/conv_systolic_array,none,12
https://github.com/ericlewis/openfpga-qbert,none,12
https://github.com/lsils/SCE-benchmarks,mit,12
https://github.com/minhna1112/AdaptiveFilter-LMS-Verilog,none,12
https://github.com/sascha-kirch/Bit_Error_Tester,mit,12
https://github.com/huijjj/Architecture,none,12
https://github.com/mikeroyal/FPGA-Guide,none,12
https://github.com/fjpolo/CourseraFPGADesignforEmbeddedSystemsSpecialization,none,12
https://github.com/newaetech/chipwhisperer-husky-fpga,none,12
https://github.com/PXVI/ip_amba_apb_ms_rtl_v,mit,12
https://github.com/lnestor/sat_attack,none,12
https://github.com/anupam-io/ES203-COA-CNN,none,12
https://github.com/no2fpga/no2misc,other,12
https://github.com/splinedrive/i2c_oled_fpga_bresenham,isc,12
https://github.com/cebarobot/UCAS-CALab-mycpu_axi_verify,none,12
https://github.com/ept221/pet-on-a-chip,mit,12
https://github.com/Hyacinth2333/QC_LDPC-ECC,none,12
https://github.com/infphyny/FpgaRiscV,none,12
https://github.com/jg-fossh/Goldschmidt_Integer_Divider_Parallel,other,12
https://github.com/forth32/vt52,none,12
https://github.com/bhuvansingla/cs220-computer-organization,none,12
https://github.com/suburaaj/Fpga-Implementation-of-Precise-Convolutional-Neural-Network-for-Extreme-Learning-Machine,none,12
https://github.com/King-ty/PlaneWarGame,mit,12
https://github.com/jacquesdriessen/MiSTer-mandelbrot,other,12
https://github.com/AlxyF/CAN-fpga,none,12
https://github.com/Archit-halder/Viterbi-Algorithm,none,12
https://github.com/Swingfal1/booth_multiplier_radix_4,none,12
https://github.com/study34668/MiniMIPS32,none,12
https://github.com/vsdip/avsddac_3v3_sky130_v1,apache-2.0,12
https://github.com/rkbrooks/vg64,bsd-2-clause,12
https://github.com/shalan/Chameleon_SoC,apache-2.0,12
https://github.com/blazer82/gb.fpga,other,12
https://github.com/zoubs/PrinciplesofComputerOrganization,none,12
https://github.com/wuhanstudio/picorv32_EG4S20,apache-2.0,12
https://github.com/shalan/AD_SAR_ADC,apache-2.0,12
https://github.com/ezrec/Amigo,none,11
https://github.com/ryanmacdonald/Ray-Tracing-GPU,none,11
https://github.com/rdiez/ethernet_dpi,none,11
https://github.com/lgeek/orpsoc,none,11
https://github.com/SeniorProject-2016/Chip-Design,none,11
https://github.com/yanidubin/parallella-fpga-tutorials,none,11
https://github.com/freecores/reed_solomon_decoder,none,11
https://github.com/freecores/i2cslave,none,11
https://github.com/nightslide7/Gameboy,none,11
https://github.com/cbl709/NAND-Flash-Control,none,11
https://github.com/wmy367/Radix-2-division,none,11
https://github.com/aixp/ProjectOberon-BlackBox,none,11
https://github.com/freecores/amber,none,11
https://github.com/xfguo/spi,none,11
https://github.com/skristiansson/diila,none,11
https://github.com/freecores/fpga-median,none,11
https://github.com/gengyl08/NetFPGA-10G,none,11
https://github.com/BrooksEE/nitro-parts-lib-mipi,none,11
https://github.com/valptek/v586,apache-2.0,11
https://github.com/inkcenter/JPEG2000_serial,none,11
https://github.com/nickdavidhaynes/FT232H_communication,none,11
https://github.com/themathgeek13/systolic-array-sorting,none,11
https://github.com/zeapoem/MCDF,none,11
https://github.com/janrinze/miniatom,none,11
https://github.com/canerpotur/FPGA,none,11
https://github.com/kiran2s/FPGA-Synthesizer,mit,11
https://github.com/kavinr/Bresenham-Line-Drawing-Algorithm,none,11
https://github.com/ellisgl/sap-1-v2-mojo,none,11
https://github.com/yangjiekai/backpropagation_NN_FPGA_implementation,none,11
https://github.com/www-asics-ws/wb_conmax,other,11
https://github.com/AloriumTechnology/XLR8Core,mit,11
https://github.com/mshr-h/motion_estimation_processor_fullsearch,mit,11
https://github.com/linfenghuaster/Regex-FPGA,none,11
https://github.com/RISCV-on-Microsemi-FPGA/M2GL025-Creative-Board,none,11
https://github.com/sangwoojun/bluedbm,none,11
https://github.com/AlexZhang267/Single-Cycle-CPU,none,11
https://github.com/hanchenye/FPGA-tetris,none,11
https://github.com/dabridgham/QSIC-verilog,none,11
https://github.com/monotone-RK/FACE,mit,11
https://github.com/dabridgham/KV10,none,11
https://github.com/h1kari/desrtfpga,none,11
https://github.com/nickyc975/Y86-PIPE-CPU,mit,11
https://github.com/rfotino/consolite-hardware,mit,11
https://github.com/ncos/Xilinx-Verilog,mit,11
https://github.com/Danishazmi29/Verilog-Code-of-Synchronus-FIFO-Design-with-verilog-test-code,none,11
https://github.com/laplaceyc/VLSI_Design-Implementation,none,11
https://github.com/Roboy/roboy_fpga_code,none,11
https://github.com/Wren6991/FibreOpticFPGA,none,11
https://github.com/ash-aldujaili/spatial-filter-hdl,none,11
https://github.com/ml5713/Verilog-Matrix-multiply-vector,none,11
https://github.com/fusesoc/tiny-cores,none,11
https://github.com/simonace/deep-learning-fpga,none,11
https://github.com/sarthi92/vector_processor,none,11
https://github.com/SokolovRV/ModbusRTU,none,11
https://github.com/google/yaricv32,apache-2.0,11
https://github.com/aryarenj/Convolutional-Neutral-Network-on-FPGA,none,11
https://github.com/roo16kie/MAC_Verilog,mit,11
https://github.com/alice820621/Verilog-Implementation-of-Facial-Comparison-Image-Matching-with-2-D-256-point-DCT-and-Correlation,none,11
https://github.com/dillonhuff/TinyCPU,none,11
https://github.com/ahesse93/RedPitaya_LockInAmplifier,mit,11
https://github.com/andy-west/fpga-pong,mit,11
https://github.com/langyo/AZ-Processor,apache-2.0,11
https://github.com/Icenowy/bfcpu,wtfpl,11
https://github.com/Wren6991/HyperRam,none,11
