Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug 31 15:16:59 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_control_sets -verbose -file operator_double_div3_control_sets_placed.rpt
| Design       : operator_double_div3
| Device       : xc7k160t
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    22 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |           12 |
|     12 |            1 |
|    16+ |            9 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             984 |          137 |
| Yes          | No                    | No                     |             738 |          115 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+------------------------------------------------------------+------------------------------+------------------+----------------+
| Clock Signal |                        Enable Signal                       |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+--------------+------------------------------------------------------------+------------------------------+------------------+----------------+
|  ap_clk      | grp_lut_div3_chunk_fu_122/D[26]                            |                              |                1 |              8 |
|  ap_clk      | grp_lut_div3_chunk_fu_122/D[4]                             |                              |                1 |              8 |
|  ap_clk      | grp_lut_div3_chunk_fu_122/D[10]                            |                              |                1 |              8 |
|  ap_clk      | grp_lut_div3_chunk_fu_122/D[6]                             |                              |                2 |              8 |
|  ap_clk      | grp_lut_div3_chunk_fu_122/D[24]                            |                              |                1 |              8 |
|  ap_clk      | grp_lut_div3_chunk_fu_122/D[20]                            |                              |                3 |              8 |
|  ap_clk      | grp_lut_div3_chunk_fu_122/D[8]                             |                              |                1 |              8 |
|  ap_clk      | grp_lut_div3_chunk_fu_122/D[22]                            |                              |                1 |              8 |
|  ap_clk      | grp_lut_div3_chunk_fu_122/D[14]                            |                              |                1 |              8 |
|  ap_clk      | grp_lut_div3_chunk_fu_122/D[18]                            |                              |                1 |              8 |
|  ap_clk      | grp_lut_div3_chunk_fu_122/D[12]                            |                              |                1 |              8 |
|  ap_clk      | grp_lut_div3_chunk_fu_122/D[16]                            |                              |                2 |              8 |
|  ap_clk      | grp_lut_div3_chunk_fu_122/q3_U/lut_div3_chunk_q3_rom_U/ce0 |                              |                2 |             12 |
|  ap_clk      | ap_CS_fsm_state2                                           | shift_V_4_reg_644[9]_i_1_n_0 |                5 |             16 |
|  ap_clk      | ap_CS_fsm_state2                                           |                              |                5 |             30 |
|  ap_clk      |                                                            |                              |               10 |             44 |
|  ap_clk      | ap_CS_fsm_state10                                          |                              |               15 |            104 |
|  ap_clk      | r_V_15_reg_6750                                            |                              |               15 |            104 |
|  ap_clk      | r_V_16_reg_6800                                            |                              |               16 |            110 |
|  ap_clk      | ap_CS_fsm_state11                                          |                              |               15 |            110 |
|  ap_clk      | ap_NS_fsm116_out                                           |                              |               31 |            172 |
|  ap_clk      |                                                            | ap_rst                       |              137 |            984 |
+--------------+------------------------------------------------------------+------------------------------+------------------+----------------+


