#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sun Mar 24 11:00:32 2019
# Process ID: 5136
# Current directory: F:/2019spring/codex/lab2_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14272 F:\2019spring\codex\lab2_1\lab2_1.xpr
# Log file: F:/2019spring/codex/lab2_1/vivado.log
# Journal file: F:/2019spring/codex/lab2_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/2019spring/codex/lab2_1/lab2_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2016.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/2019spring/codex/lab2_1/lab2_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj cu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab2_1/lab2_1.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab2_1/lab2_1.srcs/sim_1/new/cu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab2_1/lab2_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/2019spring/codex/lab2_1/lab2_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 522403396b4f43f8a24d3321baef56f3 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cu_tb_behav xil_defaultlib.cu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.cu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cu_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/2019spring/codex/lab2_1/lab2_1.sim/sim_1/behav/xsim.dir/cu_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Mar 24 11:00:50 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/2019spring/codex/lab2_1/lab2_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "cu_tb_behav -key {Behavioral:sim_1:Functional:cu_tb} -tclbatch {cu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source cu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 850.949 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/2019spring/codex/lab2_1/lab2_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj cu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab2_1/lab2_1.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab2_1/lab2_1.srcs/sim_1/new/cu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab2_1/lab2_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/2019spring/codex/lab2_1/lab2_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 522403396b4f43f8a24d3321baef56f3 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cu_tb_behav xil_defaultlib.cu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.cu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cu_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/2019spring/codex/lab2_1/lab2_1.sim/sim_1/behav/xsim.dir/cu_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Mar 24 11:01:11 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/2019spring/codex/lab2_1/lab2_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "cu_tb_behav -key {Behavioral:sim_1:Functional:cu_tb} -tclbatch {cu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source cu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 923.152 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar 24 13:57:09 2019...
