[
    {
        "content": "<p>Like... as far as I can tell this is not a thing, and i686 caps out somewhere amidst SSE? Mildly perplexed rn.</p>",
        "id": 211566314,
        "sender_full_name": "Jubilee",
        "timestamp": 1601337789
    },
    {
        "content": "<p>Yes, because you can run an x86-64 CPU in 32-bit mode</p>",
        "id": 211566414,
        "sender_full_name": "Caleb Zulawski",
        "timestamp": 1601337867
    },
    {
        "content": "<p>There are no actual x86 CPUs with AVX</p>",
        "id": 211566423,
        "sender_full_name": "Caleb Zulawski",
        "timestamp": 1601337894
    },
    {
        "content": "<p>okay, but isn't that target x86_32?</p>",
        "id": 211566460,
        "sender_full_name": "Jubilee",
        "timestamp": 1601337925
    },
    {
        "content": "<p>also, is an x86_64 CPU in 32-bit mode actually capable of using AVX instructions?</p>",
        "id": 211566573,
        "sender_full_name": "Jubilee",
        "timestamp": 1601338007
    },
    {
        "content": "<p>I noticed there's a <code>32bit-mode</code> target feature for <code>x86_64</code> targets but it seemed to segfault for me on Windows <span aria-label=\"smile\" class=\"emoji emoji-1f642\" role=\"img\" title=\"smile\">:smile:</span></p>",
        "id": 211566593,
        "sender_full_name": "Ashley Mannix",
        "timestamp": 1601338028
    },
    {
        "content": "<p>I don't think there is an x86_32 target?</p>",
        "id": 211566689,
        "sender_full_name": "Caleb Zulawski",
        "timestamp": 1601338087
    },
    {
        "content": "<p>I believe x86-64 processors in 32-bit mode can use all extensions (CPUID is the same, anyway) and this was relevant in the early 64-bit days when people still used 32-bit operating systems because that's what was around</p>",
        "id": 211566753,
        "sender_full_name": "Caleb Zulawski",
        "timestamp": 1601338168
    },
    {
        "content": "<p>32-bit windows vista and 7 were definitely a thing and coexisted with AVX</p>",
        "id": 211566821,
        "sender_full_name": "Caleb Zulawski",
        "timestamp": 1601338209
    },
    {
        "content": "<p>define \"coexisted with\" here because it doesn't have to mean \"support\" &lt;_&lt;</p>",
        "id": 211566860,
        "sender_full_name": "Jubilee",
        "timestamp": 1601338261
    },
    {
        "content": "<p>Well, I'm pretty sure 32-bit mode only affects memory addressing</p>",
        "id": 211567121,
        "sender_full_name": "Caleb Zulawski",
        "timestamp": 1601338485
    },
    {
        "content": "<p>well and 64-bit GP registers</p>",
        "id": 211567181,
        "sender_full_name": "Caleb Zulawski",
        "timestamp": 1601338532
    },
    {
        "content": "<p>well I found the opposite.  knight's landing CPUs (the first with AVX-512) have AVX-512 but no MMX or SSE</p>",
        "id": 211567473,
        "sender_full_name": "Caleb Zulawski",
        "timestamp": 1601338810
    },
    {
        "content": "<p><span aria-label=\"eyes\" class=\"emoji emoji-1f440\" role=\"img\" title=\"eyes\">:eyes:</span> Interesting.</p>",
        "id": 211567499,
        "sender_full_name": "Jubilee",
        "timestamp": 1601338839
    },
    {
        "content": "<p>do they support SSE2?</p>",
        "id": 211567512,
        "sender_full_name": "Jubilee",
        "timestamp": 1601338852
    },
    {
        "content": "<p>nope, they have no xmm registers at all</p>",
        "id": 211567516,
        "sender_full_name": "Caleb Zulawski",
        "timestamp": 1601338862
    },
    {
        "content": "<p>only ymm and zmm</p>",
        "id": 211567525,
        "sender_full_name": "Caleb Zulawski",
        "timestamp": 1601338868
    },
    {
        "content": "<p>wow, so if you give them an sse2 instruction they'll <span aria-label=\"duck\" class=\"emoji emoji-1f986\" role=\"img\" title=\"duck\">:duck:</span>ing explode? awesome.</p>",
        "id": 211567545,
        "sender_full_name": "Jubilee",
        "timestamp": 1601338893
    },
    {
        "content": "<p>yep. so you actually have to compile any code for them specially since scalar float math will use sse :)</p>",
        "id": 211567609,
        "sender_full_name": "Caleb Zulawski",
        "timestamp": 1601338929
    },
    {
        "content": "<p>hekkin intel</p>",
        "id": 211567678,
        "sender_full_name": "Lokathor",
        "timestamp": 1601339020
    },
    {
        "content": "<p>love it</p>",
        "id": 211567679,
        "sender_full_name": "Jubilee",
        "timestamp": 1601339024
    },
    {
        "content": "<p>I suggest the approach we take is \"test some targets that represent existing hardware and leave the actual target arguments to the folks working on the compiler\"</p>",
        "id": 211567681,
        "sender_full_name": "Caleb Zulawski",
        "timestamp": 1601339026
    },
    {
        "content": "<p>since it appears nearly anything is possible if a manufacturer decides to do it</p>",
        "id": 211567748,
        "sender_full_name": "Caleb Zulawski",
        "timestamp": 1601339054
    },
    {
        "content": "<p>Sure Is.</p>",
        "id": 211567758,
        "sender_full_name": "Jubilee",
        "timestamp": 1601339062
    },
    {
        "content": "<p>I mean, I'm not toooooo concerned about someone taking a Xeon Phi and miscompiling something thinking it's good for both their Xeon Phi supercomputer and their other Intel supercomputers but really? REALLY, Intel? &lt;_&lt;</p>",
        "id": 211568924,
        "sender_full_name": "Jubilee",
        "timestamp": 1601340283
    }
]