// Seed: 4157254849
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_8;
  assign id_2 = 1;
  initial
  fork
  join
  wire id_9;
  wire id_10;
  wire id_11;
endmodule
macromodule module_1 (
    output tri1 id_0,
    input supply0 id_1,
    output wand id_2,
    input uwire id_3,
    output tri0 id_4,
    output wor id_5,
    output wand id_6,
    output logic id_7,
    output wor id_8
);
  wire id_10 = id_10;
  always @(1, posedge 1) begin : LABEL_0
    id_7 <= 1 + 1;
  end
  tri1 id_11;
  wire id_12;
  assign id_11 = 1'b0;
  wire id_13;
  assign id_11 = 1;
  assign id_13 = id_12;
  assign id_8  = 1;
  wire id_14;
  module_0 modCall_1 (
      id_14,
      id_10,
      id_12,
      id_12,
      id_13,
      id_11,
      id_13
  );
endmodule
