WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2504618 heartbeat IPC: 3.993 cumulative IPC: 3.993 (Simulation time: 00 hr 00 min 21 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5006632 heartbeat IPC: 3.997 cumulative IPC: 3.995 (Simulation time: 00 hr 00 min 41 sec)
Warmup finished CPU 0 instructions: 25000001 cycles: 6257218 cumulative IPC: 3.995 (Simulation time: 00 hr 00 min 52 sec)
Warmup complete CPU 0 instructions: 25000001 cycles: 6257218 cumulative IPC: 3.995 (Simulation time: 00 hr 00 min 52 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 15585389 heartbeat IPC: 0.9453 cumulative IPC: 0.536 (Simulation time: 00 hr 01 min 27 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_41.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000004 cycles: 28654721 heartbeat IPC: 0.7652 cumulative IPC: 0.6697 (Simulation time: 00 hr 02 min 20 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 42409020 heartbeat IPC: 0.727 cumulative IPC: 0.6915 (Simulation time: 00 hr 03 min 15 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 58094935 heartbeat IPC: 0.6375 cumulative IPC: 0.6752 (Simulation time: 00 hr 04 min 16 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_41.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000003 cycles: 70576824 heartbeat IPC: 0.8012 cumulative IPC: 0.6996 (Simulation time: 00 hr 05 min 07 sec)
Heartbeat CPU 0 instructions: 80000001 cycles: 84393205 heartbeat IPC: 0.7238 cumulative IPC: 0.7039 (Simulation time: 00 hr 06 min 02 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 99786524 heartbeat IPC: 0.6496 cumulative IPC: 0.695 (Simulation time: 00 hr 07 min 02 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_41.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000000 cycles: 112507242 heartbeat IPC: 0.7861 cumulative IPC: 0.7059 (Simulation time: 00 hr 07 min 54 sec)
Heartbeat CPU 0 instructions: 110000002 cycles: 126810222 heartbeat IPC: 0.6992 cumulative IPC: 0.7051 (Simulation time: 00 hr 08 min 51 sec)
Heartbeat CPU 0 instructions: 120000004 cycles: 142014496 heartbeat IPC: 0.6577 cumulative IPC: 0.6998 (Simulation time: 00 hr 09 min 50 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_41.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000000 cycles: 142801638 cumulative IPC: 0.7003 (Simulation time: 00 hr 10 min 19 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 142801638 cumulative IPC: 0.7003 (Simulation time: 00 hr 10 min 19 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/srv/srv_41.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.7003 instructions: 100000000 cycles: 142801638
CPU 0 Branch Prediction Accuracy: 78.87% MPKI: 38.71 Average ROB Occupancy at Mispredict: 9.782
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.777
BRANCH_INDIRECT: 23.8
BRANCH_CONDITIONAL: 10.2
BRANCH_DIRECT_CALL: 1.44
BRANCH_INDIRECT_CALL: 1.49
BRANCH_RETURN: 0.992

L1D TOTAL        ACCESS:   28815379 HIT:   26601467 MISS:    2213912
L1D LOAD         ACCESS:   18574650 HIT:   17334056 MISS:    1240594
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   10161509 HIT:    9265772 MISS:     895737
L1D TRANSLATION  ACCESS:      79220 HIT:       1639 MISS:      77581
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 30.36 cycles
L1I TOTAL        ACCESS:    7984472 HIT:    4866388 MISS:    3118084
L1I LOAD         ACCESS:    7984472 HIT:    4866388 MISS:    3118084
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 13.55 cycles
L2C TOTAL        ACCESS:    4651154 HIT:    3251856 MISS:    1399298
L2C LOAD         ACCESS:    3547391 HIT:    2505658 MISS:    1041733
L2C RFO          ACCESS:     375294 HIT:     189190 MISS:     186104
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     651830 HIT:     550103 MISS:     101727
L2C TRANSLATION  ACCESS:      76639 HIT:       6905 MISS:      69734
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 51.34 cycles
LLC TOTAL        ACCESS:    1608013 HIT:    1354553 MISS:     253460
LLC LOAD         ACCESS:    1041733 HIT:     916539 MISS:     125194
LLC RFO          ACCESS:     186104 HIT:     127812 MISS:      58292
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     310442 HIT:     279682 MISS:      30760
LLC TRANSLATION  ACCESS:      69734 HIT:      30520 MISS:      39214
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 180.2 cycles
cpu0_DTLB TOTAL        ACCESS:   22920886 HIT:   22285821 MISS:     635065
cpu0_DTLB LOAD         ACCESS:   22920886 HIT:   22285821 MISS:     635065
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 18 cycles
cpu0_ITLB TOTAL        ACCESS:    7155680 HIT:    6363971 MISS:     791709
cpu0_ITLB LOAD         ACCESS:    7155680 HIT:    6363971 MISS:     791709
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 5.459 cycles
cpu0_STLB TOTAL        ACCESS:     918360 HIT:     866849 MISS:      51511
cpu0_STLB LOAD         ACCESS:     918360 HIT:     866849 MISS:      51511
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 187.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      54399
  ROW_BUFFER_MISS:     168297
 AVG DBUS CONGESTED CYCLE: 3.927
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      19697
  FULL:      81644
