{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1610291265779 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1610291265779 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 10 17:07:45 2021 " "Processing started: Sun Jan 10 17:07:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1610291265779 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610291265779 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off leveler -c leveler " "Command: quartus_map --read_settings_files=on --write_settings_files=off leveler -c leveler" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610291265779 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1610291266189 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1610291266189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "levelercode.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file levelercode.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acc-arc_acc " "Found design unit 1: acc-arc_acc" {  } { { "levelerCode.vhdl" "" { Text "C:/Users/dahom/Desktop/ABO/Study/S5/\[DSD\] Digital System Design/The Project/Test/System Builder out files/levelerCode.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610291274708 ""} { "Info" "ISGN_ENTITY_NAME" "1 acc " "Found entity 1: acc" {  } { { "levelerCode.vhdl" "" { Text "C:/Users/dahom/Desktop/ABO/Study/S5/\[DSD\] Digital System Design/The Project/Test/System Builder out files/levelerCode.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610291274708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610291274708 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "acc work Vhdl1.vhd(5) " "VHDL Primary Unit Declaration error at Vhdl1.vhd(5): primary unit \"acc\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "Vhdl1.vhd" "" { Text "C:/Users/dahom/Desktop/ABO/Study/S5/\[DSD\] Digital System Design/The Project/Test/System Builder out files/Vhdl1.vhd" 5 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1610291274708 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "acc levelerCode.vhdl(5) " "HDL error at levelerCode.vhdl(5): see declaration for object \"acc\"" {  } { { "levelerCode.vhdl" "" { Text "C:/Users/dahom/Desktop/ABO/Study/S5/\[DSD\] Digital System Design/The Project/Test/System Builder out files/levelerCode.vhdl" 5 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610291274713 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \"(\", or an identifier, or  unary operator Vhdl1.vhd(28) " "VHDL syntax error at Vhdl1.vhd(28) near text \"'\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/dahom/Desktop/ABO/Study/S5/\[DSD\] Digital System Design/The Project/Test/System Builder out files/Vhdl1.vhd" 28 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610291274713 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \"(\", or an identifier, or  unary operator Vhdl1.vhd(33) " "VHDL syntax error at Vhdl1.vhd(33) near text \"'\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/dahom/Desktop/ABO/Study/S5/\[DSD\] Digital System Design/The Project/Test/System Builder out files/Vhdl1.vhd" 33 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610291274713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl1.vhd 0 0 " "Found 0 design units, including 0 entities, in source file vhdl1.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610291274713 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1610291274843 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jan 10 17:07:54 2021 " "Processing ended: Sun Jan 10 17:07:54 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1610291274843 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1610291274843 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1610291274843 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1610291274843 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1610291275453 ""}
