// Seed: 1472818804
module module_0;
endmodule
module module_1 (
    input  tri0  id_0,
    input  tri1  id_1,
    output wand  id_2,
    input  wor   id_3,
    input  uwire id_4
);
  wand id_6 = 1;
  wire id_7;
  wire id_8;
  wire id_9;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire id_3, id_4, id_5;
  module_0();
endmodule
module module_3 (
    input tri0  id_0,
    input uwire id_1
);
  id_3(
      1'b0, id_0
  ); module_0();
endmodule
